
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010bb8 <.init>:
   10bb8:	push	{r3, lr}
   10bbc:	bl	10e6c <__lxstat64@plt+0x48>
   10bc0:	pop	{r3, pc}

Disassembly of section .plt:

00010bc4 <calloc@plt-0x14>:
   10bc4:	push	{lr}		; (str lr, [sp, #-4]!)
   10bc8:	ldr	lr, [pc, #4]	; 10bd4 <calloc@plt-0x4>
   10bcc:	add	lr, pc, lr
   10bd0:	ldr	pc, [lr, #8]!
   10bd4:	andeq	r7, r1, ip, lsr #8

00010bd8 <calloc@plt>:
   10bd8:	add	ip, pc, #0, 12
   10bdc:	add	ip, ip, #94208	; 0x17000
   10be0:	ldr	pc, [ip, #1068]!	; 0x42c

00010be4 <fputs_unlocked@plt>:
   10be4:	add	ip, pc, #0, 12
   10be8:	add	ip, ip, #94208	; 0x17000
   10bec:	ldr	pc, [ip, #1060]!	; 0x424

00010bf0 <raise@plt>:
   10bf0:	add	ip, pc, #0, 12
   10bf4:	add	ip, ip, #94208	; 0x17000
   10bf8:	ldr	pc, [ip, #1052]!	; 0x41c

00010bfc <strcmp@plt>:
   10bfc:	add	ip, pc, #0, 12
   10c00:	add	ip, ip, #94208	; 0x17000
   10c04:	ldr	pc, [ip, #1044]!	; 0x414

00010c08 <strtol@plt>:
   10c08:	add	ip, pc, #0, 12
   10c0c:	add	ip, ip, #94208	; 0x17000
   10c10:	ldr	pc, [ip, #1036]!	; 0x40c

00010c14 <fflush@plt>:
   10c14:	add	ip, pc, #0, 12
   10c18:	add	ip, ip, #94208	; 0x17000
   10c1c:	ldr	pc, [ip, #1028]!	; 0x404

00010c20 <free@plt>:
   10c20:	add	ip, pc, #0, 12
   10c24:	add	ip, ip, #94208	; 0x17000
   10c28:	ldr	pc, [ip, #1020]!	; 0x3fc

00010c2c <_exit@plt>:
   10c2c:	add	ip, pc, #0, 12
   10c30:	add	ip, ip, #94208	; 0x17000
   10c34:	ldr	pc, [ip, #1012]!	; 0x3f4

00010c38 <memcpy@plt>:
   10c38:	add	ip, pc, #0, 12
   10c3c:	add	ip, ip, #94208	; 0x17000
   10c40:	ldr	pc, [ip, #1004]!	; 0x3ec

00010c44 <mbsinit@plt>:
   10c44:	add	ip, pc, #0, 12
   10c48:	add	ip, ip, #94208	; 0x17000
   10c4c:	ldr	pc, [ip, #996]!	; 0x3e4

00010c50 <memcmp@plt>:
   10c50:	add	ip, pc, #0, 12
   10c54:	add	ip, ip, #94208	; 0x17000
   10c58:	ldr	pc, [ip, #988]!	; 0x3dc

00010c5c <dcgettext@plt>:
   10c5c:	add	ip, pc, #0, 12
   10c60:	add	ip, ip, #94208	; 0x17000
   10c64:	ldr	pc, [ip, #980]!	; 0x3d4

00010c68 <realloc@plt>:
   10c68:	add	ip, pc, #0, 12
   10c6c:	add	ip, ip, #94208	; 0x17000
   10c70:	ldr	pc, [ip, #972]!	; 0x3cc

00010c74 <textdomain@plt>:
   10c74:	add	ip, pc, #0, 12
   10c78:	add	ip, ip, #94208	; 0x17000
   10c7c:	ldr	pc, [ip, #964]!	; 0x3c4

00010c80 <geteuid@plt>:
   10c80:	add	ip, pc, #0, 12
   10c84:	add	ip, ip, #94208	; 0x17000
   10c88:	ldr	pc, [ip, #956]!	; 0x3bc

00010c8c <iswprint@plt>:
   10c8c:	add	ip, pc, #0, 12
   10c90:	add	ip, ip, #94208	; 0x17000
   10c94:	ldr	pc, [ip, #948]!	; 0x3b4

00010c98 <getegid@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #94208	; 0x17000
   10ca0:	ldr	pc, [ip, #940]!	; 0x3ac

00010ca4 <fwrite@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #94208	; 0x17000
   10cac:	ldr	pc, [ip, #932]!	; 0x3a4

00010cb0 <lseek64@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #94208	; 0x17000
   10cb8:	ldr	pc, [ip, #924]!	; 0x39c

00010cbc <__ctype_get_mb_cur_max@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #94208	; 0x17000
   10cc4:	ldr	pc, [ip, #916]!	; 0x394

00010cc8 <__fpending@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #94208	; 0x17000
   10cd0:	ldr	pc, [ip, #908]!	; 0x38c

00010cd4 <mbrtowc@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #94208	; 0x17000
   10cdc:	ldr	pc, [ip, #900]!	; 0x384

00010ce0 <error@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #94208	; 0x17000
   10ce8:	ldr	pc, [ip, #892]!	; 0x37c

00010cec <malloc@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #94208	; 0x17000
   10cf4:	ldr	pc, [ip, #884]!	; 0x374

00010cf8 <error_at_line@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #94208	; 0x17000
   10d00:	ldr	pc, [ip, #876]!	; 0x36c

00010d04 <__libc_start_main@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #94208	; 0x17000
   10d0c:	ldr	pc, [ip, #868]!	; 0x364

00010d10 <__freading@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #94208	; 0x17000
   10d18:	ldr	pc, [ip, #860]!	; 0x35c

00010d1c <__gmon_start__@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #94208	; 0x17000
   10d24:	ldr	pc, [ip, #852]!	; 0x354

00010d28 <__ctype_b_loc@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #94208	; 0x17000
   10d30:	ldr	pc, [ip, #844]!	; 0x34c

00010d34 <exit@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #94208	; 0x17000
   10d3c:	ldr	pc, [ip, #836]!	; 0x344

00010d40 <strlen@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #94208	; 0x17000
   10d48:	ldr	pc, [ip, #828]!	; 0x33c

00010d4c <__errno_location@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #94208	; 0x17000
   10d54:	ldr	pc, [ip, #820]!	; 0x334

00010d58 <__cxa_atexit@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #94208	; 0x17000
   10d60:	ldr	pc, [ip, #812]!	; 0x32c

00010d64 <__vasprintf_chk@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #94208	; 0x17000
   10d6c:	ldr	pc, [ip, #804]!	; 0x324

00010d70 <memset@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #94208	; 0x17000
   10d78:	ldr	pc, [ip, #796]!	; 0x31c

00010d7c <__printf_chk@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #94208	; 0x17000
   10d84:	ldr	pc, [ip, #788]!	; 0x314

00010d88 <fileno@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #94208	; 0x17000
   10d90:	ldr	pc, [ip, #780]!	; 0x30c

00010d94 <__fprintf_chk@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #94208	; 0x17000
   10d9c:	ldr	pc, [ip, #772]!	; 0x304

00010da0 <fclose@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #94208	; 0x17000
   10da8:	ldr	pc, [ip, #764]!	; 0x2fc

00010dac <fseeko64@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #94208	; 0x17000
   10db4:	ldr	pc, [ip, #756]!	; 0x2f4

00010db8 <setlocale@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #94208	; 0x17000
   10dc0:	ldr	pc, [ip, #748]!	; 0x2ec

00010dc4 <strrchr@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #94208	; 0x17000
   10dcc:	ldr	pc, [ip, #740]!	; 0x2e4

00010dd0 <nl_langinfo@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #94208	; 0x17000
   10dd8:	ldr	pc, [ip, #732]!	; 0x2dc

00010ddc <euidaccess@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #94208	; 0x17000
   10de4:	ldr	pc, [ip, #724]!	; 0x2d4

00010de8 <bindtextdomain@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #94208	; 0x17000
   10df0:	ldr	pc, [ip, #716]!	; 0x2cc

00010df4 <__xstat64@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #94208	; 0x17000
   10dfc:	ldr	pc, [ip, #708]!	; 0x2c4

00010e00 <isatty@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #94208	; 0x17000
   10e08:	ldr	pc, [ip, #700]!	; 0x2bc

00010e0c <strncmp@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #94208	; 0x17000
   10e14:	ldr	pc, [ip, #692]!	; 0x2b4

00010e18 <abort@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #94208	; 0x17000
   10e20:	ldr	pc, [ip, #684]!	; 0x2ac

00010e24 <__lxstat64@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #94208	; 0x17000
   10e2c:	ldr	pc, [ip, #676]!	; 0x2a4

Disassembly of section .text:

00010e30 <.text>:
   10e30:	mov	fp, #0
   10e34:	mov	lr, #0
   10e38:	pop	{r1}		; (ldr r1, [sp], #4)
   10e3c:	mov	r2, sp
   10e40:	push	{r2}		; (str r2, [sp, #-4]!)
   10e44:	push	{r0}		; (str r0, [sp, #-4]!)
   10e48:	ldr	ip, [pc, #16]	; 10e60 <__lxstat64@plt+0x3c>
   10e4c:	push	{ip}		; (str ip, [sp, #-4]!)
   10e50:	ldr	r0, [pc, #12]	; 10e64 <__lxstat64@plt+0x40>
   10e54:	ldr	r3, [pc, #12]	; 10e68 <__lxstat64@plt+0x44>
   10e58:	bl	10d04 <__libc_start_main@plt>
   10e5c:	bl	10e18 <abort@plt>
   10e60:	andeq	r6, r1, r8, asr #4
   10e64:	andeq	r2, r1, ip, asr #21
   10e68:	andeq	r6, r1, r8, ror #3
   10e6c:	ldr	r3, [pc, #20]	; 10e88 <__lxstat64@plt+0x64>
   10e70:	ldr	r2, [pc, #20]	; 10e8c <__lxstat64@plt+0x68>
   10e74:	add	r3, pc, r3
   10e78:	ldr	r2, [r3, r2]
   10e7c:	cmp	r2, #0
   10e80:	bxeq	lr
   10e84:	b	10d1c <__gmon_start__@plt>
   10e88:	andeq	r7, r1, r4, lsl #3
   10e8c:	ldrdeq	r0, [r0], -r4
   10e90:	ldr	r0, [pc, #24]	; 10eb0 <__lxstat64@plt+0x8c>
   10e94:	ldr	r3, [pc, #24]	; 10eb4 <__lxstat64@plt+0x90>
   10e98:	cmp	r3, r0
   10e9c:	bxeq	lr
   10ea0:	ldr	r3, [pc, #16]	; 10eb8 <__lxstat64@plt+0x94>
   10ea4:	cmp	r3, #0
   10ea8:	bxeq	lr
   10eac:	bx	r3
   10eb0:	andeq	r8, r2, r4, lsr #2
   10eb4:	andeq	r8, r2, r4, lsr #2
   10eb8:	andeq	r0, r0, r0
   10ebc:	ldr	r0, [pc, #36]	; 10ee8 <__lxstat64@plt+0xc4>
   10ec0:	ldr	r1, [pc, #36]	; 10eec <__lxstat64@plt+0xc8>
   10ec4:	sub	r1, r1, r0
   10ec8:	asr	r1, r1, #2
   10ecc:	add	r1, r1, r1, lsr #31
   10ed0:	asrs	r1, r1, #1
   10ed4:	bxeq	lr
   10ed8:	ldr	r3, [pc, #16]	; 10ef0 <__lxstat64@plt+0xcc>
   10edc:	cmp	r3, #0
   10ee0:	bxeq	lr
   10ee4:	bx	r3
   10ee8:	andeq	r8, r2, r4, lsr #2
   10eec:	andeq	r8, r2, r4, lsr #2
   10ef0:	andeq	r0, r0, r0
   10ef4:	push	{r4, lr}
   10ef8:	ldr	r4, [pc, #24]	; 10f18 <__lxstat64@plt+0xf4>
   10efc:	ldrb	r3, [r4]
   10f00:	cmp	r3, #0
   10f04:	popne	{r4, pc}
   10f08:	bl	10e90 <__lxstat64@plt+0x6c>
   10f0c:	mov	r3, #1
   10f10:	strb	r3, [r4]
   10f14:	pop	{r4, pc}
   10f18:	andeq	r8, r2, r8, lsr r1
   10f1c:	b	10ebc <__lxstat64@plt+0x98>
   10f20:	movw	r3, #33084	; 0x813c
   10f24:	movt	r3, #2
   10f28:	ldr	r1, [r3]
   10f2c:	ldr	r2, [r3, #4]
   10f30:	add	r0, r2, #1
   10f34:	str	r0, [r3, #4]
   10f38:	ldr	r3, [r1, r2, lsl #2]
   10f3c:	ldrb	r0, [r3]
   10f40:	adds	r0, r0, #0
   10f44:	movne	r0, #1
   10f48:	bx	lr
   10f4c:	str	r4, [sp, #-8]!
   10f50:	str	lr, [sp, #4]
   10f54:	mov	r4, r0
   10f58:	movw	r1, #25256	; 0x62a8
   10f5c:	movt	r1, #1
   10f60:	bl	10bfc <strcmp@plt>
   10f64:	cmp	r0, #0
   10f68:	moveq	r0, #1
   10f6c:	beq	110a0 <__lxstat64@plt+0x27c>
   10f70:	movw	r1, #25260	; 0x62ac
   10f74:	movt	r1, #1
   10f78:	mov	r0, r4
   10f7c:	bl	10bfc <strcmp@plt>
   10f80:	cmp	r0, #0
   10f84:	moveq	r0, #1
   10f88:	beq	110a0 <__lxstat64@plt+0x27c>
   10f8c:	movw	r1, #25264	; 0x62b0
   10f90:	movt	r1, #1
   10f94:	mov	r0, r4
   10f98:	bl	10bfc <strcmp@plt>
   10f9c:	cmp	r0, #0
   10fa0:	moveq	r0, #1
   10fa4:	beq	110a0 <__lxstat64@plt+0x27c>
   10fa8:	movw	r1, #25268	; 0x62b4
   10fac:	movt	r1, #1
   10fb0:	mov	r0, r4
   10fb4:	bl	10bfc <strcmp@plt>
   10fb8:	cmp	r0, #0
   10fbc:	moveq	r0, #1
   10fc0:	beq	110a0 <__lxstat64@plt+0x27c>
   10fc4:	movw	r1, #25272	; 0x62b8
   10fc8:	movt	r1, #1
   10fcc:	mov	r0, r4
   10fd0:	bl	10bfc <strcmp@plt>
   10fd4:	cmp	r0, #0
   10fd8:	moveq	r0, #1
   10fdc:	beq	110a0 <__lxstat64@plt+0x27c>
   10fe0:	movw	r1, #25276	; 0x62bc
   10fe4:	movt	r1, #1
   10fe8:	mov	r0, r4
   10fec:	bl	10bfc <strcmp@plt>
   10ff0:	cmp	r0, #0
   10ff4:	moveq	r0, #1
   10ff8:	beq	110a0 <__lxstat64@plt+0x27c>
   10ffc:	movw	r1, #25280	; 0x62c0
   11000:	movt	r1, #1
   11004:	mov	r0, r4
   11008:	bl	10bfc <strcmp@plt>
   1100c:	cmp	r0, #0
   11010:	moveq	r0, #1
   11014:	beq	110a0 <__lxstat64@plt+0x27c>
   11018:	movw	r1, #25284	; 0x62c4
   1101c:	movt	r1, #1
   11020:	mov	r0, r4
   11024:	bl	10bfc <strcmp@plt>
   11028:	cmp	r0, #0
   1102c:	moveq	r0, #1
   11030:	beq	110a0 <__lxstat64@plt+0x27c>
   11034:	movw	r1, #25288	; 0x62c8
   11038:	movt	r1, #1
   1103c:	mov	r0, r4
   11040:	bl	10bfc <strcmp@plt>
   11044:	cmp	r0, #0
   11048:	moveq	r0, #1
   1104c:	beq	110a0 <__lxstat64@plt+0x27c>
   11050:	movw	r1, #25292	; 0x62cc
   11054:	movt	r1, #1
   11058:	mov	r0, r4
   1105c:	bl	10bfc <strcmp@plt>
   11060:	cmp	r0, #0
   11064:	moveq	r0, #1
   11068:	beq	110a0 <__lxstat64@plt+0x27c>
   1106c:	movw	r1, #25296	; 0x62d0
   11070:	movt	r1, #1
   11074:	mov	r0, r4
   11078:	bl	10bfc <strcmp@plt>
   1107c:	cmp	r0, #0
   11080:	moveq	r0, #1
   11084:	beq	110a0 <__lxstat64@plt+0x27c>
   11088:	movw	r1, #25300	; 0x62d4
   1108c:	movt	r1, #1
   11090:	mov	r0, r4
   11094:	bl	10bfc <strcmp@plt>
   11098:	clz	r0, r0
   1109c:	lsr	r0, r0, #5
   110a0:	ldr	r4, [sp]
   110a4:	add	sp, sp, #4
   110a8:	pop	{pc}		; (ldr pc, [sp], #4)
   110ac:	str	r4, [sp, #-8]!
   110b0:	str	lr, [sp, #4]
   110b4:	sub	sp, sp, #104	; 0x68
   110b8:	mov	r4, r1
   110bc:	mov	r2, sp
   110c0:	mov	r1, r0
   110c4:	mov	r0, #3
   110c8:	bl	10df4 <__xstat64@plt>
   110cc:	cmp	r0, #0
   110d0:	moveq	r0, #1
   110d4:	movne	r0, #0
   110d8:	bne	110ec <__lxstat64@plt+0x2c8>
   110dc:	ldr	r3, [sp, #80]	; 0x50
   110e0:	str	r3, [r4]
   110e4:	ldr	r3, [sp, #84]	; 0x54
   110e8:	str	r3, [r4, #4]
   110ec:	add	sp, sp, #104	; 0x68
   110f0:	ldr	r4, [sp]
   110f4:	add	sp, sp, #4
   110f8:	pop	{pc}		; (ldr pc, [sp], #4)
   110fc:	push	{r0, r1, r2, r3}
   11100:	push	{lr}		; (str lr, [sp, #-4]!)
   11104:	sub	sp, sp, #12
   11108:	add	r3, sp, #20
   1110c:	str	r3, [sp, #4]
   11110:	ldr	r2, [sp, #16]
   11114:	mov	r1, #0
   11118:	mov	r0, r1
   1111c:	bl	153e4 <__lxstat64@plt+0x45c0>
   11120:	mov	r0, #2
   11124:	bl	10d34 <exit@plt>
   11128:	strd	r4, [sp, #-16]!
   1112c:	str	r6, [sp, #8]
   11130:	str	lr, [sp, #12]
   11134:	mov	r4, r0
   11138:	bl	10d28 <__ctype_b_loc@plt>
   1113c:	ldr	ip, [r0]
   11140:	mov	r2, r4
   11144:	mov	r0, r2
   11148:	ldrb	r3, [r2], #1
   1114c:	lsl	r1, r3, #1
   11150:	ldrh	r1, [ip, r1]
   11154:	tst	r1, #1
   11158:	bne	11144 <__lxstat64@plt+0x320>
   1115c:	cmp	r3, #43	; 0x2b
   11160:	moveq	r0, r2
   11164:	beq	11174 <__lxstat64@plt+0x350>
   11168:	cmp	r3, #45	; 0x2d
   1116c:	movne	r2, r0
   11170:	addeq	r2, r0, #1
   11174:	mov	r3, r2
   11178:	ldrb	r1, [r3], #1
   1117c:	sub	r1, r1, #48	; 0x30
   11180:	cmp	r1, #9
   11184:	bhi	111e8 <__lxstat64@plt+0x3c4>
   11188:	ldrb	r2, [r2, #1]
   1118c:	sub	r2, r2, #48	; 0x30
   11190:	cmp	r2, #9
   11194:	bhi	111a8 <__lxstat64@plt+0x384>
   11198:	ldrb	r2, [r3, #1]!
   1119c:	sub	r2, r2, #48	; 0x30
   111a0:	cmp	r2, #9
   111a4:	bls	11198 <__lxstat64@plt+0x374>
   111a8:	ldrb	r2, [r3]
   111ac:	lsl	r1, r2, #1
   111b0:	ldrh	r1, [ip, r1]
   111b4:	tst	r1, #1
   111b8:	beq	111d0 <__lxstat64@plt+0x3ac>
   111bc:	ldrb	r2, [r3, #1]!
   111c0:	lsl	r1, r2, #1
   111c4:	ldrh	r1, [ip, r1]
   111c8:	tst	r1, #1
   111cc:	bne	111bc <__lxstat64@plt+0x398>
   111d0:	cmp	r2, #0
   111d4:	bne	111e8 <__lxstat64@plt+0x3c4>
   111d8:	ldrd	r4, [sp]
   111dc:	ldr	r6, [sp, #8]
   111e0:	add	sp, sp, #12
   111e4:	pop	{pc}		; (ldr pc, [sp], #4)
   111e8:	mov	r2, #5
   111ec:	movw	r1, #25304	; 0x62d8
   111f0:	movt	r1, #1
   111f4:	mov	r0, #0
   111f8:	bl	10c5c <dcgettext@plt>
   111fc:	mov	r5, r0
   11200:	mov	r0, r4
   11204:	bl	15084 <__lxstat64@plt+0x4260>
   11208:	mov	r1, r0
   1120c:	mov	r0, r5
   11210:	bl	110fc <__lxstat64@plt+0x2d8>
   11214:	str	r4, [sp, #-8]!
   11218:	str	lr, [sp, #4]
   1121c:	mov	r2, #5
   11220:	movw	r1, #25324	; 0x62ec
   11224:	movt	r1, #1
   11228:	mov	r0, #0
   1122c:	bl	10c5c <dcgettext@plt>
   11230:	mov	r4, r0
   11234:	movw	r3, #33084	; 0x813c
   11238:	movt	r3, #2
   1123c:	ldr	r2, [r3, #8]
   11240:	sub	r2, r2, #-1073741823	; 0xc0000001
   11244:	ldr	r3, [r3]
   11248:	ldr	r0, [r3, r2, lsl #2]
   1124c:	bl	15084 <__lxstat64@plt+0x4260>
   11250:	mov	r1, r0
   11254:	mov	r0, r4
   11258:	bl	110fc <__lxstat64@plt+0x2d8>
   1125c:	movw	r3, #33084	; 0x813c
   11260:	movt	r3, #2
   11264:	ldr	r2, [r3, #4]
   11268:	add	r2, r2, #1
   1126c:	str	r2, [r3, #4]
   11270:	cmp	r0, #0
   11274:	bxeq	lr
   11278:	movw	r3, #33084	; 0x813c
   1127c:	movt	r3, #2
   11280:	ldr	r3, [r3, #8]
   11284:	cmp	r2, r3
   11288:	bxlt	lr
   1128c:	str	r4, [sp, #-8]!
   11290:	str	lr, [sp, #4]
   11294:	bl	11214 <__lxstat64@plt+0x3f0>
   11298:	str	r4, [sp, #-8]!
   1129c:	str	lr, [sp, #4]
   112a0:	mov	r0, #1
   112a4:	bl	1125c <__lxstat64@plt+0x438>
   112a8:	movw	r3, #33084	; 0x813c
   112ac:	movt	r3, #2
   112b0:	ldr	r2, [r3, #4]
   112b4:	add	r2, r2, #1
   112b8:	str	r2, [r3, #4]
   112bc:	ldr	r4, [sp]
   112c0:	add	sp, sp, #4
   112c4:	pop	{pc}		; (ldr pc, [sp], #4)
   112c8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   112cc:	strd	r6, [sp, #8]
   112d0:	str	r8, [sp, #16]
   112d4:	str	lr, [sp, #20]
   112d8:	sub	sp, sp, #256	; 0x100
   112dc:	subs	r6, r0, #0
   112e0:	bne	113b4 <__lxstat64@plt+0x590>
   112e4:	movw	r3, #33084	; 0x813c
   112e8:	movt	r3, #2
   112ec:	ldr	r2, [r3, #4]
   112f0:	add	r4, r2, #1
   112f4:	ldr	r3, [r3, #8]
   112f8:	sub	r3, r3, #2
   112fc:	cmp	r3, r4
   11300:	movle	r8, #0
   11304:	ble	11334 <__lxstat64@plt+0x510>
   11308:	movw	r3, #33084	; 0x813c
   1130c:	movt	r3, #2
   11310:	add	r2, r2, #2
   11314:	ldr	r3, [r3]
   11318:	movw	r1, #25396	; 0x6334
   1131c:	movt	r1, #1
   11320:	ldr	r0, [r3, r2, lsl #2]
   11324:	bl	10bfc <strcmp@plt>
   11328:	cmp	r0, #0
   1132c:	movne	r8, #0
   11330:	beq	113c0 <__lxstat64@plt+0x59c>
   11334:	movw	r3, #33084	; 0x813c
   11338:	movt	r3, #2
   1133c:	ldr	r5, [r3]
   11340:	lsl	r7, r4, #2
   11344:	ldr	r0, [r5, r4, lsl #2]
   11348:	ldrb	r3, [r0]
   1134c:	cmp	r3, #45	; 0x2d
   11350:	beq	113cc <__lxstat64@plt+0x5a8>
   11354:	cmp	r3, #61	; 0x3d
   11358:	beq	117dc <__lxstat64@plt+0x9b8>
   1135c:	movw	r1, #25260	; 0x62ac
   11360:	movt	r1, #1
   11364:	bl	10bfc <strcmp@plt>
   11368:	cmp	r0, #0
   1136c:	bne	1182c <__lxstat64@plt+0xa08>
   11370:	movw	r6, #33084	; 0x813c
   11374:	movt	r6, #2
   11378:	ldr	r4, [r6, #4]
   1137c:	add	r3, r5, r4, lsl #2
   11380:	ldr	r1, [r3, #8]
   11384:	ldr	r0, [r5, r4, lsl #2]
   11388:	bl	10bfc <strcmp@plt>
   1138c:	adds	r0, r0, #0
   11390:	movne	r0, #1
   11394:	add	r4, r4, #3
   11398:	str	r4, [r6, #4]
   1139c:	add	sp, sp, #256	; 0x100
   113a0:	ldrd	r4, [sp]
   113a4:	ldrd	r6, [sp, #8]
   113a8:	ldr	r8, [sp, #16]
   113ac:	add	sp, sp, #20
   113b0:	pop	{pc}		; (ldr pc, [sp], #4)
   113b4:	mov	r0, #0
   113b8:	bl	1125c <__lxstat64@plt+0x438>
   113bc:	b	112e4 <__lxstat64@plt+0x4c0>
   113c0:	bl	1125c <__lxstat64@plt+0x438>
   113c4:	mov	r8, #1
   113c8:	b	11334 <__lxstat64@plt+0x510>
   113cc:	ldrb	r3, [r0, #1]
   113d0:	cmp	r3, #103	; 0x67
   113d4:	cmpne	r3, #108	; 0x6c
   113d8:	bne	113ec <__lxstat64@plt+0x5c8>
   113dc:	ldrb	r2, [r0, #2]
   113e0:	cmp	r2, #116	; 0x74
   113e4:	cmpne	r2, #101	; 0x65
   113e8:	beq	115f8 <__lxstat64@plt+0x7d4>
   113ec:	cmp	r3, #101	; 0x65
   113f0:	beq	114c4 <__lxstat64@plt+0x6a0>
   113f4:	cmp	r3, #110	; 0x6e
   113f8:	beq	1152c <__lxstat64@plt+0x708>
   113fc:	cmp	r3, #110	; 0x6e
   11400:	beq	11538 <__lxstat64@plt+0x714>
   11404:	cmp	r3, #111	; 0x6f
   11408:	bne	11710 <__lxstat64@plt+0x8ec>
   1140c:	ldrb	r3, [r0, #2]
   11410:	cmp	r3, #116	; 0x74
   11414:	bne	11718 <__lxstat64@plt+0x8f4>
   11418:	ldrb	r3, [r0, #3]
   1141c:	cmp	r3, #0
   11420:	bne	11718 <__lxstat64@plt+0x8f4>
   11424:	movw	r3, #33084	; 0x813c
   11428:	movt	r3, #2
   1142c:	ldr	r2, [r3, #4]
   11430:	add	r2, r2, #3
   11434:	str	r2, [r3, #4]
   11438:	orrs	r3, r8, r6
   1143c:	bne	117c4 <__lxstat64@plt+0x9a0>
   11440:	add	r5, r5, r7
   11444:	mov	r1, sp
   11448:	ldr	r0, [r5, #-4]
   1144c:	bl	110ac <__lxstat64@plt+0x288>
   11450:	mov	r4, r0
   11454:	add	r1, sp, #24
   11458:	ldr	r0, [r5, #4]
   1145c:	bl	110ac <__lxstat64@plt+0x288>
   11460:	cmp	r0, #0
   11464:	moveq	r0, #0
   11468:	beq	1139c <__lxstat64@plt+0x578>
   1146c:	cmp	r4, #0
   11470:	moveq	r0, #1
   11474:	beq	1139c <__lxstat64@plt+0x578>
   11478:	ldr	r2, [sp, #24]
   1147c:	ldr	r3, [sp]
   11480:	cmp	r2, r3
   11484:	movlt	r0, #1
   11488:	movge	r0, #0
   1148c:	movgt	r3, #1
   11490:	movle	r3, #0
   11494:	sub	r3, r0, r3
   11498:	ldr	r1, [sp, #28]
   1149c:	ldr	r2, [sp, #4]
   114a0:	cmp	r1, r2
   114a4:	movlt	r0, #1
   114a8:	movge	r0, #0
   114ac:	movgt	r2, #1
   114b0:	movle	r2, #0
   114b4:	sub	r0, r0, r2
   114b8:	add	r0, r0, r3, lsl #1
   114bc:	lsr	r0, r0, #31
   114c0:	b	1139c <__lxstat64@plt+0x578>
   114c4:	ldrb	r3, [r0, #2]
   114c8:	cmp	r3, #113	; 0x71
   114cc:	beq	11840 <__lxstat64@plt+0xa1c>
   114d0:	ldrb	r3, [r0, #2]
   114d4:	cmp	r3, #102	; 0x66
   114d8:	bne	11718 <__lxstat64@plt+0x8f4>
   114dc:	ldrb	r3, [r0, #3]
   114e0:	cmp	r3, #0
   114e4:	bne	11718 <__lxstat64@plt+0x8f4>
   114e8:	movw	r3, #33084	; 0x813c
   114ec:	movt	r3, #2
   114f0:	ldr	r2, [r3, #4]
   114f4:	add	r2, r2, #3
   114f8:	str	r2, [r3, #4]
   114fc:	orrs	r3, r8, r6
   11500:	bne	1175c <__lxstat64@plt+0x938>
   11504:	add	r3, r5, r7
   11508:	add	r2, sp, #152	; 0x98
   1150c:	ldr	r1, [r3, #-4]
   11510:	mov	r0, #3
   11514:	bl	10df4 <__xstat64@plt>
   11518:	subs	r4, r0, #0
   1151c:	movne	r4, #0
   11520:	beq	11774 <__lxstat64@plt+0x950>
   11524:	and	r0, r4, #1
   11528:	b	1139c <__lxstat64@plt+0x578>
   1152c:	ldrb	r3, [r0, #2]
   11530:	cmp	r3, #101	; 0x65
   11534:	beq	11830 <__lxstat64@plt+0xa0c>
   11538:	ldrb	r3, [r0, #2]
   1153c:	cmp	r3, #116	; 0x74
   11540:	bne	11718 <__lxstat64@plt+0x8f4>
   11544:	ldrb	r3, [r0, #3]
   11548:	cmp	r3, #0
   1154c:	bne	11718 <__lxstat64@plt+0x8f4>
   11550:	movw	r3, #33084	; 0x813c
   11554:	movt	r3, #2
   11558:	ldr	r2, [r3, #4]
   1155c:	add	r2, r2, #3
   11560:	str	r2, [r3, #4]
   11564:	orrs	r3, r8, r6
   11568:	bne	11744 <__lxstat64@plt+0x920>
   1156c:	add	r5, r5, r7
   11570:	mov	r1, sp
   11574:	ldr	r0, [r5, #-4]
   11578:	bl	110ac <__lxstat64@plt+0x288>
   1157c:	mov	r4, r0
   11580:	add	r1, sp, #24
   11584:	ldr	r0, [r5, #4]
   11588:	bl	110ac <__lxstat64@plt+0x288>
   1158c:	cmp	r4, #0
   11590:	moveq	r0, #0
   11594:	beq	1139c <__lxstat64@plt+0x578>
   11598:	cmp	r0, #0
   1159c:	moveq	r0, #1
   115a0:	beq	1139c <__lxstat64@plt+0x578>
   115a4:	ldr	r2, [sp, #24]
   115a8:	ldr	r3, [sp]
   115ac:	cmp	r2, r3
   115b0:	movlt	r0, #1
   115b4:	movge	r0, #0
   115b8:	movgt	r3, #1
   115bc:	movle	r3, #0
   115c0:	sub	r3, r0, r3
   115c4:	ldr	r1, [sp, #4]
   115c8:	ldr	r2, [sp, #28]
   115cc:	cmp	r1, r2
   115d0:	movgt	r0, #1
   115d4:	movle	r0, #0
   115d8:	movlt	r2, #1
   115dc:	movge	r2, #0
   115e0:	sub	r0, r0, r2
   115e4:	add	r0, r0, r3, lsl #1
   115e8:	cmp	r0, #0
   115ec:	movle	r0, #0
   115f0:	movgt	r0, #1
   115f4:	b	1139c <__lxstat64@plt+0x578>
   115f8:	ldrb	r2, [r0, #3]
   115fc:	cmp	r2, #0
   11600:	bne	113fc <__lxstat64@plt+0x5d8>
   11604:	cmp	r6, #0
   11608:	beq	116b8 <__lxstat64@plt+0x894>
   1160c:	add	r5, r5, r7
   11610:	ldr	r0, [r5, #-4]
   11614:	bl	10d40 <strlen@plt>
   11618:	mov	r2, sp
   1161c:	mov	r1, #0
   11620:	bl	12cfc <__lxstat64@plt+0x1ed8>
   11624:	mov	r5, r0
   11628:	cmp	r8, #0
   1162c:	beq	116cc <__lxstat64@plt+0x8a8>
   11630:	movw	r3, #33084	; 0x813c
   11634:	movt	r3, #2
   11638:	ldr	r3, [r3]
   1163c:	add	r7, r3, r7
   11640:	ldr	r0, [r7, #8]
   11644:	bl	10d40 <strlen@plt>
   11648:	add	r2, sp, #24
   1164c:	mov	r1, #0
   11650:	bl	12cfc <__lxstat64@plt+0x1ed8>
   11654:	mov	r1, r0
   11658:	mov	r0, r5
   1165c:	bl	150a4 <__lxstat64@plt+0x4280>
   11660:	movw	r2, #33084	; 0x813c
   11664:	movt	r2, #2
   11668:	ldr	r3, [r2]
   1166c:	ldr	ip, [r3, r4, lsl #2]
   11670:	ldrb	r3, [ip, #2]
   11674:	cmp	r3, #101	; 0x65
   11678:	movne	r3, #0
   1167c:	moveq	r3, #1
   11680:	ldr	r1, [r2, #4]
   11684:	add	r1, r1, #3
   11688:	str	r1, [r2, #4]
   1168c:	ldrb	r2, [ip, #1]
   11690:	cmp	r2, #108	; 0x6c
   11694:	beq	116ec <__lxstat64@plt+0x8c8>
   11698:	cmp	r2, #103	; 0x67
   1169c:	beq	116fc <__lxstat64@plt+0x8d8>
   116a0:	adds	r0, r0, #0
   116a4:	movne	r0, #1
   116a8:	cmp	r0, r3
   116ac:	movne	r0, #0
   116b0:	moveq	r0, #1
   116b4:	b	1139c <__lxstat64@plt+0x578>
   116b8:	add	r5, r5, r7
   116bc:	ldr	r0, [r5, #-4]
   116c0:	bl	11128 <__lxstat64@plt+0x304>
   116c4:	mov	r5, r0
   116c8:	b	11628 <__lxstat64@plt+0x804>
   116cc:	movw	r3, #33084	; 0x813c
   116d0:	movt	r3, #2
   116d4:	ldr	r3, [r3]
   116d8:	add	r7, r3, r7
   116dc:	ldr	r0, [r7, #4]
   116e0:	bl	11128 <__lxstat64@plt+0x304>
   116e4:	mov	r1, r0
   116e8:	b	11658 <__lxstat64@plt+0x834>
   116ec:	cmp	r3, r0
   116f0:	movle	r0, #0
   116f4:	movgt	r0, #1
   116f8:	b	1139c <__lxstat64@plt+0x578>
   116fc:	rsb	r3, r3, #0
   11700:	cmp	r3, r0
   11704:	movge	r0, #0
   11708:	movlt	r0, #1
   1170c:	b	1139c <__lxstat64@plt+0x578>
   11710:	cmp	r3, #101	; 0x65
   11714:	beq	114d0 <__lxstat64@plt+0x6ac>
   11718:	mov	r2, #5
   1171c:	movw	r1, #25424	; 0x6350
   11720:	movt	r1, #1
   11724:	mov	r0, #0
   11728:	bl	10c5c <dcgettext@plt>
   1172c:	mov	r6, r0
   11730:	ldr	r0, [r5, r4, lsl #2]
   11734:	bl	15084 <__lxstat64@plt+0x4260>
   11738:	mov	r1, r0
   1173c:	mov	r0, r6
   11740:	bl	110fc <__lxstat64@plt+0x2d8>
   11744:	mov	r2, #5
   11748:	movw	r1, #25352	; 0x6308
   1174c:	movt	r1, #1
   11750:	mov	r0, #0
   11754:	bl	10c5c <dcgettext@plt>
   11758:	bl	110fc <__lxstat64@plt+0x2d8>
   1175c:	mov	r2, #5
   11760:	movw	r1, #25376	; 0x6320
   11764:	movt	r1, #1
   11768:	mov	r0, #0
   1176c:	bl	10c5c <dcgettext@plt>
   11770:	bl	110fc <__lxstat64@plt+0x2d8>
   11774:	add	r5, r5, r7
   11778:	add	r2, sp, #48	; 0x30
   1177c:	ldr	r1, [r5, #4]
   11780:	mov	r0, #3
   11784:	bl	10df4 <__xstat64@plt>
   11788:	cmp	r0, #0
   1178c:	bne	11524 <__lxstat64@plt+0x700>
   11790:	ldrd	r4, [sp, #152]	; 0x98
   11794:	ldrd	r2, [sp, #48]	; 0x30
   11798:	cmp	r5, r3
   1179c:	cmpeq	r4, r2
   117a0:	movne	r4, r0
   117a4:	bne	11524 <__lxstat64@plt+0x700>
   117a8:	ldrd	r0, [sp, #248]	; 0xf8
   117ac:	ldrd	r2, [sp, #144]	; 0x90
   117b0:	cmp	r1, r3
   117b4:	cmpeq	r0, r2
   117b8:	moveq	r4, #1
   117bc:	movne	r4, #0
   117c0:	b	11524 <__lxstat64@plt+0x700>
   117c4:	mov	r2, #5
   117c8:	movw	r1, #25400	; 0x6338
   117cc:	movt	r1, #1
   117d0:	mov	r0, #0
   117d4:	bl	10c5c <dcgettext@plt>
   117d8:	bl	110fc <__lxstat64@plt+0x2d8>
   117dc:	ldrb	r3, [r0, #1]
   117e0:	cmp	r3, #0
   117e4:	beq	117fc <__lxstat64@plt+0x9d8>
   117e8:	cmp	r3, #61	; 0x3d
   117ec:	bne	1135c <__lxstat64@plt+0x538>
   117f0:	ldrb	r3, [r0, #2]
   117f4:	cmp	r3, #0
   117f8:	bne	1135c <__lxstat64@plt+0x538>
   117fc:	movw	r6, #33084	; 0x813c
   11800:	movt	r6, #2
   11804:	ldr	r4, [r6, #4]
   11808:	add	r3, r5, r4, lsl #2
   1180c:	ldr	r1, [r3, #8]
   11810:	ldr	r0, [r5, r4, lsl #2]
   11814:	bl	10bfc <strcmp@plt>
   11818:	clz	r0, r0
   1181c:	lsr	r0, r0, #5
   11820:	add	r4, r4, #3
   11824:	str	r4, [r6, #4]
   11828:	b	1139c <__lxstat64@plt+0x578>
   1182c:	bl	10e18 <abort@plt>
   11830:	ldrb	r3, [r0, #3]
   11834:	cmp	r3, #0
   11838:	bne	11718 <__lxstat64@plt+0x8f4>
   1183c:	b	11604 <__lxstat64@plt+0x7e0>
   11840:	ldrb	r3, [r0, #3]
   11844:	cmp	r3, #0
   11848:	bne	11718 <__lxstat64@plt+0x8f4>
   1184c:	b	11604 <__lxstat64@plt+0x7e0>
   11850:	strd	r4, [sp, #-16]!
   11854:	str	r6, [sp, #8]
   11858:	str	lr, [sp, #12]
   1185c:	sub	sp, sp, #104	; 0x68
   11860:	movw	r3, #33084	; 0x813c
   11864:	movt	r3, #2
   11868:	ldr	r4, [r3]
   1186c:	ldr	r5, [r3, #4]
   11870:	ldr	r3, [r4, r5, lsl #2]
   11874:	ldrb	r3, [r3, #1]
   11878:	sub	r3, r3, #71	; 0x47
   1187c:	cmp	r3, #51	; 0x33
   11880:	ldrls	pc, [pc, r3, lsl #2]
   11884:	b	11958 <__lxstat64@plt+0xb34>
   11888:	andeq	r1, r1, r0, asr #22
   1188c:	andeq	r1, r1, r8, asr r9
   11890:	andeq	r1, r1, r8, asr r9
   11894:	andeq	r1, r1, r8, asr r9
   11898:	andeq	r1, r1, r8, asr r9
   1189c:	andeq	r1, r1, ip, lsr #27
   118a0:	andeq	r1, r1, r8, asr r9
   118a4:	andeq	r1, r1, r8, asr #20
   118a8:	andeq	r1, r1, ip, asr #21
   118ac:	andeq	r1, r1, r8, asr r9
   118b0:	andeq	r1, r1, r8, asr r9
   118b4:	andeq	r1, r1, r8, asr r9
   118b8:	andeq	r1, r1, ip, lsl #25
   118bc:	andeq	r1, r1, r8, asr r9
   118c0:	andeq	r1, r1, r8, asr r9
   118c4:	andeq	r1, r1, r8, asr r9
   118c8:	andeq	r1, r1, r8, asr r9
   118cc:	andeq	r1, r1, r8, asr r9
   118d0:	andeq	r1, r1, r8, asr r9
   118d4:	andeq	r1, r1, r8, asr r9
   118d8:	andeq	r1, r1, r8, asr r9
   118dc:	andeq	r1, r1, r8, asr r9
   118e0:	andeq	r1, r1, r8, asr r9
   118e4:	andeq	r1, r1, r8, asr r9
   118e8:	andeq	r1, r1, r8, asr r9
   118ec:	andeq	r1, r1, r8, asr r9
   118f0:	andeq	r1, r1, r8, asr r9
   118f4:	andeq	r1, r1, ip, lsl sp
   118f8:	ldrdeq	r1, [r1], -r4
   118fc:	strdeq	r1, [r1], -ip
   11900:	andeq	r1, r1, r4, lsl #19
   11904:			; <UNDEFINED> instruction: 0x00011bb4
   11908:	andeq	r1, r1, ip, lsr #28
   1190c:	andeq	r1, r1, ip, lsr #27
   11910:	andeq	r1, r1, r8, asr r9
   11914:	andeq	r1, r1, r8, asr r9
   11918:	andeq	r1, r1, r4, ror #28
   1191c:	andeq	r1, r1, r8, asr r9
   11920:	andeq	r1, r1, r8, asr r9
   11924:	andeq	r1, r1, r8, lsl #30
   11928:	andeq	r1, r1, r8, asr r9
   1192c:	andeq	r1, r1, r4, ror #26
   11930:	andeq	r1, r1, r8, asr r9
   11934:	andeq	r1, r1, r4, asr #19
   11938:	andeq	r1, r1, r4, asr #24
   1193c:	muleq	r1, ip, lr
   11940:	strdeq	r1, [r1], -r4
   11944:	andeq	r1, r1, r8, asr r9
   11948:	strdeq	r1, [r1], -r0
   1194c:	andeq	r1, r1, ip, lsl sl
   11950:	andeq	r1, r1, r8, asr r9
   11954:	andeq	r1, r1, r0, lsr pc
   11958:	mov	r2, #5
   1195c:	movw	r1, #25452	; 0x636c
   11960:	movt	r1, #1
   11964:	mov	r0, #0
   11968:	bl	10c5c <dcgettext@plt>
   1196c:	mov	r6, r0
   11970:	ldr	r0, [r4, r5, lsl #2]
   11974:	bl	15084 <__lxstat64@plt+0x4260>
   11978:	mov	r1, r0
   1197c:	mov	r0, r6
   11980:	bl	110fc <__lxstat64@plt+0x2d8>
   11984:	bl	11298 <__lxstat64@plt+0x474>
   11988:	movw	r3, #33084	; 0x813c
   1198c:	movt	r3, #2
   11990:	ldr	r3, [r3, #4]
   11994:	sub	r3, r3, #-1073741823	; 0xc0000001
   11998:	mov	r2, sp
   1199c:	ldr	r1, [r4, r3, lsl #2]
   119a0:	mov	r0, #3
   119a4:	bl	10df4 <__xstat64@plt>
   119a8:	clz	r0, r0
   119ac:	lsr	r0, r0, #5
   119b0:	add	sp, sp, #104	; 0x68
   119b4:	ldrd	r4, [sp]
   119b8:	ldr	r6, [sp, #8]
   119bc:	add	sp, sp, #12
   119c0:	pop	{pc}		; (ldr pc, [sp], #4)
   119c4:	bl	11298 <__lxstat64@plt+0x474>
   119c8:	movw	r3, #33084	; 0x813c
   119cc:	movt	r3, #2
   119d0:	ldr	r3, [r3, #4]
   119d4:	sub	r3, r3, #-1073741823	; 0xc0000001
   119d8:	mov	r1, #4
   119dc:	ldr	r0, [r4, r3, lsl #2]
   119e0:	bl	10ddc <euidaccess@plt>
   119e4:	clz	r0, r0
   119e8:	lsr	r0, r0, #5
   119ec:	b	119b0 <__lxstat64@plt+0xb8c>
   119f0:	bl	11298 <__lxstat64@plt+0x474>
   119f4:	movw	r3, #33084	; 0x813c
   119f8:	movt	r3, #2
   119fc:	ldr	r3, [r3, #4]
   11a00:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a04:	mov	r1, #2
   11a08:	ldr	r0, [r4, r3, lsl #2]
   11a0c:	bl	10ddc <euidaccess@plt>
   11a10:	clz	r0, r0
   11a14:	lsr	r0, r0, #5
   11a18:	b	119b0 <__lxstat64@plt+0xb8c>
   11a1c:	bl	11298 <__lxstat64@plt+0x474>
   11a20:	movw	r3, #33084	; 0x813c
   11a24:	movt	r3, #2
   11a28:	ldr	r3, [r3, #4]
   11a2c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a30:	mov	r1, #1
   11a34:	ldr	r0, [r4, r3, lsl #2]
   11a38:	bl	10ddc <euidaccess@plt>
   11a3c:	clz	r0, r0
   11a40:	lsr	r0, r0, #5
   11a44:	b	119b0 <__lxstat64@plt+0xb8c>
   11a48:	bl	11298 <__lxstat64@plt+0x474>
   11a4c:	movw	r3, #33084	; 0x813c
   11a50:	movt	r3, #2
   11a54:	ldr	r3, [r3, #4]
   11a58:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a5c:	mov	r2, sp
   11a60:	ldr	r1, [r4, r3, lsl #2]
   11a64:	mov	r0, #3
   11a68:	bl	10df4 <__xstat64@plt>
   11a6c:	cmp	r0, #0
   11a70:	movne	r0, #0
   11a74:	bne	119b0 <__lxstat64@plt+0xb8c>
   11a78:	ldr	r2, [sp, #72]	; 0x48
   11a7c:	ldr	r3, [sp, #80]	; 0x50
   11a80:	cmp	r2, r3
   11a84:	movlt	r0, #1
   11a88:	movge	r0, #0
   11a8c:	movgt	r3, #1
   11a90:	movle	r3, #0
   11a94:	sub	r3, r0, r3
   11a98:	ldr	r1, [sp, #84]	; 0x54
   11a9c:	ldr	r2, [sp, #76]	; 0x4c
   11aa0:	cmp	r1, r2
   11aa4:	movgt	r0, #1
   11aa8:	movle	r0, #0
   11aac:	movlt	r2, #1
   11ab0:	movge	r2, #0
   11ab4:	sub	r0, r0, r2
   11ab8:	add	r0, r0, r3, lsl #1
   11abc:	cmp	r0, #0
   11ac0:	movle	r0, #0
   11ac4:	movgt	r0, #1
   11ac8:	b	119b0 <__lxstat64@plt+0xb8c>
   11acc:	bl	11298 <__lxstat64@plt+0x474>
   11ad0:	movw	r3, #33084	; 0x813c
   11ad4:	movt	r3, #2
   11ad8:	ldr	r3, [r3, #4]
   11adc:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ae0:	mov	r2, sp
   11ae4:	ldr	r1, [r4, r3, lsl #2]
   11ae8:	mov	r0, #3
   11aec:	bl	10df4 <__xstat64@plt>
   11af0:	subs	r4, r0, #0
   11af4:	movne	r0, #0
   11af8:	bne	119b0 <__lxstat64@plt+0xb8c>
   11afc:	bl	10d4c <__errno_location@plt>
   11b00:	mov	r5, r0
   11b04:	mov	r3, #0
   11b08:	str	r3, [r0]
   11b0c:	bl	10c80 <geteuid@plt>
   11b10:	cmn	r0, #1
   11b14:	beq	11b30 <__lxstat64@plt+0xd0c>
   11b18:	ldr	r4, [sp, #24]
   11b1c:	cmp	r4, r0
   11b20:	movne	r4, #0
   11b24:	moveq	r4, #1
   11b28:	and	r0, r4, #1
   11b2c:	b	119b0 <__lxstat64@plt+0xb8c>
   11b30:	ldr	r3, [r5]
   11b34:	cmp	r3, #0
   11b38:	bne	11b28 <__lxstat64@plt+0xd04>
   11b3c:	b	11b18 <__lxstat64@plt+0xcf4>
   11b40:	bl	11298 <__lxstat64@plt+0x474>
   11b44:	movw	r3, #33084	; 0x813c
   11b48:	movt	r3, #2
   11b4c:	ldr	r3, [r3, #4]
   11b50:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b54:	mov	r2, sp
   11b58:	ldr	r1, [r4, r3, lsl #2]
   11b5c:	mov	r0, #3
   11b60:	bl	10df4 <__xstat64@plt>
   11b64:	subs	r4, r0, #0
   11b68:	movne	r0, #0
   11b6c:	bne	119b0 <__lxstat64@plt+0xb8c>
   11b70:	bl	10d4c <__errno_location@plt>
   11b74:	mov	r5, r0
   11b78:	mov	r3, #0
   11b7c:	str	r3, [r0]
   11b80:	bl	10c98 <getegid@plt>
   11b84:	cmn	r0, #1
   11b88:	beq	11ba4 <__lxstat64@plt+0xd80>
   11b8c:	ldr	r4, [sp, #28]
   11b90:	cmp	r4, r0
   11b94:	movne	r4, #0
   11b98:	moveq	r4, #1
   11b9c:	and	r0, r4, #1
   11ba0:	b	119b0 <__lxstat64@plt+0xb8c>
   11ba4:	ldr	r3, [r5]
   11ba8:	cmp	r3, #0
   11bac:	bne	11b9c <__lxstat64@plt+0xd78>
   11bb0:	b	11b8c <__lxstat64@plt+0xd68>
   11bb4:	bl	11298 <__lxstat64@plt+0x474>
   11bb8:	movw	r3, #33084	; 0x813c
   11bbc:	movt	r3, #2
   11bc0:	ldr	r3, [r3, #4]
   11bc4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11bc8:	mov	r2, sp
   11bcc:	ldr	r1, [r4, r3, lsl #2]
   11bd0:	mov	r0, #3
   11bd4:	bl	10df4 <__xstat64@plt>
   11bd8:	cmp	r0, #0
   11bdc:	movne	r0, #0
   11be0:	bne	119b0 <__lxstat64@plt+0xb8c>
   11be4:	ldr	r0, [sp, #16]
   11be8:	and	r0, r0, #61440	; 0xf000
   11bec:	cmp	r0, #32768	; 0x8000
   11bf0:	movne	r0, #0
   11bf4:	moveq	r0, #1
   11bf8:	b	119b0 <__lxstat64@plt+0xb8c>
   11bfc:	bl	11298 <__lxstat64@plt+0x474>
   11c00:	movw	r3, #33084	; 0x813c
   11c04:	movt	r3, #2
   11c08:	ldr	r3, [r3, #4]
   11c0c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c10:	mov	r2, sp
   11c14:	ldr	r1, [r4, r3, lsl #2]
   11c18:	mov	r0, #3
   11c1c:	bl	10df4 <__xstat64@plt>
   11c20:	cmp	r0, #0
   11c24:	movne	r0, #0
   11c28:	bne	119b0 <__lxstat64@plt+0xb8c>
   11c2c:	ldr	r0, [sp, #16]
   11c30:	and	r0, r0, #61440	; 0xf000
   11c34:	cmp	r0, #16384	; 0x4000
   11c38:	movne	r0, #0
   11c3c:	moveq	r0, #1
   11c40:	b	119b0 <__lxstat64@plt+0xb8c>
   11c44:	bl	11298 <__lxstat64@plt+0x474>
   11c48:	movw	r3, #33084	; 0x813c
   11c4c:	movt	r3, #2
   11c50:	ldr	r3, [r3, #4]
   11c54:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c58:	mov	r2, sp
   11c5c:	ldr	r1, [r4, r3, lsl #2]
   11c60:	mov	r0, #3
   11c64:	bl	10df4 <__xstat64@plt>
   11c68:	cmp	r0, #0
   11c6c:	movne	r0, #0
   11c70:	bne	119b0 <__lxstat64@plt+0xb8c>
   11c74:	ldrd	r2, [sp, #48]	; 0x30
   11c78:	cmp	r2, #1
   11c7c:	sbcs	r3, r3, #0
   11c80:	movge	r0, #1
   11c84:	movlt	r0, #0
   11c88:	b	119b0 <__lxstat64@plt+0xb8c>
   11c8c:	bl	11298 <__lxstat64@plt+0x474>
   11c90:	movw	r3, #33084	; 0x813c
   11c94:	movt	r3, #2
   11c98:	ldr	r3, [r3, #4]
   11c9c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ca0:	mov	r2, sp
   11ca4:	ldr	r1, [r4, r3, lsl #2]
   11ca8:	mov	r0, #3
   11cac:	bl	10df4 <__xstat64@plt>
   11cb0:	cmp	r0, #0
   11cb4:	movne	r0, #0
   11cb8:	bne	119b0 <__lxstat64@plt+0xb8c>
   11cbc:	ldr	r0, [sp, #16]
   11cc0:	and	r0, r0, #61440	; 0xf000
   11cc4:	cmp	r0, #49152	; 0xc000
   11cc8:	movne	r0, #0
   11ccc:	moveq	r0, #1
   11cd0:	b	119b0 <__lxstat64@plt+0xb8c>
   11cd4:	bl	11298 <__lxstat64@plt+0x474>
   11cd8:	movw	r3, #33084	; 0x813c
   11cdc:	movt	r3, #2
   11ce0:	ldr	r3, [r3, #4]
   11ce4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ce8:	mov	r2, sp
   11cec:	ldr	r1, [r4, r3, lsl #2]
   11cf0:	mov	r0, #3
   11cf4:	bl	10df4 <__xstat64@plt>
   11cf8:	cmp	r0, #0
   11cfc:	movne	r0, #0
   11d00:	bne	119b0 <__lxstat64@plt+0xb8c>
   11d04:	ldr	r0, [sp, #16]
   11d08:	and	r0, r0, #61440	; 0xf000
   11d0c:	cmp	r0, #8192	; 0x2000
   11d10:	movne	r0, #0
   11d14:	moveq	r0, #1
   11d18:	b	119b0 <__lxstat64@plt+0xb8c>
   11d1c:	bl	11298 <__lxstat64@plt+0x474>
   11d20:	movw	r3, #33084	; 0x813c
   11d24:	movt	r3, #2
   11d28:	ldr	r3, [r3, #4]
   11d2c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d30:	mov	r2, sp
   11d34:	ldr	r1, [r4, r3, lsl #2]
   11d38:	mov	r0, #3
   11d3c:	bl	10df4 <__xstat64@plt>
   11d40:	cmp	r0, #0
   11d44:	movne	r0, #0
   11d48:	bne	119b0 <__lxstat64@plt+0xb8c>
   11d4c:	ldr	r0, [sp, #16]
   11d50:	and	r0, r0, #61440	; 0xf000
   11d54:	cmp	r0, #24576	; 0x6000
   11d58:	movne	r0, #0
   11d5c:	moveq	r0, #1
   11d60:	b	119b0 <__lxstat64@plt+0xb8c>
   11d64:	bl	11298 <__lxstat64@plt+0x474>
   11d68:	movw	r3, #33084	; 0x813c
   11d6c:	movt	r3, #2
   11d70:	ldr	r3, [r3, #4]
   11d74:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d78:	mov	r2, sp
   11d7c:	ldr	r1, [r4, r3, lsl #2]
   11d80:	mov	r0, #3
   11d84:	bl	10df4 <__xstat64@plt>
   11d88:	cmp	r0, #0
   11d8c:	movne	r0, #0
   11d90:	bne	119b0 <__lxstat64@plt+0xb8c>
   11d94:	ldr	r0, [sp, #16]
   11d98:	and	r0, r0, #61440	; 0xf000
   11d9c:	cmp	r0, #4096	; 0x1000
   11da0:	movne	r0, #0
   11da4:	moveq	r0, #1
   11da8:	b	119b0 <__lxstat64@plt+0xb8c>
   11dac:	bl	11298 <__lxstat64@plt+0x474>
   11db0:	movw	r3, #33084	; 0x813c
   11db4:	movt	r3, #2
   11db8:	ldr	r3, [r3, #4]
   11dbc:	sub	r3, r3, #-1073741823	; 0xc0000001
   11dc0:	mov	r2, sp
   11dc4:	ldr	r1, [r4, r3, lsl #2]
   11dc8:	mov	r0, #3
   11dcc:	bl	10e24 <__lxstat64@plt>
   11dd0:	cmp	r0, #0
   11dd4:	movne	r0, #0
   11dd8:	bne	119b0 <__lxstat64@plt+0xb8c>
   11ddc:	ldr	r0, [sp, #16]
   11de0:	and	r0, r0, #61440	; 0xf000
   11de4:	cmp	r0, #40960	; 0xa000
   11de8:	movne	r0, #0
   11dec:	moveq	r0, #1
   11df0:	b	119b0 <__lxstat64@plt+0xb8c>
   11df4:	bl	11298 <__lxstat64@plt+0x474>
   11df8:	movw	r3, #33084	; 0x813c
   11dfc:	movt	r3, #2
   11e00:	ldr	r3, [r3, #4]
   11e04:	sub	r3, r3, #-1073741823	; 0xc0000001
   11e08:	mov	r2, sp
   11e0c:	ldr	r1, [r4, r3, lsl #2]
   11e10:	mov	r0, #3
   11e14:	bl	10df4 <__xstat64@plt>
   11e18:	cmp	r0, #0
   11e1c:	ldreq	r0, [sp, #16]
   11e20:	ubfxeq	r0, r0, #11, #1
   11e24:	movne	r0, #0
   11e28:	b	119b0 <__lxstat64@plt+0xb8c>
   11e2c:	bl	11298 <__lxstat64@plt+0x474>
   11e30:	movw	r3, #33084	; 0x813c
   11e34:	movt	r3, #2
   11e38:	ldr	r3, [r3, #4]
   11e3c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11e40:	mov	r2, sp
   11e44:	ldr	r1, [r4, r3, lsl #2]
   11e48:	mov	r0, #3
   11e4c:	bl	10df4 <__xstat64@plt>
   11e50:	cmp	r0, #0
   11e54:	ldreq	r0, [sp, #16]
   11e58:	ubfxeq	r0, r0, #10, #1
   11e5c:	movne	r0, #0
   11e60:	b	119b0 <__lxstat64@plt+0xb8c>
   11e64:	bl	11298 <__lxstat64@plt+0x474>
   11e68:	movw	r3, #33084	; 0x813c
   11e6c:	movt	r3, #2
   11e70:	ldr	r3, [r3, #4]
   11e74:	sub	r3, r3, #-1073741823	; 0xc0000001
   11e78:	mov	r2, sp
   11e7c:	ldr	r1, [r4, r3, lsl #2]
   11e80:	mov	r0, #3
   11e84:	bl	10df4 <__xstat64@plt>
   11e88:	cmp	r0, #0
   11e8c:	ldreq	r0, [sp, #16]
   11e90:	ubfxeq	r0, r0, #9, #1
   11e94:	movne	r0, #0
   11e98:	b	119b0 <__lxstat64@plt+0xb8c>
   11e9c:	bl	11298 <__lxstat64@plt+0x474>
   11ea0:	movw	r3, #33084	; 0x813c
   11ea4:	movt	r3, #2
   11ea8:	ldr	r3, [r3, #4]
   11eac:	sub	r3, r3, #-1073741823	; 0xc0000001
   11eb0:	ldr	r0, [r4, r3, lsl #2]
   11eb4:	bl	11128 <__lxstat64@plt+0x304>
   11eb8:	mov	r5, r0
   11ebc:	bl	10d4c <__errno_location@plt>
   11ec0:	mov	r4, r0
   11ec4:	mov	r1, #0
   11ec8:	str	r1, [r0]
   11ecc:	mov	r2, #10
   11ed0:	mov	r0, r5
   11ed4:	bl	10c08 <strtol@plt>
   11ed8:	ldr	r2, [r4]
   11edc:	subs	r3, r2, #34	; 0x22
   11ee0:	movne	r3, #1
   11ee4:	cmp	r0, #0
   11ee8:	movlt	r3, #0
   11eec:	cmp	r3, #0
   11ef0:	moveq	r0, #0
   11ef4:	beq	119b0 <__lxstat64@plt+0xb8c>
   11ef8:	bl	10e00 <isatty@plt>
   11efc:	adds	r0, r0, #0
   11f00:	movne	r0, #1
   11f04:	b	119b0 <__lxstat64@plt+0xb8c>
   11f08:	bl	11298 <__lxstat64@plt+0x474>
   11f0c:	movw	r3, #33084	; 0x813c
   11f10:	movt	r3, #2
   11f14:	ldr	r3, [r3, #4]
   11f18:	sub	r3, r3, #-1073741823	; 0xc0000001
   11f1c:	ldr	r3, [r4, r3, lsl #2]
   11f20:	ldrb	r0, [r3]
   11f24:	adds	r0, r0, #0
   11f28:	movne	r0, #1
   11f2c:	b	119b0 <__lxstat64@plt+0xb8c>
   11f30:	bl	11298 <__lxstat64@plt+0x474>
   11f34:	movw	r3, #33084	; 0x813c
   11f38:	movt	r3, #2
   11f3c:	ldr	r3, [r3, #4]
   11f40:	sub	r3, r3, #-1073741823	; 0xc0000001
   11f44:	ldr	r3, [r4, r3, lsl #2]
   11f48:	ldrb	r0, [r3]
   11f4c:	clz	r0, r0
   11f50:	lsr	r0, r0, #5
   11f54:	b	119b0 <__lxstat64@plt+0xb8c>
   11f58:	str	r4, [sp, #-8]!
   11f5c:	str	lr, [sp, #4]
   11f60:	movw	r3, #33084	; 0x813c
   11f64:	movt	r3, #2
   11f68:	ldr	r2, [r3, #4]
   11f6c:	ldr	r3, [r3]
   11f70:	ldr	r4, [r3, r2, lsl #2]
   11f74:	movw	r1, #25480	; 0x6388
   11f78:	movt	r1, #1
   11f7c:	mov	r0, r4
   11f80:	bl	10bfc <strcmp@plt>
   11f84:	cmp	r0, #0
   11f88:	beq	11fc0 <__lxstat64@plt+0x119c>
   11f8c:	ldrb	r3, [r4]
   11f90:	cmp	r3, #45	; 0x2d
   11f94:	bne	11fd4 <__lxstat64@plt+0x11b0>
   11f98:	ldrb	r3, [r4, #1]
   11f9c:	cmp	r3, #0
   11fa0:	beq	11fd4 <__lxstat64@plt+0x11b0>
   11fa4:	ldrb	r3, [r4, #2]
   11fa8:	cmp	r3, #0
   11fac:	bne	11fd4 <__lxstat64@plt+0x11b0>
   11fb0:	bl	11850 <__lxstat64@plt+0xa2c>
   11fb4:	ldr	r4, [sp]
   11fb8:	add	sp, sp, #4
   11fbc:	pop	{pc}		; (ldr pc, [sp], #4)
   11fc0:	bl	1125c <__lxstat64@plt+0x438>
   11fc4:	bl	10f20 <__lxstat64@plt+0xfc>
   11fc8:	eor	r0, r0, #1
   11fcc:	uxtb	r0, r0
   11fd0:	b	11fb4 <__lxstat64@plt+0x1190>
   11fd4:	bl	11214 <__lxstat64@plt+0x3f0>
   11fd8:	strd	r4, [sp, #-16]!
   11fdc:	str	r6, [sp, #8]
   11fe0:	str	lr, [sp, #12]
   11fe4:	sub	r3, r0, #1
   11fe8:	cmp	r3, #3
   11fec:	ldrls	pc, [pc, r3, lsl #2]
   11ff0:	b	120f0 <__lxstat64@plt+0x12cc>
   11ff4:	andeq	r2, r1, r4
   11ff8:	andeq	r2, r1, r0, lsl r0
   11ffc:	andeq	r2, r1, ip, lsl r0
   12000:	andeq	r2, r1, r8, lsr #32
   12004:	bl	10f20 <__lxstat64@plt+0xfc>
   12008:	mov	r4, r0
   1200c:	b	120ac <__lxstat64@plt+0x1288>
   12010:	bl	11f58 <__lxstat64@plt+0x1134>
   12014:	mov	r4, r0
   12018:	b	120ac <__lxstat64@plt+0x1288>
   1201c:	bl	12474 <__lxstat64@plt+0x1650>
   12020:	mov	r4, r0
   12024:	b	120ac <__lxstat64@plt+0x1288>
   12028:	movw	r3, #33084	; 0x813c
   1202c:	movt	r3, #2
   12030:	ldr	r4, [r3]
   12034:	ldr	r3, [r3, #4]
   12038:	lsl	r6, r3, #2
   1203c:	ldr	r5, [r4, r3, lsl #2]
   12040:	movw	r1, #25480	; 0x6388
   12044:	movt	r1, #1
   12048:	mov	r0, r5
   1204c:	bl	10bfc <strcmp@plt>
   12050:	cmp	r0, #0
   12054:	beq	120c0 <__lxstat64@plt+0x129c>
   12058:	movw	r1, #25484	; 0x638c
   1205c:	movt	r1, #1
   12060:	mov	r0, r5
   12064:	bl	10bfc <strcmp@plt>
   12068:	cmp	r0, #0
   1206c:	bne	1208c <__lxstat64@plt+0x1268>
   12070:	add	r4, r4, r6
   12074:	movw	r1, #25488	; 0x6390
   12078:	movt	r1, #1
   1207c:	ldr	r0, [r4, #12]
   12080:	bl	10bfc <strcmp@plt>
   12084:	cmp	r0, #0
   12088:	beq	120d8 <__lxstat64@plt+0x12b4>
   1208c:	movw	r3, #33084	; 0x813c
   12090:	movt	r3, #2
   12094:	ldr	r2, [r3, #4]
   12098:	ldr	r3, [r3, #8]
   1209c:	cmp	r2, r3
   120a0:	bge	120fc <__lxstat64@plt+0x12d8>
   120a4:	bl	12100 <__lxstat64@plt+0x12dc>
   120a8:	mov	r4, r0
   120ac:	mov	r0, r4
   120b0:	ldrd	r4, [sp]
   120b4:	ldr	r6, [sp, #8]
   120b8:	add	sp, sp, #12
   120bc:	pop	{pc}		; (ldr pc, [sp], #4)
   120c0:	mov	r0, #1
   120c4:	bl	1125c <__lxstat64@plt+0x438>
   120c8:	bl	12474 <__lxstat64@plt+0x1650>
   120cc:	eor	r0, r0, #1
   120d0:	uxtb	r4, r0
   120d4:	b	120ac <__lxstat64@plt+0x1288>
   120d8:	bl	1125c <__lxstat64@plt+0x438>
   120dc:	bl	11f58 <__lxstat64@plt+0x1134>
   120e0:	mov	r4, r0
   120e4:	mov	r0, #0
   120e8:	bl	1125c <__lxstat64@plt+0x438>
   120ec:	b	120ac <__lxstat64@plt+0x1288>
   120f0:	cmp	r0, #0
   120f4:	bgt	1208c <__lxstat64@plt+0x1268>
   120f8:	bl	10e18 <abort@plt>
   120fc:	bl	11214 <__lxstat64@plt+0x3f0>
   12100:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12104:	strd	r6, [sp, #8]
   12108:	strd	r8, [sp, #16]
   1210c:	strd	sl, [sp, #24]
   12110:	str	lr, [sp, #32]
   12114:	sub	sp, sp, #20
   12118:	mov	r3, #0
   1211c:	str	r3, [sp]
   12120:	movw	r4, #33084	; 0x813c
   12124:	movt	r4, #2
   12128:	movw	r3, #25488	; 0x6390
   1212c:	movt	r3, #1
   12130:	str	r3, [sp, #4]
   12134:	movw	r3, #25396	; 0x6334
   12138:	movt	r3, #1
   1213c:	str	r3, [sp, #8]
   12140:	movw	r3, #25528	; 0x63b8
   12144:	movt	r3, #1
   12148:	str	r3, [sp, #12]
   1214c:	b	123e8 <__lxstat64@plt+0x15c4>
   12150:	bl	11214 <__lxstat64@plt+0x3f0>
   12154:	sub	r6, r8, r7
   12158:	mov	r0, r6
   1215c:	bl	11fd8 <__lxstat64@plt+0x11b4>
   12160:	mov	r6, r0
   12164:	ldr	r2, [r4, #4]
   12168:	ldr	r3, [r4]
   1216c:	ldr	r3, [r3, r2, lsl #2]
   12170:	cmp	r3, #0
   12174:	beq	121a4 <__lxstat64@plt+0x1380>
   12178:	ldrb	r2, [r3]
   1217c:	cmp	r2, #41	; 0x29
   12180:	bne	121d4 <__lxstat64@plt+0x13b0>
   12184:	ldrb	r3, [r3, #1]
   12188:	cmp	r3, #0
   1218c:	bne	121d4 <__lxstat64@plt+0x13b0>
   12190:	mov	r0, #0
   12194:	bl	1125c <__lxstat64@plt+0x438>
   12198:	b	12274 <__lxstat64@plt+0x1450>
   1219c:	mov	r6, #1
   121a0:	b	12158 <__lxstat64@plt+0x1334>
   121a4:	mov	r2, #5
   121a8:	movw	r1, #25492	; 0x6394
   121ac:	movt	r1, #1
   121b0:	mov	r0, #0
   121b4:	bl	10c5c <dcgettext@plt>
   121b8:	mov	r4, r0
   121bc:	movw	r0, #25488	; 0x6390
   121c0:	movt	r0, #1
   121c4:	bl	15084 <__lxstat64@plt+0x4260>
   121c8:	mov	r1, r0
   121cc:	mov	r0, r4
   121d0:	bl	110fc <__lxstat64@plt+0x2d8>
   121d4:	mov	r2, #5
   121d8:	movw	r1, #25504	; 0x63a0
   121dc:	movt	r1, #1
   121e0:	mov	r0, #0
   121e4:	bl	10c5c <dcgettext@plt>
   121e8:	mov	r4, r0
   121ec:	movw	r1, #25488	; 0x6390
   121f0:	movt	r1, #1
   121f4:	mov	r0, #0
   121f8:	bl	15068 <__lxstat64@plt+0x4244>
   121fc:	mov	r5, r0
   12200:	movw	r3, #33084	; 0x813c
   12204:	movt	r3, #2
   12208:	ldr	r2, [r3, #4]
   1220c:	ldr	r3, [r3]
   12210:	ldr	r1, [r3, r2, lsl #2]
   12214:	mov	r0, #1
   12218:	bl	15068 <__lxstat64@plt+0x4244>
   1221c:	mov	r2, r0
   12220:	mov	r1, r5
   12224:	mov	r0, r4
   12228:	bl	110fc <__lxstat64@plt+0x2d8>
   1222c:	mov	r0, #1
   12230:	bl	112c8 <__lxstat64@plt+0x4a4>
   12234:	mov	r6, r0
   12238:	b	12274 <__lxstat64@plt+0x1450>
   1223c:	cmp	r8, #3
   12240:	beq	12360 <__lxstat64@plt+0x153c>
   12244:	cmp	r6, #45	; 0x2d
   12248:	bne	12264 <__lxstat64@plt+0x1440>
   1224c:	ldrb	r3, [r7, #1]
   12250:	cmp	r3, #0
   12254:	beq	12264 <__lxstat64@plt+0x1440>
   12258:	ldrb	r3, [r7, #2]
   1225c:	cmp	r3, #0
   12260:	beq	12384 <__lxstat64@plt+0x1560>
   12264:	adds	r6, r6, #0
   12268:	movne	r6, #1
   1226c:	mov	r0, #0
   12270:	bl	1125c <__lxstat64@plt+0x438>
   12274:	cmp	r6, r9
   12278:	moveq	sl, #0
   1227c:	andne	sl, sl, #1
   12280:	ldr	r3, [r4, #4]
   12284:	ldr	r2, [r4, #8]
   12288:	cmp	r3, r2
   1228c:	bge	12390 <__lxstat64@plt+0x156c>
   12290:	ldr	r2, [r4]
   12294:	ldr	r5, [r2, r3, lsl #2]
   12298:	ldr	r1, [sp, #12]
   1229c:	mov	r0, r5
   122a0:	bl	10bfc <strcmp@plt>
   122a4:	cmp	r0, #0
   122a8:	bne	123bc <__lxstat64@plt+0x1598>
   122ac:	bl	1125c <__lxstat64@plt+0x438>
   122b0:	ldr	r3, [r4, #4]
   122b4:	ldr	r8, [r4, #8]
   122b8:	cmp	r8, r3
   122bc:	ble	12150 <__lxstat64@plt+0x132c>
   122c0:	ldr	r5, [r4]
   122c4:	ldr	r2, [r5, r3, lsl #2]
   122c8:	ldrb	r1, [r2]
   122cc:	cmp	r1, #33	; 0x21
   122d0:	bne	123f0 <__lxstat64@plt+0x15cc>
   122d4:	ldrb	r2, [r2, #1]
   122d8:	cmp	r2, #0
   122dc:	bne	1246c <__lxstat64@plt+0x1648>
   122e0:	mov	r9, #0
   122e4:	mov	r6, #1
   122e8:	mov	r0, r6
   122ec:	bl	1125c <__lxstat64@plt+0x438>
   122f0:	eor	r9, r9, #1
   122f4:	ldr	r3, [r4, #4]
   122f8:	cmp	r8, r3
   122fc:	ble	12150 <__lxstat64@plt+0x132c>
   12300:	ldr	r2, [r5, r3, lsl #2]
   12304:	ldrb	r1, [r2]
   12308:	cmp	r1, #33	; 0x21
   1230c:	bne	123f4 <__lxstat64@plt+0x15d0>
   12310:	ldrb	r2, [r2, #1]
   12314:	cmp	r2, #0
   12318:	beq	122e8 <__lxstat64@plt+0x14c4>
   1231c:	ldr	r5, [r4]
   12320:	lsl	fp, r3, #2
   12324:	ldr	r7, [r5, r3, lsl #2]
   12328:	ldrb	r6, [r7]
   1232c:	sub	r8, r8, r3
   12330:	cmp	r8, #3
   12334:	ble	1223c <__lxstat64@plt+0x1418>
   12338:	ldr	r1, [sp, #8]
   1233c:	mov	r0, r7
   12340:	bl	10bfc <strcmp@plt>
   12344:	cmp	r0, #0
   12348:	bne	12360 <__lxstat64@plt+0x153c>
   1234c:	add	r3, r5, fp
   12350:	ldr	r0, [r3, #8]
   12354:	bl	10f4c <__lxstat64@plt+0x128>
   12358:	cmp	r0, #0
   1235c:	bne	1222c <__lxstat64@plt+0x1408>
   12360:	add	r5, r5, fp
   12364:	ldr	r0, [r5, #4]
   12368:	bl	10f4c <__lxstat64@plt+0x128>
   1236c:	cmp	r0, #0
   12370:	beq	12244 <__lxstat64@plt+0x1420>
   12374:	mov	r0, #0
   12378:	bl	112c8 <__lxstat64@plt+0x4a4>
   1237c:	mov	r6, r0
   12380:	b	12274 <__lxstat64@plt+0x1450>
   12384:	bl	11850 <__lxstat64@plt+0xa2c>
   12388:	mov	r6, r0
   1238c:	b	12274 <__lxstat64@plt+0x1450>
   12390:	ldr	r3, [sp]
   12394:	orr	r3, r3, sl
   12398:	str	r3, [sp]
   1239c:	ldr	r0, [sp]
   123a0:	add	sp, sp, #20
   123a4:	ldrd	r4, [sp]
   123a8:	ldrd	r6, [sp, #8]
   123ac:	ldrd	r8, [sp, #16]
   123b0:	ldrd	sl, [sp, #24]
   123b4:	add	sp, sp, #32
   123b8:	pop	{pc}		; (ldr pc, [sp], #4)
   123bc:	ldr	r3, [sp]
   123c0:	orr	r3, r3, sl
   123c4:	str	r3, [sp]
   123c8:	movw	r1, #25532	; 0x63bc
   123cc:	movt	r1, #1
   123d0:	mov	r0, r5
   123d4:	bl	10bfc <strcmp@plt>
   123d8:	cmp	r0, #0
   123dc:	bne	1239c <__lxstat64@plt+0x1578>
   123e0:	mov	r0, #0
   123e4:	bl	1125c <__lxstat64@plt+0x438>
   123e8:	mov	sl, #1
   123ec:	b	122b0 <__lxstat64@plt+0x148c>
   123f0:	mov	r9, #0
   123f4:	ldr	r5, [r4]
   123f8:	lsl	fp, r3, #2
   123fc:	ldr	r7, [r5, r3, lsl #2]
   12400:	ldrb	r6, [r7]
   12404:	cmp	r6, #40	; 0x28
   12408:	bne	1232c <__lxstat64@plt+0x1508>
   1240c:	ldrb	r2, [r7, #1]
   12410:	cmp	r2, #0
   12414:	bne	1232c <__lxstat64@plt+0x1508>
   12418:	mov	r0, #1
   1241c:	bl	1125c <__lxstat64@plt+0x438>
   12420:	ldr	r7, [r4, #4]
   12424:	add	r3, r7, #1
   12428:	cmp	r8, r3
   1242c:	ble	1219c <__lxstat64@plt+0x1378>
   12430:	add	r5, r5, r7, lsl #2
   12434:	sub	fp, r8, r7
   12438:	mov	r6, #1
   1243c:	ldr	r1, [sp, #4]
   12440:	ldr	r0, [r5, #4]!
   12444:	bl	10bfc <strcmp@plt>
   12448:	cmp	r0, #0
   1244c:	beq	12158 <__lxstat64@plt+0x1334>
   12450:	cmp	r6, #4
   12454:	beq	12154 <__lxstat64@plt+0x1330>
   12458:	add	r6, r6, #1
   1245c:	cmp	r6, fp
   12460:	bne	1243c <__lxstat64@plt+0x1618>
   12464:	mov	r6, fp
   12468:	b	12158 <__lxstat64@plt+0x1334>
   1246c:	mov	r9, #0
   12470:	b	1231c <__lxstat64@plt+0x14f8>
   12474:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12478:	strd	r6, [sp, #8]
   1247c:	strd	r8, [sp, #16]
   12480:	str	sl, [sp, #24]
   12484:	str	lr, [sp, #28]
   12488:	movw	r3, #33084	; 0x813c
   1248c:	movt	r3, #2
   12490:	ldr	r5, [r3]
   12494:	ldr	r7, [r3, #4]
   12498:	add	r4, r7, #1
   1249c:	ldr	r6, [r5, r4, lsl #2]
   124a0:	mov	r0, r6
   124a4:	bl	10f4c <__lxstat64@plt+0x128>
   124a8:	cmp	r0, #0
   124ac:	bne	12570 <__lxstat64@plt+0x174c>
   124b0:	lsl	r8, r4, #2
   124b4:	add	r3, r5, r8
   124b8:	ldr	r9, [r3, #-4]
   124bc:	movw	r1, #25480	; 0x6388
   124c0:	movt	r1, #1
   124c4:	mov	r0, r9
   124c8:	bl	10bfc <strcmp@plt>
   124cc:	cmp	r0, #0
   124d0:	beq	12580 <__lxstat64@plt+0x175c>
   124d4:	movw	r1, #25484	; 0x638c
   124d8:	movt	r1, #1
   124dc:	mov	r0, r9
   124e0:	bl	10bfc <strcmp@plt>
   124e4:	cmp	r0, #0
   124e8:	bne	12508 <__lxstat64@plt+0x16e4>
   124ec:	add	r8, r5, r8
   124f0:	movw	r1, #25488	; 0x6390
   124f4:	movt	r1, #1
   124f8:	ldr	r0, [r8, #4]
   124fc:	bl	10bfc <strcmp@plt>
   12500:	cmp	r0, #0
   12504:	beq	12598 <__lxstat64@plt+0x1774>
   12508:	movw	r1, #25528	; 0x63b8
   1250c:	movt	r1, #1
   12510:	mov	r0, r6
   12514:	bl	10bfc <strcmp@plt>
   12518:	cmp	r0, #0
   1251c:	beq	12538 <__lxstat64@plt+0x1714>
   12520:	movw	r1, #25532	; 0x63bc
   12524:	movt	r1, #1
   12528:	mov	r0, r6
   1252c:	bl	10bfc <strcmp@plt>
   12530:	cmp	r0, #0
   12534:	bne	125b4 <__lxstat64@plt+0x1790>
   12538:	movw	r3, #33084	; 0x813c
   1253c:	movt	r3, #2
   12540:	ldr	r3, [r3, #8]
   12544:	cmp	r7, r3
   12548:	bge	125b0 <__lxstat64@plt+0x178c>
   1254c:	bl	12100 <__lxstat64@plt+0x12dc>
   12550:	mov	r4, r0
   12554:	mov	r0, r4
   12558:	ldrd	r4, [sp]
   1255c:	ldrd	r6, [sp, #8]
   12560:	ldrd	r8, [sp, #16]
   12564:	ldr	sl, [sp, #24]
   12568:	add	sp, sp, #28
   1256c:	pop	{pc}		; (ldr pc, [sp], #4)
   12570:	mov	r0, #0
   12574:	bl	112c8 <__lxstat64@plt+0x4a4>
   12578:	mov	r4, r0
   1257c:	b	12554 <__lxstat64@plt+0x1730>
   12580:	mov	r0, #1
   12584:	bl	1125c <__lxstat64@plt+0x438>
   12588:	bl	11f58 <__lxstat64@plt+0x1134>
   1258c:	eor	r0, r0, #1
   12590:	uxtb	r4, r0
   12594:	b	12554 <__lxstat64@plt+0x1730>
   12598:	bl	1125c <__lxstat64@plt+0x438>
   1259c:	bl	10f20 <__lxstat64@plt+0xfc>
   125a0:	mov	r4, r0
   125a4:	mov	r0, #0
   125a8:	bl	1125c <__lxstat64@plt+0x438>
   125ac:	b	12554 <__lxstat64@plt+0x1730>
   125b0:	bl	11214 <__lxstat64@plt+0x3f0>
   125b4:	mov	r2, #5
   125b8:	movw	r1, #25536	; 0x63c0
   125bc:	movt	r1, #1
   125c0:	mov	r0, #0
   125c4:	bl	10c5c <dcgettext@plt>
   125c8:	mov	r6, r0
   125cc:	ldr	r0, [r5, r4, lsl #2]
   125d0:	bl	15084 <__lxstat64@plt+0x4260>
   125d4:	mov	r1, r0
   125d8:	mov	r0, r6
   125dc:	bl	110fc <__lxstat64@plt+0x2d8>
   125e0:	push	{lr}		; (str lr, [sp, #-4]!)
   125e4:	sub	sp, sp, #60	; 0x3c
   125e8:	subs	r5, r0, #0
   125ec:	beq	12634 <__lxstat64@plt+0x1810>
   125f0:	movw	r3, #33072	; 0x8130
   125f4:	movt	r3, #2
   125f8:	ldr	r4, [r3]
   125fc:	mov	r2, #5
   12600:	movw	r1, #25576	; 0x63e8
   12604:	movt	r1, #1
   12608:	mov	r0, #0
   1260c:	bl	10c5c <dcgettext@plt>
   12610:	movw	r3, #33104	; 0x8150
   12614:	movt	r3, #2
   12618:	ldr	r3, [r3]
   1261c:	mov	r2, r0
   12620:	mov	r1, #1
   12624:	mov	r0, r4
   12628:	bl	10d94 <__fprintf_chk@plt>
   1262c:	mov	r0, r5
   12630:	bl	10d34 <exit@plt>
   12634:	mov	r2, #5
   12638:	movw	r1, #25616	; 0x6410
   1263c:	movt	r1, #1
   12640:	mov	r0, #0
   12644:	bl	10c5c <dcgettext@plt>
   12648:	movw	r4, #33076	; 0x8134
   1264c:	movt	r4, #2
   12650:	ldr	r1, [r4]
   12654:	bl	10be4 <fputs_unlocked@plt>
   12658:	mov	r2, #5
   1265c:	movw	r1, #25704	; 0x6468
   12660:	movt	r1, #1
   12664:	mov	r0, #0
   12668:	bl	10c5c <dcgettext@plt>
   1266c:	ldr	r1, [r4]
   12670:	bl	10be4 <fputs_unlocked@plt>
   12674:	mov	r2, #5
   12678:	movw	r1, #25756	; 0x649c
   1267c:	movt	r1, #1
   12680:	mov	r0, #0
   12684:	bl	10c5c <dcgettext@plt>
   12688:	ldr	r1, [r4]
   1268c:	bl	10be4 <fputs_unlocked@plt>
   12690:	mov	r2, #5
   12694:	movw	r1, #25804	; 0x64cc
   12698:	movt	r1, #1
   1269c:	mov	r0, #0
   126a0:	bl	10c5c <dcgettext@plt>
   126a4:	ldr	r1, [r4]
   126a8:	bl	10be4 <fputs_unlocked@plt>
   126ac:	mov	r2, #5
   126b0:	movw	r1, #25860	; 0x6504
   126b4:	movt	r1, #1
   126b8:	mov	r0, #0
   126bc:	bl	10c5c <dcgettext@plt>
   126c0:	ldr	r1, [r4]
   126c4:	bl	10be4 <fputs_unlocked@plt>
   126c8:	mov	r2, #5
   126cc:	movw	r1, #25980	; 0x657c
   126d0:	movt	r1, #1
   126d4:	mov	r0, #0
   126d8:	bl	10c5c <dcgettext@plt>
   126dc:	ldr	r1, [r4]
   126e0:	bl	10be4 <fputs_unlocked@plt>
   126e4:	mov	r2, #5
   126e8:	movw	r1, #26232	; 0x6678
   126ec:	movt	r1, #1
   126f0:	mov	r0, #0
   126f4:	bl	10c5c <dcgettext@plt>
   126f8:	ldr	r1, [r4]
   126fc:	bl	10be4 <fputs_unlocked@plt>
   12700:	mov	r2, #5
   12704:	movw	r1, #26484	; 0x6774
   12708:	movt	r1, #1
   1270c:	mov	r0, #0
   12710:	bl	10c5c <dcgettext@plt>
   12714:	ldr	r1, [r4]
   12718:	bl	10be4 <fputs_unlocked@plt>
   1271c:	mov	r2, #5
   12720:	movw	r1, #26860	; 0x68ec
   12724:	movt	r1, #1
   12728:	mov	r0, #0
   1272c:	bl	10c5c <dcgettext@plt>
   12730:	ldr	r1, [r4]
   12734:	bl	10be4 <fputs_unlocked@plt>
   12738:	mov	r2, #5
   1273c:	movw	r1, #27052	; 0x69ac
   12740:	movt	r1, #1
   12744:	mov	r0, #0
   12748:	bl	10c5c <dcgettext@plt>
   1274c:	ldr	r1, [r4]
   12750:	bl	10be4 <fputs_unlocked@plt>
   12754:	mov	r2, #5
   12758:	movw	r1, #27224	; 0x6a58
   1275c:	movt	r1, #1
   12760:	mov	r0, #0
   12764:	bl	10c5c <dcgettext@plt>
   12768:	ldr	r1, [r4]
   1276c:	bl	10be4 <fputs_unlocked@plt>
   12770:	mov	r2, #5
   12774:	movw	r1, #27500	; 0x6b6c
   12778:	movt	r1, #1
   1277c:	mov	r0, #0
   12780:	bl	10c5c <dcgettext@plt>
   12784:	ldr	r1, [r4]
   12788:	bl	10be4 <fputs_unlocked@plt>
   1278c:	mov	r2, #5
   12790:	movw	r1, #27860	; 0x6cd4
   12794:	movt	r1, #1
   12798:	mov	r0, #0
   1279c:	bl	10c5c <dcgettext@plt>
   127a0:	ldr	r1, [r4]
   127a4:	bl	10be4 <fputs_unlocked@plt>
   127a8:	mov	r2, #5
   127ac:	movw	r1, #28148	; 0x6df4
   127b0:	movt	r1, #1
   127b4:	mov	r0, #0
   127b8:	bl	10c5c <dcgettext@plt>
   127bc:	ldr	r1, [r4]
   127c0:	bl	10be4 <fputs_unlocked@plt>
   127c4:	mov	r2, #5
   127c8:	movw	r1, #28376	; 0x6ed8
   127cc:	movt	r1, #1
   127d0:	mov	r0, #0
   127d4:	bl	10c5c <dcgettext@plt>
   127d8:	ldr	r1, [r4]
   127dc:	bl	10be4 <fputs_unlocked@plt>
   127e0:	mov	r2, #5
   127e4:	movw	r1, #28500	; 0x6f54
   127e8:	movt	r1, #1
   127ec:	mov	r0, #0
   127f0:	bl	10c5c <dcgettext@plt>
   127f4:	ldr	r1, [r4]
   127f8:	bl	10be4 <fputs_unlocked@plt>
   127fc:	mov	r2, #5
   12800:	movw	r1, #28636	; 0x6fdc
   12804:	movt	r1, #1
   12808:	mov	r0, #0
   1280c:	bl	10c5c <dcgettext@plt>
   12810:	mov	r4, r0
   12814:	mov	r2, #5
   12818:	movw	r1, #28828	; 0x709c
   1281c:	movt	r1, #1
   12820:	mov	r0, #0
   12824:	bl	10c5c <dcgettext@plt>
   12828:	mov	r2, r0
   1282c:	mov	r1, r4
   12830:	mov	r0, #1
   12834:	bl	10d7c <__printf_chk@plt>
   12838:	movw	r0, #25200	; 0x6270
   1283c:	movt	r0, #1
   12840:	ldr	r1, [r0]
   12844:	ldr	r3, [r0, #4]
   12848:	str	r1, [sp]
   1284c:	str	r3, [sp, #4]
   12850:	ldrd	r2, [r0, #8]
   12854:	strd	r2, [sp, #8]
   12858:	ldrd	r2, [r0, #16]
   1285c:	strd	r2, [sp, #16]
   12860:	ldrd	r2, [r0, #24]
   12864:	strd	r2, [sp, #24]
   12868:	ldrd	r2, [r0, #32]
   1286c:	strd	r2, [sp, #32]
   12870:	ldrd	r2, [r0, #40]	; 0x28
   12874:	strd	r2, [sp, #40]	; 0x28
   12878:	ldrd	r2, [r0, #48]	; 0x30
   1287c:	strd	r2, [sp, #48]	; 0x30
   12880:	cmp	r1, #0
   12884:	moveq	r4, sp
   12888:	beq	128b4 <__lxstat64@plt+0x1a90>
   1288c:	mov	r4, sp
   12890:	movw	r6, #25568	; 0x63e0
   12894:	movt	r6, #1
   12898:	mov	r0, r6
   1289c:	bl	10bfc <strcmp@plt>
   128a0:	cmp	r0, #0
   128a4:	beq	128b4 <__lxstat64@plt+0x1a90>
   128a8:	ldr	r1, [r4, #8]!
   128ac:	cmp	r1, #0
   128b0:	bne	12898 <__lxstat64@plt+0x1a74>
   128b4:	ldr	r4, [r4, #4]
   128b8:	cmp	r4, #0
   128bc:	beq	12a18 <__lxstat64@plt+0x1bf4>
   128c0:	mov	r2, #5
   128c4:	movw	r1, #28844	; 0x70ac
   128c8:	movt	r1, #1
   128cc:	mov	r0, #0
   128d0:	bl	10c5c <dcgettext@plt>
   128d4:	movw	r3, #28868	; 0x70c4
   128d8:	movt	r3, #1
   128dc:	movw	r2, #28908	; 0x70ec
   128e0:	movt	r2, #1
   128e4:	mov	r1, r0
   128e8:	mov	r0, #1
   128ec:	bl	10d7c <__printf_chk@plt>
   128f0:	mov	r1, #0
   128f4:	mov	r0, #5
   128f8:	bl	10db8 <setlocale@plt>
   128fc:	cmp	r0, #0
   12900:	beq	1291c <__lxstat64@plt+0x1af8>
   12904:	mov	r2, #3
   12908:	movw	r1, #28924	; 0x70fc
   1290c:	movt	r1, #1
   12910:	bl	10e0c <strncmp@plt>
   12914:	cmp	r0, #0
   12918:	bne	12998 <__lxstat64@plt+0x1b74>
   1291c:	mov	r2, #5
   12920:	movw	r1, #29000	; 0x7148
   12924:	movt	r1, #1
   12928:	mov	r0, #0
   1292c:	bl	10c5c <dcgettext@plt>
   12930:	movw	r6, #25568	; 0x63e0
   12934:	movt	r6, #1
   12938:	mov	r3, r6
   1293c:	movw	r2, #28868	; 0x70c4
   12940:	movt	r2, #1
   12944:	mov	r1, r0
   12948:	mov	r0, #1
   1294c:	bl	10d7c <__printf_chk@plt>
   12950:	mov	r2, #5
   12954:	movw	r1, #29028	; 0x7164
   12958:	movt	r1, #1
   1295c:	mov	r0, #0
   12960:	bl	10c5c <dcgettext@plt>
   12964:	mov	r1, r0
   12968:	movw	r2, #29128	; 0x71c8
   1296c:	movt	r2, #1
   12970:	movw	r3, #25752	; 0x6498
   12974:	movt	r3, #1
   12978:	cmp	r4, r6
   1297c:	moveq	r3, r2
   12980:	mov	r2, r4
   12984:	mov	r0, #1
   12988:	bl	10d7c <__printf_chk@plt>
   1298c:	b	1262c <__lxstat64@plt+0x1808>
   12990:	movw	r4, #25568	; 0x63e0
   12994:	movt	r4, #1
   12998:	mov	r2, #5
   1299c:	movw	r1, #28928	; 0x7100
   129a0:	movt	r1, #1
   129a4:	mov	r0, #0
   129a8:	bl	10c5c <dcgettext@plt>
   129ac:	movw	r3, #33076	; 0x8134
   129b0:	movt	r3, #2
   129b4:	ldr	r1, [r3]
   129b8:	bl	10be4 <fputs_unlocked@plt>
   129bc:	b	1291c <__lxstat64@plt+0x1af8>
   129c0:	mov	r2, #5
   129c4:	movw	r1, #29000	; 0x7148
   129c8:	movt	r1, #1
   129cc:	mov	r0, #0
   129d0:	bl	10c5c <dcgettext@plt>
   129d4:	movw	r4, #25568	; 0x63e0
   129d8:	movt	r4, #1
   129dc:	mov	r3, r4
   129e0:	movw	r2, #28868	; 0x70c4
   129e4:	movt	r2, #1
   129e8:	mov	r1, r0
   129ec:	mov	r0, #1
   129f0:	bl	10d7c <__printf_chk@plt>
   129f4:	mov	r2, #5
   129f8:	movw	r1, #29028	; 0x7164
   129fc:	movt	r1, #1
   12a00:	mov	r0, #0
   12a04:	bl	10c5c <dcgettext@plt>
   12a08:	mov	r1, r0
   12a0c:	movw	r3, #29128	; 0x71c8
   12a10:	movt	r3, #1
   12a14:	b	12980 <__lxstat64@plt+0x1b5c>
   12a18:	mov	r2, #5
   12a1c:	movw	r1, #28844	; 0x70ac
   12a20:	movt	r1, #1
   12a24:	mov	r0, #0
   12a28:	bl	10c5c <dcgettext@plt>
   12a2c:	movw	r3, #28868	; 0x70c4
   12a30:	movt	r3, #1
   12a34:	movw	r2, #28908	; 0x70ec
   12a38:	movt	r2, #1
   12a3c:	mov	r1, r0
   12a40:	mov	r0, #1
   12a44:	bl	10d7c <__printf_chk@plt>
   12a48:	mov	r1, #0
   12a4c:	mov	r0, #5
   12a50:	bl	10db8 <setlocale@plt>
   12a54:	cmp	r0, #0
   12a58:	beq	129c0 <__lxstat64@plt+0x1b9c>
   12a5c:	mov	r2, #3
   12a60:	movw	r1, #28924	; 0x70fc
   12a64:	movt	r1, #1
   12a68:	bl	10e0c <strncmp@plt>
   12a6c:	cmp	r0, #0
   12a70:	bne	12990 <__lxstat64@plt+0x1b6c>
   12a74:	mov	r2, #5
   12a78:	movw	r1, #29000	; 0x7148
   12a7c:	movt	r1, #1
   12a80:	mov	r0, #0
   12a84:	bl	10c5c <dcgettext@plt>
   12a88:	movw	r4, #25568	; 0x63e0
   12a8c:	movt	r4, #1
   12a90:	mov	r3, r4
   12a94:	movw	r2, #28868	; 0x70c4
   12a98:	movt	r2, #1
   12a9c:	mov	r1, r0
   12aa0:	mov	r0, #1
   12aa4:	bl	10d7c <__printf_chk@plt>
   12aa8:	mov	r2, #5
   12aac:	movw	r1, #29028	; 0x7164
   12ab0:	movt	r1, #1
   12ab4:	mov	r0, #0
   12ab8:	bl	10c5c <dcgettext@plt>
   12abc:	mov	r1, r0
   12ac0:	movw	r3, #29128	; 0x71c8
   12ac4:	movt	r3, #1
   12ac8:	b	12980 <__lxstat64@plt+0x1b5c>
   12acc:	strd	r4, [sp, #-16]!
   12ad0:	str	r6, [sp, #8]
   12ad4:	str	lr, [sp, #12]
   12ad8:	mov	r5, r0
   12adc:	mov	r6, r1
   12ae0:	ldr	r0, [r1]
   12ae4:	bl	12d88 <__lxstat64@plt+0x1f64>
   12ae8:	movw	r1, #25752	; 0x6498
   12aec:	movt	r1, #1
   12af0:	mov	r0, #6
   12af4:	bl	10db8 <setlocale@plt>
   12af8:	movw	r4, #28912	; 0x70f0
   12afc:	movt	r4, #1
   12b00:	movw	r1, #29080	; 0x7198
   12b04:	movt	r1, #1
   12b08:	mov	r0, r4
   12b0c:	bl	10de8 <bindtextdomain@plt>
   12b10:	mov	r0, r4
   12b14:	bl	10c74 <textdomain@plt>
   12b18:	movw	r3, #32992	; 0x80e0
   12b1c:	movt	r3, #2
   12b20:	mov	r2, #2
   12b24:	str	r2, [r3]
   12b28:	movw	r0, #11244	; 0x2bec
   12b2c:	movt	r0, #1
   12b30:	bl	1624c <__lxstat64@plt+0x5428>
   12b34:	movw	r3, #33084	; 0x813c
   12b38:	movt	r3, #2
   12b3c:	str	r6, [r3]
   12b40:	str	r5, [r3, #8]
   12b44:	mov	r2, #1
   12b48:	str	r2, [r3, #4]
   12b4c:	cmp	r5, r2
   12b50:	ble	12bc4 <__lxstat64@plt+0x1da0>
   12b54:	sub	r0, r5, #1
   12b58:	bl	11fd8 <__lxstat64@plt+0x11b4>
   12b5c:	movw	r3, #33084	; 0x813c
   12b60:	movt	r3, #2
   12b64:	ldr	r4, [r3, #4]
   12b68:	ldr	r3, [r3, #8]
   12b6c:	cmp	r4, r3
   12b70:	eoreq	r0, r0, #1
   12b74:	uxtbeq	r0, r0
   12b78:	bne	12b8c <__lxstat64@plt+0x1d68>
   12b7c:	ldrd	r4, [sp]
   12b80:	ldr	r6, [sp, #8]
   12b84:	add	sp, sp, #12
   12b88:	pop	{pc}		; (ldr pc, [sp], #4)
   12b8c:	mov	r2, #5
   12b90:	movw	r1, #29104	; 0x71b0
   12b94:	movt	r1, #1
   12b98:	mov	r0, #0
   12b9c:	bl	10c5c <dcgettext@plt>
   12ba0:	mov	r5, r0
   12ba4:	movw	r3, #33084	; 0x813c
   12ba8:	movt	r3, #2
   12bac:	ldr	r3, [r3]
   12bb0:	ldr	r0, [r3, r4, lsl #2]
   12bb4:	bl	15084 <__lxstat64@plt+0x4260>
   12bb8:	mov	r1, r0
   12bbc:	mov	r0, r5
   12bc0:	bl	110fc <__lxstat64@plt+0x2d8>
   12bc4:	mov	r0, #1
   12bc8:	b	12b7c <__lxstat64@plt+0x1d58>
   12bcc:	movw	r3, #33096	; 0x8148
   12bd0:	movt	r3, #2
   12bd4:	str	r0, [r3]
   12bd8:	bx	lr
   12bdc:	movw	r3, #33096	; 0x8148
   12be0:	movt	r3, #2
   12be4:	strb	r0, [r3, #4]
   12be8:	bx	lr
   12bec:	strd	r4, [sp, #-16]!
   12bf0:	str	r6, [sp, #8]
   12bf4:	str	lr, [sp, #12]
   12bf8:	sub	sp, sp, #8
   12bfc:	movw	r3, #33076	; 0x8134
   12c00:	movt	r3, #2
   12c04:	ldr	r0, [r3]
   12c08:	bl	15b90 <__lxstat64@plt+0x4d6c>
   12c0c:	cmp	r0, #0
   12c10:	beq	12c38 <__lxstat64@plt+0x1e14>
   12c14:	movw	r3, #33096	; 0x8148
   12c18:	movt	r3, #2
   12c1c:	ldrb	r3, [r3, #4]
   12c20:	cmp	r3, #0
   12c24:	beq	12c64 <__lxstat64@plt+0x1e40>
   12c28:	bl	10d4c <__errno_location@plt>
   12c2c:	ldr	r3, [r0]
   12c30:	cmp	r3, #32
   12c34:	bne	12c64 <__lxstat64@plt+0x1e40>
   12c38:	movw	r3, #33072	; 0x8130
   12c3c:	movt	r3, #2
   12c40:	ldr	r0, [r3]
   12c44:	bl	15b90 <__lxstat64@plt+0x4d6c>
   12c48:	cmp	r0, #0
   12c4c:	bne	12cec <__lxstat64@plt+0x1ec8>
   12c50:	add	sp, sp, #8
   12c54:	ldrd	r4, [sp]
   12c58:	ldr	r6, [sp, #8]
   12c5c:	add	sp, sp, #12
   12c60:	pop	{pc}		; (ldr pc, [sp], #4)
   12c64:	mov	r2, #5
   12c68:	movw	r1, #29228	; 0x722c
   12c6c:	movt	r1, #1
   12c70:	mov	r0, #0
   12c74:	bl	10c5c <dcgettext@plt>
   12c78:	mov	r4, r0
   12c7c:	movw	r3, #33096	; 0x8148
   12c80:	movt	r3, #2
   12c84:	ldr	r5, [r3]
   12c88:	cmp	r5, #0
   12c8c:	beq	12ccc <__lxstat64@plt+0x1ea8>
   12c90:	bl	10d4c <__errno_location@plt>
   12c94:	ldr	r6, [r0]
   12c98:	mov	r0, r5
   12c9c:	bl	14e80 <__lxstat64@plt+0x405c>
   12ca0:	str	r4, [sp]
   12ca4:	mov	r3, r0
   12ca8:	movw	r2, #29240	; 0x7238
   12cac:	movt	r2, #1
   12cb0:	mov	r1, r6
   12cb4:	mov	r0, #0
   12cb8:	bl	10ce0 <error@plt>
   12cbc:	movw	r3, #32992	; 0x80e0
   12cc0:	movt	r3, #2
   12cc4:	ldr	r0, [r3]
   12cc8:	bl	10c2c <_exit@plt>
   12ccc:	bl	10d4c <__errno_location@plt>
   12cd0:	mov	r3, r4
   12cd4:	movw	r2, #29244	; 0x723c
   12cd8:	movt	r2, #1
   12cdc:	ldr	r1, [r0]
   12ce0:	mov	r0, #0
   12ce4:	bl	10ce0 <error@plt>
   12ce8:	b	12cbc <__lxstat64@plt+0x1e98>
   12cec:	movw	r3, #32992	; 0x80e0
   12cf0:	movt	r3, #2
   12cf4:	ldr	r0, [r3]
   12cf8:	bl	10c2c <_exit@plt>
   12cfc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12d00:	str	r6, [sp, #8]
   12d04:	strd	r8, [sp, #12]
   12d08:	str	lr, [sp, #20]
   12d0c:	mov	r4, r0
   12d10:	mov	r5, r1
   12d14:	add	r6, r2, #20
   12d18:	mov	r3, #0
   12d1c:	strb	r3, [r2, #20]
   12d20:	mov	r8, #10
   12d24:	mov	r9, #0
   12d28:	b	12d34 <__lxstat64@plt+0x1f10>
   12d2c:	mov	r4, r0
   12d30:	mov	r5, r1
   12d34:	mov	r2, r8
   12d38:	mov	r3, r9
   12d3c:	mov	r0, r4
   12d40:	mov	r1, r5
   12d44:	bl	16074 <__lxstat64@plt+0x5250>
   12d48:	add	r2, r2, #48	; 0x30
   12d4c:	strb	r2, [r6, #-1]!
   12d50:	mov	r2, r8
   12d54:	mov	r3, r9
   12d58:	mov	r0, r4
   12d5c:	mov	r1, r5
   12d60:	bl	16074 <__lxstat64@plt+0x5250>
   12d64:	cmp	r5, #0
   12d68:	cmpeq	r4, #9
   12d6c:	bhi	12d2c <__lxstat64@plt+0x1f08>
   12d70:	mov	r0, r6
   12d74:	ldrd	r4, [sp]
   12d78:	ldr	r6, [sp, #8]
   12d7c:	ldrd	r8, [sp, #12]
   12d80:	add	sp, sp, #20
   12d84:	pop	{pc}		; (ldr pc, [sp], #4)
   12d88:	strd	r4, [sp, #-16]!
   12d8c:	str	r6, [sp, #8]
   12d90:	str	lr, [sp, #12]
   12d94:	subs	r4, r0, #0
   12d98:	beq	12e34 <__lxstat64@plt+0x2010>
   12d9c:	mov	r1, #47	; 0x2f
   12da0:	mov	r0, r4
   12da4:	bl	10dc4 <strrchr@plt>
   12da8:	subs	r5, r0, #0
   12dac:	beq	12e0c <__lxstat64@plt+0x1fe8>
   12db0:	add	r6, r5, #1
   12db4:	sub	r3, r6, r4
   12db8:	cmp	r3, #6
   12dbc:	ble	12e0c <__lxstat64@plt+0x1fe8>
   12dc0:	mov	r2, #7
   12dc4:	movw	r1, #29304	; 0x7278
   12dc8:	movt	r1, #1
   12dcc:	sub	r0, r5, #6
   12dd0:	bl	10e0c <strncmp@plt>
   12dd4:	cmp	r0, #0
   12dd8:	bne	12e0c <__lxstat64@plt+0x1fe8>
   12ddc:	mov	r2, #3
   12de0:	movw	r1, #29312	; 0x7280
   12de4:	movt	r1, #1
   12de8:	mov	r0, r6
   12dec:	bl	10e0c <strncmp@plt>
   12df0:	cmp	r0, #0
   12df4:	movne	r4, r6
   12df8:	bne	12e0c <__lxstat64@plt+0x1fe8>
   12dfc:	add	r4, r5, #4
   12e00:	movw	r3, #33064	; 0x8128
   12e04:	movt	r3, #2
   12e08:	str	r4, [r3]
   12e0c:	movw	r3, #33104	; 0x8150
   12e10:	movt	r3, #2
   12e14:	str	r4, [r3]
   12e18:	movw	r3, #33068	; 0x812c
   12e1c:	movt	r3, #2
   12e20:	str	r4, [r3]
   12e24:	ldrd	r4, [sp]
   12e28:	ldr	r6, [sp, #8]
   12e2c:	add	sp, sp, #12
   12e30:	pop	{pc}		; (ldr pc, [sp], #4)
   12e34:	movw	r3, #33072	; 0x8130
   12e38:	movt	r3, #2
   12e3c:	ldr	r3, [r3]
   12e40:	mov	r2, #55	; 0x37
   12e44:	mov	r1, #1
   12e48:	movw	r0, #29248	; 0x7240
   12e4c:	movt	r0, #1
   12e50:	bl	10ca4 <fwrite@plt>
   12e54:	bl	10e18 <abort@plt>
   12e58:	mov	r2, #0
   12e5c:	mov	r3, #0
   12e60:	strd	r2, [r0]
   12e64:	strd	r2, [r0, #8]
   12e68:	strd	r2, [r0, #16]
   12e6c:	strd	r2, [r0, #24]
   12e70:	strd	r2, [r0, #32]
   12e74:	strd	r2, [r0, #40]	; 0x28
   12e78:	cmp	r1, #10
   12e7c:	beq	12e88 <__lxstat64@plt+0x2064>
   12e80:	str	r1, [r0]
   12e84:	bx	lr
   12e88:	str	r4, [sp, #-8]!
   12e8c:	str	lr, [sp, #4]
   12e90:	bl	10e18 <abort@plt>
   12e94:	strd	r4, [sp, #-16]!
   12e98:	str	r6, [sp, #8]
   12e9c:	str	lr, [sp, #12]
   12ea0:	mov	r5, r0
   12ea4:	mov	r6, r1
   12ea8:	mov	r2, #5
   12eac:	mov	r1, r0
   12eb0:	mov	r0, #0
   12eb4:	bl	10c5c <dcgettext@plt>
   12eb8:	mov	r4, r0
   12ebc:	cmp	r5, r0
   12ec0:	beq	12ed8 <__lxstat64@plt+0x20b4>
   12ec4:	mov	r0, r4
   12ec8:	ldrd	r4, [sp]
   12ecc:	ldr	r6, [sp, #8]
   12ed0:	add	sp, sp, #12
   12ed4:	pop	{pc}		; (ldr pc, [sp], #4)
   12ed8:	bl	15e68 <__lxstat64@plt+0x5044>
   12edc:	ldrb	r3, [r0]
   12ee0:	bic	r3, r3, #32
   12ee4:	cmp	r3, #85	; 0x55
   12ee8:	bne	12f6c <__lxstat64@plt+0x2148>
   12eec:	ldrb	r3, [r0, #1]
   12ef0:	bic	r3, r3, #32
   12ef4:	cmp	r3, #84	; 0x54
   12ef8:	bne	12f30 <__lxstat64@plt+0x210c>
   12efc:	ldrb	r3, [r0, #2]
   12f00:	bic	r3, r3, #32
   12f04:	cmp	r3, #70	; 0x46
   12f08:	bne	12f30 <__lxstat64@plt+0x210c>
   12f0c:	ldrb	r3, [r0, #3]
   12f10:	cmp	r3, #45	; 0x2d
   12f14:	bne	12f30 <__lxstat64@plt+0x210c>
   12f18:	ldrb	r3, [r0, #4]
   12f1c:	cmp	r3, #56	; 0x38
   12f20:	bne	12f30 <__lxstat64@plt+0x210c>
   12f24:	ldrb	r3, [r0, #5]
   12f28:	cmp	r3, #0
   12f2c:	beq	12f4c <__lxstat64@plt+0x2128>
   12f30:	movw	r4, #29400	; 0x72d8
   12f34:	movt	r4, #1
   12f38:	movw	r3, #29420	; 0x72ec
   12f3c:	movt	r3, #1
   12f40:	cmp	r6, #9
   12f44:	movne	r4, r3
   12f48:	b	12ec4 <__lxstat64@plt+0x20a0>
   12f4c:	ldrb	r2, [r4]
   12f50:	movw	r4, #29416	; 0x72e8
   12f54:	movt	r4, #1
   12f58:	movw	r3, #29404	; 0x72dc
   12f5c:	movt	r3, #1
   12f60:	cmp	r2, #96	; 0x60
   12f64:	movne	r4, r3
   12f68:	b	12ec4 <__lxstat64@plt+0x20a0>
   12f6c:	cmp	r3, #71	; 0x47
   12f70:	bne	12f30 <__lxstat64@plt+0x210c>
   12f74:	ldrb	r3, [r0, #1]
   12f78:	bic	r3, r3, #32
   12f7c:	cmp	r3, #66	; 0x42
   12f80:	bne	12f30 <__lxstat64@plt+0x210c>
   12f84:	ldrb	r3, [r0, #2]
   12f88:	cmp	r3, #49	; 0x31
   12f8c:	bne	12f30 <__lxstat64@plt+0x210c>
   12f90:	ldrb	r3, [r0, #3]
   12f94:	cmp	r3, #56	; 0x38
   12f98:	bne	12f30 <__lxstat64@plt+0x210c>
   12f9c:	ldrb	r3, [r0, #4]
   12fa0:	cmp	r3, #48	; 0x30
   12fa4:	bne	12f30 <__lxstat64@plt+0x210c>
   12fa8:	ldrb	r3, [r0, #5]
   12fac:	cmp	r3, #51	; 0x33
   12fb0:	bne	12f30 <__lxstat64@plt+0x210c>
   12fb4:	ldrb	r3, [r0, #6]
   12fb8:	cmp	r3, #48	; 0x30
   12fbc:	bne	12f30 <__lxstat64@plt+0x210c>
   12fc0:	ldrb	r3, [r0, #7]
   12fc4:	cmp	r3, #0
   12fc8:	bne	12f30 <__lxstat64@plt+0x210c>
   12fcc:	ldrb	r2, [r4]
   12fd0:	movw	r4, #29412	; 0x72e4
   12fd4:	movt	r4, #1
   12fd8:	movw	r3, #29408	; 0x72e0
   12fdc:	movt	r3, #1
   12fe0:	cmp	r2, #96	; 0x60
   12fe4:	movne	r4, r3
   12fe8:	b	12ec4 <__lxstat64@plt+0x20a0>
   12fec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12ff0:	strd	r6, [sp, #8]
   12ff4:	strd	r8, [sp, #16]
   12ff8:	strd	sl, [sp, #24]
   12ffc:	str	lr, [sp, #32]
   13000:	sub	sp, sp, #116	; 0x74
   13004:	str	r0, [sp, #64]	; 0x40
   13008:	mov	r8, r1
   1300c:	str	r2, [sp, #48]	; 0x30
   13010:	str	r3, [sp, #24]
   13014:	ldr	r7, [sp, #152]	; 0x98
   13018:	bl	10cbc <__ctype_get_mb_cur_max@plt>
   1301c:	str	r0, [sp, #76]	; 0x4c
   13020:	ldr	r3, [sp, #156]	; 0x9c
   13024:	ubfx	r3, r3, #1, #1
   13028:	str	r3, [sp, #32]
   1302c:	mov	r3, #1
   13030:	str	r3, [sp, #40]	; 0x28
   13034:	mov	r3, #0
   13038:	str	r3, [sp, #68]	; 0x44
   1303c:	str	r3, [sp, #36]	; 0x24
   13040:	str	r3, [sp, #28]
   13044:	str	r3, [sp, #52]	; 0x34
   13048:	str	r3, [sp, #60]	; 0x3c
   1304c:	str	r3, [sp, #72]	; 0x48
   13050:	movw	r3, #29424	; 0x72f0
   13054:	movt	r3, #1
   13058:	str	r3, [sp, #80]	; 0x50
   1305c:	mov	r9, r8
   13060:	mov	sl, r7
   13064:	cmp	sl, #10
   13068:	ldrls	pc, [pc, sl, lsl #2]
   1306c:	b	13230 <__lxstat64@plt+0x240c>
   13070:	ldrdeq	r3, [r1], -r0
   13074:	andeq	r3, r1, r4, lsr #1
   13078:	andeq	r3, r1, r8, lsl #4
   1307c:	muleq	r1, ip, r0
   13080:			; <UNDEFINED> instruction: 0x000131bc
   13084:	andeq	r3, r1, r0, ror #1
   13088:	andeq	r4, r1, ip, lsr #9
   1308c:	andeq	r3, r1, r4, lsr r2
   13090:	andeq	r3, r1, ip, lsl r1
   13094:	andeq	r3, r1, ip, lsl r1
   13098:	andeq	r3, r1, ip, lsl r1
   1309c:	mov	r3, #1
   130a0:	str	r3, [sp, #28]
   130a4:	mov	r3, #1
   130a8:	str	r3, [sp, #32]
   130ac:	str	r3, [sp, #52]	; 0x34
   130b0:	movw	r3, #29420	; 0x72ec
   130b4:	movt	r3, #1
   130b8:	str	r3, [sp, #60]	; 0x3c
   130bc:	mov	fp, #0
   130c0:	mov	sl, #2
   130c4:	mov	r6, #0
   130c8:	ldr	r8, [sp, #64]	; 0x40
   130cc:	b	13944 <__lxstat64@plt+0x2b20>
   130d0:	mov	fp, sl
   130d4:	mov	r3, #0
   130d8:	str	r3, [sp, #32]
   130dc:	b	130c4 <__lxstat64@plt+0x22a0>
   130e0:	ldr	r3, [sp, #32]
   130e4:	cmp	r3, #0
   130e8:	bne	13248 <__lxstat64@plt+0x2424>
   130ec:	cmp	r9, #0
   130f0:	beq	1326c <__lxstat64@plt+0x2448>
   130f4:	mov	r3, #34	; 0x22
   130f8:	ldr	r2, [sp, #64]	; 0x40
   130fc:	strb	r3, [r2]
   13100:	mov	fp, #1
   13104:	str	fp, [sp, #28]
   13108:	str	fp, [sp, #52]	; 0x34
   1310c:	movw	r3, #29400	; 0x72d8
   13110:	movt	r3, #1
   13114:	str	r3, [sp, #60]	; 0x3c
   13118:	b	130c4 <__lxstat64@plt+0x22a0>
   1311c:	cmp	sl, #10
   13120:	bne	13154 <__lxstat64@plt+0x2330>
   13124:	ldr	r3, [sp, #32]
   13128:	cmp	r3, #0
   1312c:	movne	fp, #0
   13130:	beq	1317c <__lxstat64@plt+0x2358>
   13134:	ldr	r0, [sp, #168]	; 0xa8
   13138:	bl	10d40 <strlen@plt>
   1313c:	str	r0, [sp, #52]	; 0x34
   13140:	ldr	r3, [sp, #168]	; 0xa8
   13144:	str	r3, [sp, #60]	; 0x3c
   13148:	mov	r3, #1
   1314c:	str	r3, [sp, #28]
   13150:	b	130c4 <__lxstat64@plt+0x22a0>
   13154:	mov	r1, sl
   13158:	ldr	r0, [sp, #80]	; 0x50
   1315c:	bl	12e94 <__lxstat64@plt+0x2070>
   13160:	str	r0, [sp, #164]	; 0xa4
   13164:	mov	r1, sl
   13168:	movw	r0, #29420	; 0x72ec
   1316c:	movt	r0, #1
   13170:	bl	12e94 <__lxstat64@plt+0x2070>
   13174:	str	r0, [sp, #168]	; 0xa8
   13178:	b	13124 <__lxstat64@plt+0x2300>
   1317c:	ldr	r3, [sp, #164]	; 0xa4
   13180:	ldrb	r3, [r3]
   13184:	cmp	r3, #0
   13188:	beq	131b4 <__lxstat64@plt+0x2390>
   1318c:	ldr	r2, [sp, #164]	; 0xa4
   13190:	mov	fp, #0
   13194:	ldr	r1, [sp, #64]	; 0x40
   13198:	cmp	r9, fp
   1319c:	strbhi	r3, [r1, fp]
   131a0:	add	fp, fp, #1
   131a4:	ldrb	r3, [r2, #1]!
   131a8:	cmp	r3, #0
   131ac:	bne	13198 <__lxstat64@plt+0x2374>
   131b0:	b	13134 <__lxstat64@plt+0x2310>
   131b4:	mov	fp, #0
   131b8:	b	13134 <__lxstat64@plt+0x2310>
   131bc:	ldr	r3, [sp, #32]
   131c0:	cmp	r3, #0
   131c4:	bne	130a4 <__lxstat64@plt+0x2280>
   131c8:	mov	r3, #1
   131cc:	str	r3, [sp, #28]
   131d0:	cmp	r9, #0
   131d4:	beq	13288 <__lxstat64@plt+0x2464>
   131d8:	mov	r3, #39	; 0x27
   131dc:	ldr	r2, [sp, #64]	; 0x40
   131e0:	strb	r3, [r2]
   131e4:	mov	r3, #0
   131e8:	str	r3, [sp, #32]
   131ec:	mov	fp, #1
   131f0:	str	fp, [sp, #52]	; 0x34
   131f4:	movw	r3, #29420	; 0x72ec
   131f8:	movt	r3, #1
   131fc:	str	r3, [sp, #60]	; 0x3c
   13200:	mov	sl, #2
   13204:	b	130c4 <__lxstat64@plt+0x22a0>
   13208:	ldr	r3, [sp, #32]
   1320c:	cmp	r3, #0
   13210:	beq	131d0 <__lxstat64@plt+0x23ac>
   13214:	mov	r3, #1
   13218:	str	r3, [sp, #52]	; 0x34
   1321c:	movw	r3, #29420	; 0x72ec
   13220:	movt	r3, #1
   13224:	str	r3, [sp, #60]	; 0x3c
   13228:	mov	fp, #0
   1322c:	b	130c4 <__lxstat64@plt+0x22a0>
   13230:	bl	10e18 <abort@plt>
   13234:	mov	fp, #0
   13238:	str	fp, [sp, #32]
   1323c:	mov	r3, #1
   13240:	str	r3, [sp, #28]
   13244:	b	130c4 <__lxstat64@plt+0x22a0>
   13248:	ldr	r3, [sp, #32]
   1324c:	str	r3, [sp, #28]
   13250:	mov	r3, #1
   13254:	str	r3, [sp, #52]	; 0x34
   13258:	movw	r3, #29400	; 0x72d8
   1325c:	movt	r3, #1
   13260:	str	r3, [sp, #60]	; 0x3c
   13264:	mov	fp, #0
   13268:	b	130c4 <__lxstat64@plt+0x22a0>
   1326c:	mov	fp, #1
   13270:	str	fp, [sp, #28]
   13274:	str	fp, [sp, #52]	; 0x34
   13278:	movw	r3, #29400	; 0x72d8
   1327c:	movt	r3, #1
   13280:	str	r3, [sp, #60]	; 0x3c
   13284:	b	130c4 <__lxstat64@plt+0x22a0>
   13288:	mov	r3, #0
   1328c:	str	r3, [sp, #32]
   13290:	mov	fp, #1
   13294:	str	fp, [sp, #52]	; 0x34
   13298:	movw	r3, #29420	; 0x72ec
   1329c:	movt	r3, #1
   132a0:	str	r3, [sp, #60]	; 0x3c
   132a4:	mov	sl, #2
   132a8:	b	130c4 <__lxstat64@plt+0x22a0>
   132ac:	mov	r3, r2
   132b0:	add	r4, r6, r2
   132b4:	ldr	r2, [sp, #24]
   132b8:	cmp	r3, #1
   132bc:	movls	r3, #0
   132c0:	movhi	r3, #1
   132c4:	cmn	r2, #1
   132c8:	movne	r3, #0
   132cc:	cmp	r3, #0
   132d0:	beq	132e0 <__lxstat64@plt+0x24bc>
   132d4:	ldr	r0, [sp, #48]	; 0x30
   132d8:	bl	10d40 <strlen@plt>
   132dc:	str	r0, [sp, #24]
   132e0:	ldr	r3, [sp, #24]
   132e4:	cmp	r4, r3
   132e8:	bhi	144d4 <__lxstat64@plt+0x36b0>
   132ec:	ldr	r3, [sp, #48]	; 0x30
   132f0:	add	r4, r3, r6
   132f4:	ldr	r2, [sp, #52]	; 0x34
   132f8:	ldr	r1, [sp, #60]	; 0x3c
   132fc:	mov	r0, r4
   13300:	bl	10c50 <memcmp@plt>
   13304:	cmp	r0, #0
   13308:	bne	144d4 <__lxstat64@plt+0x36b0>
   1330c:	ldr	r3, [sp, #32]
   13310:	cmp	r3, #0
   13314:	bne	13524 <__lxstat64@plt+0x2700>
   13318:	ldrb	r4, [r4]
   1331c:	cmp	r4, #126	; 0x7e
   13320:	ldrls	pc, [pc, r4, lsl #2]
   13324:	b	13dd8 <__lxstat64@plt+0x2fb4>
   13328:	andeq	r3, r1, r8, ror #10
   1332c:	ldrdeq	r3, [r1], -r8
   13330:	ldrdeq	r3, [r1], -r8
   13334:	ldrdeq	r3, [r1], -r8
   13338:	ldrdeq	r3, [r1], -r8
   1333c:	ldrdeq	r3, [r1], -r8
   13340:	ldrdeq	r3, [r1], -r8
   13344:	andeq	r3, r1, r0, lsl #25
   13348:	andeq	r3, r1, r4, lsl #16
   1334c:	andeq	r3, r1, r8, lsr #23
   13350:	andeq	r3, r1, r4, asr ip
   13354:			; <UNDEFINED> instruction: 0x00013bbc
   13358:	andeq	r3, r1, r8, lsl r8
   1335c:	andeq	r3, r1, ip, lsr #16
   13360:	ldrdeq	r3, [r1], -r8
   13364:	ldrdeq	r3, [r1], -r8
   13368:	ldrdeq	r3, [r1], -r8
   1336c:	ldrdeq	r3, [r1], -r8
   13370:	ldrdeq	r3, [r1], -r8
   13374:	ldrdeq	r3, [r1], -r8
   13378:	ldrdeq	r3, [r1], -r8
   1337c:	ldrdeq	r3, [r1], -r8
   13380:	ldrdeq	r3, [r1], -r8
   13384:	ldrdeq	r3, [r1], -r8
   13388:	ldrdeq	r3, [r1], -r8
   1338c:	ldrdeq	r3, [r1], -r8
   13390:	ldrdeq	r3, [r1], -r8
   13394:	ldrdeq	r3, [r1], -r8
   13398:	ldrdeq	r3, [r1], -r8
   1339c:	ldrdeq	r3, [r1], -r8
   133a0:	ldrdeq	r3, [r1], -r8
   133a4:	ldrdeq	r3, [r1], -r8
   133a8:	strdeq	r3, [r1], -r4
   133ac:	andeq	r3, r1, r8, lsl sp
   133b0:	andeq	r3, r1, r8, lsl sp
   133b4:			; <UNDEFINED> instruction: 0x00013cb0
   133b8:	andeq	r3, r1, r8, lsl sp
   133bc:	andeq	r4, r1, r8, lsr r2
   133c0:	andeq	r3, r1, r8, lsl sp
   133c4:	andeq	r3, r1, r8, lsr sp
   133c8:	andeq	r3, r1, r8, lsl sp
   133cc:	andeq	r3, r1, r8, lsl sp
   133d0:	andeq	r3, r1, r8, lsl sp
   133d4:	andeq	r4, r1, r8, lsr r2
   133d8:	andeq	r4, r1, r8, lsr r2
   133dc:	andeq	r4, r1, r8, lsr r2
   133e0:	andeq	r4, r1, r8, lsr r2
   133e4:	andeq	r4, r1, r8, lsr r2
   133e8:	andeq	r4, r1, r8, lsr r2
   133ec:	andeq	r4, r1, r8, lsr r2
   133f0:	andeq	r4, r1, r8, lsr r2
   133f4:	andeq	r4, r1, r8, lsr r2
   133f8:	andeq	r4, r1, r8, lsr r2
   133fc:	andeq	r4, r1, r8, lsr r2
   13400:	andeq	r4, r1, r8, lsr r2
   13404:	andeq	r4, r1, r8, lsr r2
   13408:	andeq	r4, r1, r8, lsr r2
   1340c:	andeq	r4, r1, r8, lsr r2
   13410:	andeq	r4, r1, r8, lsr r2
   13414:	andeq	r3, r1, r8, lsl sp
   13418:	andeq	r3, r1, r8, lsl sp
   1341c:	andeq	r3, r1, r8, lsl sp
   13420:	andeq	r3, r1, r8, lsl sp
   13424:	muleq	r1, r8, r6
   13428:	ldrdeq	r3, [r1], -r8
   1342c:	andeq	r4, r1, r8, lsr r2
   13430:	andeq	r4, r1, r8, lsr r2
   13434:	andeq	r4, r1, r8, lsr r2
   13438:	andeq	r4, r1, r8, lsr r2
   1343c:	andeq	r4, r1, r8, lsr r2
   13440:	andeq	r4, r1, r8, lsr r2
   13444:	andeq	r4, r1, r8, lsr r2
   13448:	andeq	r4, r1, r8, lsr r2
   1344c:	andeq	r4, r1, r8, lsr r2
   13450:	andeq	r4, r1, r8, lsr r2
   13454:	andeq	r4, r1, r8, lsr r2
   13458:	andeq	r4, r1, r8, lsr r2
   1345c:	andeq	r4, r1, r8, lsr r2
   13460:	andeq	r4, r1, r8, lsr r2
   13464:	andeq	r4, r1, r8, lsr r2
   13468:	andeq	r4, r1, r8, lsr r2
   1346c:	andeq	r4, r1, r8, lsr r2
   13470:	andeq	r4, r1, r8, lsr r2
   13474:	andeq	r4, r1, r8, lsr r2
   13478:	andeq	r4, r1, r8, lsr r2
   1347c:	andeq	r4, r1, r8, lsr r2
   13480:	andeq	r4, r1, r8, lsr r2
   13484:	andeq	r4, r1, r8, lsr r2
   13488:	andeq	r4, r1, r8, lsr r2
   1348c:	andeq	r4, r1, r8, lsr r2
   13490:	andeq	r4, r1, r8, lsr r2
   13494:	andeq	r3, r1, r8, lsl sp
   13498:	ldrdeq	r3, [r1], -r0
   1349c:	andeq	r4, r1, r8, lsr r2
   134a0:	andeq	r3, r1, r8, lsl sp
   134a4:	andeq	r4, r1, r8, lsr r2
   134a8:	andeq	r3, r1, r8, lsl sp
   134ac:	andeq	r4, r1, r8, lsr r2
   134b0:	andeq	r4, r1, r8, lsr r2
   134b4:	andeq	r4, r1, r8, lsr r2
   134b8:	andeq	r4, r1, r8, lsr r2
   134bc:	andeq	r4, r1, r8, lsr r2
   134c0:	andeq	r4, r1, r8, lsr r2
   134c4:	andeq	r4, r1, r8, lsr r2
   134c8:	andeq	r4, r1, r8, lsr r2
   134cc:	andeq	r4, r1, r8, lsr r2
   134d0:	andeq	r4, r1, r8, lsr r2
   134d4:	andeq	r4, r1, r8, lsr r2
   134d8:	andeq	r4, r1, r8, lsr r2
   134dc:	andeq	r4, r1, r8, lsr r2
   134e0:	andeq	r4, r1, r8, lsr r2
   134e4:	andeq	r4, r1, r8, lsr r2
   134e8:	andeq	r4, r1, r8, lsr r2
   134ec:	andeq	r4, r1, r8, lsr r2
   134f0:	andeq	r4, r1, r8, lsr r2
   134f4:	andeq	r4, r1, r8, lsr r2
   134f8:	andeq	r4, r1, r8, lsr r2
   134fc:	andeq	r4, r1, r8, lsr r2
   13500:	andeq	r4, r1, r8, lsr r2
   13504:	andeq	r4, r1, r8, lsr r2
   13508:	andeq	r4, r1, r8, lsr r2
   1350c:	andeq	r4, r1, r8, lsr r2
   13510:	andeq	r4, r1, r8, lsr r2
   13514:	muleq	r1, r0, ip
   13518:	andeq	r3, r1, r8, lsl sp
   1351c:	muleq	r1, r0, ip
   13520:			; <UNDEFINED> instruction: 0x00013cb0
   13524:	mov	r8, r9
   13528:	mov	r7, sl
   1352c:	b	1442c <__lxstat64@plt+0x3608>
   13530:	ldr	r3, [sp, #28]
   13534:	cmp	r3, #0
   13538:	bne	13558 <__lxstat64@plt+0x2734>
   1353c:	ldr	r3, [sp, #156]	; 0x9c
   13540:	tst	r3, #1
   13544:	bne	13940 <__lxstat64@plt+0x2b1c>
   13548:	ldr	r3, [sp, #28]
   1354c:	str	r3, [sp, #44]	; 0x2c
   13550:	mov	r5, r3
   13554:	b	13860 <__lxstat64@plt+0x2a3c>
   13558:	ldr	r3, [sp, #32]
   1355c:	cmp	r3, #0
   13560:	bne	143dc <__lxstat64@plt+0x35b8>
   13564:	str	r3, [sp, #44]	; 0x2c
   13568:	ldr	r3, [sp, #36]	; 0x24
   1356c:	eor	r3, r3, #1
   13570:	cmp	sl, #2
   13574:	movne	r3, #0
   13578:	andeq	r3, r3, #1
   1357c:	cmp	r3, #0
   13580:	beq	135d8 <__lxstat64@plt+0x27b4>
   13584:	cmp	r9, fp
   13588:	movhi	r2, #39	; 0x27
   1358c:	strbhi	r2, [r8, fp]
   13590:	add	r2, fp, #1
   13594:	cmp	r9, r2
   13598:	movhi	r1, #36	; 0x24
   1359c:	strbhi	r1, [r8, r2]
   135a0:	add	r2, fp, #2
   135a4:	cmp	r9, r2
   135a8:	movhi	r1, #39	; 0x27
   135ac:	strbhi	r1, [r8, r2]
   135b0:	add	r2, fp, #3
   135b4:	cmp	r9, r2
   135b8:	bls	14498 <__lxstat64@plt+0x3674>
   135bc:	mov	r1, #92	; 0x5c
   135c0:	strb	r1, [r8, r2]
   135c4:	add	fp, fp, #4
   135c8:	str	r3, [sp, #36]	; 0x24
   135cc:	mov	r5, #0
   135d0:	mov	r4, #48	; 0x30
   135d4:	b	138ac <__lxstat64@plt+0x2a88>
   135d8:	cmp	r9, fp
   135dc:	bhi	13604 <__lxstat64@plt+0x27e0>
   135e0:	add	r1, fp, #1
   135e4:	ldr	r2, [sp, #56]	; 0x38
   135e8:	cmp	r2, #0
   135ec:	bne	1362c <__lxstat64@plt+0x2808>
   135f0:	mov	r3, r5
   135f4:	ldr	r5, [sp, #56]	; 0x38
   135f8:	mov	fp, r1
   135fc:	mov	r4, #48	; 0x30
   13600:	b	13860 <__lxstat64@plt+0x2a3c>
   13604:	mov	r2, #92	; 0x5c
   13608:	strb	r2, [r8, fp]
   1360c:	add	r1, fp, #1
   13610:	ldr	r2, [sp, #56]	; 0x38
   13614:	cmp	r2, #0
   13618:	moveq	r3, r5
   1361c:	moveq	r5, r2
   13620:	moveq	fp, r1
   13624:	moveq	r4, #48	; 0x30
   13628:	beq	138ac <__lxstat64@plt+0x2a88>
   1362c:	add	r2, r6, #1
   13630:	ldr	r0, [sp, #24]
   13634:	cmp	r2, r0
   13638:	bcs	13654 <__lxstat64@plt+0x2830>
   1363c:	ldr	r0, [sp, #48]	; 0x30
   13640:	ldrb	r2, [r0, r2]
   13644:	sub	r2, r2, #48	; 0x30
   13648:	uxtb	r2, r2
   1364c:	cmp	r2, #9
   13650:	bls	1366c <__lxstat64@plt+0x2848>
   13654:	mov	r2, r3
   13658:	mov	r3, r5
   1365c:	mov	r5, r2
   13660:	mov	fp, r1
   13664:	mov	r4, #48	; 0x30
   13668:	b	13884 <__lxstat64@plt+0x2a60>
   1366c:	cmp	r9, r1
   13670:	movhi	r2, #48	; 0x30
   13674:	strbhi	r2, [r8, r1]
   13678:	add	r2, fp, #2
   1367c:	cmp	r9, r2
   13680:	movhi	r1, #48	; 0x30
   13684:	strbhi	r1, [r8, r2]
   13688:	add	r1, fp, #3
   1368c:	b	13654 <__lxstat64@plt+0x2830>
   13690:	mov	r3, #0
   13694:	str	r3, [sp, #44]	; 0x2c
   13698:	cmp	sl, #2
   1369c:	beq	136b8 <__lxstat64@plt+0x2894>
   136a0:	cmp	sl, #5
   136a4:	beq	136d0 <__lxstat64@plt+0x28ac>
   136a8:	mov	r5, #0
   136ac:	mov	r3, r5
   136b0:	mov	r4, #63	; 0x3f
   136b4:	b	13860 <__lxstat64@plt+0x2a3c>
   136b8:	ldr	r3, [sp, #32]
   136bc:	cmp	r3, #0
   136c0:	bne	143e8 <__lxstat64@plt+0x35c4>
   136c4:	mov	r5, r3
   136c8:	mov	r4, #63	; 0x3f
   136cc:	b	13dc8 <__lxstat64@plt+0x2fa4>
   136d0:	ldr	r3, [sp, #156]	; 0x9c
   136d4:	tst	r3, #4
   136d8:	beq	14200 <__lxstat64@plt+0x33dc>
   136dc:	add	r2, r6, #2
   136e0:	ldr	r3, [sp, #24]
   136e4:	cmp	r2, r3
   136e8:	bcs	14210 <__lxstat64@plt+0x33ec>
   136ec:	ldr	r3, [sp, #48]	; 0x30
   136f0:	add	r3, r3, r6
   136f4:	ldrb	r4, [r3, #1]
   136f8:	cmp	r4, #63	; 0x3f
   136fc:	movne	r5, #0
   13700:	movne	r3, r5
   13704:	movne	r4, #63	; 0x3f
   13708:	bne	13860 <__lxstat64@plt+0x2a3c>
   1370c:	ldr	r3, [sp, #48]	; 0x30
   13710:	ldrb	r1, [r3, r2]
   13714:	sub	r3, r1, #33	; 0x21
   13718:	cmp	r3, #29
   1371c:	ldrls	pc, [pc, r3, lsl #2]
   13720:	b	14220 <__lxstat64@plt+0x33fc>
   13724:	muleq	r1, ip, r7
   13728:	andeq	r4, r1, r0, lsr #4
   1372c:	andeq	r4, r1, r0, lsr #4
   13730:	andeq	r4, r1, r0, lsr #4
   13734:	andeq	r4, r1, r0, lsr #4
   13738:	andeq	r4, r1, r0, lsr #4
   1373c:	muleq	r1, ip, r7
   13740:	muleq	r1, ip, r7
   13744:	muleq	r1, ip, r7
   13748:	andeq	r4, r1, r0, lsr #4
   1374c:	andeq	r4, r1, r0, lsr #4
   13750:	andeq	r4, r1, r0, lsr #4
   13754:	muleq	r1, ip, r7
   13758:	andeq	r4, r1, r0, lsr #4
   1375c:	muleq	r1, ip, r7
   13760:	andeq	r4, r1, r0, lsr #4
   13764:	andeq	r4, r1, r0, lsr #4
   13768:	andeq	r4, r1, r0, lsr #4
   1376c:	andeq	r4, r1, r0, lsr #4
   13770:	andeq	r4, r1, r0, lsr #4
   13774:	andeq	r4, r1, r0, lsr #4
   13778:	andeq	r4, r1, r0, lsr #4
   1377c:	andeq	r4, r1, r0, lsr #4
   13780:	andeq	r4, r1, r0, lsr #4
   13784:	andeq	r4, r1, r0, lsr #4
   13788:	andeq	r4, r1, r0, lsr #4
   1378c:	andeq	r4, r1, r0, lsr #4
   13790:	muleq	r1, ip, r7
   13794:	muleq	r1, ip, r7
   13798:	muleq	r1, ip, r7
   1379c:	ldr	r3, [sp, #32]
   137a0:	cmp	r3, #0
   137a4:	bne	1448c <__lxstat64@plt+0x3668>
   137a8:	cmp	r9, fp
   137ac:	movhi	r3, #63	; 0x3f
   137b0:	strbhi	r3, [r8, fp]
   137b4:	add	r3, fp, #1
   137b8:	cmp	r9, r3
   137bc:	movhi	r0, #34	; 0x22
   137c0:	strbhi	r0, [r8, r3]
   137c4:	add	r3, fp, #2
   137c8:	cmp	r9, r3
   137cc:	movhi	r0, #34	; 0x22
   137d0:	strbhi	r0, [r8, r3]
   137d4:	add	r3, fp, #3
   137d8:	cmp	r9, r3
   137dc:	movhi	r0, #63	; 0x3f
   137e0:	strbhi	r0, [r8, r3]
   137e4:	add	fp, fp, #4
   137e8:	ldr	r3, [sp, #32]
   137ec:	mov	r5, r3
   137f0:	mov	r4, r1
   137f4:	mov	r6, r2
   137f8:	b	13860 <__lxstat64@plt+0x2a3c>
   137fc:	mov	r3, #0
   13800:	str	r3, [sp, #44]	; 0x2c
   13804:	mov	r4, #8
   13808:	mov	r3, #98	; 0x62
   1380c:	b	1384c <__lxstat64@plt+0x2a28>
   13810:	mov	r3, #0
   13814:	str	r3, [sp, #44]	; 0x2c
   13818:	mov	r4, #12
   1381c:	mov	r3, #102	; 0x66
   13820:	b	1384c <__lxstat64@plt+0x2a28>
   13824:	mov	r3, #0
   13828:	str	r3, [sp, #44]	; 0x2c
   1382c:	mov	r4, #13
   13830:	mov	r3, #114	; 0x72
   13834:	ldr	r2, [sp, #32]
   13838:	cmp	sl, #2
   1383c:	movne	r2, #0
   13840:	andeq	r2, r2, #1
   13844:	cmp	r2, #0
   13848:	bne	13c6c <__lxstat64@plt+0x2e48>
   1384c:	ldr	r2, [sp, #28]
   13850:	cmp	r2, #0
   13854:	bne	14254 <__lxstat64@plt+0x3430>
   13858:	mov	r5, r2
   1385c:	mov	r3, r2
   13860:	ldr	r2, [sp, #28]
   13864:	eor	r2, r2, #1
   13868:	cmp	sl, #2
   1386c:	orreq	r2, r2, #1
   13870:	eor	r2, r2, #1
   13874:	ldr	r1, [sp, #32]
   13878:	orr	r2, r1, r2
   1387c:	tst	r2, #255	; 0xff
   13880:	beq	138ac <__lxstat64@plt+0x2a88>
   13884:	ldr	r2, [sp, #160]	; 0xa0
   13888:	cmp	r2, #0
   1388c:	beq	138ac <__lxstat64@plt+0x2a88>
   13890:	ubfx	r1, r4, #5, #8
   13894:	and	r2, r4, #31
   13898:	ldr	r0, [sp, #160]	; 0xa0
   1389c:	ldr	r1, [r0, r1, lsl #2]
   138a0:	lsr	r2, r1, r2
   138a4:	tst	r2, #1
   138a8:	bne	138b8 <__lxstat64@plt+0x2a94>
   138ac:	ldr	r2, [sp, #44]	; 0x2c
   138b0:	cmp	r2, #0
   138b4:	beq	13c0c <__lxstat64@plt+0x2de8>
   138b8:	ldr	r3, [sp, #32]
   138bc:	cmp	r3, #0
   138c0:	bne	1440c <__lxstat64@plt+0x35e8>
   138c4:	ldr	r3, [sp, #36]	; 0x24
   138c8:	eor	r3, r3, #1
   138cc:	cmp	sl, #2
   138d0:	movne	r3, #0
   138d4:	andeq	r3, r3, #1
   138d8:	cmp	r3, #0
   138dc:	beq	13914 <__lxstat64@plt+0x2af0>
   138e0:	cmp	r9, fp
   138e4:	movhi	r2, #39	; 0x27
   138e8:	strbhi	r2, [r8, fp]
   138ec:	add	r2, fp, #1
   138f0:	cmp	r9, r2
   138f4:	movhi	r1, #36	; 0x24
   138f8:	strbhi	r1, [r8, r2]
   138fc:	add	r2, fp, #2
   13900:	cmp	r9, r2
   13904:	movhi	r1, #39	; 0x27
   13908:	strbhi	r1, [r8, r2]
   1390c:	add	fp, fp, #3
   13910:	str	r3, [sp, #36]	; 0x24
   13914:	cmp	r9, fp
   13918:	movhi	r3, #92	; 0x5c
   1391c:	strbhi	r3, [r8, fp]
   13920:	add	fp, fp, #1
   13924:	cmp	fp, r9
   13928:	strbcc	r4, [r8, fp]
   1392c:	add	fp, fp, #1
   13930:	cmp	r5, #0
   13934:	ldr	r3, [sp, #40]	; 0x28
   13938:	moveq	r3, r5
   1393c:	str	r3, [sp, #40]	; 0x28
   13940:	add	r6, r6, #1
   13944:	ldr	r3, [sp, #24]
   13948:	cmn	r3, #1
   1394c:	beq	1427c <__lxstat64@plt+0x3458>
   13950:	ldr	r3, [sp, #24]
   13954:	subs	r5, r3, r6
   13958:	movne	r5, #1
   1395c:	cmp	r5, #0
   13960:	beq	14290 <__lxstat64@plt+0x346c>
   13964:	ldr	r3, [sp, #28]
   13968:	cmp	sl, #2
   1396c:	moveq	r3, #0
   13970:	andne	r3, r3, #1
   13974:	str	r3, [sp, #56]	; 0x38
   13978:	ldr	r2, [sp, #52]	; 0x34
   1397c:	adds	r7, r2, #0
   13980:	movne	r7, #1
   13984:	ands	r3, r3, r7
   13988:	str	r3, [sp, #44]	; 0x2c
   1398c:	bne	132ac <__lxstat64@plt+0x2488>
   13990:	ldr	r3, [sp, #48]	; 0x30
   13994:	ldrb	r4, [r3, r6]
   13998:	cmp	r4, #126	; 0x7e
   1399c:	ldrls	pc, [pc, r4, lsl #2]
   139a0:	b	13dd8 <__lxstat64@plt+0x2fb4>
   139a4:	andeq	r3, r1, r0, lsr r5
   139a8:	ldrdeq	r3, [r1], -r8
   139ac:	ldrdeq	r3, [r1], -r8
   139b0:	ldrdeq	r3, [r1], -r8
   139b4:	ldrdeq	r3, [r1], -r8
   139b8:	ldrdeq	r3, [r1], -r8
   139bc:	ldrdeq	r3, [r1], -r8
   139c0:	andeq	r3, r1, r8, ror ip
   139c4:	andeq	r3, r1, r4, lsl #16
   139c8:	andeq	r3, r1, r8, lsr #23
   139cc:	andeq	r3, r1, ip, asr #24
   139d0:			; <UNDEFINED> instruction: 0x00013bbc
   139d4:	andeq	r3, r1, r8, lsl r8
   139d8:	andeq	r3, r1, ip, lsr #16
   139dc:	ldrdeq	r3, [r1], -r8
   139e0:	ldrdeq	r3, [r1], -r8
   139e4:	ldrdeq	r3, [r1], -r8
   139e8:	ldrdeq	r3, [r1], -r8
   139ec:	ldrdeq	r3, [r1], -r8
   139f0:	ldrdeq	r3, [r1], -r8
   139f4:	ldrdeq	r3, [r1], -r8
   139f8:	ldrdeq	r3, [r1], -r8
   139fc:	ldrdeq	r3, [r1], -r8
   13a00:	ldrdeq	r3, [r1], -r8
   13a04:	ldrdeq	r3, [r1], -r8
   13a08:	ldrdeq	r3, [r1], -r8
   13a0c:	ldrdeq	r3, [r1], -r8
   13a10:	ldrdeq	r3, [r1], -r8
   13a14:	ldrdeq	r3, [r1], -r8
   13a18:	ldrdeq	r3, [r1], -r8
   13a1c:	ldrdeq	r3, [r1], -r8
   13a20:	ldrdeq	r3, [r1], -r8
   13a24:	strdeq	r3, [r1], -r4
   13a28:	strdeq	r3, [r1], -r0
   13a2c:	strdeq	r3, [r1], -r0
   13a30:			; <UNDEFINED> instruction: 0x00013cb0
   13a34:	strdeq	r3, [r1], -r0
   13a38:	strdeq	r4, [r1], -r8
   13a3c:	strdeq	r3, [r1], -r0
   13a40:	andeq	r3, r1, r8, lsr sp
   13a44:	strdeq	r3, [r1], -r0
   13a48:	strdeq	r3, [r1], -r0
   13a4c:	strdeq	r3, [r1], -r0
   13a50:	strdeq	r4, [r1], -r8
   13a54:	strdeq	r4, [r1], -r8
   13a58:	strdeq	r4, [r1], -r8
   13a5c:	strdeq	r4, [r1], -r8
   13a60:	strdeq	r4, [r1], -r8
   13a64:	strdeq	r4, [r1], -r8
   13a68:	strdeq	r4, [r1], -r8
   13a6c:	strdeq	r4, [r1], -r8
   13a70:	strdeq	r4, [r1], -r8
   13a74:	strdeq	r4, [r1], -r8
   13a78:	strdeq	r4, [r1], -r8
   13a7c:	strdeq	r4, [r1], -r8
   13a80:	strdeq	r4, [r1], -r8
   13a84:	strdeq	r4, [r1], -r8
   13a88:	strdeq	r4, [r1], -r8
   13a8c:	strdeq	r4, [r1], -r8
   13a90:	strdeq	r3, [r1], -r0
   13a94:	strdeq	r3, [r1], -r0
   13a98:	strdeq	r3, [r1], -r0
   13a9c:	strdeq	r3, [r1], -r0
   13aa0:	muleq	r1, r8, r6
   13aa4:	ldrdeq	r3, [r1], -r8
   13aa8:	strdeq	r4, [r1], -r8
   13aac:	strdeq	r4, [r1], -r8
   13ab0:	strdeq	r4, [r1], -r8
   13ab4:	strdeq	r4, [r1], -r8
   13ab8:	strdeq	r4, [r1], -r8
   13abc:	strdeq	r4, [r1], -r8
   13ac0:	strdeq	r4, [r1], -r8
   13ac4:	strdeq	r4, [r1], -r8
   13ac8:	strdeq	r4, [r1], -r8
   13acc:	strdeq	r4, [r1], -r8
   13ad0:	strdeq	r4, [r1], -r8
   13ad4:	strdeq	r4, [r1], -r8
   13ad8:	strdeq	r4, [r1], -r8
   13adc:	strdeq	r4, [r1], -r8
   13ae0:	strdeq	r4, [r1], -r8
   13ae4:	strdeq	r4, [r1], -r8
   13ae8:	strdeq	r4, [r1], -r8
   13aec:	strdeq	r4, [r1], -r8
   13af0:	strdeq	r4, [r1], -r8
   13af4:	strdeq	r4, [r1], -r8
   13af8:	strdeq	r4, [r1], -r8
   13afc:	strdeq	r4, [r1], -r8
   13b00:	strdeq	r4, [r1], -r8
   13b04:	strdeq	r4, [r1], -r8
   13b08:	strdeq	r4, [r1], -r8
   13b0c:	strdeq	r4, [r1], -r8
   13b10:	strdeq	r3, [r1], -r0
   13b14:	ldrdeq	r3, [r1], -r0
   13b18:	strdeq	r4, [r1], -r8
   13b1c:	strdeq	r3, [r1], -r0
   13b20:	strdeq	r4, [r1], -r8
   13b24:	strdeq	r3, [r1], -r0
   13b28:	strdeq	r4, [r1], -r8
   13b2c:	strdeq	r4, [r1], -r8
   13b30:	strdeq	r4, [r1], -r8
   13b34:	strdeq	r4, [r1], -r8
   13b38:	strdeq	r4, [r1], -r8
   13b3c:	strdeq	r4, [r1], -r8
   13b40:	strdeq	r4, [r1], -r8
   13b44:	strdeq	r4, [r1], -r8
   13b48:	strdeq	r4, [r1], -r8
   13b4c:	strdeq	r4, [r1], -r8
   13b50:	strdeq	r4, [r1], -r8
   13b54:	strdeq	r4, [r1], -r8
   13b58:	strdeq	r4, [r1], -r8
   13b5c:	strdeq	r4, [r1], -r8
   13b60:	strdeq	r4, [r1], -r8
   13b64:	strdeq	r4, [r1], -r8
   13b68:	strdeq	r4, [r1], -r8
   13b6c:	strdeq	r4, [r1], -r8
   13b70:	strdeq	r4, [r1], -r8
   13b74:	strdeq	r4, [r1], -r8
   13b78:	strdeq	r4, [r1], -r8
   13b7c:	strdeq	r4, [r1], -r8
   13b80:	strdeq	r4, [r1], -r8
   13b84:	strdeq	r4, [r1], -r8
   13b88:	strdeq	r4, [r1], -r8
   13b8c:	strdeq	r4, [r1], -r8
   13b90:	muleq	r1, r0, ip
   13b94:	strdeq	r3, [r1], -r0
   13b98:	muleq	r1, r0, ip
   13b9c:			; <UNDEFINED> instruction: 0x00013cb0
   13ba0:	mov	r3, #0
   13ba4:	str	r3, [sp, #44]	; 0x2c
   13ba8:	mov	r4, #9
   13bac:	mov	r3, #116	; 0x74
   13bb0:	b	13834 <__lxstat64@plt+0x2a10>
   13bb4:	mov	r3, #0
   13bb8:	str	r3, [sp, #44]	; 0x2c
   13bbc:	mov	r4, #11
   13bc0:	mov	r3, #118	; 0x76
   13bc4:	b	1384c <__lxstat64@plt+0x2a28>
   13bc8:	mov	r3, #0
   13bcc:	str	r3, [sp, #44]	; 0x2c
   13bd0:	cmp	sl, #2
   13bd4:	beq	13bf8 <__lxstat64@plt+0x2dd4>
   13bd8:	ldr	r3, [sp, #28]
   13bdc:	ldr	r2, [sp, #32]
   13be0:	and	r3, r3, r2
   13be4:	tst	r7, r3
   13be8:	bne	1426c <__lxstat64@plt+0x3448>
   13bec:	mov	r4, #92	; 0x5c
   13bf0:	mov	r3, r4
   13bf4:	b	1384c <__lxstat64@plt+0x2a28>
   13bf8:	ldr	r3, [sp, #32]
   13bfc:	cmp	r3, #0
   13c00:	bne	143f4 <__lxstat64@plt+0x35d0>
   13c04:	mov	r5, r3
   13c08:	mov	r4, #92	; 0x5c
   13c0c:	eor	r3, r3, #1
   13c10:	ldr	r2, [sp, #36]	; 0x24
   13c14:	and	r3, r3, r2
   13c18:	tst	r3, #255	; 0xff
   13c1c:	beq	13924 <__lxstat64@plt+0x2b00>
   13c20:	cmp	r9, fp
   13c24:	movhi	r3, #39	; 0x27
   13c28:	strbhi	r3, [r8, fp]
   13c2c:	add	r3, fp, #1
   13c30:	cmp	r9, r3
   13c34:	movhi	r2, #39	; 0x27
   13c38:	strbhi	r2, [r8, r3]
   13c3c:	add	fp, fp, #2
   13c40:	mov	r3, #0
   13c44:	str	r3, [sp, #36]	; 0x24
   13c48:	b	13924 <__lxstat64@plt+0x2b00>
   13c4c:	mov	r3, #110	; 0x6e
   13c50:	b	13834 <__lxstat64@plt+0x2a10>
   13c54:	mov	r3, #110	; 0x6e
   13c58:	b	13834 <__lxstat64@plt+0x2a10>
   13c5c:	mov	r3, #0
   13c60:	str	r3, [sp, #44]	; 0x2c
   13c64:	mov	r3, #110	; 0x6e
   13c68:	b	13834 <__lxstat64@plt+0x2a10>
   13c6c:	mov	r8, r9
   13c70:	mov	r7, #2
   13c74:	b	14414 <__lxstat64@plt+0x35f0>
   13c78:	mov	r3, #97	; 0x61
   13c7c:	b	1384c <__lxstat64@plt+0x2a28>
   13c80:	mov	r3, #97	; 0x61
   13c84:	b	1384c <__lxstat64@plt+0x2a28>
   13c88:	mov	r3, #0
   13c8c:	str	r3, [sp, #44]	; 0x2c
   13c90:	ldr	r3, [sp, #24]
   13c94:	cmn	r3, #1
   13c98:	beq	13cc4 <__lxstat64@plt+0x2ea0>
   13c9c:	ldr	r3, [sp, #24]
   13ca0:	subs	r3, r3, #1
   13ca4:	movne	r3, #1
   13ca8:	cmp	r3, #0
   13cac:	bne	1422c <__lxstat64@plt+0x3408>
   13cb0:	cmp	r6, #0
   13cb4:	beq	13cf4 <__lxstat64@plt+0x2ed0>
   13cb8:	mov	r5, #0
   13cbc:	mov	r3, r5
   13cc0:	b	13860 <__lxstat64@plt+0x2a3c>
   13cc4:	ldr	r3, [sp, #48]	; 0x30
   13cc8:	ldrb	r3, [r3, #1]
   13ccc:	adds	r3, r3, #0
   13cd0:	movne	r3, #1
   13cd4:	b	13ca8 <__lxstat64@plt+0x2e84>
   13cd8:	mov	r3, #0
   13cdc:	str	r3, [sp, #44]	; 0x2c
   13ce0:	b	13cb0 <__lxstat64@plt+0x2e8c>
   13ce4:	mov	r3, #0
   13ce8:	str	r3, [sp, #44]	; 0x2c
   13cec:	b	13cf4 <__lxstat64@plt+0x2ed0>
   13cf0:	ldr	r5, [sp, #44]	; 0x2c
   13cf4:	ldr	r3, [sp, #32]
   13cf8:	cmp	sl, #2
   13cfc:	movne	r3, #0
   13d00:	andeq	r3, r3, #1
   13d04:	cmp	r3, #0
   13d08:	beq	13860 <__lxstat64@plt+0x2a3c>
   13d0c:	mov	r8, r9
   13d10:	mov	r7, #2
   13d14:	b	14414 <__lxstat64@plt+0x35f0>
   13d18:	ldr	r5, [sp, #32]
   13d1c:	b	13cf4 <__lxstat64@plt+0x2ed0>
   13d20:	mov	r3, #0
   13d24:	str	r3, [sp, #44]	; 0x2c
   13d28:	mov	r5, r3
   13d2c:	b	13cf4 <__lxstat64@plt+0x2ed0>
   13d30:	mov	r3, #0
   13d34:	str	r3, [sp, #44]	; 0x2c
   13d38:	cmp	sl, #2
   13d3c:	strne	r5, [sp, #68]	; 0x44
   13d40:	movne	r3, #0
   13d44:	movne	r4, #39	; 0x27
   13d48:	bne	13860 <__lxstat64@plt+0x2a3c>
   13d4c:	ldr	r3, [sp, #32]
   13d50:	cmp	r3, #0
   13d54:	bne	14400 <__lxstat64@plt+0x35dc>
   13d58:	ldr	r3, [sp, #72]	; 0x48
   13d5c:	clz	r3, r3
   13d60:	lsr	r3, r3, #5
   13d64:	cmp	r9, #0
   13d68:	moveq	r3, #0
   13d6c:	cmp	r3, #0
   13d70:	movne	r3, #0
   13d74:	bne	13d9c <__lxstat64@plt+0x2f78>
   13d78:	cmp	r9, fp
   13d7c:	movhi	r3, #39	; 0x27
   13d80:	strbhi	r3, [r8, fp]
   13d84:	add	r3, fp, #1
   13d88:	cmp	r9, r3
   13d8c:	movhi	r2, #92	; 0x5c
   13d90:	strbhi	r2, [r8, r3]
   13d94:	mov	r3, r9
   13d98:	ldr	r9, [sp, #72]	; 0x48
   13d9c:	add	r2, fp, #2
   13da0:	cmp	r2, r3
   13da4:	movcc	r1, #39	; 0x27
   13da8:	strbcc	r1, [r8, r2]
   13dac:	add	fp, fp, #3
   13db0:	str	r5, [sp, #68]	; 0x44
   13db4:	ldr	r2, [sp, #32]
   13db8:	str	r2, [sp, #36]	; 0x24
   13dbc:	str	r9, [sp, #72]	; 0x48
   13dc0:	mov	r9, r3
   13dc4:	mov	r4, #39	; 0x27
   13dc8:	mov	r3, #0
   13dcc:	b	138ac <__lxstat64@plt+0x2a88>
   13dd0:	mov	r3, #0
   13dd4:	str	r3, [sp, #44]	; 0x2c
   13dd8:	ldr	r7, [sp, #76]	; 0x4c
   13ddc:	cmp	r7, #1
   13de0:	bne	13e18 <__lxstat64@plt+0x2ff4>
   13de4:	bl	10d28 <__ctype_b_loc@plt>
   13de8:	ldr	r2, [r0]
   13dec:	lsl	r3, r4, #1
   13df0:	ldrh	r5, [r2, r3]
   13df4:	ubfx	r5, r5, #14, #1
   13df8:	mov	ip, r7
   13dfc:	eor	r3, r5, #1
   13e00:	ldr	r2, [sp, #28]
   13e04:	and	r3, r3, r2
   13e08:	ands	r3, r3, #255	; 0xff
   13e0c:	beq	13860 <__lxstat64@plt+0x2a3c>
   13e10:	mov	r5, #0
   13e14:	b	14074 <__lxstat64@plt+0x3250>
   13e18:	mov	r2, #0
   13e1c:	mov	r3, #0
   13e20:	strd	r2, [sp, #104]	; 0x68
   13e24:	ldr	r3, [sp, #24]
   13e28:	cmn	r3, #1
   13e2c:	beq	13e50 <__lxstat64@plt+0x302c>
   13e30:	mov	r3, #0
   13e34:	str	r4, [sp, #88]	; 0x58
   13e38:	str	fp, [sp, #92]	; 0x5c
   13e3c:	str	r8, [sp, #56]	; 0x38
   13e40:	mov	r8, r3
   13e44:	str	r9, [sp, #84]	; 0x54
   13e48:	ldr	r9, [sp, #48]	; 0x30
   13e4c:	b	13f9c <__lxstat64@plt+0x3178>
   13e50:	ldr	r0, [sp, #48]	; 0x30
   13e54:	bl	10d40 <strlen@plt>
   13e58:	str	r0, [sp, #24]
   13e5c:	b	13e30 <__lxstat64@plt+0x300c>
   13e60:	mov	r1, fp
   13e64:	ldr	r4, [sp, #88]	; 0x58
   13e68:	mov	r2, r8
   13e6c:	mov	ip, r8
   13e70:	ldr	fp, [sp, #92]	; 0x5c
   13e74:	ldr	r8, [sp, #56]	; 0x38
   13e78:	ldr	r9, [sp, #84]	; 0x54
   13e7c:	ldr	r0, [sp, #24]
   13e80:	cmp	r7, r0
   13e84:	bcs	1403c <__lxstat64@plt+0x3218>
   13e88:	ldrb	r3, [r1]
   13e8c:	cmp	r3, #0
   13e90:	beq	14044 <__lxstat64@plt+0x3220>
   13e94:	mov	r3, r1
   13e98:	add	r2, r2, #1
   13e9c:	add	r1, r6, r2
   13ea0:	cmp	r0, r1
   13ea4:	bls	1404c <__lxstat64@plt+0x3228>
   13ea8:	ldrb	r1, [r3, #1]!
   13eac:	cmp	r1, #0
   13eb0:	bne	13e98 <__lxstat64@plt+0x3074>
   13eb4:	mov	ip, r2
   13eb8:	mov	r5, #0
   13ebc:	b	1406c <__lxstat64@plt+0x3248>
   13ec0:	ldr	r3, [sp, #56]	; 0x38
   13ec4:	str	r3, [sp, #64]	; 0x40
   13ec8:	ldr	r8, [sp, #84]	; 0x54
   13ecc:	mov	r7, #2
   13ed0:	b	14414 <__lxstat64@plt+0x35f0>
   13ed4:	cmp	r2, r7
   13ed8:	beq	13f78 <__lxstat64@plt+0x3154>
   13edc:	ldrb	r3, [r2], #1
   13ee0:	sub	r3, r3, #91	; 0x5b
   13ee4:	cmp	r3, #33	; 0x21
   13ee8:	ldrls	pc, [pc, r3, lsl #2]
   13eec:	b	13ed4 <__lxstat64@plt+0x30b0>
   13ef0:	andeq	r3, r1, r0, asr #29
   13ef4:	andeq	r3, r1, r0, asr #29
   13ef8:	ldrdeq	r3, [r1], -r4
   13efc:	andeq	r3, r1, r0, asr #29
   13f00:	ldrdeq	r3, [r1], -r4
   13f04:	andeq	r3, r1, r0, asr #29
   13f08:	ldrdeq	r3, [r1], -r4
   13f0c:	ldrdeq	r3, [r1], -r4
   13f10:	ldrdeq	r3, [r1], -r4
   13f14:	ldrdeq	r3, [r1], -r4
   13f18:	ldrdeq	r3, [r1], -r4
   13f1c:	ldrdeq	r3, [r1], -r4
   13f20:	ldrdeq	r3, [r1], -r4
   13f24:	ldrdeq	r3, [r1], -r4
   13f28:	ldrdeq	r3, [r1], -r4
   13f2c:	ldrdeq	r3, [r1], -r4
   13f30:	ldrdeq	r3, [r1], -r4
   13f34:	ldrdeq	r3, [r1], -r4
   13f38:	ldrdeq	r3, [r1], -r4
   13f3c:	ldrdeq	r3, [r1], -r4
   13f40:	ldrdeq	r3, [r1], -r4
   13f44:	ldrdeq	r3, [r1], -r4
   13f48:	ldrdeq	r3, [r1], -r4
   13f4c:	ldrdeq	r3, [r1], -r4
   13f50:	ldrdeq	r3, [r1], -r4
   13f54:	ldrdeq	r3, [r1], -r4
   13f58:	ldrdeq	r3, [r1], -r4
   13f5c:	ldrdeq	r3, [r1], -r4
   13f60:	ldrdeq	r3, [r1], -r4
   13f64:	ldrdeq	r3, [r1], -r4
   13f68:	ldrdeq	r3, [r1], -r4
   13f6c:	ldrdeq	r3, [r1], -r4
   13f70:	ldrdeq	r3, [r1], -r4
   13f74:	andeq	r3, r1, r0, asr #29
   13f78:	ldr	r0, [sp, #100]	; 0x64
   13f7c:	bl	10c8c <iswprint@plt>
   13f80:	cmp	r0, #0
   13f84:	moveq	r5, #0
   13f88:	add	r8, r8, r4
   13f8c:	add	r0, sp, #104	; 0x68
   13f90:	bl	10c44 <mbsinit@plt>
   13f94:	cmp	r0, #0
   13f98:	bne	14008 <__lxstat64@plt+0x31e4>
   13f9c:	add	r7, r6, r8
   13fa0:	add	fp, r9, r7
   13fa4:	add	r3, sp, #104	; 0x68
   13fa8:	ldr	r2, [sp, #24]
   13fac:	sub	r2, r2, r7
   13fb0:	mov	r1, fp
   13fb4:	add	r0, sp, #100	; 0x64
   13fb8:	bl	15eac <__lxstat64@plt+0x5088>
   13fbc:	subs	r4, r0, #0
   13fc0:	beq	14058 <__lxstat64@plt+0x3234>
   13fc4:	cmn	r4, #1
   13fc8:	beq	14020 <__lxstat64@plt+0x31fc>
   13fcc:	cmn	r4, #2
   13fd0:	beq	13e60 <__lxstat64@plt+0x303c>
   13fd4:	ldr	r3, [sp, #32]
   13fd8:	cmp	sl, #2
   13fdc:	movne	r3, #0
   13fe0:	andeq	r3, r3, #1
   13fe4:	cmp	r3, #0
   13fe8:	beq	13f78 <__lxstat64@plt+0x3154>
   13fec:	cmp	r4, #1
   13ff0:	bls	13f78 <__lxstat64@plt+0x3154>
   13ff4:	add	r2, r7, #1
   13ff8:	add	r2, r9, r2
   13ffc:	add	r3, r9, r4
   14000:	add	r7, r3, r7
   14004:	b	13edc <__lxstat64@plt+0x30b8>
   14008:	ldr	r4, [sp, #88]	; 0x58
   1400c:	mov	ip, r8
   14010:	ldr	fp, [sp, #92]	; 0x5c
   14014:	ldr	r8, [sp, #56]	; 0x38
   14018:	ldr	r9, [sp, #84]	; 0x54
   1401c:	b	1406c <__lxstat64@plt+0x3248>
   14020:	ldr	r4, [sp, #88]	; 0x58
   14024:	mov	ip, r8
   14028:	ldr	fp, [sp, #92]	; 0x5c
   1402c:	ldr	r8, [sp, #56]	; 0x38
   14030:	ldr	r9, [sp, #84]	; 0x54
   14034:	mov	r5, #0
   14038:	b	1406c <__lxstat64@plt+0x3248>
   1403c:	mov	r5, #0
   14040:	b	1406c <__lxstat64@plt+0x3248>
   14044:	mov	r5, #0
   14048:	b	1406c <__lxstat64@plt+0x3248>
   1404c:	mov	ip, r2
   14050:	mov	r5, #0
   14054:	b	1406c <__lxstat64@plt+0x3248>
   14058:	ldr	r4, [sp, #88]	; 0x58
   1405c:	mov	ip, r8
   14060:	ldr	fp, [sp, #92]	; 0x5c
   14064:	ldr	r8, [sp, #56]	; 0x38
   14068:	ldr	r9, [sp, #84]	; 0x54
   1406c:	cmp	ip, #1
   14070:	bls	13dfc <__lxstat64@plt+0x2fd8>
   14074:	add	lr, r6, ip
   14078:	ldr	r3, [sp, #48]	; 0x30
   1407c:	add	r1, r3, r6
   14080:	mov	r3, #0
   14084:	eor	r0, r5, #1
   14088:	ldr	r2, [sp, #28]
   1408c:	and	r0, r0, r2
   14090:	uxtb	r0, r0
   14094:	str	r0, [sp, #56]	; 0x38
   14098:	mov	r7, #92	; 0x5c
   1409c:	ldr	ip, [sp, #36]	; 0x24
   140a0:	str	r5, [sp, #84]	; 0x54
   140a4:	ldr	r2, [sp, #44]	; 0x2c
   140a8:	b	14118 <__lxstat64@plt+0x32f4>
   140ac:	cmp	r2, #0
   140b0:	beq	140c0 <__lxstat64@plt+0x329c>
   140b4:	cmp	r9, fp
   140b8:	strbhi	r7, [r8, fp]
   140bc:	add	fp, fp, #1
   140c0:	add	r5, r6, #1
   140c4:	cmp	r5, lr
   140c8:	bcs	141d4 <__lxstat64@plt+0x33b0>
   140cc:	eor	r2, r3, #1
   140d0:	and	r2, r2, ip
   140d4:	ands	r2, r2, #255	; 0xff
   140d8:	beq	141f0 <__lxstat64@plt+0x33cc>
   140dc:	cmp	r9, fp
   140e0:	movhi	r2, #39	; 0x27
   140e4:	strbhi	r2, [r8, fp]
   140e8:	add	r2, fp, #1
   140ec:	cmp	r9, r2
   140f0:	movhi	ip, #39	; 0x27
   140f4:	strbhi	ip, [r8, r2]
   140f8:	add	fp, fp, #2
   140fc:	ldr	ip, [sp, #56]	; 0x38
   14100:	mov	r2, ip
   14104:	mov	r6, r5
   14108:	cmp	r9, fp
   1410c:	strbhi	r4, [r8, fp]
   14110:	add	fp, fp, #1
   14114:	ldrb	r4, [r1, #1]!
   14118:	cmp	r0, #0
   1411c:	beq	140ac <__lxstat64@plt+0x3288>
   14120:	ldr	r3, [sp, #32]
   14124:	cmp	r3, #0
   14128:	bne	143bc <__lxstat64@plt+0x3598>
   1412c:	eor	r3, ip, #1
   14130:	cmp	sl, #2
   14134:	movne	r3, #0
   14138:	andeq	r3, r3, #1
   1413c:	cmp	r3, #0
   14140:	beq	14178 <__lxstat64@plt+0x3354>
   14144:	cmp	r9, fp
   14148:	movhi	ip, #39	; 0x27
   1414c:	strbhi	ip, [r8, fp]
   14150:	add	ip, fp, #1
   14154:	cmp	r9, ip
   14158:	movhi	r5, #36	; 0x24
   1415c:	strbhi	r5, [r8, ip]
   14160:	add	ip, fp, #2
   14164:	cmp	r9, ip
   14168:	movhi	r5, #39	; 0x27
   1416c:	strbhi	r5, [r8, ip]
   14170:	add	fp, fp, #3
   14174:	mov	ip, r3
   14178:	cmp	r9, fp
   1417c:	strbhi	r7, [r8, fp]
   14180:	add	r3, fp, #1
   14184:	cmp	r9, r3
   14188:	bls	14198 <__lxstat64@plt+0x3374>
   1418c:	lsr	r5, r4, #6
   14190:	add	r5, r5, #48	; 0x30
   14194:	strb	r5, [r8, r3]
   14198:	add	r3, fp, #2
   1419c:	cmp	r9, r3
   141a0:	bls	141b0 <__lxstat64@plt+0x338c>
   141a4:	ubfx	r5, r4, #3, #3
   141a8:	add	r5, r5, #48	; 0x30
   141ac:	strb	r5, [r8, r3]
   141b0:	add	fp, fp, #3
   141b4:	and	r4, r4, #7
   141b8:	add	r4, r4, #48	; 0x30
   141bc:	add	r5, r6, #1
   141c0:	cmp	r5, lr
   141c4:	bcs	141e0 <__lxstat64@plt+0x33bc>
   141c8:	ldr	r3, [sp, #56]	; 0x38
   141cc:	mov	r6, r5
   141d0:	b	14108 <__lxstat64@plt+0x32e4>
   141d4:	str	ip, [sp, #36]	; 0x24
   141d8:	ldr	r5, [sp, #84]	; 0x54
   141dc:	b	13c0c <__lxstat64@plt+0x2de8>
   141e0:	str	ip, [sp, #36]	; 0x24
   141e4:	ldr	r5, [sp, #84]	; 0x54
   141e8:	mov	r3, r0
   141ec:	b	13c0c <__lxstat64@plt+0x2de8>
   141f0:	mov	r6, r5
   141f4:	b	14108 <__lxstat64@plt+0x32e4>
   141f8:	ldr	r3, [sp, #44]	; 0x2c
   141fc:	b	13860 <__lxstat64@plt+0x2a3c>
   14200:	mov	r5, #0
   14204:	mov	r3, r5
   14208:	mov	r4, #63	; 0x3f
   1420c:	b	13860 <__lxstat64@plt+0x2a3c>
   14210:	mov	r5, #0
   14214:	mov	r3, r5
   14218:	mov	r4, #63	; 0x3f
   1421c:	b	13860 <__lxstat64@plt+0x2a3c>
   14220:	mov	r5, #0
   14224:	mov	r3, r5
   14228:	b	13860 <__lxstat64@plt+0x2a3c>
   1422c:	mov	r5, #0
   14230:	mov	r3, r5
   14234:	b	13860 <__lxstat64@plt+0x2a3c>
   14238:	ldr	r5, [sp, #44]	; 0x2c
   1423c:	ldr	r3, [sp, #32]
   14240:	b	13860 <__lxstat64@plt+0x2a3c>
   14244:	ldr	r5, [sp, #44]	; 0x2c
   14248:	mov	r3, #0
   1424c:	str	r3, [sp, #44]	; 0x2c
   14250:	b	13860 <__lxstat64@plt+0x2a3c>
   14254:	mov	r4, r3
   14258:	mov	r5, #0
   1425c:	b	138b8 <__lxstat64@plt+0x2a94>
   14260:	mov	r5, #0
   14264:	mov	r4, #97	; 0x61
   14268:	b	138b8 <__lxstat64@plt+0x2a94>
   1426c:	mov	r5, #0
   14270:	mov	r3, r5
   14274:	mov	r4, #92	; 0x5c
   14278:	b	13c0c <__lxstat64@plt+0x2de8>
   1427c:	ldr	r3, [sp, #48]	; 0x30
   14280:	ldrb	r5, [r3, r6]
   14284:	adds	r5, r5, #0
   14288:	movne	r5, #1
   1428c:	b	1395c <__lxstat64@plt+0x2b38>
   14290:	cmp	sl, #2
   14294:	movne	r3, #0
   14298:	moveq	r3, #1
   1429c:	ldr	r1, [sp, #32]
   142a0:	cmp	fp, #0
   142a4:	andeq	r2, r3, r1
   142a8:	movne	r2, #0
   142ac:	cmp	r2, #0
   142b0:	bne	143d0 <__lxstat64@plt+0x35ac>
   142b4:	eor	r2, r1, #1
   142b8:	uxtb	r2, r2
   142bc:	and	r3, r3, r2
   142c0:	ldr	r1, [sp, #68]	; 0x44
   142c4:	ands	r3, r1, r3
   142c8:	beq	1435c <__lxstat64@plt+0x3538>
   142cc:	ldr	r2, [sp, #40]	; 0x28
   142d0:	cmp	r2, #0
   142d4:	bne	1430c <__lxstat64@plt+0x34e8>
   142d8:	ldr	r2, [sp, #72]	; 0x48
   142dc:	adds	r2, r2, #0
   142e0:	movne	r2, #1
   142e4:	cmp	r9, #0
   142e8:	movne	r2, #0
   142ec:	str	r2, [sp, #68]	; 0x44
   142f0:	mov	sl, #2
   142f4:	ldr	r1, [sp, #40]	; 0x28
   142f8:	str	r1, [sp, #32]
   142fc:	cmp	r2, #0
   14300:	beq	14350 <__lxstat64@plt+0x352c>
   14304:	ldr	r9, [sp, #72]	; 0x48
   14308:	b	13064 <__lxstat64@plt+0x2240>
   1430c:	ldr	r3, [sp, #168]	; 0xa8
   14310:	str	r3, [sp, #16]
   14314:	ldr	r3, [sp, #164]	; 0xa4
   14318:	str	r3, [sp, #12]
   1431c:	ldr	r3, [sp, #160]	; 0xa0
   14320:	str	r3, [sp, #8]
   14324:	ldr	r3, [sp, #156]	; 0x9c
   14328:	str	r3, [sp, #4]
   1432c:	mov	r3, #5
   14330:	str	r3, [sp]
   14334:	ldr	r3, [sp, #24]
   14338:	ldr	r2, [sp, #48]	; 0x30
   1433c:	ldr	r1, [sp, #72]	; 0x48
   14340:	ldr	r0, [sp, #64]	; 0x40
   14344:	bl	12fec <__lxstat64@plt+0x21c8>
   14348:	mov	fp, r0
   1434c:	b	1446c <__lxstat64@plt+0x3648>
   14350:	mov	r8, r9
   14354:	mov	r2, r3
   14358:	b	14360 <__lxstat64@plt+0x353c>
   1435c:	mov	r8, r9
   14360:	ldr	r3, [sp, #60]	; 0x3c
   14364:	cmp	r3, #0
   14368:	moveq	r2, #0
   1436c:	andne	r2, r2, #1
   14370:	cmp	r2, #0
   14374:	beq	143a4 <__lxstat64@plt+0x3580>
   14378:	mov	r2, r3
   1437c:	ldrb	r3, [r3]
   14380:	cmp	r3, #0
   14384:	beq	143a4 <__lxstat64@plt+0x3580>
   14388:	ldr	r1, [sp, #64]	; 0x40
   1438c:	cmp	r8, fp
   14390:	strbhi	r3, [r1, fp]
   14394:	add	fp, fp, #1
   14398:	ldrb	r3, [r2, #1]!
   1439c:	cmp	r3, #0
   143a0:	bne	1438c <__lxstat64@plt+0x3568>
   143a4:	cmp	r8, fp
   143a8:	bls	1446c <__lxstat64@plt+0x3648>
   143ac:	mov	r3, #0
   143b0:	ldr	r2, [sp, #64]	; 0x40
   143b4:	strb	r3, [r2, fp]
   143b8:	b	1446c <__lxstat64@plt+0x3648>
   143bc:	mov	r8, r9
   143c0:	mov	r7, sl
   143c4:	ldr	r3, [sp, #32]
   143c8:	str	r3, [sp, #28]
   143cc:	b	14414 <__lxstat64@plt+0x35f0>
   143d0:	mov	r8, r9
   143d4:	mov	r7, #2
   143d8:	b	14414 <__lxstat64@plt+0x35f0>
   143dc:	mov	r8, r9
   143e0:	mov	r7, sl
   143e4:	b	14414 <__lxstat64@plt+0x35f0>
   143e8:	mov	r8, r9
   143ec:	mov	r7, sl
   143f0:	b	14414 <__lxstat64@plt+0x35f0>
   143f4:	mov	r8, r9
   143f8:	mov	r7, sl
   143fc:	b	14414 <__lxstat64@plt+0x35f0>
   14400:	mov	r8, r9
   14404:	mov	r7, sl
   14408:	b	14414 <__lxstat64@plt+0x35f0>
   1440c:	mov	r8, r9
   14410:	mov	r7, sl
   14414:	ldr	r3, [sp, #28]
   14418:	cmp	r7, #2
   1441c:	movne	r3, #0
   14420:	andeq	r3, r3, #1
   14424:	cmp	r3, #0
   14428:	movne	r7, #4
   1442c:	ldr	r3, [sp, #168]	; 0xa8
   14430:	str	r3, [sp, #16]
   14434:	ldr	r3, [sp, #164]	; 0xa4
   14438:	str	r3, [sp, #12]
   1443c:	mov	r3, #0
   14440:	str	r3, [sp, #8]
   14444:	ldr	r3, [sp, #156]	; 0x9c
   14448:	bic	r3, r3, #2
   1444c:	str	r3, [sp, #4]
   14450:	str	r7, [sp]
   14454:	ldr	r3, [sp, #24]
   14458:	ldr	r2, [sp, #48]	; 0x30
   1445c:	mov	r1, r8
   14460:	ldr	r0, [sp, #64]	; 0x40
   14464:	bl	12fec <__lxstat64@plt+0x21c8>
   14468:	mov	fp, r0
   1446c:	mov	r0, fp
   14470:	add	sp, sp, #116	; 0x74
   14474:	ldrd	r4, [sp]
   14478:	ldrd	r6, [sp, #8]
   1447c:	ldrd	r8, [sp, #16]
   14480:	ldrd	sl, [sp, #24]
   14484:	add	sp, sp, #32
   14488:	pop	{pc}		; (ldr pc, [sp], #4)
   1448c:	mov	r8, r9
   14490:	mov	r7, sl
   14494:	b	1442c <__lxstat64@plt+0x3608>
   14498:	add	fp, fp, #4
   1449c:	str	r3, [sp, #36]	; 0x24
   144a0:	mov	r5, #0
   144a4:	mov	r4, #48	; 0x30
   144a8:	b	13860 <__lxstat64@plt+0x2a3c>
   144ac:	mov	r3, #1
   144b0:	str	r3, [sp, #32]
   144b4:	str	r3, [sp, #28]
   144b8:	str	r3, [sp, #52]	; 0x34
   144bc:	movw	r3, #29400	; 0x72d8
   144c0:	movt	r3, #1
   144c4:	str	r3, [sp, #60]	; 0x3c
   144c8:	mov	fp, #0
   144cc:	mov	sl, #5
   144d0:	b	130c4 <__lxstat64@plt+0x22a0>
   144d4:	ldr	r3, [sp, #48]	; 0x30
   144d8:	ldrb	r4, [r3, r6]
   144dc:	cmp	r4, #126	; 0x7e
   144e0:	ldrls	pc, [pc, r4, lsl #2]
   144e4:	b	13dd0 <__lxstat64@plt+0x2fac>
   144e8:	andeq	r3, r1, r8, asr r5
   144ec:	ldrdeq	r3, [r1], -r0
   144f0:	ldrdeq	r3, [r1], -r0
   144f4:	ldrdeq	r3, [r1], -r0
   144f8:	ldrdeq	r3, [r1], -r0
   144fc:	ldrdeq	r3, [r1], -r0
   14500:	ldrdeq	r3, [r1], -r0
   14504:	andeq	r4, r1, r0, ror #4
   14508:	strdeq	r3, [r1], -ip
   1450c:	andeq	r3, r1, r0, lsr #23
   14510:	andeq	r3, r1, ip, asr ip
   14514:			; <UNDEFINED> instruction: 0x00013bb4
   14518:	andeq	r3, r1, r0, lsl r8
   1451c:	andeq	r3, r1, r4, lsr #16
   14520:	ldrdeq	r3, [r1], -r0
   14524:	ldrdeq	r3, [r1], -r0
   14528:	ldrdeq	r3, [r1], -r0
   1452c:	ldrdeq	r3, [r1], -r0
   14530:	ldrdeq	r3, [r1], -r0
   14534:	ldrdeq	r3, [r1], -r0
   14538:	ldrdeq	r3, [r1], -r0
   1453c:	ldrdeq	r3, [r1], -r0
   14540:	ldrdeq	r3, [r1], -r0
   14544:	ldrdeq	r3, [r1], -r0
   14548:	ldrdeq	r3, [r1], -r0
   1454c:	ldrdeq	r3, [r1], -r0
   14550:	ldrdeq	r3, [r1], -r0
   14554:	ldrdeq	r3, [r1], -r0
   14558:	ldrdeq	r3, [r1], -r0
   1455c:	ldrdeq	r3, [r1], -r0
   14560:	ldrdeq	r3, [r1], -r0
   14564:	ldrdeq	r3, [r1], -r0
   14568:	andeq	r3, r1, r4, ror #25
   1456c:	andeq	r3, r1, r0, lsr #26
   14570:	andeq	r3, r1, r0, lsr #26
   14574:	ldrdeq	r3, [r1], -r8
   14578:	andeq	r3, r1, r0, lsr #26
   1457c:	andeq	r4, r1, r4, asr #4
   14580:	andeq	r3, r1, r0, lsr #26
   14584:	andeq	r3, r1, r0, lsr sp
   14588:	andeq	r3, r1, r0, lsr #26
   1458c:	andeq	r3, r1, r0, lsr #26
   14590:	andeq	r3, r1, r0, lsr #26
   14594:	andeq	r4, r1, r4, asr #4
   14598:	andeq	r4, r1, r4, asr #4
   1459c:	andeq	r4, r1, r4, asr #4
   145a0:	andeq	r4, r1, r4, asr #4
   145a4:	andeq	r4, r1, r4, asr #4
   145a8:	andeq	r4, r1, r4, asr #4
   145ac:	andeq	r4, r1, r4, asr #4
   145b0:	andeq	r4, r1, r4, asr #4
   145b4:	andeq	r4, r1, r4, asr #4
   145b8:	andeq	r4, r1, r4, asr #4
   145bc:	andeq	r4, r1, r4, asr #4
   145c0:	andeq	r4, r1, r4, asr #4
   145c4:	andeq	r4, r1, r4, asr #4
   145c8:	andeq	r4, r1, r4, asr #4
   145cc:	andeq	r4, r1, r4, asr #4
   145d0:	andeq	r4, r1, r4, asr #4
   145d4:	andeq	r3, r1, r0, lsr #26
   145d8:	andeq	r3, r1, r0, lsr #26
   145dc:	andeq	r3, r1, r0, lsr #26
   145e0:	andeq	r3, r1, r0, lsr #26
   145e4:	muleq	r1, r0, r6
   145e8:	ldrdeq	r3, [r1], -r0
   145ec:	andeq	r4, r1, r4, asr #4
   145f0:	andeq	r4, r1, r4, asr #4
   145f4:	andeq	r4, r1, r4, asr #4
   145f8:	andeq	r4, r1, r4, asr #4
   145fc:	andeq	r4, r1, r4, asr #4
   14600:	andeq	r4, r1, r4, asr #4
   14604:	andeq	r4, r1, r4, asr #4
   14608:	andeq	r4, r1, r4, asr #4
   1460c:	andeq	r4, r1, r4, asr #4
   14610:	andeq	r4, r1, r4, asr #4
   14614:	andeq	r4, r1, r4, asr #4
   14618:	andeq	r4, r1, r4, asr #4
   1461c:	andeq	r4, r1, r4, asr #4
   14620:	andeq	r4, r1, r4, asr #4
   14624:	andeq	r4, r1, r4, asr #4
   14628:	andeq	r4, r1, r4, asr #4
   1462c:	andeq	r4, r1, r4, asr #4
   14630:	andeq	r4, r1, r4, asr #4
   14634:	andeq	r4, r1, r4, asr #4
   14638:	andeq	r4, r1, r4, asr #4
   1463c:	andeq	r4, r1, r4, asr #4
   14640:	andeq	r4, r1, r4, asr #4
   14644:	andeq	r4, r1, r4, asr #4
   14648:	andeq	r4, r1, r4, asr #4
   1464c:	andeq	r4, r1, r4, asr #4
   14650:	andeq	r4, r1, r4, asr #4
   14654:	andeq	r3, r1, r0, lsr #26
   14658:	andeq	r3, r1, r8, asr #23
   1465c:	andeq	r4, r1, r4, asr #4
   14660:	andeq	r3, r1, r0, lsr #26
   14664:	andeq	r4, r1, r4, asr #4
   14668:	andeq	r3, r1, r0, lsr #26
   1466c:	andeq	r4, r1, r4, asr #4
   14670:	andeq	r4, r1, r4, asr #4
   14674:	andeq	r4, r1, r4, asr #4
   14678:	andeq	r4, r1, r4, asr #4
   1467c:	andeq	r4, r1, r4, asr #4
   14680:	andeq	r4, r1, r4, asr #4
   14684:	andeq	r4, r1, r4, asr #4
   14688:	andeq	r4, r1, r4, asr #4
   1468c:	andeq	r4, r1, r4, asr #4
   14690:	andeq	r4, r1, r4, asr #4
   14694:	andeq	r4, r1, r4, asr #4
   14698:	andeq	r4, r1, r4, asr #4
   1469c:	andeq	r4, r1, r4, asr #4
   146a0:	andeq	r4, r1, r4, asr #4
   146a4:	andeq	r4, r1, r4, asr #4
   146a8:	andeq	r4, r1, r4, asr #4
   146ac:	andeq	r4, r1, r4, asr #4
   146b0:	andeq	r4, r1, r4, asr #4
   146b4:	andeq	r4, r1, r4, asr #4
   146b8:	andeq	r4, r1, r4, asr #4
   146bc:	andeq	r4, r1, r4, asr #4
   146c0:	andeq	r4, r1, r4, asr #4
   146c4:	andeq	r4, r1, r4, asr #4
   146c8:	andeq	r4, r1, r4, asr #4
   146cc:	andeq	r4, r1, r4, asr #4
   146d0:	andeq	r4, r1, r4, asr #4
   146d4:	andeq	r3, r1, r8, lsl #25
   146d8:	andeq	r3, r1, r0, lsr #26
   146dc:	andeq	r3, r1, r8, lsl #25
   146e0:	ldrdeq	r3, [r1], -r8
   146e4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   146e8:	strd	r6, [sp, #8]
   146ec:	strd	r8, [sp, #16]
   146f0:	strd	sl, [sp, #24]
   146f4:	str	lr, [sp, #32]
   146f8:	sub	sp, sp, #52	; 0x34
   146fc:	mov	r5, r0
   14700:	str	r1, [sp, #24]
   14704:	str	r2, [sp, #28]
   14708:	mov	r4, r3
   1470c:	bl	10d4c <__errno_location@plt>
   14710:	str	r0, [sp, #32]
   14714:	ldr	r3, [r0]
   14718:	str	r3, [sp, #36]	; 0x24
   1471c:	movw	r3, #32996	; 0x80e4
   14720:	movt	r3, #2
   14724:	ldr	r6, [r3]
   14728:	cmn	r5, #-2147483647	; 0x80000001
   1472c:	movne	r3, #0
   14730:	moveq	r3, #1
   14734:	orrs	r3, r3, r5, lsr #31
   14738:	bne	1489c <__lxstat64@plt+0x3a78>
   1473c:	movw	r3, #32996	; 0x80e4
   14740:	movt	r3, #2
   14744:	ldr	r2, [r3, #4]
   14748:	cmp	r2, r5
   1474c:	bgt	147bc <__lxstat64@plt+0x3998>
   14750:	str	r2, [sp, #44]	; 0x2c
   14754:	add	r3, r3, #8
   14758:	cmp	r6, r3
   1475c:	beq	148a0 <__lxstat64@plt+0x3a7c>
   14760:	sub	r2, r5, r2
   14764:	mov	r3, #8
   14768:	str	r3, [sp]
   1476c:	mvn	r3, #-2147483648	; 0x80000000
   14770:	add	r2, r2, #1
   14774:	add	r1, sp, #44	; 0x2c
   14778:	mov	r0, r6
   1477c:	bl	15654 <__lxstat64@plt+0x4830>
   14780:	mov	r6, r0
   14784:	movw	r3, #32996	; 0x80e4
   14788:	movt	r3, #2
   1478c:	str	r0, [r3]
   14790:	movw	r7, #32996	; 0x80e4
   14794:	movt	r7, #2
   14798:	ldr	r0, [r7, #4]
   1479c:	ldr	r2, [sp, #44]	; 0x2c
   147a0:	sub	r2, r2, r0
   147a4:	lsl	r2, r2, #3
   147a8:	mov	r1, #0
   147ac:	add	r0, r6, r0, lsl #3
   147b0:	bl	10d70 <memset@plt>
   147b4:	ldr	r3, [sp, #44]	; 0x2c
   147b8:	str	r3, [r7, #4]
   147bc:	add	fp, r6, r5, lsl #3
   147c0:	ldr	r8, [r6, r5, lsl #3]
   147c4:	ldr	r7, [fp, #4]
   147c8:	ldr	r3, [r4, #4]
   147cc:	orr	r9, r3, #1
   147d0:	add	sl, r4, #8
   147d4:	ldr	r3, [r4, #44]	; 0x2c
   147d8:	str	r3, [sp, #16]
   147dc:	ldr	r3, [r4, #40]	; 0x28
   147e0:	str	r3, [sp, #12]
   147e4:	str	sl, [sp, #8]
   147e8:	str	r9, [sp, #4]
   147ec:	ldr	r3, [r4]
   147f0:	str	r3, [sp]
   147f4:	ldr	r3, [sp, #28]
   147f8:	ldr	r2, [sp, #24]
   147fc:	mov	r1, r8
   14800:	mov	r0, r7
   14804:	bl	12fec <__lxstat64@plt+0x21c8>
   14808:	cmp	r8, r0
   1480c:	bhi	14870 <__lxstat64@plt+0x3a4c>
   14810:	add	r8, r0, #1
   14814:	str	r8, [r6, r5, lsl #3]
   14818:	movw	r3, #33108	; 0x8154
   1481c:	movt	r3, #2
   14820:	cmp	r7, r3
   14824:	beq	14830 <__lxstat64@plt+0x3a0c>
   14828:	mov	r0, r7
   1482c:	bl	15d48 <__lxstat64@plt+0x4f24>
   14830:	mov	r0, r8
   14834:	bl	15450 <__lxstat64@plt+0x462c>
   14838:	mov	r7, r0
   1483c:	str	r0, [fp, #4]
   14840:	ldr	r3, [r4, #44]	; 0x2c
   14844:	str	r3, [sp, #16]
   14848:	ldr	r3, [r4, #40]	; 0x28
   1484c:	str	r3, [sp, #12]
   14850:	str	sl, [sp, #8]
   14854:	str	r9, [sp, #4]
   14858:	ldr	r3, [r4]
   1485c:	str	r3, [sp]
   14860:	ldr	r3, [sp, #28]
   14864:	ldr	r2, [sp, #24]
   14868:	mov	r1, r8
   1486c:	bl	12fec <__lxstat64@plt+0x21c8>
   14870:	ldr	r3, [sp, #32]
   14874:	ldr	r2, [sp, #36]	; 0x24
   14878:	str	r2, [r3]
   1487c:	mov	r0, r7
   14880:	add	sp, sp, #52	; 0x34
   14884:	ldrd	r4, [sp]
   14888:	ldrd	r6, [sp, #8]
   1488c:	ldrd	r8, [sp, #16]
   14890:	ldrd	sl, [sp, #24]
   14894:	add	sp, sp, #32
   14898:	pop	{pc}		; (ldr pc, [sp], #4)
   1489c:	bl	10e18 <abort@plt>
   148a0:	sub	r2, r5, r2
   148a4:	mov	r3, #8
   148a8:	str	r3, [sp]
   148ac:	mvn	r3, #-2147483648	; 0x80000000
   148b0:	add	r2, r2, #1
   148b4:	add	r1, sp, #44	; 0x2c
   148b8:	mov	r0, #0
   148bc:	bl	15654 <__lxstat64@plt+0x4830>
   148c0:	mov	r6, r0
   148c4:	movw	r3, #32996	; 0x80e4
   148c8:	movt	r3, #2
   148cc:	str	r0, [r3]
   148d0:	ldrd	r2, [r3, #8]
   148d4:	strd	r2, [r0]
   148d8:	b	14790 <__lxstat64@plt+0x396c>
   148dc:	strd	r4, [sp, #-16]!
   148e0:	str	r6, [sp, #8]
   148e4:	str	lr, [sp, #12]
   148e8:	mov	r4, r0
   148ec:	bl	10d4c <__errno_location@plt>
   148f0:	mov	r5, r0
   148f4:	ldr	r6, [r0]
   148f8:	cmp	r4, #0
   148fc:	ldr	r3, [pc, #32]	; 14924 <__lxstat64@plt+0x3b00>
   14900:	moveq	r4, r3
   14904:	mov	r1, #48	; 0x30
   14908:	mov	r0, r4
   1490c:	bl	157c4 <__lxstat64@plt+0x49a0>
   14910:	str	r6, [r5]
   14914:	ldrd	r4, [sp]
   14918:	ldr	r6, [sp, #8]
   1491c:	add	sp, sp, #12
   14920:	pop	{pc}		; (ldr pc, [sp], #4)
   14924:	andeq	r8, r2, r4, asr r2
   14928:	subs	r3, r0, #0
   1492c:	ldr	r2, [pc, #8]	; 1493c <__lxstat64@plt+0x3b18>
   14930:	moveq	r3, r2
   14934:	ldr	r0, [r3]
   14938:	bx	lr
   1493c:	andeq	r8, r2, r4, asr r2
   14940:	subs	r3, r0, #0
   14944:	ldr	r2, [pc, #8]	; 14954 <__lxstat64@plt+0x3b30>
   14948:	moveq	r3, r2
   1494c:	str	r1, [r3]
   14950:	bx	lr
   14954:	andeq	r8, r2, r4, asr r2
   14958:	push	{lr}		; (str lr, [sp, #-4]!)
   1495c:	subs	r3, r0, #0
   14960:	ldr	r0, [pc, #44]	; 14994 <__lxstat64@plt+0x3b70>
   14964:	moveq	r3, r0
   14968:	add	r3, r3, #8
   1496c:	lsr	lr, r1, #5
   14970:	and	r1, r1, #31
   14974:	ldr	ip, [r3, lr, lsl #2]
   14978:	lsr	r0, ip, r1
   1497c:	eor	r2, r2, r0
   14980:	and	r2, r2, #1
   14984:	eor	r1, ip, r2, lsl r1
   14988:	str	r1, [r3, lr, lsl #2]
   1498c:	and	r0, r0, #1
   14990:	pop	{pc}		; (ldr pc, [sp], #4)
   14994:	andeq	r8, r2, r4, asr r2
   14998:	subs	r3, r0, #0
   1499c:	ldr	r2, [pc, #12]	; 149b0 <__lxstat64@plt+0x3b8c>
   149a0:	moveq	r3, r2
   149a4:	ldr	r0, [r3, #4]
   149a8:	str	r1, [r3, #4]
   149ac:	bx	lr
   149b0:	andeq	r8, r2, r4, asr r2
   149b4:	subs	r3, r0, #0
   149b8:	ldr	r0, [pc, #44]	; 149ec <__lxstat64@plt+0x3bc8>
   149bc:	moveq	r3, r0
   149c0:	mov	r0, #10
   149c4:	str	r0, [r3]
   149c8:	cmp	r2, #0
   149cc:	cmpne	r1, #0
   149d0:	beq	149e0 <__lxstat64@plt+0x3bbc>
   149d4:	str	r1, [r3, #40]	; 0x28
   149d8:	str	r2, [r3, #44]	; 0x2c
   149dc:	bx	lr
   149e0:	str	r4, [sp, #-8]!
   149e4:	str	lr, [sp, #4]
   149e8:	bl	10e18 <abort@plt>
   149ec:	andeq	r8, r2, r4, asr r2
   149f0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   149f4:	strd	r6, [sp, #8]
   149f8:	strd	r8, [sp, #16]
   149fc:	str	sl, [sp, #24]
   14a00:	str	lr, [sp, #28]
   14a04:	sub	sp, sp, #24
   14a08:	mov	r7, r0
   14a0c:	mov	r8, r1
   14a10:	mov	r9, r2
   14a14:	mov	sl, r3
   14a18:	ldr	r4, [sp, #56]	; 0x38
   14a1c:	cmp	r4, #0
   14a20:	ldr	r3, [pc, #104]	; 14a90 <__lxstat64@plt+0x3c6c>
   14a24:	moveq	r4, r3
   14a28:	bl	10d4c <__errno_location@plt>
   14a2c:	mov	r5, r0
   14a30:	ldr	r6, [r0]
   14a34:	ldr	r3, [r4, #44]	; 0x2c
   14a38:	str	r3, [sp, #16]
   14a3c:	ldr	r3, [r4, #40]	; 0x28
   14a40:	str	r3, [sp, #12]
   14a44:	add	r3, r4, #8
   14a48:	str	r3, [sp, #8]
   14a4c:	ldr	r3, [r4, #4]
   14a50:	str	r3, [sp, #4]
   14a54:	ldr	r3, [r4]
   14a58:	str	r3, [sp]
   14a5c:	mov	r3, sl
   14a60:	mov	r2, r9
   14a64:	mov	r1, r8
   14a68:	mov	r0, r7
   14a6c:	bl	12fec <__lxstat64@plt+0x21c8>
   14a70:	str	r6, [r5]
   14a74:	add	sp, sp, #24
   14a78:	ldrd	r4, [sp]
   14a7c:	ldrd	r6, [sp, #8]
   14a80:	ldrd	r8, [sp, #16]
   14a84:	ldr	sl, [sp, #24]
   14a88:	add	sp, sp, #28
   14a8c:	pop	{pc}		; (ldr pc, [sp], #4)
   14a90:	andeq	r8, r2, r4, asr r2
   14a94:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14a98:	strd	r6, [sp, #8]
   14a9c:	strd	r8, [sp, #16]
   14aa0:	strd	sl, [sp, #24]
   14aa4:	str	lr, [sp, #32]
   14aa8:	sub	sp, sp, #44	; 0x2c
   14aac:	mov	r8, r0
   14ab0:	mov	sl, r1
   14ab4:	mov	r6, r2
   14ab8:	subs	r4, r3, #0
   14abc:	ldr	r3, [pc, #200]	; 14b8c <__lxstat64@plt+0x3d68>
   14ac0:	moveq	r4, r3
   14ac4:	bl	10d4c <__errno_location@plt>
   14ac8:	mov	r7, r0
   14acc:	ldr	fp, [r0]
   14ad0:	ldr	r5, [r4, #4]
   14ad4:	cmp	r6, #0
   14ad8:	orreq	r5, r5, #1
   14adc:	add	r9, r4, #8
   14ae0:	ldr	r3, [r4, #44]	; 0x2c
   14ae4:	str	r3, [sp, #16]
   14ae8:	ldr	r3, [r4, #40]	; 0x28
   14aec:	str	r3, [sp, #12]
   14af0:	str	r9, [sp, #8]
   14af4:	str	r5, [sp, #4]
   14af8:	ldr	r3, [r4]
   14afc:	str	r3, [sp]
   14b00:	str	sl, [sp, #36]	; 0x24
   14b04:	mov	r3, sl
   14b08:	str	r8, [sp, #32]
   14b0c:	mov	r2, r8
   14b10:	mov	r1, #0
   14b14:	mov	r0, r1
   14b18:	bl	12fec <__lxstat64@plt+0x21c8>
   14b1c:	mov	sl, r0
   14b20:	add	r8, r0, #1
   14b24:	mov	r0, r8
   14b28:	bl	15450 <__lxstat64@plt+0x462c>
   14b2c:	str	r0, [sp, #28]
   14b30:	ldr	r3, [r4, #44]	; 0x2c
   14b34:	str	r3, [sp, #16]
   14b38:	ldr	r3, [r4, #40]	; 0x28
   14b3c:	str	r3, [sp, #12]
   14b40:	str	r9, [sp, #8]
   14b44:	str	r5, [sp, #4]
   14b48:	ldr	r3, [r4]
   14b4c:	str	r3, [sp]
   14b50:	ldr	r3, [sp, #36]	; 0x24
   14b54:	ldr	r2, [sp, #32]
   14b58:	mov	r1, r8
   14b5c:	bl	12fec <__lxstat64@plt+0x21c8>
   14b60:	str	fp, [r7]
   14b64:	cmp	r6, #0
   14b68:	strne	sl, [r6]
   14b6c:	ldr	r0, [sp, #28]
   14b70:	add	sp, sp, #44	; 0x2c
   14b74:	ldrd	r4, [sp]
   14b78:	ldrd	r6, [sp, #8]
   14b7c:	ldrd	r8, [sp, #16]
   14b80:	ldrd	sl, [sp, #24]
   14b84:	add	sp, sp, #32
   14b88:	pop	{pc}		; (ldr pc, [sp], #4)
   14b8c:	andeq	r8, r2, r4, asr r2
   14b90:	str	r4, [sp, #-8]!
   14b94:	str	lr, [sp, #4]
   14b98:	mov	r3, r2
   14b9c:	mov	r2, #0
   14ba0:	bl	14a94 <__lxstat64@plt+0x3c70>
   14ba4:	ldr	r4, [sp]
   14ba8:	add	sp, sp, #4
   14bac:	pop	{pc}		; (ldr pc, [sp], #4)
   14bb0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14bb4:	strd	r6, [sp, #8]
   14bb8:	str	r8, [sp, #16]
   14bbc:	str	lr, [sp, #20]
   14bc0:	movw	r3, #32996	; 0x80e4
   14bc4:	movt	r3, #2
   14bc8:	ldr	r7, [r3]
   14bcc:	ldr	r3, [r3, #4]
   14bd0:	cmp	r3, #1
   14bd4:	ble	14c00 <__lxstat64@plt+0x3ddc>
   14bd8:	mov	r4, #1
   14bdc:	add	r6, r7, #4
   14be0:	movw	r5, #32996	; 0x80e4
   14be4:	movt	r5, #2
   14be8:	ldr	r0, [r6, r4, lsl #3]
   14bec:	bl	15d48 <__lxstat64@plt+0x4f24>
   14bf0:	add	r4, r4, #1
   14bf4:	ldr	r3, [r5, #4]
   14bf8:	cmp	r3, r4
   14bfc:	bgt	14be8 <__lxstat64@plt+0x3dc4>
   14c00:	ldr	r0, [r7, #4]
   14c04:	movw	r3, #33108	; 0x8154
   14c08:	movt	r3, #2
   14c0c:	cmp	r0, r3
   14c10:	beq	14c34 <__lxstat64@plt+0x3e10>
   14c14:	bl	15d48 <__lxstat64@plt+0x4f24>
   14c18:	movw	r3, #32996	; 0x80e4
   14c1c:	movt	r3, #2
   14c20:	mov	r2, #256	; 0x100
   14c24:	str	r2, [r3, #8]
   14c28:	movw	r2, #33108	; 0x8154
   14c2c:	movt	r2, #2
   14c30:	str	r2, [r3, #12]
   14c34:	ldr	r3, [pc, #64]	; 14c7c <__lxstat64@plt+0x3e58>
   14c38:	cmp	r7, r3
   14c3c:	beq	14c58 <__lxstat64@plt+0x3e34>
   14c40:	mov	r0, r7
   14c44:	bl	15d48 <__lxstat64@plt+0x4f24>
   14c48:	movw	r3, #32996	; 0x80e4
   14c4c:	movt	r3, #2
   14c50:	add	r2, r3, #8
   14c54:	str	r2, [r3]
   14c58:	movw	r3, #32996	; 0x80e4
   14c5c:	movt	r3, #2
   14c60:	mov	r2, #1
   14c64:	str	r2, [r3, #4]
   14c68:	ldrd	r4, [sp]
   14c6c:	ldrd	r6, [sp, #8]
   14c70:	ldr	r8, [sp, #16]
   14c74:	add	sp, sp, #20
   14c78:	pop	{pc}		; (ldr pc, [sp], #4)
   14c7c:	andeq	r8, r2, ip, ror #1
   14c80:	str	r4, [sp, #-8]!
   14c84:	str	lr, [sp, #4]
   14c88:	ldr	r3, [pc, #16]	; 14ca0 <__lxstat64@plt+0x3e7c>
   14c8c:	mvn	r2, #0
   14c90:	bl	146e4 <__lxstat64@plt+0x38c0>
   14c94:	ldr	r4, [sp]
   14c98:	add	sp, sp, #4
   14c9c:	pop	{pc}		; (ldr pc, [sp], #4)
   14ca0:	andeq	r8, r2, r4, asr r2
   14ca4:	str	r4, [sp, #-8]!
   14ca8:	str	lr, [sp, #4]
   14cac:	ldr	r3, [pc, #12]	; 14cc0 <__lxstat64@plt+0x3e9c>
   14cb0:	bl	146e4 <__lxstat64@plt+0x38c0>
   14cb4:	ldr	r4, [sp]
   14cb8:	add	sp, sp, #4
   14cbc:	pop	{pc}		; (ldr pc, [sp], #4)
   14cc0:	andeq	r8, r2, r4, asr r2
   14cc4:	str	r4, [sp, #-8]!
   14cc8:	str	lr, [sp, #4]
   14ccc:	mov	r1, r0
   14cd0:	mov	r0, #0
   14cd4:	bl	14c80 <__lxstat64@plt+0x3e5c>
   14cd8:	ldr	r4, [sp]
   14cdc:	add	sp, sp, #4
   14ce0:	pop	{pc}		; (ldr pc, [sp], #4)
   14ce4:	str	r4, [sp, #-8]!
   14ce8:	str	lr, [sp, #4]
   14cec:	mov	r2, r1
   14cf0:	mov	r1, r0
   14cf4:	mov	r0, #0
   14cf8:	bl	14ca4 <__lxstat64@plt+0x3e80>
   14cfc:	ldr	r4, [sp]
   14d00:	add	sp, sp, #4
   14d04:	pop	{pc}		; (ldr pc, [sp], #4)
   14d08:	strd	r4, [sp, #-12]!
   14d0c:	str	lr, [sp, #8]
   14d10:	sub	sp, sp, #52	; 0x34
   14d14:	mov	r4, r0
   14d18:	mov	r5, r2
   14d1c:	mov	r0, sp
   14d20:	bl	12e58 <__lxstat64@plt+0x2034>
   14d24:	mov	r3, sp
   14d28:	mvn	r2, #0
   14d2c:	mov	r1, r5
   14d30:	mov	r0, r4
   14d34:	bl	146e4 <__lxstat64@plt+0x38c0>
   14d38:	add	sp, sp, #52	; 0x34
   14d3c:	ldrd	r4, [sp]
   14d40:	add	sp, sp, #8
   14d44:	pop	{pc}		; (ldr pc, [sp], #4)
   14d48:	strd	r4, [sp, #-16]!
   14d4c:	str	r6, [sp, #8]
   14d50:	str	lr, [sp, #12]
   14d54:	sub	sp, sp, #48	; 0x30
   14d58:	mov	r4, r0
   14d5c:	mov	r5, r2
   14d60:	mov	r6, r3
   14d64:	mov	r0, sp
   14d68:	bl	12e58 <__lxstat64@plt+0x2034>
   14d6c:	mov	r3, sp
   14d70:	mov	r2, r6
   14d74:	mov	r1, r5
   14d78:	mov	r0, r4
   14d7c:	bl	146e4 <__lxstat64@plt+0x38c0>
   14d80:	add	sp, sp, #48	; 0x30
   14d84:	ldrd	r4, [sp]
   14d88:	ldr	r6, [sp, #8]
   14d8c:	add	sp, sp, #12
   14d90:	pop	{pc}		; (ldr pc, [sp], #4)
   14d94:	str	r4, [sp, #-8]!
   14d98:	str	lr, [sp, #4]
   14d9c:	mov	r2, r1
   14da0:	mov	r1, r0
   14da4:	mov	r0, #0
   14da8:	bl	14d08 <__lxstat64@plt+0x3ee4>
   14dac:	ldr	r4, [sp]
   14db0:	add	sp, sp, #4
   14db4:	pop	{pc}		; (ldr pc, [sp], #4)
   14db8:	str	r4, [sp, #-8]!
   14dbc:	str	lr, [sp, #4]
   14dc0:	mov	r3, r2
   14dc4:	mov	r2, r1
   14dc8:	mov	r1, r0
   14dcc:	mov	r0, #0
   14dd0:	bl	14d48 <__lxstat64@plt+0x3f24>
   14dd4:	ldr	r4, [sp]
   14dd8:	add	sp, sp, #4
   14ddc:	pop	{pc}		; (ldr pc, [sp], #4)
   14de0:	strd	r4, [sp, #-12]!
   14de4:	str	lr, [sp, #8]
   14de8:	sub	sp, sp, #52	; 0x34
   14dec:	mov	r4, r0
   14df0:	mov	r5, r1
   14df4:	mov	r1, r2
   14df8:	ldr	r0, [pc, #92]	; 14e5c <__lxstat64@plt+0x4038>
   14dfc:	ldrd	r2, [r0]
   14e00:	strd	r2, [sp]
   14e04:	ldrd	r2, [r0, #8]
   14e08:	strd	r2, [sp, #8]
   14e0c:	ldrd	r2, [r0, #16]
   14e10:	strd	r2, [sp, #16]
   14e14:	ldrd	r2, [r0, #24]
   14e18:	strd	r2, [sp, #24]
   14e1c:	ldrd	r2, [r0, #32]
   14e20:	strd	r2, [sp, #32]
   14e24:	ldrd	r2, [r0, #40]	; 0x28
   14e28:	strd	r2, [sp, #40]	; 0x28
   14e2c:	mov	r2, #1
   14e30:	mov	r0, sp
   14e34:	bl	14958 <__lxstat64@plt+0x3b34>
   14e38:	mov	r3, sp
   14e3c:	mov	r2, r5
   14e40:	mov	r1, r4
   14e44:	mov	r0, #0
   14e48:	bl	146e4 <__lxstat64@plt+0x38c0>
   14e4c:	add	sp, sp, #52	; 0x34
   14e50:	ldrd	r4, [sp]
   14e54:	add	sp, sp, #8
   14e58:	pop	{pc}		; (ldr pc, [sp], #4)
   14e5c:	andeq	r8, r2, r4, asr r2
   14e60:	str	r4, [sp, #-8]!
   14e64:	str	lr, [sp, #4]
   14e68:	mov	r2, r1
   14e6c:	mvn	r1, #0
   14e70:	bl	14de0 <__lxstat64@plt+0x3fbc>
   14e74:	ldr	r4, [sp]
   14e78:	add	sp, sp, #4
   14e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   14e80:	str	r4, [sp, #-8]!
   14e84:	str	lr, [sp, #4]
   14e88:	mov	r1, #58	; 0x3a
   14e8c:	bl	14e60 <__lxstat64@plt+0x403c>
   14e90:	ldr	r4, [sp]
   14e94:	add	sp, sp, #4
   14e98:	pop	{pc}		; (ldr pc, [sp], #4)
   14e9c:	str	r4, [sp, #-8]!
   14ea0:	str	lr, [sp, #4]
   14ea4:	mov	r2, #58	; 0x3a
   14ea8:	bl	14de0 <__lxstat64@plt+0x3fbc>
   14eac:	ldr	r4, [sp]
   14eb0:	add	sp, sp, #4
   14eb4:	pop	{pc}		; (ldr pc, [sp], #4)
   14eb8:	strd	r4, [sp, #-12]!
   14ebc:	str	lr, [sp, #8]
   14ec0:	sub	sp, sp, #100	; 0x64
   14ec4:	mov	r4, r0
   14ec8:	mov	r5, r2
   14ecc:	mov	r0, sp
   14ed0:	bl	12e58 <__lxstat64@plt+0x2034>
   14ed4:	ldrd	r2, [sp]
   14ed8:	strd	r2, [sp, #48]	; 0x30
   14edc:	ldrd	r2, [sp, #8]
   14ee0:	strd	r2, [sp, #56]	; 0x38
   14ee4:	ldrd	r2, [sp, #16]
   14ee8:	strd	r2, [sp, #64]	; 0x40
   14eec:	ldrd	r2, [sp, #24]
   14ef0:	strd	r2, [sp, #72]	; 0x48
   14ef4:	ldrd	r2, [sp, #32]
   14ef8:	strd	r2, [sp, #80]	; 0x50
   14efc:	ldrd	r2, [sp, #40]	; 0x28
   14f00:	strd	r2, [sp, #88]	; 0x58
   14f04:	mov	r2, #1
   14f08:	mov	r1, #58	; 0x3a
   14f0c:	add	r0, sp, #48	; 0x30
   14f10:	bl	14958 <__lxstat64@plt+0x3b34>
   14f14:	add	r3, sp, #48	; 0x30
   14f18:	mvn	r2, #0
   14f1c:	mov	r1, r5
   14f20:	mov	r0, r4
   14f24:	bl	146e4 <__lxstat64@plt+0x38c0>
   14f28:	add	sp, sp, #100	; 0x64
   14f2c:	ldrd	r4, [sp]
   14f30:	add	sp, sp, #8
   14f34:	pop	{pc}		; (ldr pc, [sp], #4)
   14f38:	strd	r4, [sp, #-20]!	; 0xffffffec
   14f3c:	strd	r6, [sp, #8]
   14f40:	str	lr, [sp, #16]
   14f44:	sub	sp, sp, #52	; 0x34
   14f48:	mov	r4, r0
   14f4c:	mov	r5, r3
   14f50:	ldr	r3, [pc, #92]	; 14fb4 <__lxstat64@plt+0x4190>
   14f54:	ldrd	r6, [r3]
   14f58:	strd	r6, [sp]
   14f5c:	ldrd	r6, [r3, #8]
   14f60:	strd	r6, [sp, #8]
   14f64:	ldrd	r6, [r3, #16]
   14f68:	strd	r6, [sp, #16]
   14f6c:	ldrd	r6, [r3, #24]
   14f70:	strd	r6, [sp, #24]
   14f74:	ldrd	r6, [r3, #32]
   14f78:	strd	r6, [sp, #32]
   14f7c:	ldrd	r6, [r3, #40]	; 0x28
   14f80:	strd	r6, [sp, #40]	; 0x28
   14f84:	mov	r0, sp
   14f88:	bl	149b4 <__lxstat64@plt+0x3b90>
   14f8c:	mov	r3, sp
   14f90:	ldr	r2, [sp, #72]	; 0x48
   14f94:	mov	r1, r5
   14f98:	mov	r0, r4
   14f9c:	bl	146e4 <__lxstat64@plt+0x38c0>
   14fa0:	add	sp, sp, #52	; 0x34
   14fa4:	ldrd	r4, [sp]
   14fa8:	ldrd	r6, [sp, #8]
   14fac:	add	sp, sp, #16
   14fb0:	pop	{pc}		; (ldr pc, [sp], #4)
   14fb4:	andeq	r8, r2, r4, asr r2
   14fb8:	push	{lr}		; (str lr, [sp, #-4]!)
   14fbc:	sub	sp, sp, #12
   14fc0:	mvn	ip, #0
   14fc4:	str	ip, [sp]
   14fc8:	bl	14f38 <__lxstat64@plt+0x4114>
   14fcc:	add	sp, sp, #12
   14fd0:	pop	{pc}		; (ldr pc, [sp], #4)
   14fd4:	str	r4, [sp, #-8]!
   14fd8:	str	lr, [sp, #4]
   14fdc:	mov	r3, r2
   14fe0:	mov	r2, r1
   14fe4:	mov	r1, r0
   14fe8:	mov	r0, #0
   14fec:	bl	14fb8 <__lxstat64@plt+0x4194>
   14ff0:	ldr	r4, [sp]
   14ff4:	add	sp, sp, #4
   14ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   14ffc:	push	{lr}		; (str lr, [sp, #-4]!)
   15000:	sub	sp, sp, #12
   15004:	str	r3, [sp]
   15008:	mov	r3, r2
   1500c:	mov	r2, r1
   15010:	mov	r1, r0
   15014:	mov	r0, #0
   15018:	bl	14f38 <__lxstat64@plt+0x4114>
   1501c:	add	sp, sp, #12
   15020:	pop	{pc}		; (ldr pc, [sp], #4)
   15024:	str	r4, [sp, #-8]!
   15028:	str	lr, [sp, #4]
   1502c:	ldr	r3, [pc, #12]	; 15040 <__lxstat64@plt+0x421c>
   15030:	bl	146e4 <__lxstat64@plt+0x38c0>
   15034:	ldr	r4, [sp]
   15038:	add	sp, sp, #4
   1503c:	pop	{pc}		; (ldr pc, [sp], #4)
   15040:	strdeq	r8, [r2], -r4
   15044:	str	r4, [sp, #-8]!
   15048:	str	lr, [sp, #4]
   1504c:	mov	r2, r1
   15050:	mov	r1, r0
   15054:	mov	r0, #0
   15058:	bl	15024 <__lxstat64@plt+0x4200>
   1505c:	ldr	r4, [sp]
   15060:	add	sp, sp, #4
   15064:	pop	{pc}		; (ldr pc, [sp], #4)
   15068:	str	r4, [sp, #-8]!
   1506c:	str	lr, [sp, #4]
   15070:	mvn	r2, #0
   15074:	bl	15024 <__lxstat64@plt+0x4200>
   15078:	ldr	r4, [sp]
   1507c:	add	sp, sp, #4
   15080:	pop	{pc}		; (ldr pc, [sp], #4)
   15084:	str	r4, [sp, #-8]!
   15088:	str	lr, [sp, #4]
   1508c:	mov	r1, r0
   15090:	mov	r0, #0
   15094:	bl	15068 <__lxstat64@plt+0x4244>
   15098:	ldr	r4, [sp]
   1509c:	add	sp, sp, #4
   150a0:	pop	{pc}		; (ldr pc, [sp], #4)
   150a4:	str	r4, [sp, #-8]!
   150a8:	str	lr, [sp, #4]
   150ac:	mov	ip, r0
   150b0:	ldrb	r3, [r0]
   150b4:	ldrb	lr, [r1]
   150b8:	cmp	r3, #45	; 0x2d
   150bc:	beq	1512c <__lxstat64@plt+0x4308>
   150c0:	cmp	lr, #45	; 0x2d
   150c4:	beq	15238 <__lxstat64@plt+0x4414>
   150c8:	cmp	r3, #48	; 0x30
   150cc:	bne	150dc <__lxstat64@plt+0x42b8>
   150d0:	ldrb	r3, [ip, #1]!
   150d4:	cmp	r3, #48	; 0x30
   150d8:	beq	150d0 <__lxstat64@plt+0x42ac>
   150dc:	cmp	lr, #48	; 0x30
   150e0:	bne	150f0 <__lxstat64@plt+0x42cc>
   150e4:	ldrb	lr, [r1, #1]!
   150e8:	cmp	lr, #48	; 0x30
   150ec:	beq	150e4 <__lxstat64@plt+0x42c0>
   150f0:	cmp	r3, lr
   150f4:	bne	1527c <__lxstat64@plt+0x4458>
   150f8:	sub	r2, r3, #48	; 0x30
   150fc:	cmp	r2, #9
   15100:	bhi	15120 <__lxstat64@plt+0x42fc>
   15104:	ldrb	r3, [ip, #1]!
   15108:	ldrb	lr, [r1, #1]!
   1510c:	cmp	r3, lr
   15110:	bne	1527c <__lxstat64@plt+0x4458>
   15114:	sub	r2, r3, #48	; 0x30
   15118:	cmp	r2, #9
   1511c:	bls	15104 <__lxstat64@plt+0x42e0>
   15120:	sub	r0, r3, lr
   15124:	mov	r4, #0
   15128:	b	152a4 <__lxstat64@plt+0x4480>
   1512c:	ldrb	r2, [ip, #1]!
   15130:	cmp	r2, #48	; 0x30
   15134:	beq	1512c <__lxstat64@plt+0x4308>
   15138:	cmp	lr, #45	; 0x2d
   1513c:	beq	1517c <__lxstat64@plt+0x4358>
   15140:	sub	r2, r2, #48	; 0x30
   15144:	cmp	r2, #9
   15148:	bls	152f0 <__lxstat64@plt+0x44cc>
   1514c:	cmp	lr, #48	; 0x30
   15150:	bne	15160 <__lxstat64@plt+0x433c>
   15154:	ldrb	lr, [r1, #1]!
   15158:	cmp	lr, #48	; 0x30
   1515c:	beq	15154 <__lxstat64@plt+0x4330>
   15160:	sub	lr, lr, #48	; 0x30
   15164:	cmp	lr, #9
   15168:	movhi	r0, #0
   1516c:	mvnls	r0, #0
   15170:	ldr	r4, [sp]
   15174:	add	sp, sp, #4
   15178:	pop	{pc}		; (ldr pc, [sp], #4)
   1517c:	ldrb	r4, [r1, #1]!
   15180:	cmp	r4, #48	; 0x30
   15184:	beq	1517c <__lxstat64@plt+0x4358>
   15188:	cmp	r2, r4
   1518c:	bne	151c4 <__lxstat64@plt+0x43a0>
   15190:	sub	r3, r2, #48	; 0x30
   15194:	cmp	r3, #9
   15198:	bhi	151b8 <__lxstat64@plt+0x4394>
   1519c:	ldrb	r2, [ip, #1]!
   151a0:	ldrb	r4, [r1, #1]!
   151a4:	cmp	r2, r4
   151a8:	bne	151c4 <__lxstat64@plt+0x43a0>
   151ac:	sub	r3, r2, #48	; 0x30
   151b0:	cmp	r3, #9
   151b4:	bls	1519c <__lxstat64@plt+0x4378>
   151b8:	sub	r0, r4, r2
   151bc:	mov	r2, #0
   151c0:	b	151ec <__lxstat64@plt+0x43c8>
   151c4:	sub	r0, r4, r2
   151c8:	sub	r2, r2, #48	; 0x30
   151cc:	cmp	r2, #9
   151d0:	bhi	15224 <__lxstat64@plt+0x4400>
   151d4:	mov	r2, #0
   151d8:	add	r2, r2, #1
   151dc:	ldrb	r3, [ip, #1]!
   151e0:	sub	r3, r3, #48	; 0x30
   151e4:	cmp	r3, #9
   151e8:	bls	151d8 <__lxstat64@plt+0x43b4>
   151ec:	sub	r4, r4, #48	; 0x30
   151f0:	cmp	r4, #9
   151f4:	bhi	152f8 <__lxstat64@plt+0x44d4>
   151f8:	mov	ip, #0
   151fc:	add	ip, ip, #1
   15200:	ldrb	r3, [r1, #1]!
   15204:	sub	r3, r3, #48	; 0x30
   15208:	cmp	r3, #9
   1520c:	bls	151fc <__lxstat64@plt+0x43d8>
   15210:	cmp	ip, r2
   15214:	beq	1522c <__lxstat64@plt+0x4408>
   15218:	movhi	r0, #1
   1521c:	mvnls	r0, #0
   15220:	b	15170 <__lxstat64@plt+0x434c>
   15224:	mov	r2, #0
   15228:	b	151ec <__lxstat64@plt+0x43c8>
   1522c:	cmp	r2, #0
   15230:	moveq	r0, #0
   15234:	b	15170 <__lxstat64@plt+0x434c>
   15238:	ldrb	r2, [r1, #1]!
   1523c:	cmp	r2, #48	; 0x30
   15240:	beq	15238 <__lxstat64@plt+0x4414>
   15244:	sub	r2, r2, #48	; 0x30
   15248:	cmp	r2, #9
   1524c:	movls	r0, #1
   15250:	bls	15170 <__lxstat64@plt+0x434c>
   15254:	cmp	r3, #48	; 0x30
   15258:	bne	15268 <__lxstat64@plt+0x4444>
   1525c:	ldrb	r3, [ip, #1]!
   15260:	cmp	r3, #48	; 0x30
   15264:	beq	1525c <__lxstat64@plt+0x4438>
   15268:	sub	r3, r3, #48	; 0x30
   1526c:	cmp	r3, #9
   15270:	movhi	r0, #0
   15274:	movls	r0, #1
   15278:	b	15170 <__lxstat64@plt+0x434c>
   1527c:	sub	r0, r3, lr
   15280:	sub	r2, r3, #48	; 0x30
   15284:	cmp	r2, #9
   15288:	bhi	152dc <__lxstat64@plt+0x44b8>
   1528c:	mov	r4, #0
   15290:	add	r4, r4, #1
   15294:	ldrb	r3, [ip, #1]!
   15298:	sub	r3, r3, #48	; 0x30
   1529c:	cmp	r3, #9
   152a0:	bls	15290 <__lxstat64@plt+0x446c>
   152a4:	sub	r2, lr, #48	; 0x30
   152a8:	cmp	r2, #9
   152ac:	bhi	15308 <__lxstat64@plt+0x44e4>
   152b0:	mov	r2, #0
   152b4:	add	r2, r2, #1
   152b8:	ldrb	r3, [r1, #1]!
   152bc:	sub	r3, r3, #48	; 0x30
   152c0:	cmp	r3, #9
   152c4:	bls	152b4 <__lxstat64@plt+0x4490>
   152c8:	cmp	r2, r4
   152cc:	beq	152e4 <__lxstat64@plt+0x44c0>
   152d0:	mvnhi	r0, #0
   152d4:	movls	r0, #1
   152d8:	b	15170 <__lxstat64@plt+0x434c>
   152dc:	mov	r4, #0
   152e0:	b	152a4 <__lxstat64@plt+0x4480>
   152e4:	cmp	r4, #0
   152e8:	moveq	r0, #0
   152ec:	b	15170 <__lxstat64@plt+0x434c>
   152f0:	mvn	r0, #0
   152f4:	b	15170 <__lxstat64@plt+0x434c>
   152f8:	adds	r3, r2, #0
   152fc:	movne	r3, #1
   15300:	rsb	r0, r3, #0
   15304:	b	15170 <__lxstat64@plt+0x434c>
   15308:	adds	r0, r4, #0
   1530c:	movne	r0, #1
   15310:	b	15170 <__lxstat64@plt+0x434c>
   15314:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15318:	strd	r6, [sp, #8]
   1531c:	str	r8, [sp, #16]
   15320:	str	lr, [sp, #20]
   15324:	sub	sp, sp, #8
   15328:	mov	r6, r0
   1532c:	mov	r7, r1
   15330:	mov	r5, r2
   15334:	mov	r8, r3
   15338:	ldr	r1, [sp, #36]	; 0x24
   1533c:	ldr	r0, [sp, #32]
   15340:	bl	159e0 <__lxstat64@plt+0x4bbc>
   15344:	subs	r4, r0, #0
   15348:	beq	153b4 <__lxstat64@plt+0x4590>
   1534c:	cmp	r5, #0
   15350:	beq	15398 <__lxstat64@plt+0x4574>
   15354:	str	r4, [sp, #4]
   15358:	movw	r3, #29244	; 0x723c
   1535c:	movt	r3, #1
   15360:	str	r3, [sp]
   15364:	mov	r3, r8
   15368:	mov	r2, r5
   1536c:	mov	r1, r7
   15370:	mov	r0, r6
   15374:	bl	10cf8 <error_at_line@plt>
   15378:	mov	r0, r4
   1537c:	bl	15d48 <__lxstat64@plt+0x4f24>
   15380:	add	sp, sp, #8
   15384:	ldrd	r4, [sp]
   15388:	ldrd	r6, [sp, #8]
   1538c:	ldr	r8, [sp, #16]
   15390:	add	sp, sp, #20
   15394:	pop	{pc}		; (ldr pc, [sp], #4)
   15398:	mov	r3, r4
   1539c:	movw	r2, #29244	; 0x723c
   153a0:	movt	r2, #1
   153a4:	mov	r1, r7
   153a8:	mov	r0, r6
   153ac:	bl	10ce0 <error@plt>
   153b0:	b	15378 <__lxstat64@plt+0x4554>
   153b4:	bl	10d4c <__errno_location@plt>
   153b8:	ldr	r4, [r0]
   153bc:	mov	r2, #5
   153c0:	movw	r1, #29532	; 0x735c
   153c4:	movt	r1, #1
   153c8:	mov	r0, #0
   153cc:	bl	10c5c <dcgettext@plt>
   153d0:	mov	r2, r0
   153d4:	mov	r1, r4
   153d8:	mov	r0, #0
   153dc:	bl	10ce0 <error@plt>
   153e0:	bl	10e18 <abort@plt>
   153e4:	push	{lr}		; (str lr, [sp, #-4]!)
   153e8:	sub	sp, sp, #12
   153ec:	str	r3, [sp, #4]
   153f0:	str	r2, [sp]
   153f4:	mov	r3, #0
   153f8:	mov	r2, r3
   153fc:	bl	15314 <__lxstat64@plt+0x44f0>
   15400:	add	sp, sp, #12
   15404:	pop	{pc}		; (ldr pc, [sp], #4)
   15408:	str	r4, [sp, #-8]!
   1540c:	str	lr, [sp, #4]
   15410:	bl	15af8 <__lxstat64@plt+0x4cd4>
   15414:	cmp	r0, #0
   15418:	beq	15428 <__lxstat64@plt+0x4604>
   1541c:	ldr	r4, [sp]
   15420:	add	sp, sp, #4
   15424:	pop	{pc}		; (ldr pc, [sp], #4)
   15428:	bl	1589c <__lxstat64@plt+0x4a78>
   1542c:	str	r4, [sp, #-8]!
   15430:	str	lr, [sp, #4]
   15434:	bl	15af8 <__lxstat64@plt+0x4cd4>
   15438:	cmp	r0, #0
   1543c:	beq	1544c <__lxstat64@plt+0x4628>
   15440:	ldr	r4, [sp]
   15444:	add	sp, sp, #4
   15448:	pop	{pc}		; (ldr pc, [sp], #4)
   1544c:	bl	1589c <__lxstat64@plt+0x4a78>
   15450:	str	r4, [sp, #-8]!
   15454:	str	lr, [sp, #4]
   15458:	bl	15408 <__lxstat64@plt+0x45e4>
   1545c:	ldr	r4, [sp]
   15460:	add	sp, sp, #4
   15464:	pop	{pc}		; (ldr pc, [sp], #4)
   15468:	strd	r4, [sp, #-16]!
   1546c:	str	r6, [sp, #8]
   15470:	str	lr, [sp, #12]
   15474:	mov	r5, r0
   15478:	mov	r4, r1
   1547c:	bl	15b34 <__lxstat64@plt+0x4d10>
   15480:	cmp	r0, #0
   15484:	beq	15498 <__lxstat64@plt+0x4674>
   15488:	ldrd	r4, [sp]
   1548c:	ldr	r6, [sp, #8]
   15490:	add	sp, sp, #12
   15494:	pop	{pc}		; (ldr pc, [sp], #4)
   15498:	adds	r4, r4, #0
   1549c:	movne	r4, #1
   154a0:	cmp	r5, #0
   154a4:	moveq	r4, #1
   154a8:	cmp	r4, #0
   154ac:	beq	15488 <__lxstat64@plt+0x4664>
   154b0:	bl	1589c <__lxstat64@plt+0x4a78>
   154b4:	str	r4, [sp, #-8]!
   154b8:	str	lr, [sp, #4]
   154bc:	cmp	r1, #0
   154c0:	orreq	r1, r1, #1
   154c4:	bl	15b34 <__lxstat64@plt+0x4d10>
   154c8:	cmp	r0, #0
   154cc:	beq	154dc <__lxstat64@plt+0x46b8>
   154d0:	ldr	r4, [sp]
   154d4:	add	sp, sp, #4
   154d8:	pop	{pc}		; (ldr pc, [sp], #4)
   154dc:	bl	1589c <__lxstat64@plt+0x4a78>
   154e0:	strd	r4, [sp, #-16]!
   154e4:	str	r6, [sp, #8]
   154e8:	str	lr, [sp, #12]
   154ec:	mov	r4, r0
   154f0:	mov	r6, r1
   154f4:	mov	r5, r2
   154f8:	bl	15f1c <__lxstat64@plt+0x50f8>
   154fc:	cmp	r0, #0
   15500:	beq	15514 <__lxstat64@plt+0x46f0>
   15504:	ldrd	r4, [sp]
   15508:	ldr	r6, [sp, #8]
   1550c:	add	sp, sp, #12
   15510:	pop	{pc}		; (ldr pc, [sp], #4)
   15514:	cmp	r4, #0
   15518:	beq	15528 <__lxstat64@plt+0x4704>
   1551c:	cmp	r6, #0
   15520:	cmpne	r5, #0
   15524:	beq	15504 <__lxstat64@plt+0x46e0>
   15528:	bl	1589c <__lxstat64@plt+0x4a78>
   1552c:	str	r4, [sp, #-8]!
   15530:	str	lr, [sp, #4]
   15534:	bl	154e0 <__lxstat64@plt+0x46bc>
   15538:	ldr	r4, [sp]
   1553c:	add	sp, sp, #4
   15540:	pop	{pc}		; (ldr pc, [sp], #4)
   15544:	str	r4, [sp, #-8]!
   15548:	str	lr, [sp, #4]
   1554c:	mov	ip, r1
   15550:	mov	r3, r2
   15554:	cmp	r2, #0
   15558:	cmpne	r1, #0
   1555c:	moveq	r3, #1
   15560:	moveq	ip, r3
   15564:	mov	r2, r3
   15568:	mov	r1, ip
   1556c:	bl	15f1c <__lxstat64@plt+0x50f8>
   15570:	cmp	r0, #0
   15574:	beq	15584 <__lxstat64@plt+0x4760>
   15578:	ldr	r4, [sp]
   1557c:	add	sp, sp, #4
   15580:	pop	{pc}		; (ldr pc, [sp], #4)
   15584:	bl	1589c <__lxstat64@plt+0x4a78>
   15588:	str	r4, [sp, #-8]!
   1558c:	str	lr, [sp, #4]
   15590:	mov	r2, r1
   15594:	mov	r1, r0
   15598:	mov	r0, #0
   1559c:	bl	154e0 <__lxstat64@plt+0x46bc>
   155a0:	ldr	r4, [sp]
   155a4:	add	sp, sp, #4
   155a8:	pop	{pc}		; (ldr pc, [sp], #4)
   155ac:	str	r4, [sp, #-8]!
   155b0:	str	lr, [sp, #4]
   155b4:	mov	r2, r1
   155b8:	mov	r1, r0
   155bc:	mov	r0, #0
   155c0:	bl	15544 <__lxstat64@plt+0x4720>
   155c4:	ldr	r4, [sp]
   155c8:	add	sp, sp, #4
   155cc:	pop	{pc}		; (ldr pc, [sp], #4)
   155d0:	strd	r4, [sp, #-16]!
   155d4:	str	r6, [sp, #8]
   155d8:	str	lr, [sp, #12]
   155dc:	mov	r5, r1
   155e0:	ldr	r4, [r1]
   155e4:	cmp	r0, #0
   155e8:	beq	15618 <__lxstat64@plt+0x47f4>
   155ec:	lsr	r3, r4, #1
   155f0:	add	r3, r3, #1
   155f4:	adds	r4, r4, r3
   155f8:	bcs	15634 <__lxstat64@plt+0x4810>
   155fc:	mov	r1, r4
   15600:	bl	154e0 <__lxstat64@plt+0x46bc>
   15604:	str	r4, [r5]
   15608:	ldrd	r4, [sp]
   1560c:	ldr	r6, [sp, #8]
   15610:	add	sp, sp, #12
   15614:	pop	{pc}		; (ldr pc, [sp], #4)
   15618:	cmp	r4, #0
   1561c:	bne	155fc <__lxstat64@plt+0x47d8>
   15620:	mov	r4, #64	; 0x40
   15624:	udiv	r4, r4, r2
   15628:	cmp	r2, #64	; 0x40
   1562c:	addhi	r4, r4, #1
   15630:	b	155fc <__lxstat64@plt+0x47d8>
   15634:	bl	1589c <__lxstat64@plt+0x4a78>
   15638:	str	r4, [sp, #-8]!
   1563c:	str	lr, [sp, #4]
   15640:	mov	r2, #1
   15644:	bl	155d0 <__lxstat64@plt+0x47ac>
   15648:	ldr	r4, [sp]
   1564c:	add	sp, sp, #4
   15650:	pop	{pc}		; (ldr pc, [sp], #4)
   15654:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15658:	strd	r6, [sp, #8]
   1565c:	str	r8, [sp, #16]
   15660:	str	lr, [sp, #20]
   15664:	mov	r5, r1
   15668:	ldr	lr, [sp, #24]
   1566c:	ldr	ip, [r1]
   15670:	asr	r4, ip, #1
   15674:	adds	r4, ip, r4
   15678:	movvs	r1, #1
   1567c:	movvc	r1, #0
   15680:	cmp	r1, #0
   15684:	mvnne	r4, #-2147483648	; 0x80000000
   15688:	mvn	r8, r3
   1568c:	lsr	r8, r8, #31
   15690:	cmp	r3, r4
   15694:	movge	r1, #0
   15698:	andlt	r1, r8, #1
   1569c:	cmp	r1, #0
   156a0:	movne	r4, r3
   156a4:	smull	r6, r7, r4, lr
   156a8:	asr	r1, r6, #31
   156ac:	cmp	r1, r7
   156b0:	bne	156c8 <__lxstat64@plt+0x48a4>
   156b4:	mov	r1, r6
   156b8:	cmp	r6, #63	; 0x3f
   156bc:	movle	r1, #64	; 0x40
   156c0:	ble	156cc <__lxstat64@plt+0x48a8>
   156c4:	b	156d8 <__lxstat64@plt+0x48b4>
   156c8:	mvn	r1, #-2147483648	; 0x80000000
   156cc:	sdiv	r4, r1, lr
   156d0:	mls	r6, lr, r4, r1
   156d4:	sub	r1, r1, r6
   156d8:	cmp	r0, #0
   156dc:	moveq	r6, #0
   156e0:	streq	r6, [r5]
   156e4:	sub	r6, r4, ip
   156e8:	cmp	r6, r2
   156ec:	bge	15724 <__lxstat64@plt+0x4900>
   156f0:	adds	r2, ip, r2
   156f4:	mov	r4, r2
   156f8:	bvs	15740 <__lxstat64@plt+0x491c>
   156fc:	cmp	r2, r3
   15700:	movle	r3, #0
   15704:	andgt	r3, r8, #1
   15708:	cmp	r3, #0
   1570c:	bne	15740 <__lxstat64@plt+0x491c>
   15710:	smull	r2, r3, r2, lr
   15714:	asr	ip, r2, #31
   15718:	mov	r1, r2
   1571c:	cmp	ip, r3
   15720:	bne	15740 <__lxstat64@plt+0x491c>
   15724:	bl	15468 <__lxstat64@plt+0x4644>
   15728:	str	r4, [r5]
   1572c:	ldrd	r4, [sp]
   15730:	ldrd	r6, [sp, #8]
   15734:	ldr	r8, [sp, #16]
   15738:	add	sp, sp, #20
   1573c:	pop	{pc}		; (ldr pc, [sp], #4)
   15740:	bl	1589c <__lxstat64@plt+0x4a78>
   15744:	str	r4, [sp, #-8]!
   15748:	str	lr, [sp, #4]
   1574c:	bl	15a84 <__lxstat64@plt+0x4c60>
   15750:	cmp	r0, #0
   15754:	beq	15764 <__lxstat64@plt+0x4940>
   15758:	ldr	r4, [sp]
   1575c:	add	sp, sp, #4
   15760:	pop	{pc}		; (ldr pc, [sp], #4)
   15764:	bl	1589c <__lxstat64@plt+0x4a78>
   15768:	str	r4, [sp, #-8]!
   1576c:	str	lr, [sp, #4]
   15770:	mov	r1, #1
   15774:	bl	15744 <__lxstat64@plt+0x4920>
   15778:	ldr	r4, [sp]
   1577c:	add	sp, sp, #4
   15780:	pop	{pc}		; (ldr pc, [sp], #4)
   15784:	str	r4, [sp, #-8]!
   15788:	str	lr, [sp, #4]
   1578c:	bl	15a84 <__lxstat64@plt+0x4c60>
   15790:	cmp	r0, #0
   15794:	beq	157a4 <__lxstat64@plt+0x4980>
   15798:	ldr	r4, [sp]
   1579c:	add	sp, sp, #4
   157a0:	pop	{pc}		; (ldr pc, [sp], #4)
   157a4:	bl	1589c <__lxstat64@plt+0x4a78>
   157a8:	str	r4, [sp, #-8]!
   157ac:	str	lr, [sp, #4]
   157b0:	mov	r1, #1
   157b4:	bl	15784 <__lxstat64@plt+0x4960>
   157b8:	ldr	r4, [sp]
   157bc:	add	sp, sp, #4
   157c0:	pop	{pc}		; (ldr pc, [sp], #4)
   157c4:	strd	r4, [sp, #-16]!
   157c8:	str	r6, [sp, #8]
   157cc:	str	lr, [sp, #12]
   157d0:	mov	r5, r0
   157d4:	mov	r4, r1
   157d8:	mov	r0, r1
   157dc:	bl	15408 <__lxstat64@plt+0x45e4>
   157e0:	mov	r2, r4
   157e4:	mov	r1, r5
   157e8:	bl	10c38 <memcpy@plt>
   157ec:	ldrd	r4, [sp]
   157f0:	ldr	r6, [sp, #8]
   157f4:	add	sp, sp, #12
   157f8:	pop	{pc}		; (ldr pc, [sp], #4)
   157fc:	strd	r4, [sp, #-16]!
   15800:	str	r6, [sp, #8]
   15804:	str	lr, [sp, #12]
   15808:	mov	r5, r0
   1580c:	mov	r4, r1
   15810:	mov	r0, r1
   15814:	bl	1542c <__lxstat64@plt+0x4608>
   15818:	mov	r2, r4
   1581c:	mov	r1, r5
   15820:	bl	10c38 <memcpy@plt>
   15824:	ldrd	r4, [sp]
   15828:	ldr	r6, [sp, #8]
   1582c:	add	sp, sp, #12
   15830:	pop	{pc}		; (ldr pc, [sp], #4)
   15834:	strd	r4, [sp, #-16]!
   15838:	str	r6, [sp, #8]
   1583c:	str	lr, [sp, #12]
   15840:	mov	r5, r0
   15844:	mov	r4, r1
   15848:	add	r0, r1, #1
   1584c:	bl	1542c <__lxstat64@plt+0x4608>
   15850:	mov	r2, #0
   15854:	strb	r2, [r0, r4]
   15858:	mov	r2, r4
   1585c:	mov	r1, r5
   15860:	bl	10c38 <memcpy@plt>
   15864:	ldrd	r4, [sp]
   15868:	ldr	r6, [sp, #8]
   1586c:	add	sp, sp, #12
   15870:	pop	{pc}		; (ldr pc, [sp], #4)
   15874:	str	r4, [sp, #-8]!
   15878:	str	lr, [sp, #4]
   1587c:	mov	r4, r0
   15880:	bl	10d40 <strlen@plt>
   15884:	add	r1, r0, #1
   15888:	mov	r0, r4
   1588c:	bl	157c4 <__lxstat64@plt+0x49a0>
   15890:	ldr	r4, [sp]
   15894:	add	sp, sp, #4
   15898:	pop	{pc}		; (ldr pc, [sp], #4)
   1589c:	str	r4, [sp, #-8]!
   158a0:	str	lr, [sp, #4]
   158a4:	movw	r3, #32992	; 0x80e0
   158a8:	movt	r3, #2
   158ac:	ldr	r4, [r3]
   158b0:	mov	r2, #5
   158b4:	movw	r1, #29564	; 0x737c
   158b8:	movt	r1, #1
   158bc:	mov	r0, #0
   158c0:	bl	10c5c <dcgettext@plt>
   158c4:	mov	r3, r0
   158c8:	movw	r2, #29244	; 0x723c
   158cc:	movt	r2, #1
   158d0:	mov	r1, #0
   158d4:	mov	r0, r4
   158d8:	bl	10ce0 <error@plt>
   158dc:	bl	10e18 <abort@plt>
   158e0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   158e4:	strd	r6, [sp, #8]
   158e8:	strd	r8, [sp, #16]
   158ec:	str	lr, [sp, #24]
   158f0:	sub	sp, sp, #12
   158f4:	str	r1, [sp, #4]
   158f8:	subs	r6, r0, #0
   158fc:	beq	15964 <__lxstat64@plt+0x4b40>
   15900:	mov	r7, r1
   15904:	ldr	r3, [sp, #4]
   15908:	add	r2, r3, #4
   1590c:	str	r2, [sp, #4]
   15910:	ldr	r0, [r3]
   15914:	bl	10d40 <strlen@plt>
   15918:	mov	r5, r0
   1591c:	mov	r4, r6
   15920:	subs	r4, r4, #1
   15924:	beq	15978 <__lxstat64@plt+0x4b54>
   15928:	ldr	r3, [sp, #4]
   1592c:	add	r2, r3, #4
   15930:	str	r2, [sp, #4]
   15934:	ldr	r0, [r3]
   15938:	bl	10d40 <strlen@plt>
   1593c:	add	r0, r0, r5
   15940:	cmp	r0, r5
   15944:	movcs	r5, r0
   15948:	mvncc	r5, #0
   1594c:	b	15920 <__lxstat64@plt+0x4afc>
   15950:	bl	10d4c <__errno_location@plt>
   15954:	mov	r3, #75	; 0x4b
   15958:	str	r3, [r0]
   1595c:	mov	r9, #0
   15960:	b	159c4 <__lxstat64@plt+0x4ba0>
   15964:	mov	r0, #1
   15968:	bl	15408 <__lxstat64@plt+0x45e4>
   1596c:	mov	r4, r0
   15970:	mov	r9, r0
   15974:	b	159bc <__lxstat64@plt+0x4b98>
   15978:	cmp	r5, #0
   1597c:	blt	15950 <__lxstat64@plt+0x4b2c>
   15980:	add	r0, r5, #1
   15984:	bl	15408 <__lxstat64@plt+0x45e4>
   15988:	mov	r9, r0
   1598c:	mov	r4, r0
   15990:	ldr	r8, [r7], #4
   15994:	mov	r0, r8
   15998:	bl	10d40 <strlen@plt>
   1599c:	mov	r5, r0
   159a0:	mov	r2, r0
   159a4:	mov	r1, r8
   159a8:	mov	r0, r4
   159ac:	bl	10c38 <memcpy@plt>
   159b0:	add	r4, r4, r5
   159b4:	subs	r6, r6, #1
   159b8:	bne	15990 <__lxstat64@plt+0x4b6c>
   159bc:	mov	r3, #0
   159c0:	strb	r3, [r4]
   159c4:	mov	r0, r9
   159c8:	add	sp, sp, #12
   159cc:	ldrd	r4, [sp]
   159d0:	ldrd	r6, [sp, #8]
   159d4:	ldrd	r8, [sp, #16]
   159d8:	add	sp, sp, #24
   159dc:	pop	{pc}		; (ldr pc, [sp], #4)
   159e0:	push	{lr}		; (str lr, [sp, #-4]!)
   159e4:	sub	sp, sp, #12
   159e8:	ldrb	r2, [r0]
   159ec:	cmp	r2, #0
   159f0:	beq	15a5c <__lxstat64@plt+0x4c38>
   159f4:	cmp	r2, #37	; 0x25
   159f8:	bne	15a34 <__lxstat64@plt+0x4c10>
   159fc:	ldrb	r3, [r0, #1]
   15a00:	cmp	r3, #115	; 0x73
   15a04:	bne	15a34 <__lxstat64@plt+0x4c10>
   15a08:	mov	ip, #0
   15a0c:	add	r2, r0, #1
   15a10:	add	ip, ip, #1
   15a14:	ldrb	lr, [r0, ip, lsl #1]
   15a18:	cmp	lr, #0
   15a1c:	beq	15a60 <__lxstat64@plt+0x4c3c>
   15a20:	cmp	lr, #37	; 0x25
   15a24:	bne	15a34 <__lxstat64@plt+0x4c10>
   15a28:	ldrb	lr, [r2, ip, lsl #1]
   15a2c:	cmp	lr, #115	; 0x73
   15a30:	beq	15a10 <__lxstat64@plt+0x4bec>
   15a34:	mov	r3, r1
   15a38:	mov	r2, r0
   15a3c:	mov	r1, #1
   15a40:	add	r0, sp, #4
   15a44:	bl	10d64 <__vasprintf_chk@plt>
   15a48:	cmp	r0, #0
   15a4c:	blt	15a6c <__lxstat64@plt+0x4c48>
   15a50:	ldr	r0, [sp, #4]
   15a54:	add	sp, sp, #12
   15a58:	pop	{pc}		; (ldr pc, [sp], #4)
   15a5c:	mov	ip, #0
   15a60:	mov	r0, ip
   15a64:	bl	158e0 <__lxstat64@plt+0x4abc>
   15a68:	b	15a54 <__lxstat64@plt+0x4c30>
   15a6c:	bl	10d4c <__errno_location@plt>
   15a70:	ldr	r3, [r0]
   15a74:	cmp	r3, #12
   15a78:	movne	r0, #0
   15a7c:	bne	15a54 <__lxstat64@plt+0x4c30>
   15a80:	bl	1589c <__lxstat64@plt+0x4a78>
   15a84:	strd	r4, [sp, #-16]!
   15a88:	str	r6, [sp, #8]
   15a8c:	str	lr, [sp, #12]
   15a90:	cmp	r1, #0
   15a94:	cmpne	r0, #0
   15a98:	beq	15ad4 <__lxstat64@plt+0x4cb0>
   15a9c:	mov	r2, r0
   15aa0:	mov	r3, r1
   15aa4:	umull	r4, r5, r0, r1
   15aa8:	adds	r1, r5, #0
   15aac:	movne	r1, #1
   15ab0:	cmp	r4, #0
   15ab4:	movlt	r1, #1
   15ab8:	cmp	r1, #0
   15abc:	beq	15adc <__lxstat64@plt+0x4cb8>
   15ac0:	bl	10d4c <__errno_location@plt>
   15ac4:	mov	r3, #12
   15ac8:	str	r3, [r0]
   15acc:	mov	r0, #0
   15ad0:	b	15ae8 <__lxstat64@plt+0x4cc4>
   15ad4:	mov	r3, #1
   15ad8:	mov	r2, r3
   15adc:	mov	r1, r3
   15ae0:	mov	r0, r2
   15ae4:	bl	10bd8 <calloc@plt>
   15ae8:	ldrd	r4, [sp]
   15aec:	ldr	r6, [sp, #8]
   15af0:	add	sp, sp, #12
   15af4:	pop	{pc}		; (ldr pc, [sp], #4)
   15af8:	str	r4, [sp, #-8]!
   15afc:	str	lr, [sp, #4]
   15b00:	cmp	r0, #0
   15b04:	beq	15b20 <__lxstat64@plt+0x4cfc>
   15b08:	bge	15b24 <__lxstat64@plt+0x4d00>
   15b0c:	bl	10d4c <__errno_location@plt>
   15b10:	mov	r3, #12
   15b14:	str	r3, [r0]
   15b18:	mov	r0, #0
   15b1c:	b	15b28 <__lxstat64@plt+0x4d04>
   15b20:	mov	r0, #1
   15b24:	bl	10cec <malloc@plt>
   15b28:	ldr	r4, [sp]
   15b2c:	add	sp, sp, #4
   15b30:	pop	{pc}		; (ldr pc, [sp], #4)
   15b34:	str	r4, [sp, #-8]!
   15b38:	str	lr, [sp, #4]
   15b3c:	cmp	r0, #0
   15b40:	beq	15b64 <__lxstat64@plt+0x4d40>
   15b44:	cmp	r1, #0
   15b48:	beq	15b70 <__lxstat64@plt+0x4d4c>
   15b4c:	cmp	r1, #0
   15b50:	blt	15b7c <__lxstat64@plt+0x4d58>
   15b54:	bl	10c68 <realloc@plt>
   15b58:	ldr	r4, [sp]
   15b5c:	add	sp, sp, #4
   15b60:	pop	{pc}		; (ldr pc, [sp], #4)
   15b64:	mov	r0, r1
   15b68:	bl	15af8 <__lxstat64@plt+0x4cd4>
   15b6c:	b	15b58 <__lxstat64@plt+0x4d34>
   15b70:	bl	15d48 <__lxstat64@plt+0x4f24>
   15b74:	mov	r0, #0
   15b78:	b	15b58 <__lxstat64@plt+0x4d34>
   15b7c:	bl	10d4c <__errno_location@plt>
   15b80:	mov	r3, #12
   15b84:	str	r3, [r0]
   15b88:	mov	r0, #0
   15b8c:	b	15b58 <__lxstat64@plt+0x4d34>
   15b90:	strd	r4, [sp, #-16]!
   15b94:	str	r6, [sp, #8]
   15b98:	str	lr, [sp, #12]
   15b9c:	mov	r5, r0
   15ba0:	bl	10cc8 <__fpending@plt>
   15ba4:	mov	r6, r0
   15ba8:	ldr	r4, [r5]
   15bac:	and	r4, r4, #32
   15bb0:	mov	r0, r5
   15bb4:	bl	15c1c <__lxstat64@plt+0x4df8>
   15bb8:	cmp	r4, #0
   15bbc:	bne	15bf0 <__lxstat64@plt+0x4dcc>
   15bc0:	cmp	r0, #0
   15bc4:	beq	15be0 <__lxstat64@plt+0x4dbc>
   15bc8:	cmp	r6, #0
   15bcc:	bne	15c0c <__lxstat64@plt+0x4de8>
   15bd0:	bl	10d4c <__errno_location@plt>
   15bd4:	ldr	r0, [r0]
   15bd8:	subs	r0, r0, #9
   15bdc:	mvnne	r0, #0
   15be0:	ldrd	r4, [sp]
   15be4:	ldr	r6, [sp, #8]
   15be8:	add	sp, sp, #12
   15bec:	pop	{pc}		; (ldr pc, [sp], #4)
   15bf0:	cmp	r0, #0
   15bf4:	bne	15c14 <__lxstat64@plt+0x4df0>
   15bf8:	bl	10d4c <__errno_location@plt>
   15bfc:	mov	r3, #0
   15c00:	str	r3, [r0]
   15c04:	mvn	r0, #0
   15c08:	b	15be0 <__lxstat64@plt+0x4dbc>
   15c0c:	mvn	r0, #0
   15c10:	b	15be0 <__lxstat64@plt+0x4dbc>
   15c14:	mvn	r0, #0
   15c18:	b	15be0 <__lxstat64@plt+0x4dbc>
   15c1c:	strd	r4, [sp, #-16]!
   15c20:	str	r6, [sp, #8]
   15c24:	str	lr, [sp, #12]
   15c28:	sub	sp, sp, #8
   15c2c:	mov	r4, r0
   15c30:	bl	10d88 <fileno@plt>
   15c34:	cmp	r0, #0
   15c38:	blt	15cb0 <__lxstat64@plt+0x4e8c>
   15c3c:	mov	r0, r4
   15c40:	bl	10d10 <__freading@plt>
   15c44:	cmp	r0, #0
   15c48:	beq	15c7c <__lxstat64@plt+0x4e58>
   15c4c:	mov	r0, r4
   15c50:	bl	10d88 <fileno@plt>
   15c54:	mov	r3, #1
   15c58:	str	r3, [sp]
   15c5c:	mov	r2, #0
   15c60:	mov	r3, #0
   15c64:	bl	10cb0 <lseek64@plt>
   15c68:	mvn	r2, #0
   15c6c:	mvn	r3, #0
   15c70:	cmp	r1, r3
   15c74:	cmpeq	r0, r2
   15c78:	beq	15cbc <__lxstat64@plt+0x4e98>
   15c7c:	mov	r0, r4
   15c80:	bl	15cd8 <__lxstat64@plt+0x4eb4>
   15c84:	cmp	r0, #0
   15c88:	beq	15cbc <__lxstat64@plt+0x4e98>
   15c8c:	bl	10d4c <__errno_location@plt>
   15c90:	mov	r5, r0
   15c94:	ldr	r6, [r0]
   15c98:	mov	r0, r4
   15c9c:	bl	10da0 <fclose@plt>
   15ca0:	cmp	r6, #0
   15ca4:	strne	r6, [r5]
   15ca8:	mvnne	r0, #0
   15cac:	b	15cc4 <__lxstat64@plt+0x4ea0>
   15cb0:	mov	r0, r4
   15cb4:	bl	10da0 <fclose@plt>
   15cb8:	b	15cc4 <__lxstat64@plt+0x4ea0>
   15cbc:	mov	r0, r4
   15cc0:	bl	10da0 <fclose@plt>
   15cc4:	add	sp, sp, #8
   15cc8:	ldrd	r4, [sp]
   15ccc:	ldr	r6, [sp, #8]
   15cd0:	add	sp, sp, #12
   15cd4:	pop	{pc}		; (ldr pc, [sp], #4)
   15cd8:	str	r4, [sp, #-8]!
   15cdc:	str	lr, [sp, #4]
   15ce0:	sub	sp, sp, #8
   15ce4:	subs	r4, r0, #0
   15ce8:	beq	15cfc <__lxstat64@plt+0x4ed8>
   15cec:	mov	r0, r4
   15cf0:	bl	10d10 <__freading@plt>
   15cf4:	cmp	r0, #0
   15cf8:	bne	15d14 <__lxstat64@plt+0x4ef0>
   15cfc:	mov	r0, r4
   15d00:	bl	10c14 <fflush@plt>
   15d04:	add	sp, sp, #8
   15d08:	ldr	r4, [sp]
   15d0c:	add	sp, sp, #4
   15d10:	pop	{pc}		; (ldr pc, [sp], #4)
   15d14:	ldr	r3, [r4]
   15d18:	tst	r3, #256	; 0x100
   15d1c:	bne	15d2c <__lxstat64@plt+0x4f08>
   15d20:	mov	r0, r4
   15d24:	bl	10c14 <fflush@plt>
   15d28:	b	15d04 <__lxstat64@plt+0x4ee0>
   15d2c:	mov	r3, #1
   15d30:	str	r3, [sp]
   15d34:	mov	r2, #0
   15d38:	mov	r3, #0
   15d3c:	mov	r0, r4
   15d40:	bl	15da8 <__lxstat64@plt+0x4f84>
   15d44:	b	15d20 <__lxstat64@plt+0x4efc>
   15d48:	strd	r4, [sp, #-12]!
   15d4c:	str	lr, [sp, #8]
   15d50:	sub	sp, sp, #12
   15d54:	mov	r5, r0
   15d58:	bl	10d4c <__errno_location@plt>
   15d5c:	mov	r4, r0
   15d60:	ldr	r3, [r0]
   15d64:	str	r3, [sp]
   15d68:	str	r3, [sp, #4]
   15d6c:	mov	r3, #0
   15d70:	str	r3, [r0]
   15d74:	mov	r0, r5
   15d78:	bl	10c20 <free@plt>
   15d7c:	ldr	r3, [r4]
   15d80:	clz	r3, r3
   15d84:	lsr	r3, r3, #5
   15d88:	add	r2, sp, #8
   15d8c:	add	r3, r2, r3, lsl #2
   15d90:	ldr	r3, [r3, #-8]
   15d94:	str	r3, [r4]
   15d98:	add	sp, sp, #12
   15d9c:	ldrd	r4, [sp]
   15da0:	add	sp, sp, #8
   15da4:	pop	{pc}		; (ldr pc, [sp], #4)
   15da8:	str	r4, [sp, #-16]!
   15dac:	strd	r6, [sp, #4]
   15db0:	str	lr, [sp, #12]
   15db4:	sub	sp, sp, #8
   15db8:	mov	r4, r0
   15dbc:	mov	r6, r2
   15dc0:	mov	r7, r3
   15dc4:	ldr	r2, [r0, #8]
   15dc8:	ldr	r3, [r0, #4]
   15dcc:	cmp	r2, r3
   15dd0:	beq	15e00 <__lxstat64@plt+0x4fdc>
   15dd4:	ldr	r3, [sp, #24]
   15dd8:	str	r3, [sp]
   15ddc:	mov	r2, r6
   15de0:	mov	r3, r7
   15de4:	mov	r0, r4
   15de8:	bl	10dac <fseeko64@plt>
   15dec:	add	sp, sp, #8
   15df0:	ldr	r4, [sp]
   15df4:	ldrd	r6, [sp, #4]
   15df8:	add	sp, sp, #12
   15dfc:	pop	{pc}		; (ldr pc, [sp], #4)
   15e00:	ldr	r2, [r0, #20]
   15e04:	ldr	r3, [r0, #16]
   15e08:	cmp	r2, r3
   15e0c:	bne	15dd4 <__lxstat64@plt+0x4fb0>
   15e10:	ldr	r3, [r0, #36]	; 0x24
   15e14:	cmp	r3, #0
   15e18:	bne	15dd4 <__lxstat64@plt+0x4fb0>
   15e1c:	bl	10d88 <fileno@plt>
   15e20:	ldr	r3, [sp, #24]
   15e24:	str	r3, [sp]
   15e28:	mov	r2, r6
   15e2c:	mov	r3, r7
   15e30:	bl	10cb0 <lseek64@plt>
   15e34:	mvn	r2, #0
   15e38:	mvn	r3, #0
   15e3c:	cmp	r1, r3
   15e40:	cmpeq	r0, r2
   15e44:	beq	15e60 <__lxstat64@plt+0x503c>
   15e48:	ldr	r3, [r4]
   15e4c:	bic	r3, r3, #16
   15e50:	str	r3, [r4]
   15e54:	strd	r0, [r4, #80]	; 0x50
   15e58:	mov	r0, #0
   15e5c:	b	15dec <__lxstat64@plt+0x4fc8>
   15e60:	mvn	r0, #0
   15e64:	b	15dec <__lxstat64@plt+0x4fc8>
   15e68:	str	r4, [sp, #-8]!
   15e6c:	str	lr, [sp, #4]
   15e70:	mov	r0, #14
   15e74:	bl	10dd0 <nl_langinfo@plt>
   15e78:	cmp	r0, #0
   15e7c:	beq	15ea0 <__lxstat64@plt+0x507c>
   15e80:	ldrb	r2, [r0]
   15e84:	movw	r3, #29584	; 0x7390
   15e88:	movt	r3, #1
   15e8c:	cmp	r2, #0
   15e90:	moveq	r0, r3
   15e94:	ldr	r4, [sp]
   15e98:	add	sp, sp, #4
   15e9c:	pop	{pc}		; (ldr pc, [sp], #4)
   15ea0:	movw	r0, #29584	; 0x7390
   15ea4:	movt	r0, #1
   15ea8:	b	15e94 <__lxstat64@plt+0x5070>
   15eac:	strd	r4, [sp, #-20]!	; 0xffffffec
   15eb0:	strd	r6, [sp, #8]
   15eb4:	str	lr, [sp, #16]
   15eb8:	sub	sp, sp, #12
   15ebc:	mov	r7, r1
   15ec0:	mov	r5, r2
   15ec4:	subs	r6, r0, #0
   15ec8:	addeq	r6, sp, #4
   15ecc:	mov	r0, r6
   15ed0:	bl	10cd4 <mbrtowc@plt>
   15ed4:	mov	r4, r0
   15ed8:	cmp	r5, #0
   15edc:	cmnne	r0, #3
   15ee0:	bhi	15efc <__lxstat64@plt+0x50d8>
   15ee4:	mov	r0, r4
   15ee8:	add	sp, sp, #12
   15eec:	ldrd	r4, [sp]
   15ef0:	ldrd	r6, [sp, #8]
   15ef4:	add	sp, sp, #16
   15ef8:	pop	{pc}		; (ldr pc, [sp], #4)
   15efc:	mov	r0, #0
   15f00:	bl	15f58 <__lxstat64@plt+0x5134>
   15f04:	cmp	r0, #0
   15f08:	bne	15ee4 <__lxstat64@plt+0x50c0>
   15f0c:	ldrb	r3, [r7]
   15f10:	str	r3, [r6]
   15f14:	mov	r4, #1
   15f18:	b	15ee4 <__lxstat64@plt+0x50c0>
   15f1c:	str	r4, [sp, #-8]!
   15f20:	str	lr, [sp, #4]
   15f24:	umull	r2, r3, r1, r2
   15f28:	cmp	r3, #0
   15f2c:	bne	15f44 <__lxstat64@plt+0x5120>
   15f30:	mov	r1, r2
   15f34:	bl	15b34 <__lxstat64@plt+0x4d10>
   15f38:	ldr	r4, [sp]
   15f3c:	add	sp, sp, #4
   15f40:	pop	{pc}		; (ldr pc, [sp], #4)
   15f44:	bl	10d4c <__errno_location@plt>
   15f48:	mov	r3, #12
   15f4c:	str	r3, [r0]
   15f50:	mov	r0, #0
   15f54:	b	15f38 <__lxstat64@plt+0x5114>
   15f58:	push	{lr}		; (str lr, [sp, #-4]!)
   15f5c:	sub	sp, sp, #268	; 0x10c
   15f60:	movw	r2, #257	; 0x101
   15f64:	add	r1, sp, #4
   15f68:	bl	15fb4 <__lxstat64@plt+0x5190>
   15f6c:	cmp	r0, #0
   15f70:	movne	r0, #0
   15f74:	bne	15fac <__lxstat64@plt+0x5188>
   15f78:	movw	r1, #29592	; 0x7398
   15f7c:	movt	r1, #1
   15f80:	add	r0, sp, #4
   15f84:	bl	10bfc <strcmp@plt>
   15f88:	cmp	r0, #0
   15f8c:	beq	15fa8 <__lxstat64@plt+0x5184>
   15f90:	movw	r1, #29596	; 0x739c
   15f94:	movt	r1, #1
   15f98:	add	r0, sp, #4
   15f9c:	bl	10bfc <strcmp@plt>
   15fa0:	adds	r0, r0, #0
   15fa4:	movne	r0, #1
   15fa8:	and	r0, r0, #1
   15fac:	add	sp, sp, #268	; 0x10c
   15fb0:	pop	{pc}		; (ldr pc, [sp], #4)
   15fb4:	strd	r4, [sp, #-16]!
   15fb8:	str	r6, [sp, #8]
   15fbc:	str	lr, [sp, #12]
   15fc0:	mov	r6, r1
   15fc4:	mov	r4, r2
   15fc8:	mov	r1, #0
   15fcc:	bl	10db8 <setlocale@plt>
   15fd0:	subs	r5, r0, #0
   15fd4:	beq	16018 <__lxstat64@plt+0x51f4>
   15fd8:	mov	r0, r5
   15fdc:	bl	10d40 <strlen@plt>
   15fe0:	cmp	r4, r0
   15fe4:	bhi	16034 <__lxstat64@plt+0x5210>
   15fe8:	cmp	r4, #0
   15fec:	moveq	r0, #34	; 0x22
   15ff0:	beq	16048 <__lxstat64@plt+0x5224>
   15ff4:	sub	r4, r4, #1
   15ff8:	mov	r2, r4
   15ffc:	mov	r1, r5
   16000:	mov	r0, r6
   16004:	bl	10c38 <memcpy@plt>
   16008:	mov	r3, #0
   1600c:	strb	r3, [r6, r4]
   16010:	mov	r0, #34	; 0x22
   16014:	b	16048 <__lxstat64@plt+0x5224>
   16018:	cmp	r4, #0
   1601c:	moveq	r0, #22
   16020:	beq	16048 <__lxstat64@plt+0x5224>
   16024:	mov	r3, #0
   16028:	strb	r3, [r6]
   1602c:	mov	r0, #22
   16030:	b	16048 <__lxstat64@plt+0x5224>
   16034:	add	r2, r0, #1
   16038:	mov	r1, r5
   1603c:	mov	r0, r6
   16040:	bl	10c38 <memcpy@plt>
   16044:	mov	r0, #0
   16048:	ldrd	r4, [sp]
   1604c:	ldr	r6, [sp, #8]
   16050:	add	sp, sp, #12
   16054:	pop	{pc}		; (ldr pc, [sp], #4)
   16058:	str	r4, [sp, #-8]!
   1605c:	str	lr, [sp, #4]
   16060:	mov	r1, #0
   16064:	bl	10db8 <setlocale@plt>
   16068:	ldr	r4, [sp]
   1606c:	add	sp, sp, #4
   16070:	pop	{pc}		; (ldr pc, [sp], #4)
   16074:	cmp	r3, #0
   16078:	cmpeq	r2, #0
   1607c:	bne	16094 <__lxstat64@plt+0x5270>
   16080:	cmp	r1, #0
   16084:	cmpeq	r0, #0
   16088:	mvnne	r1, #0
   1608c:	mvnne	r0, #0
   16090:	b	160b0 <__lxstat64@plt+0x528c>
   16094:	sub	sp, sp, #8
   16098:	push	{sp, lr}
   1609c:	bl	160c0 <__lxstat64@plt+0x529c>
   160a0:	ldr	lr, [sp, #4]
   160a4:	add	sp, sp, #8
   160a8:	pop	{r2, r3}
   160ac:	bx	lr
   160b0:	push	{r1, lr}
   160b4:	mov	r0, #8
   160b8:	bl	10bf0 <raise@plt>
   160bc:	pop	{r1, pc}
   160c0:	cmp	r1, r3
   160c4:	cmpeq	r0, r2
   160c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   160cc:	mov	r4, r0
   160d0:	movcc	r0, #0
   160d4:	mov	r5, r1
   160d8:	ldr	lr, [sp, #36]	; 0x24
   160dc:	movcc	r1, r0
   160e0:	bcc	161dc <__lxstat64@plt+0x53b8>
   160e4:	cmp	r3, #0
   160e8:	clzeq	ip, r2
   160ec:	clzne	ip, r3
   160f0:	addeq	ip, ip, #32
   160f4:	cmp	r5, #0
   160f8:	clzeq	r1, r4
   160fc:	addeq	r1, r1, #32
   16100:	clzne	r1, r5
   16104:	sub	ip, ip, r1
   16108:	sub	sl, ip, #32
   1610c:	lsl	r9, r3, ip
   16110:	rsb	fp, ip, #32
   16114:	orr	r9, r9, r2, lsl sl
   16118:	orr	r9, r9, r2, lsr fp
   1611c:	lsl	r8, r2, ip
   16120:	cmp	r5, r9
   16124:	cmpeq	r4, r8
   16128:	movcc	r0, #0
   1612c:	movcc	r1, r0
   16130:	bcc	1614c <__lxstat64@plt+0x5328>
   16134:	mov	r0, #1
   16138:	subs	r4, r4, r8
   1613c:	lsl	r1, r0, sl
   16140:	orr	r1, r1, r0, lsr fp
   16144:	lsl	r0, r0, ip
   16148:	sbc	r5, r5, r9
   1614c:	cmp	ip, #0
   16150:	beq	161dc <__lxstat64@plt+0x53b8>
   16154:	lsr	r6, r8, #1
   16158:	orr	r6, r6, r9, lsl #31
   1615c:	lsr	r7, r9, #1
   16160:	mov	r2, ip
   16164:	b	16188 <__lxstat64@plt+0x5364>
   16168:	subs	r3, r4, r6
   1616c:	sbc	r8, r5, r7
   16170:	adds	r3, r3, r3
   16174:	adc	r8, r8, r8
   16178:	adds	r4, r3, #1
   1617c:	adc	r5, r8, #0
   16180:	subs	r2, r2, #1
   16184:	beq	161a4 <__lxstat64@plt+0x5380>
   16188:	cmp	r5, r7
   1618c:	cmpeq	r4, r6
   16190:	bcs	16168 <__lxstat64@plt+0x5344>
   16194:	adds	r4, r4, r4
   16198:	adc	r5, r5, r5
   1619c:	subs	r2, r2, #1
   161a0:	bne	16188 <__lxstat64@plt+0x5364>
   161a4:	lsr	r3, r4, ip
   161a8:	orr	r3, r3, r5, lsl fp
   161ac:	lsr	r2, r5, ip
   161b0:	orr	r3, r3, r5, lsr sl
   161b4:	adds	r0, r0, r4
   161b8:	mov	r4, r3
   161bc:	lsl	r3, r2, ip
   161c0:	orr	r3, r3, r4, lsl sl
   161c4:	lsl	ip, r4, ip
   161c8:	orr	r3, r3, r4, lsr fp
   161cc:	adc	r1, r1, r5
   161d0:	subs	r0, r0, ip
   161d4:	mov	r5, r2
   161d8:	sbc	r1, r1, r3
   161dc:	cmp	lr, #0
   161e0:	strdne	r4, [lr]
   161e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   161e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   161ec:	mov	r7, r0
   161f0:	ldr	r6, [pc, #72]	; 16240 <__lxstat64@plt+0x541c>
   161f4:	ldr	r5, [pc, #72]	; 16244 <__lxstat64@plt+0x5420>
   161f8:	add	r6, pc, r6
   161fc:	add	r5, pc, r5
   16200:	sub	r6, r6, r5
   16204:	mov	r8, r1
   16208:	mov	r9, r2
   1620c:	bl	10bb8 <calloc@plt-0x20>
   16210:	asrs	r6, r6, #2
   16214:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   16218:	mov	r4, #0
   1621c:	add	r4, r4, #1
   16220:	ldr	r3, [r5], #4
   16224:	mov	r2, r9
   16228:	mov	r1, r8
   1622c:	mov	r0, r7
   16230:	blx	r3
   16234:	cmp	r6, r4
   16238:	bne	1621c <__lxstat64@plt+0x53f8>
   1623c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16240:	andeq	r1, r1, r4, lsl sp
   16244:	andeq	r1, r1, ip, lsl #26
   16248:	bx	lr
   1624c:	ldr	r3, [pc, #12]	; 16260 <__lxstat64@plt+0x543c>
   16250:	mov	r1, #0
   16254:	add	r3, pc, r3
   16258:	ldr	r2, [r3]
   1625c:	b	10d58 <__cxa_atexit@plt>
   16260:	andeq	r1, r1, r0, lsl #29

Disassembly of section .fini:

00016264 <.fini>:
   16264:	push	{r3, lr}
   16268:	pop	{r3, pc}
