{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572901498185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572901498185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 16:04:57 2019 " "Processing started: Mon Nov 04 16:04:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572901498185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572901498185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572901498185 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572901499910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/lab4/ch6_codes/top_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/lab4/ch6_codes/top_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_calc-top_stru " "Found design unit 1: top_calc-top_stru" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500674 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_calc " "Found entity 1: top_calc" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572901500674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/lab4/ch6_codes/reg8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/lab4/ch6_codes/reg8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_8FF-behv " "Found design unit 1: D_8FF-behv" {  } { { "../Ch6_Codes/reg8bits.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/reg8bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500690 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_8FF " "Found entity 1: D_8FF" {  } { { "../Ch6_Codes/reg8bits.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/reg8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572901500690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/lab4/ch6_codes/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/lab4/ch6_codes/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_4FF-behv " "Found design unit 1: D_4FF-behv" {  } { { "../Ch6_Codes/reg4bits.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/reg4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500705 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_4FF " "Found entity 1: D_4FF" {  } { { "../Ch6_Codes/reg4bits.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572901500705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/lab4/ch6_codes/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/lab4/ch6_codes/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-mux_stru " "Found design unit 1: mux4x1-mux_stru" {  } { { "../Ch6_Codes/mux4x1.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/mux4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500721 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "../Ch6_Codes/mux4x1.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572901500721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/lab4/ch6_codes/decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/lab4/ch6_codes/decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-Decod7seg_stru " "Found design unit 1: Decod7seg-Decod7seg_stru" {  } { { "../Ch6_Codes/Decod7seg.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/Decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500752 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "../Ch6_Codes/Decod7seg.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572901500752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/lab4/ch6_codes/c4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/lab4/ch6_codes/c4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C4-c4_stru " "Found design unit 1: C4-c4_stru" {  } { { "../Ch6_Codes/c4.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/c4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500768 ""} { "Info" "ISGN_ENTITY_NAME" "1 C4 " "Found entity 1: C4" {  } { { "../Ch6_Codes/c4.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/c4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572901500768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/lab4/ch6_codes/c3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/lab4/ch6_codes/c3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C3-c3_estr " "Found design unit 1: C3-c3_estr" {  } { { "../Ch6_Codes/c3.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/c3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500783 ""} { "Info" "ISGN_ENTITY_NAME" "1 C3 " "Found entity 1: C3" {  } { { "../Ch6_Codes/c3.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/c3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572901500783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/lab4/ch6_codes/c2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/lab4/ch6_codes/c2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C2-c2_estr " "Found design unit 1: C2-c2_estr" {  } { { "../Ch6_Codes/c2.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/c2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500815 ""} { "Info" "ISGN_ENTITY_NAME" "1 C2 " "Found entity 1: C2" {  } { { "../Ch6_Codes/c2.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/c2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572901500815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/lab4/ch6_codes/c1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/lab4/ch6_codes/c1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C1-c1_estr " "Found design unit 1: C1-c1_estr" {  } { { "../Ch6_Codes/c1.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/c1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500846 ""} { "Info" "ISGN_ENTITY_NAME" "1 C1 " "Found entity 1: C1" {  } { { "../Ch6_Codes/c1.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/c1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572901500846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572901500846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_calc " "Elaborating entity \"top_calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572901501002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C1 C1:L1 " "Elaborating entity \"C1\" for hierarchy \"C1:L1\"" {  } { { "../Ch6_Codes/top_calc.vhd" "L1" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572901501080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C2 C2:L2 " "Elaborating entity \"C2\" for hierarchy \"C2:L2\"" {  } { { "../Ch6_Codes/top_calc.vhd" "L2" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572901501095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C3 C3:L3 " "Elaborating entity \"C3\" for hierarchy \"C3:L3\"" {  } { { "../Ch6_Codes/top_calc.vhd" "L3" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572901501111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C4 C4:L4 " "Elaborating entity \"C4\" for hierarchy \"C4:L4\"" {  } { { "../Ch6_Codes/top_calc.vhd" "L4" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572901501111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:L5 " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:L5\"" {  } { { "../Ch6_Codes/top_calc.vhd" "L5" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572901501127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_4FF D_4FF:L6 " "Elaborating entity \"D_4FF\" for hierarchy \"D_4FF:L6\"" {  } { { "../Ch6_Codes/top_calc.vhd" "L6" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572901501142 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST reg4bits.vhd(18) " "VHDL Process Statement warning at reg4bits.vhd(18): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ch6_Codes/reg4bits.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/reg4bits.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572901501142 "|top_calc|D_4FF:L6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_8FF D_8FF:L8 " "Elaborating entity \"D_8FF\" for hierarchy \"D_8FF:L8\"" {  } { { "../Ch6_Codes/top_calc.vhd" "L8" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572901501158 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST reg8bits.vhd(18) " "VHDL Process Statement warning at reg8bits.vhd(18): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ch6_Codes/reg8bits.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/reg8bits.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572901501158 "|top_calc|D_8FF:L8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Decod7seg:L9 " "Elaborating entity \"Decod7seg\" for hierarchy \"Decod7seg:L9\"" {  } { { "../Ch6_Codes/top_calc.vhd" "L9" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572901501173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572901502265 "|top_calc|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572901502265 "|top_calc|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572901502265 "|top_calc|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572901502265 "|top_calc|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572901502265 "|top_calc|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572901502265 "|top_calc|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572901502265 "|top_calc|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572901502265 "|top_calc|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572901502265 "|top_calc|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572901502265 "|top_calc|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572901502265 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1572901502421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572901503373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572901503373 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572901503638 "|top_calc|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../Ch6_Codes/top_calc.vhd" "" { Text "D:/School/CEG/Lab4/Ch6_Codes/top_calc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572901503638 "|top_calc|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1572901503638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572901503638 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572901503638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572901503638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572901503638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572901503779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 16:05:03 2019 " "Processing ended: Mon Nov 04 16:05:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572901503779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572901503779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572901503779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572901503779 ""}
