query,design,instance_path,locations
Cwe1234,cv32e40p_fp_wrapper,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v:[4699-4703,4740-4741,4743-4745,4751-4768] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v:[4694] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v:[4695] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v:[4698] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v:[4698]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65213-65215,65217-65219,65229,65243] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65233,65238] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65239] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65232] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65232]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64594-64596,64598-64600,64610,64624] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64614,64619] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64620] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64613] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64613]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64245-64247,64349,64393-64395,64397-64399,64409,64423] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64413,64418] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64419] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64332,64412] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64332,64412]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65394-65396,65398-65400,65410,65424] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65414,65419] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65420] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65413] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65413]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64864-64866,64968,65012-65014,65016-65018,65028,65042] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65032,65037] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65038] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64951,65031] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64951,65031]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64775-64777,64779-64781,64791,64805] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64795,64800] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64801] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64794] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64794]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60513,60515-60517,60531-60536,60544,60558] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60548,60553] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60554] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60512,60547] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60512,60547]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68390,68392-68394,68412-68417,68425,68439] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68429,68434] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68435] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68389,68428] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68389,68428]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[57957,57959-57961,57979-57984,57992,58006] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[57996,58001] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[58002] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[57956,57995] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[57956,57995]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64282,64284-64286,64300-64305,64313,64327] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64317,64322] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64323] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64281,64316] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64281,64316]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[62919-62924,63015-63016] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[63060] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[62666] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[62999] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[62999]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68146,68148-68150,68168-68173,68181,68195] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68185,68190] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68191] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68145,68184] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68145,68184]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70945,70947-70949,70963-70968,70976,70990] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70980,70985] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70986] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70944,70979] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70944,70979]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70853,70855-70857,70871-70876,70884,70898] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70888,70893] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70894] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70852,70887] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70852,70887]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64935,64937-64939,64953-64958,64966,64980] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64970,64975] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64976] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64934,64969] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64934,64969]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65027,65029-65031,65045-65050,65058,65072] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65062,65067] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65068] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65026,65061] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65026,65061]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52996-52998,53000-53002,53012,53026] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53016,53021] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53022] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53015] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53015]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53027-53032,53040,53054] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53044,53049] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53050] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53043] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53043]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52964-52966,52968-52970,52980,52994,53153-53155,53160] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52984,52989] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52990] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52983,53159] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52983,53159]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59596,59598-59600,59614-59619,59627,59640] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59631,59636] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59637] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59595,59630] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59595,59630]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68268,68270-68272,68290-68295,68303,68317] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68307,68312] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68313] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68267,68306] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68267,68306]"
Cwe1271,soc_peripherals,cwe1271,"Match #25@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65076-65077]"
Cwe1271,soc_peripherals,cwe1271,"Match #69@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60481-60482]"
Cwe1271,soc_peripherals,cwe1271,"Match #70@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[62779-62780]"
Cwe1271,soc_peripherals,cwe1271,"Match #47@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68448-68449]"
Cwe1271,soc_peripherals,cwe1271,"Match #29@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68200-68201]"
Cwe1271,soc_peripherals,cwe1271,"Match #8@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[58025-58026]"
Cwe1271,soc_peripherals,cwe1271,"Match #50@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68454-68455]"
Cwe1271,soc_peripherals,cwe1271,"Match #46@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68446-68447]"
Cwe1271,soc_peripherals,cwe1271,"Match #67@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[57948-57949]"
Cwe1271,soc_peripherals,cwe1271,"Match #77@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65749-65750]"
Cwe1271,soc_peripherals,cwe1271,"Match #34@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68210-68211]"
Cwe1271,soc_peripherals,cwe1271,"Match #21@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64984-64985]"
Cwe1271,soc_peripherals,cwe1271,"Match #65@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[41250-41251]"
Cwe1271,soc_peripherals,cwe1271,"Match #48@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68450-68451]"
Cwe1271,soc_peripherals,cwe1271,"Match #19@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64335-64336]"
Cwe1271,soc_peripherals,cwe1271,"Match #41@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68330-68331]"
Cwe1271,soc_peripherals,cwe1271,"Match #60@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70996-70997]"
Cwe1271,soc_peripherals,cwe1271,"Match #61@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70998-70999]"
Cwe1271,soc_peripherals,cwe1271,"Match #59@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70994-70995]"
Cwe1271,soc_peripherals,cwe1271,"Match #3@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[58015-58016]"
Cwe1271,soc_peripherals,cwe1271,"Match #33@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68208-68209]"
Cwe1271,soc_peripherals,cwe1271,"Match #44@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68336-68337]"
Cwe1271,soc_peripherals,cwe1271,"Match #49@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68452-68453]"
Cwe1271,soc_peripherals,cwe1271,"Match #68@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59806-59807]"
Cwe1271,soc_peripherals,cwe1271,"Match #16@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60568-60569]"
Cwe1271,soc_peripherals,cwe1271,"Match #76@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65739-65740]"
Cwe1271,soc_peripherals,cwe1271,"Match #79@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65757-65758]"
Cwe1271,soc_peripherals,cwe1271,"Match #15@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60566-60567]"
Cwe1271,soc_peripherals,cwe1271,"Match #78@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65753-65754]"
Cwe1271,soc_peripherals,cwe1271,"Match #35@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68212-68213]"
Cwe1271,soc_peripherals,cwe1271,"Match #62@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[71000-71001]"
Cwe1271,soc_peripherals,cwe1271,"Match #22@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64986-64987]"
Cwe1271,soc_peripherals,cwe1271,"Match #52@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68458-68459]"
Cwe1271,soc_peripherals,cwe1271,"Match #72@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65711-65712]"
Cwe1271,soc_peripherals,cwe1271,"Match #0@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[57889-57890]"
Cwe1271,soc_peripherals,cwe1271,"Match #73@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65721-65722]"
Cwe1271,soc_peripherals,cwe1271,"Match #83@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65779-65780]"
Cwe1271,soc_peripherals,cwe1271,"Match #37@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68322-68323]"
Cwe1271,soc_peripherals,cwe1271,"Match #11@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59648-59649]"
Cwe1271,soc_peripherals,cwe1271,"Match #42@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68332-68333]"
Cwe1271,soc_peripherals,cwe1271,"Match #7@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[58023-58024]"
Cwe1271,soc_peripherals,cwe1271,"Match #5@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[58019-58020]"
Cwe1271,soc_peripherals,cwe1271,"Match #40@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68328-68329]"
Cwe1271,soc_peripherals,cwe1271,"Match #43@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68334-68335]"
Cwe1271,soc_peripherals,cwe1271,"Match #66@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[41254-41255]"
Cwe1271,soc_peripherals,cwe1271,"Match #27@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65080-65081]"
Cwe1271,soc_peripherals,cwe1271,"Match #28@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65082-65083]"
Cwe1271,soc_peripherals,cwe1271,"Match #57@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70906-70907]"
Cwe1271,soc_peripherals,cwe1271,"Match #82@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65775-65776]"
Cwe1271,soc_peripherals,cwe1271,"Match #84@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68055-68056]"
Cwe1271,soc_peripherals,cwe1271,"Match #20@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64337-64338]"
Cwe1271,soc_peripherals,cwe1271,"Match #24@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64990-64991]"
Cwe1271,soc_peripherals,cwe1271,"Match #55@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70902-70903]"
Cwe1271,soc_peripherals,cwe1271,"Match #30@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68202-68203]"
Cwe1271,soc_peripherals,cwe1271,"Match #45@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68444-68445]"
Cwe1271,soc_peripherals,cwe1271,"Match #53@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70053-70054]"
Cwe1271,soc_peripherals,cwe1271,"Match #1@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[58011-58012]"
Cwe1271,soc_peripherals,cwe1271,"Match #31@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68204-68205]"
Cwe1271,soc_peripherals,cwe1271,"Match #54@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70055-70056]"
Cwe1271,soc_peripherals,cwe1271,"Match #23@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64988-64989]"
Cwe1271,soc_peripherals,cwe1271,"Match #75@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65735-65736]"
Cwe1271,soc_peripherals,cwe1271,"Match #63@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[41242-41243]"
Cwe1271,soc_peripherals,cwe1271,"Match #32@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68206-68207]"
Cwe1271,soc_peripherals,cwe1271,"Match #56@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70904-70905]"
Cwe1271,soc_peripherals,cwe1271,"Match #14@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60564-60565]"
Cwe1271,soc_peripherals,cwe1271,"Match #17@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64331-64332]"
Cwe1271,soc_peripherals,cwe1271,"Match #2@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[58013-58014]"
Cwe1271,soc_peripherals,cwe1271,"Match #9@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59644-59645]"
Cwe1271,soc_peripherals,cwe1271,"Match #18@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64333-64334]"
Cwe1271,soc_peripherals,cwe1271,"Match #13@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60562-60563]"
Cwe1271,soc_peripherals,cwe1271,"Match #51@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68456-68457]"
Cwe1271,soc_peripherals,cwe1271,"Match #6@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[58021-58022]"
Cwe1271,soc_peripherals,cwe1271,"Match #12@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59650-59651]"
Cwe1271,soc_peripherals,cwe1271,"Match #71@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65707-65708]"
Cwe1271,soc_peripherals,cwe1271,"Match #74@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65725-65726]"
Cwe1271,soc_peripherals,cwe1271,"Match #26@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65078-65079]"
Cwe1271,soc_peripherals,cwe1271,"Match #39@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68326-68327]"
Cwe1271,soc_peripherals,cwe1271,"Match #81@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65771-65772]"
Cwe1271,soc_peripherals,cwe1271,"Match #38@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68324-68325]"
Cwe1271,soc_peripherals,cwe1271,"Match #4@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[58017-58018]"
Cwe1271,soc_peripherals,cwe1271,"Match #10@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59646-59647]"
Cwe1271,soc_peripherals,cwe1271,"Match #58@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70908-70909]"
Cwe1271,soc_peripherals,cwe1271,"Match #80@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65767-65768]"
Cwe1271,soc_peripherals,cwe1271,"Match #64@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[41246-41247]"
Cwe1271,soc_peripherals,cwe1271,"Match #36@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68214-68215]"
Cwe1271,udma_core,cwe1271,"Match #107@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6906-6907]"
Cwe1271,udma_core,cwe1271,"Match #149@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6212-6213]"
Cwe1271,udma_core,cwe1271,"Match #143@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6308-6309]"
Cwe1271,udma_core,cwe1271,"Match #100@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6993-6994]"
Cwe1271,udma_core,cwe1271,"Match #36@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7745-7746]"
Cwe1271,udma_core,cwe1271,"Match #144@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6305-6306]"
Cwe1271,udma_core,cwe1271,"Match #22@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7973-7974]"
Cwe1271,udma_core,cwe1271,"Match #148@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6215-6216]"
Cwe1271,udma_core,cwe1271,"Match #235@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5167-5168]"
Cwe1271,udma_core,cwe1271,"Match #209@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5260-5261]"
Cwe1271,udma_core,cwe1271,"Match #223@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5209-5210]"
Cwe1271,udma_core,cwe1271,"Match #245@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7426-7427]"
Cwe1271,udma_core,cwe1271,"Match #177@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5894-5895]"
Cwe1271,udma_core,cwe1271,"Match #17@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8089-8090]"
Cwe1271,udma_core,cwe1271,"Match #95@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7074-7075]"
Cwe1271,udma_core,cwe1271,"Match #122@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6663-6664]"
Cwe1271,udma_core,cwe1271,"Match #25@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7964-7965]"
Cwe1271,udma_core,cwe1271,"Match #106@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6909-6910]"
Cwe1271,udma_core,cwe1271,"Match #226@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5198-5199]"
Cwe1271,udma_core,cwe1271,"Match #189@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5702-5703]"
Cwe1271,udma_core,cwe1271,"Match #170@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5993-5994]"
Cwe1271,udma_core,cwe1271,"Match #152@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6203-6204]"
Cwe1271,udma_core,cwe1271,"Match #45@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7509-7510]"
Cwe1271,udma_core,cwe1271,"Match #134@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5463-5464]"
Cwe1271,udma_core,cwe1271,"Match #184@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5795-5796]"
Cwe1271,udma_core,cwe1271,"Match #72@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6573-6574]"
Cwe1271,udma_core,cwe1271,"Match #0@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8218-8219]"
Cwe1271,udma_core,cwe1271,"Match #192@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5693-5694]"
Cwe1271,udma_core,cwe1271,"Match #224@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5214-5215]"
Cwe1271,udma_core,cwe1271,"Match #20@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7979-7980]"
Cwe1271,udma_core,cwe1271,"Match #147@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6218-6219]"
Cwe1271,udma_core,cwe1271,"Match #23@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7970-7971]"
Cwe1271,udma_core,cwe1271,"Match #66@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7325-7326]"
Cwe1271,udma_core,cwe1271,"Match #67@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7287-7288]"
Cwe1271,udma_core,cwe1271,"Match #56@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7393-7394]"
Cwe1271,udma_core,cwe1271,"Match #249@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6349-6350]"
Cwe1271,udma_core,cwe1271,"Match #81@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7248-7249]"
Cwe1271,udma_core,cwe1271,"Match #3@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8275-8276]"
Cwe1271,udma_core,cwe1271,"Match #120@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6735-6736]"
Cwe1271,udma_core,cwe1271,"Match #171@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5912-5913]"
Cwe1271,udma_core,cwe1271,"Match #64@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7369-7370]"
Cwe1271,udma_core,cwe1271,"Match #161@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6098-6099]"
Cwe1271,udma_core,cwe1271,"Match #188@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5705-5706]"
Cwe1271,udma_core,cwe1271,"Match #96@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7071-7072]"
Cwe1271,udma_core,cwe1271,"Match #99@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6996-6997]"
Cwe1271,udma_core,cwe1271,"Match #15@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8029-8030]"
Cwe1271,udma_core,cwe1271,"Match #53@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7407-7408]"
Cwe1271,udma_core,cwe1271,"Match #63@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7372-7373]"
Cwe1271,udma_core,cwe1271,"Match #153@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6200-6201]"
Cwe1271,udma_core,cwe1271,"Match #165@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6008-6009]"
Cwe1271,udma_core,cwe1271,"Match #47@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7455-7456]"
Cwe1271,udma_core,cwe1271,"Match #200@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5591-5592]"
Cwe1271,udma_core,cwe1271,"Match #86@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7167-7168]"
Cwe1271,udma_core,cwe1271,"Match #195@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5606-5607]"
Cwe1271,udma_core,cwe1271,"Match #172@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5909-5910]"
Cwe1271,udma_core,cwe1271,"Match #75@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6564-6565]"
Cwe1271,udma_core,cwe1271,"Match #157@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6110-6111]"
Cwe1271,udma_core,cwe1271,"Match #54@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7404-7405]"
Cwe1271,udma_core,cwe1271,"Match #137@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5454-5455]"
Cwe1271,udma_core,cwe1271,"Match #91@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7086-7087]"
Cwe1271,udma_core,cwe1271,"Match #26@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7838-7839]"
Cwe1271,udma_core,cwe1271,"Match #180@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5807-5808]"
Cwe1271,udma_core,cwe1271,"Match #167@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6002-6003]"
Cwe1271,udma_core,cwe1271,"Match #94@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7077-7078]"
Cwe1271,udma_core,cwe1271,"Match #19@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7982-7983]"
Cwe1271,udma_core,cwe1271,"Match #214@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5240-5241]"
Cwe1271,udma_core,cwe1271,"Match #155@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6116-6117]"
Cwe1271,udma_core,cwe1271,"Match #115@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6750-6751]"
Cwe1271,udma_core,cwe1271,"Match #28@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7832-7833]"
Cwe1271,udma_core,cwe1271,"Match #176@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5897-5898]"
Cwe1271,udma_core,cwe1271,"Match #18@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8051-8052]"
Cwe1271,udma_core,cwe1271,"Match #10@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8153-8154]"
Cwe1271,udma_core,cwe1271,"Match #73@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6570-6571]"
Cwe1271,udma_core,cwe1271,"Match #240@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7451-7452]"
Cwe1271,udma_core,cwe1271,"Match #92@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7083-7084]"
Cwe1271,udma_core,cwe1271,"Match #228@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5200-5201]"
Cwe1271,udma_core,cwe1271,"Match #126@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6651-6652]"
Cwe1271,udma_core,cwe1271,"Match #183@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5798-5799]"
Cwe1271,udma_core,cwe1271,"Match #159@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6104-6105]"
Cwe1271,udma_core,cwe1271,"Match #98@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6999-7000]"
Cwe1271,udma_core,cwe1271,"Match #138@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5451-5452]"
Cwe1271,udma_core,cwe1271,"Match #136@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5457-5458]"
Cwe1271,udma_core,cwe1271,"Match #8@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8159-8160]"
Cwe1271,udma_core,cwe1271,"Match #83@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7242-7243]"
Cwe1271,udma_core,cwe1271,"Match #74@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6567-6568]"
Cwe1271,udma_core,cwe1271,"Match #84@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7239-7240]"
Cwe1271,udma_core,cwe1271,"Match #187@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5708-5709]"
Cwe1271,udma_core,cwe1271,"Match #156@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6113-6114]"
Cwe1271,udma_core,cwe1271,"Match #219@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5223-5224]"
Cwe1271,udma_core,cwe1271,"Match #128@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6445-6446]"
Cwe1271,udma_core,cwe1271,"Match #191@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5696-5697]"
Cwe1271,udma_core,cwe1271,"Match #117@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6744-6745]"
Cwe1271,udma_core,cwe1271,"Match #101@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6990-6991]"
Cwe1271,udma_core,cwe1271,"Match #49@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7419-7420]"
Cwe1271,udma_core,cwe1271,"Match #60@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7381-7382]"
Cwe1271,udma_core,cwe1271,"Match #129@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6407-6408]"
Cwe1271,udma_core,cwe1271,"Match #110@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6831-6832]"
Cwe1271,udma_core,cwe1271,"Match #34@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7868-7869]"
Cwe1271,udma_core,cwe1271,"Match #9@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8156-8157]"
Cwe1271,udma_core,cwe1271,"Match #221@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5218-5219]"
Cwe1271,udma_core,cwe1271,"Match #59@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7384-7385]"
Cwe1271,udma_core,cwe1271,"Match #57@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7390-7391]"
Cwe1271,udma_core,cwe1271,"Match #46@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7506-7507]"
Cwe1271,udma_core,cwe1271,"Match #141@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6314-6315]"
Cwe1271,udma_core,cwe1271,"Match #79@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7254-7255]"
Cwe1271,udma_core,cwe1271,"Match #186@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5789-5790]"
Cwe1271,udma_core,cwe1271,"Match #158@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6107-6108]"
Cwe1271,udma_core,cwe1271,"Match #11@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8150-8151]"
Cwe1271,udma_core,cwe1271,"Match #71@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6576-6577]"
Cwe1271,udma_core,cwe1271,"Match #241@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7446-7447]"
Cwe1271,udma_core,cwe1271,"Match #70@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6579-6580]"
Cwe1271,udma_core,cwe1271,"Match #203@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5282-5283]"
Cwe1271,udma_core,cwe1271,"Match #121@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6666-6667]"
Cwe1271,udma_core,cwe1271,"Match #87@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7164-7165]"
Cwe1271,udma_core,cwe1271,"Match #244@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7431-7432]"
Cwe1271,udma_core,cwe1271,"Match #30@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7826-7827]"
Cwe1271,udma_core,cwe1271,"Match #220@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5228-5229]"
Cwe1271,udma_core,cwe1271,"Match #234@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5170-5171]"
Cwe1271,udma_core,cwe1271,"Match #150@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6209-6210]"
Cwe1271,udma_core,cwe1271,"Match #90@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7155-7156]"
Cwe1271,udma_core,cwe1271,"Match #163@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6014-6015]"
Cwe1271,udma_core,cwe1271,"Match #127@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6448-6449]"
Cwe1271,udma_core,cwe1271,"Match #175@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5900-5901]"
Cwe1271,udma_core,cwe1271,"Match #229@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5190-5191]"
Cwe1271,udma_core,cwe1271,"Match #65@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7328-7329]"
Cwe1271,udma_core,cwe1271,"Match #151@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6206-6207]"
Cwe1271,udma_core,cwe1271,"Match #213@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5246-5247]"
Cwe1271,udma_core,cwe1271,"Match #218@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5226-5227]"
Cwe1271,udma_core,cwe1271,"Match #16@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8092-8093]"
Cwe1271,udma_core,cwe1271,"Match #108@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6903-6904]"
Cwe1271,udma_core,cwe1271,"Match #38@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7687-7688]"
Cwe1271,udma_core,cwe1271,"Match #123@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6660-6661]"
Cwe1271,udma_core,cwe1271,"Match #211@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5251-5252]"
Cwe1271,udma_core,cwe1271,"Match #4@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8272-8273]"
Cwe1271,udma_core,cwe1271,"Match #21@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7976-7977]"
Cwe1271,udma_core,cwe1271,"Match #215@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5237-5238]"
Cwe1271,udma_core,cwe1271,"Match #246@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7397-7398]"
Cwe1271,udma_core,cwe1271,"Match #168@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5999-6000]"
Cwe1271,udma_core,cwe1271,"Match #52@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7410-7411]"
Cwe1271,udma_core,cwe1271,"Match #198@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5597-5598]"
Cwe1271,udma_core,cwe1271,"Match #201@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5588-5589]"
Cwe1271,udma_core,cwe1271,"Match #204@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5278-5279]"
Cwe1271,udma_core,cwe1271,"Match #40@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7681-7682]"
Cwe1271,udma_core,cwe1271,"Match #160@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6101-6102]"
Cwe1271,udma_core,cwe1271,"Match #196@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5603-5604]"
Cwe1271,udma_core,cwe1271,"Match #231@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5181-5182]"
Cwe1271,udma_core,cwe1271,"Match #50@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7416-7417]"
Cwe1271,udma_core,cwe1271,"Match #139@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6320-6321]"
Cwe1271,udma_core,cwe1271,"Match #230@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5184-5185]"
Cwe1271,udma_core,cwe1271,"Match #242@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7441-7442]"
Cwe1271,udma_core,cwe1271,"Match #76@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6561-6562]"
Cwe1271,udma_core,cwe1271,"Match #104@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6915-6916]"
Cwe1271,udma_core,cwe1271,"Match #24@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7967-7968]"
Cwe1271,udma_core,cwe1271,"Match #44@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7669-7670]"
Cwe1271,udma_core,cwe1271,"Match #146@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6299-6300]"
Cwe1271,udma_core,cwe1271,"Match #42@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7675-7676]"
Cwe1271,udma_core,cwe1271,"Match #222@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5212-5213]"
Cwe1271,udma_core,cwe1271,"Match #217@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5232-5233]"
Cwe1271,udma_core,cwe1271,"Match #37@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7690-7691]"
Cwe1271,udma_core,cwe1271,"Match #135@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5460-5461]"
Cwe1271,udma_core,cwe1271,"Match #39@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7684-7685]"
Cwe1271,udma_core,cwe1271,"Match #208@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5270-5271]"
Cwe1271,udma_core,cwe1271,"Match #69@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6582-6583]"
Cwe1271,udma_core,cwe1271,"Match #32@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7909-7910]"
Cwe1271,udma_core,cwe1271,"Match #2@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8212-8213]"
Cwe1271,udma_core,cwe1271,"Match #62@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7375-7376]"
Cwe1271,udma_core,cwe1271,"Match #238@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8047-8048]"
Cwe1271,udma_core,cwe1271,"Match #169@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5996-5997]"
Cwe1271,udma_core,cwe1271,"Match #58@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7387-7388]"
Cwe1271,udma_core,cwe1271,"Match #77@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6558-6559]"
Cwe1271,udma_core,cwe1271,"Match #31@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7823-7824]"
Cwe1271,udma_core,cwe1271,"Match #162@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6095-6096]"
Cwe1271,udma_core,cwe1271,"Match #243@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7436-7437]"
Cwe1271,udma_core,cwe1271,"Match #174@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5903-5904]"
Cwe1271,udma_core,cwe1271,"Match #80@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7251-7252]"
Cwe1271,udma_core,cwe1271,"Match #125@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6654-6655]"
Cwe1271,udma_core,cwe1271,"Match #33@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7906-7907]"
Cwe1271,udma_core,cwe1271,"Match #29@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7829-7830]"
Cwe1271,udma_core,cwe1271,"Match #181@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5804-5805]"
Cwe1271,udma_core,cwe1271,"Match #82@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7245-7246]"
Cwe1271,udma_core,cwe1271,"Match #248@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6403-6404]"
Cwe1271,udma_core,cwe1271,"Match #48@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7422-7423]"
Cwe1271,udma_core,cwe1271,"Match #166@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6005-6006]"
Cwe1271,udma_core,cwe1271,"Match #124@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6657-6658]"
Cwe1271,udma_core,cwe1271,"Match #212@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5256-5257]"
Cwe1271,udma_core,cwe1271,"Match #6@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8165-8166]"
Cwe1271,udma_core,cwe1271,"Match #232@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5186-5187]"
Cwe1271,udma_core,cwe1271,"Match #133@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6341-6342]"
Cwe1271,udma_core,cwe1271,"Match #132@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6353-6354]"
Cwe1271,udma_core,cwe1271,"Match #247@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7283-7284]"
Cwe1271,udma_core,cwe1271,"Match #205@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5274-5275]"
Cwe1271,udma_core,cwe1271,"Match #227@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5195-5196]"
Cwe1271,udma_core,cwe1271,"Match #179@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5810-5811]"
Cwe1271,udma_core,cwe1271,"Match #114@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6819-6820]"
Cwe1271,udma_core,cwe1271,"Match #1@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8215-8216]"
Cwe1271,udma_core,cwe1271,"Match #93@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7080-7081]"
Cwe1271,udma_core,cwe1271,"Match #140@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6317-6318]"
Cwe1271,udma_core,cwe1271,"Match #131@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6391-6392]"
Cwe1271,udma_core,cwe1271,"Match #51@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7413-7414]"
Cwe1271,udma_core,cwe1271,"Match #207@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5265-5266]"
Cwe1271,udma_core,cwe1271,"Match #206@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5268-5269]"
Cwe1271,udma_core,cwe1271,"Match #145@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6302-6303]"
Cwe1271,udma_core,cwe1271,"Match #61@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7378-7379]"
Cwe1271,udma_core,cwe1271,"Match #119@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6738-6739]"
Cwe1271,udma_core,cwe1271,"Match #154@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6197-6198]"
Cwe1271,udma_core,cwe1271,"Match #85@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7170-7171]"
Cwe1271,udma_core,cwe1271,"Match #109@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6834-6835]"
Cwe1271,udma_core,cwe1271,"Match #5@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8234-8235]"
Cwe1271,udma_core,cwe1271,"Match #12@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8147-8148]"
Cwe1271,udma_core,cwe1271,"Match #111@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6828-6829]"
Cwe1271,udma_core,cwe1271,"Match #178@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5891-5892]"
Cwe1271,udma_core,cwe1271,"Match #233@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5176-5177]"
Cwe1271,udma_core,cwe1271,"Match #225@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5204-5205]"
Cwe1271,udma_core,cwe1271,"Match #13@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8035-8036]"
Cwe1271,udma_core,cwe1271,"Match #88@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7161-7162]"
Cwe1271,udma_core,cwe1271,"Match #173@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5906-5907]"
Cwe1271,udma_core,cwe1271,"Match #89@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7158-7159]"
Cwe1271,udma_core,cwe1271,"Match #43@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7672-7673]"
Cwe1271,udma_core,cwe1271,"Match #202@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5585-5586]"
Cwe1271,udma_core,cwe1271,"Match #236@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5172-5173]"
Cwe1271,udma_core,cwe1271,"Match #35@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7748-7749]"
Cwe1271,udma_core,cwe1271,"Match #118@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6741-6742]"
Cwe1271,udma_core,cwe1271,"Match #239@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7864-7865]"
Cwe1271,udma_core,cwe1271,"Match #27@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7835-7836]"
Cwe1271,udma_core,cwe1271,"Match #14@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8032-8033]"
Cwe1271,udma_core,cwe1271,"Match #41@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7678-7679]"
Cwe1271,udma_core,cwe1271,"Match #55@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7401-7402]"
Cwe1271,udma_core,cwe1271,"Match #185@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5792-5793]"
Cwe1271,udma_core,cwe1271,"Match #194@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5687-5688]"
Cwe1271,udma_core,cwe1271,"Match #182@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5801-5802]"
Cwe1271,udma_core,cwe1271,"Match #105@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6912-6913]"
Cwe1271,udma_core,cwe1271,"Match #97@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7002-7003]"
Cwe1271,udma_core,cwe1271,"Match #193@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5690-5691]"
Cwe1271,udma_core,cwe1271,"Match #199@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5594-5595]"
Cwe1271,udma_core,cwe1271,"Match #78@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6555-6556]"
Cwe1271,udma_core,cwe1271,"Match #7@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8162-8163]"
Cwe1271,udma_core,cwe1271,"Match #130@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6394-6395]"
Cwe1271,udma_core,cwe1271,"Match #102@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6987-6988]"
Cwe1271,udma_core,cwe1271,"Match #103@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6918-6919]"
Cwe1271,udma_core,cwe1271,"Match #197@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5600-5601]"
Cwe1271,udma_core,cwe1271,"Match #142@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6311-6312]"
Cwe1271,udma_core,cwe1271,"Match #190@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5699-5700]"
Cwe1271,udma_core,cwe1271,"Match #237@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[8230-8231]"
Cwe1271,udma_core,cwe1271,"Match #112@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6825-6826]"
Cwe1271,udma_core,cwe1271,"Match #68@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[7275-7276]"
Cwe1271,udma_core,cwe1271,"Match #210@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5254-5255]"
Cwe1271,udma_core,cwe1271,"Match #164@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6011-6012]"
Cwe1271,udma_core,cwe1271,"Match #113@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6822-6823]"
Cwe1271,udma_core,cwe1271,"Match #116@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[6747-6748]"
Cwe1271,udma_core,cwe1271,"Match #216@examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v:[5242-5243]"
Cwe1234,tile,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[152907-152968,153176-153199] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[112600] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[112599-112600] | top_and@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[112937-112938] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[112937-112938]"
Cwe1271,tile,cwe1271,"Match #6382@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[126785-126813] | Match #6383@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[126785-126813] | Match #6384@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[126785-126813]"
Cwe1271,tile,cwe1271,"Match #1226@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[159568-159571]"
Cwe1271,tile,cwe1271,"Match #11789@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11790@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11799@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11800@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11809@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11810@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11819@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11820@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11829@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11830@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11839@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11840@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11849@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11850@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11861@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11862@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11873@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11874@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11891@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11892@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11909@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11910@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11927@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11928@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11945@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11946@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11963@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11964@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11981@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #11982@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12001@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12002@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12021@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12022@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12031@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12032@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12041@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12042@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12051@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12052@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12061@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12062@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12071@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12072@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12081@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12082@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12093@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12094@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12105@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12106@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12115@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12116@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12125@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12126@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12135@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12136@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12145@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12146@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12155@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12156@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12167@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445] | Match #12168@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2434-2445]"
Cwe1271,tile,cwe1271,"Match #12492@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731] | Match #12493@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731] | Match #12494@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731] | Match #12495@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731] | Match #12496@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731] | Match #12497@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731] | Match #12499@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731] | Match #12500@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731] | Match #12501@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731] | Match #12502@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731] | Match #12503@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371698-371731]"
Cwe1271,tile,cwe1271,"Match #7743@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[52081-52095] | Match #7744@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[52081-52095] | Match #7745@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[52081-52095]"
Cwe1271,tile,cwe1271,"Match #1207@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185255-185258]"
Cwe1271,tile,cwe1271,"Match #9380@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[93794-93809]"
Cwe1271,tile,cwe1271,"Match #6527@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153297-153306] | Match #6528@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153297-153306] | Match #6529@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153297-153306] | Match #6530@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153297-153306]"
Cwe1271,tile,cwe1271,"Match #6536@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6543@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6544@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6545@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6546@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6547@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6548@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6549@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6550@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6551@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6555@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6556@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6557@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208] | Match #6558@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130167-130208]"
Cwe1271,tile,cwe1271,"Match #12179@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[43120-43155]"
Cwe1271,tile,cwe1271,"Match #8878@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[285002-285009]"
Cwe1271,tile,cwe1271,"Match #1081@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253] | Match #1084@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253] | Match #1087@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253] | Match #1090@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253] | Match #1094@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253] | Match #1099@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253] | Match #1102@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253] | Match #1105@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253] | Match #1110@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253] | Match #1136@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253] | Match #1140@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194215-194253]"
Cwe1271,tile,cwe1271,"Match #10227@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[305810-305814] | Match #10228@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[305810-305814]"
Cwe1271,tile,cwe1271,"Match #1190@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[192366-192369]"
Cwe1271,tile,cwe1271,"Match #9867@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[32018-32027] | Match #9996@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[32018-32027]"
Cwe1271,tile,cwe1271,"Match #9405@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[92356-92536]"
Cwe1271,tile,cwe1271,"Match #1035@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201480-201483]"
Cwe1271,tile,cwe1271,"Match #9383@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94454-94457]"
Cwe1271,tile,cwe1271,"Match #461@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16811-16812] | Match #466@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16811-16812] | Match #467@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16811-16812] | Match #468@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16811-16812] | Match #469@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16811-16812]"
Cwe1271,tile,cwe1271,"Match #6501@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[140273-140287] | Match #6505@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[140273-140287] | Match #6508@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[140273-140287]"
Cwe1271,tile,cwe1271,"Match #1038@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201517-201520]"
Cwe1271,tile,cwe1271,"Match #6534@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[134176-134179]"
Cwe1271,tile,cwe1271,"Match #10232@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[102072-102080]"
Cwe1271,tile,cwe1271,"Match #11277@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[299796-299807]"
Cwe1271,tile,cwe1271,"Match #1066@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[197466-197469]"
Cwe1271,tile,cwe1271,"Match #12509@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[122424-122430]"
Cwe1271,tile,cwe1271,"Match #108@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #109@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #110@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #111@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12597@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12598@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12599@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12600@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12606@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12607@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12608@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12609@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12615@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12616@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12617@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #12618@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #134@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #135@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #136@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #137@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #163@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #164@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #165@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #166@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #18@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #189@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #19@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #190@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #191@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #192@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #20@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #21@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #215@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #216@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #217@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #218@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #253@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #254@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #255@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #256@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #279@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #280@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #281@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #282@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #308@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #309@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #310@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #311@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #334@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #335@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #336@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #337@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #360@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #361@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #362@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #363@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #398@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #399@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #400@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #401@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #424@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #425@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #426@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #427@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #44@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #45@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #46@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #47@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #70@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #71@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #72@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175] | Match #73@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[155-175]"
Cwe1271,tile,cwe1271,"Match #10254@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[102106-102112] | Match #10261@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[102106-102112] | Match #10262@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[102106-102112]"
Cwe1271,tile,cwe1271,"Match #6535@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[134385-134533]"
Cwe1271,tile,cwe1271,"Match #1212@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185649-185652]"
Cwe1271,tile,cwe1271,"Match #10387@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83303-83312] | Match #10388@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83303-83312] | Match #10389@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83303-83312] | Match #10390@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83303-83312] | Match #10391@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83303-83312] | Match #10392@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83303-83312] | Match #10393@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83303-83312]"
Cwe1271,tile,cwe1271,"Match #6533@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[134221-134224]"
Cwe1271,tile,cwe1271,"Match #433@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[521-524]"
Cwe1271,tile,cwe1271,"Match #1143@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189186-189222] | Match #1152@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189186-189222] | Match #1169@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189186-189222] | Match #1172@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189186-189222] | Match #1176@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189186-189222] | Match #1181@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189186-189222] | Match #1182@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189186-189222] | Match #1186@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189186-189222] | Match #1195@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189186-189222] | Match #1198@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189186-189222]"
Cwe1271,tile,cwe1271,"Match #9638@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[249107-249143] | Match #9639@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[249107-249143] | Match #9640@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[249107-249143] | Match #9641@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[249107-249143]"
Cwe1271,tile,cwe1271,"Match #10394@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83449-83465] | Match #10395@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83449-83465] | Match #10396@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83449-83465] | Match #10397@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83449-83465]"
Cwe1271,tile,cwe1271,"Match #1075@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1077@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1080@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1083@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1086@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1089@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1093@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1096@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1098@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1101@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1104@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1107@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1109@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1112@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1114@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1116@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1118@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1120@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1122@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1124@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1126@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1128@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1133@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1135@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229] | Match #1139@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195171-195229]"
Cwe1271,tile,cwe1271,"Match #1189@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190391-190394]"
Cwe1271,tile,cwe1271,"Match #437@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #438@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #439@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #440@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #441@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #442@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #443@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #444@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #445@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #446@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #447@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #448@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #449@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #450@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #451@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #452@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #453@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #454@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #455@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #456@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #457@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #458@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #459@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761] | Match #460@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[379700-379761]"
Cwe1271,tile,cwe1271,"Match #1205@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185295-185298]"
Cwe1271,tile,cwe1271,"Match #12522@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[372049-372061] | Match #12523@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[372049-372061]"
Cwe1271,tile,cwe1271,"Match #1191@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[191984-191987]"
Cwe1271,tile,cwe1271,"Match #12185@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12186@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12187@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12188@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12191@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12192@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12195@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12196@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12198@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12199@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12200@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12201@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12204@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12207@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384] | Match #12208@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42360-42384]"
Cwe1271,tile,cwe1271,"Match #10208@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[3691-3697]"
Cwe1271,tile,cwe1271,"Match #10437@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436] | Match #10576@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436] | Match #10841@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436] | Match #11416@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436] | Match #1232@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436] | Match #2267@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436] | Match #498@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436] | Match #6564@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436] | Match #7086@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436] | Match #7225@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436] | Match #9413@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4435-4436]"
Cwe1271,tile,cwe1271,"Match #12194@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42211]"
Cwe1271,tile,cwe1271,"Match #1156@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190803-190806]"
Cwe1271,tile,cwe1271,"Match #11405@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22045-22046] | Match #11406@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22045-22046] | Match #11407@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22045-22046] | Match #11408@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22045-22046]"
Cwe1271,tile,cwe1271,"Match #10432@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #10440@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #10441@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #10442@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #10571@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #10579@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #10836@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #10844@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #10845@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #10846@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #11411@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #11419@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #11420@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #11421@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #1227@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #1235@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #1236@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #1237@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #2262@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #2270@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #2271@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #2272@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #493@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #501@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #502@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #503@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #6559@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #6567@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #6568@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #7081@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #7089@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #7090@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #7091@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #7220@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #7228@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #7229@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #7230@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #9408@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #9416@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #9417@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429] | Match #9418@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4424-4429]"
Cwe1271,tile,cwe1271,"Match #6369@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[160861-160880] | Match #6370@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[160861-160880]"
Cwe1271,tile,cwe1271,"Match #10179@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #10311@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #11200@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #11298@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #11604@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #11714@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #12249@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #7758@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #7912@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #7955@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8045@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8175@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8181@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8233@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8423@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8650@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8737@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8807@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8812@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8938@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #8964@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9114@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9184@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9194@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9199@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9213@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9232@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9235@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9238@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9241@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9258@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9310@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9323@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083] | Match #9707@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17083]"
Cwe1271,tile,cwe1271,"Match #1131@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195616-195619]"
Cwe1271,tile,cwe1271,"Match #6519@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153779-153788] | Match #6520@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153779-153788] | Match #6521@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153779-153788] | Match #6522@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153779-153788]"
Cwe1271,tile,cwe1271,"Match #6381@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[154022-154026]"
Cwe1271,tile,cwe1271,"Match #1039@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201412-201442] | Match #1041@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201412-201442] | Match #1042@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201412-201442] | Match #1043@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201412-201442] | Match #1044@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201412-201442] | Match #1045@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201412-201442] | Match #1047@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201412-201442]"
Cwe1271,tile,cwe1271,"Match #1206@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185325-185328]"
Cwe1271,tile,cwe1271,"Match #10151@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[317090-317103] | Match #10152@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[317090-317103]"
Cwe1271,tile,cwe1271,"Match #6476@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6477@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6478@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6479@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6480@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6481@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6482@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6483@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6484@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6485@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6486@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076] | Match #6487@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[117052-117076]"
Cwe1271,tile,cwe1271,"Match #1069@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[197652-197655]"
Cwe1271,tile,cwe1271,"Match #479@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6783-6790] | Match #480@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6783-6790] | Match #481@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6783-6790] | Match #482@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6783-6790] | Match #483@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6783-6790]"
Cwe1271,tile,cwe1271,"Match #10233@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97828-99180] | Match #10234@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97828-99180] | Match #10235@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97828-99180] | Match #10242@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97828-99180] | Match #10245@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97828-99180] | Match #10248@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97828-99180] | Match #10249@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97828-99180] | Match #10250@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97828-99180]"
Cwe1271,tile,cwe1271,"Match #6531@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153308-153449]"
Cwe1271,tile,cwe1271,"Match #7746@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[5130-5141] | Match #8635@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[5130-5141]"
Cwe1271,tile,cwe1271,"Match #6552@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130087-130134] | Match #6553@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130087-130134]"
Cwe1271,tile,cwe1271,"Match #1049@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199237-199269] | Match #1052@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199237-199269] | Match #1056@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199237-199269] | Match #1057@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199237-199269] | Match #1058@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199237-199269] | Match #1059@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199237-199269] | Match #1061@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199237-199269] | Match #1062@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199237-199269]"
Cwe1271,tile,cwe1271,"Match #9379@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94466-94469]"
Cwe1271,tile,cwe1271,"Match #12510@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395] | Match #12511@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395] | Match #12512@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395] | Match #12513@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395] | Match #12514@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395] | Match #12515@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395] | Match #12516@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395] | Match #12517@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395] | Match #12518@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395] | Match #12519@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395] | Match #12520@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[121348-121395]"
Cwe1271,tile,cwe1271,"Match #10263@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[100307-100487]"
Cwe1271,tile,cwe1271,"Match #6474@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[120144-120162]"
Cwe1271,tile,cwe1271,"Match #6475@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[120164-120174]"
Cwe1271,tile,cwe1271,"Match #10212@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2822-2828]"
Cwe1271,tile,cwe1271,"Match #11575@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7756@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7825@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7845@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7849@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7853@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7857@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7864@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7870@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7877@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7892@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7921@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7922@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7928@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7929@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7930@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7931@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7932@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7933@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7934@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7935@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7936@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7937@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7938@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7939@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7940@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7941@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7942@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7943@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7944@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7945@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7946@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7950@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7954@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7972@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7973@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7974@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7975@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #7979@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8006@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8007@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8013@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8015@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8093@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8101@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8102@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8108@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8120@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8128@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8139@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8156@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8182@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8183@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8184@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8185@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8186@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8187@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8188@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8189@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8190@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8191@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8192@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8193@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8194@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8195@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8196@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8197@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8198@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8199@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8200@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8201@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8346@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8347@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8348@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8349@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8350@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8351@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8352@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8353@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8354@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8355@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8424@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8425@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8426@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8427@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8428@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8429@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8430@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8431@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8432@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8433@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8434@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8435@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8436@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8437@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8438@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8439@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8440@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8441@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8442@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8443@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8447@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8448@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8449@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8450@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8700@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8702@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8703@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8704@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8705@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8706@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8707@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8708@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8748@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8756@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8762@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8763@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8764@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8765@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8768@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8769@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8935@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8941@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8949@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8958@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8961@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8967@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8975@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #8984@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9119@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9131@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9135@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9136@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9137@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9138@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9140@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9141@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9142@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9204@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9206@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9208@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9210@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9216@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9217@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9218@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9220@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9221@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9222@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9224@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9225@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9226@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9228@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9229@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9230@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9233@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9234@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9236@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9237@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9239@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9240@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9242@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9243@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9245@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9256@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9259@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9260@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9296@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9297@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9298@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9299@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9303@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9304@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9305@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9343@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9344@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9345@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9346@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9642@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9647@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9711@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9712@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9713@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9714@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9754@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9756@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9757@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9759@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9760@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9762@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9763@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9765@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9814@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9815@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9816@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9817@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9825@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9834@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9836@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9838@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9840@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9842@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9843@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9844@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9845@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9854@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9855@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9856@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913] | Match #9857@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16910-16913]"
Cwe1271,tile,cwe1271,"Match #10135@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85885-85893] | Match #10137@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85885-85893]"
Cwe1271,tile,cwe1271,"Match #6523@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153790-153931]"
Cwe1271,tile,cwe1271,"Match #12180@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[43052-43119]"
Cwe1271,tile,cwe1271,"Match #1153@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[191589-191592]"
Cwe1271,tile,cwe1271,"Match #1067@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[197526-197544]"
Cwe1271,tile,cwe1271,"Match #6554@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130324-130345]"
Cwe1271,tile,cwe1271,"Match #12189@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42385-42395] | Match #12190@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42385-42395] | Match #12197@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42385-42395] | Match #12202@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42385-42395] | Match #12203@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42385-42395] | Match #12205@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42385-42395] | Match #12206@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42385-42395]"
Cwe1271,tile,cwe1271,"Match #6500@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[140258-140265] | Match #6502@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[140258-140265]"
Cwe1271,tile,cwe1271,"Match #103@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #104@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #105@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #106@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #129@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #13@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #130@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #131@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #132@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #14@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #15@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #158@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #159@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #16@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #160@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #161@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #184@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #185@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #186@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #187@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #210@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #211@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #212@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #213@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #248@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #249@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #250@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #251@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #274@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #275@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #276@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #277@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #303@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #304@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #305@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #306@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #329@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #330@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #331@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #332@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #355@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #356@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #357@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #358@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #39@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #393@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #394@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #395@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #396@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #40@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #41@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #419@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #42@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #420@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #421@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #422@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #65@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #66@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #67@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785] | Match #68@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[765-785]"
Cwe1271,tile,cwe1271,"Match #8857@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80752-80761] | Match #8858@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80752-80761] | Match #8859@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80752-80761] | Match #8860@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80752-80761] | Match #8861@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80752-80761] | Match #8862@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80752-80761]"
Cwe1271,tile,cwe1271,"Match #1033@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[205073-205076]"
Cwe1271,tile,cwe1271,"Match #6493@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[112527-112537]"
Cwe1271,tile,cwe1271,"Match #1051@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199305-199308]"
Cwe1271,tile,cwe1271,"Match #463@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17020-17021] | Match #464@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17020-17021] | Match #465@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17020-17021] | Match #470@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17020-17021] | Match #471@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17020-17021]"
Cwe1271,tile,cwe1271,"Match #462@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16704-16706]"
Cwe1271,tile,cwe1271,"Match #11550@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[81764-81767]"
Cwe1271,tile,cwe1271,"Match #1204@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[186941-186944]"
Cwe1271,tile,cwe1271,"Match #1209@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185489-185492]"
Cwe1271,tile,cwe1271,"Match #8863@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80781-80792] | Match #8864@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80781-80792] | Match #8865@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80781-80792] | Match #8866@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80781-80792] | Match #8867@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80781-80792] | Match #8868@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80781-80792] | Match #8869@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[80781-80792]"
Cwe1271,tile,cwe1271,"Match #1036@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201944-201962] | Match #1037@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201944-201962] | Match #1040@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201944-201962] | Match #1046@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[201944-201962]"
Cwe1271,tile,cwe1271,"Match #1219@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[183989-184015]"
Cwe1271,tile,cwe1271,"Match #1201@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[186986-186989]"
Cwe1271,tile,cwe1271,"Match #1029@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[206613-206617] | Match #1030@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[206613-206617]"
Cwe1271,tile,cwe1271,"Match #1211@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185461-185471]"
Cwe1271,tile,cwe1271,"Match #1078@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194343-194346]"
Cwe1271,tile,cwe1271,"Match #6526@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153524-153535]"
Cwe1271,tile,cwe1271,"Match #10434@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433] | Match #10573@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433] | Match #10838@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433] | Match #11413@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433] | Match #1229@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433] | Match #2264@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433] | Match #495@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433] | Match #6561@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433] | Match #7083@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433] | Match #7222@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433] | Match #9410@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4431-4433]"
Cwe1271,tile,cwe1271,"Match #1068@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[197444-197447]"
Cwe1271,tile,cwe1271,"Match #6380@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[154044-154568]"
Cwe1271,tile,cwe1271,"Match #9362@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84682-84726]"
Cwe1271,tile,cwe1271,"Match #476@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6458-6471] | Match #477@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6458-6471] | Match #490@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6458-6471]"
Cwe1271,tile,cwe1271,"Match #6489@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[114008-114022] | Match #6490@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[114008-114022] | Match #6491@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[114008-114022]"
Cwe1271,tile,cwe1271,"Match #6537@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130438-130477] | Match #6538@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130438-130477] | Match #6542@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130438-130477]"
Cwe1271,tile,cwe1271,"Match #1200@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[188653-188656]"
Cwe1271,tile,cwe1271,"Match #1215@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185606-185609]"
Cwe1271,tile,cwe1271,"Match #1073@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194294-194297]"
Cwe1271,tile,cwe1271,"Match #1149@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189282-189285]"
Cwe1271,tile,cwe1271,"Match #6376@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[154033-154042] | Match #6377@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[154033-154042] | Match #6378@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[154033-154042] | Match #6379@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[154033-154042]"
Cwe1271,tile,cwe1271,"Match #9375@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94471-94474]"
Cwe1271,tile,cwe1271,"Match #0@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[375468-375471]"
Cwe1271,tile,cwe1271,"Match #11104@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[82851-82855] | Match #11106@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[82851-82855]"
Cwe1271,tile,cwe1271,"Match #472@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16871-16872] | Match #473@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16871-16872] | Match #474@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16871-16872] | Match #475@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16871-16872]"
Cwe1271,tile,cwe1271,"Match #1210@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185539-185561]"
Cwe1271,tile,cwe1271,"Match #1217@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[183873-183955]"
Cwe1271,tile,cwe1271,"Match #10129@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85863-85883] | Match #10130@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85863-85883] | Match #10136@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85863-85883] | Match #10138@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85863-85883]"
Cwe1271,tile,cwe1271,"Match #1060@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199848-199851]"
Cwe1271,tile,cwe1271,"Match #1213@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185628-185631]"
Cwe1271,tile,cwe1271,"Match #6540@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130412-130415]"
Cwe1271,tile,cwe1271,"Match #9863@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[272093-272108] | Match #9864@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[272093-272108] | Match #9865@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[272093-272108] | Match #9866@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[272093-272108]"
Cwe1271,tile,cwe1271,"Match #12183@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42331-42359] | Match #12184@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42331-42359] | Match #12193@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42331-42359] | Match #12209@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42331-42359] | Match #12210@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42331-42359] | Match #12211@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42331-42359] | Match #12212@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42331-42359]"
Cwe1271,tile,cwe1271,"Match #6450@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[143523-143537] | Match #6451@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[143523-143537] | Match #6452@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[143523-143537]"
Cwe1271,tile,cwe1271,"Match #10236@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[102396-102399]"
Cwe1271,tile,cwe1271,"Match #10244@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[102381-102384]"
Cwe1271,tile,cwe1271,"Match #12484@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #7750@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #7771@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #7772@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #7792@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #7793@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #7808@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #7822@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #7920@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #7966@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #7971@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8065@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8090@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8397@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8398@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8399@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8400@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8401@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8402@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8403@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8404@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8405@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8406@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8407@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8408@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8409@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8410@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8411@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8412@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8413@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8414@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8415@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8416@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8417@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8418@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8419@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8420@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8676@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8677@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8678@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8679@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8680@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8681@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8682@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8683@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8684@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8685@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8686@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8687@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8688@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8689@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8690@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8691@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8825@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8826@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8846@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8847@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8855@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8901@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8902@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8903@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8904@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8905@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8906@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8907@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8908@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8917@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8918@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8919@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8920@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8921@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8922@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8923@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #8924@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9066@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9068@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9070@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9072@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9075@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9078@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9092@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9094@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9097@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9099@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9103@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9104@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9105@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9106@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9107@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9109@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9582@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9583@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9584@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9585@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9590@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9591@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9592@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9593@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9595@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9596@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9597@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9598@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9607@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9608@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9609@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9610@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9612@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9615@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9631@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9633@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9635@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369] | Match #9637@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[17367-17369]"
Cwe1271,tile,cwe1271,"Match #12504@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[367504-367511] | Match #12505@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[367504-367511] | Match #12506@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[367504-367511] | Match #12507@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[367504-367511]"
Cwe1271,tile,cwe1271,"Match #1203@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[187015-187082]"
Cwe1271,tile,cwe1271,"Match #765@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4288-4298] | Match #766@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4288-4298]"
Cwe1271,tile,cwe1271,"Match #1071@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[197679-197720]"
Cwe1271,tile,cwe1271,"Match #1173@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[191639-191642]"
Cwe1271,tile,cwe1271,"Match #11860@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2391-2393] | Match #12000@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2391-2393] | Match #12092@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2391-2393] | Match #12166@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2391-2393]"
Cwe1271,tile,cwe1271,"Match #122@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #123@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #151@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #152@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #177@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #178@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #203@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #204@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #241@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #242@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #267@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #268@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #296@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #297@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #32@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #322@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #323@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #33@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #348@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #349@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #386@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #387@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #412@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #413@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #58@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #59@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #6@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #7@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #96@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833] | Match #97@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[1821-1833]"
Cwe1271,tile,cwe1271,"Match #6373@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[160882-160915]"
Cwe1271,tile,cwe1271,"Match #11409@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[291765-291777] | Match #11410@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[291765-291777]"
Cwe1271,tile,cwe1271,"Match #10139@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10140@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10141@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10142@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10143@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10144@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10145@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10146@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10147@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10148@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10149@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10150@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10153@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10154@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10155@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10156@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10157@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10158@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10159@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10161@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10162@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10163@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10164@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10165@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10166@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10167@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10168@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10169@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10170@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10171@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10173@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10174@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10175@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10176@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10177@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10178@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10180@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10181@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10182@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10183@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10184@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10185@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10186@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10189@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10190@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10191@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10192@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10193@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10194@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10195@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10196@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10197@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10198@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10200@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10201@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10202@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10203@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10204@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10206@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10207@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10217@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10218@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10224@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10225@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10226@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10266@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10267@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10268@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10269@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10270@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10271@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10272@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10273@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10274@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10275@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10276@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10277@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10278@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10279@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10280@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10281@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10282@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10283@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10284@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10285@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10286@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10287@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10288@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10289@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10290@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10291@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10298@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10299@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10301@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10302@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10303@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10304@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10305@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10306@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10307@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10308@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10309@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10310@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10312@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10313@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10314@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10315@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10316@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10317@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10319@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10320@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10323@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10328@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10333@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10338@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10343@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10344@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10345@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10346@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10347@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10348@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10349@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10351@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10352@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10353@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10354@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10355@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10356@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10357@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10358@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10359@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10360@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10361@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10362@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10363@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10364@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10367@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10368@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10369@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10370@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10371@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10372@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10373@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10374@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10375@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10376@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10377@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10378@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10379@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10380@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10381@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10382@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10383@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10384@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10385@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #10386@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11107@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11108@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11109@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11110@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11111@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11112@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11113@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11114@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11115@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11116@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11117@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11118@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11119@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11120@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11121@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11122@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11123@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11124@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11125@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11126@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11127@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11128@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11129@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11130@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11131@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11132@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11133@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11134@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11141@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11142@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11143@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11145@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11146@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11148@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11149@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11150@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11151@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11152@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11153@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11154@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11155@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11157@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11158@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11159@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11160@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11161@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11162@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11163@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11165@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11166@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11167@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11168@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11169@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11170@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11173@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11175@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11176@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11177@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11178@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11179@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11180@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11181@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11184@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11185@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11186@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11187@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11188@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11190@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11191@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11192@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11193@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11194@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11195@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11196@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11197@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11198@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11199@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11202@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11205@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11206@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11207@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11209@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11210@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11211@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11212@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11213@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11214@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11215@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11216@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11217@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11218@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11224@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11225@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11226@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11227@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11228@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11229@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11230@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11232@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11233@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11234@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11235@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11237@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11238@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11239@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11240@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11241@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11242@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11244@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11245@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11246@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11247@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11249@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11251@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11252@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11253@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11254@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11255@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11256@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11257@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11258@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11259@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11261@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11262@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11263@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11264@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11265@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11267@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11268@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11269@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11270@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11271@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11272@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11273@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11274@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11275@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11276@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11278@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11279@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11280@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11281@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11282@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11283@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11284@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11285@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11286@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11287@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11288@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11290@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11291@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11292@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11293@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11294@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11295@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11296@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11297@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11299@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11301@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11302@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11303@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11304@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11305@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11306@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11307@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11308@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11309@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11310@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11311@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11312@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11313@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11314@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11315@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11316@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11317@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11318@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11319@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11324@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11325@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11326@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11327@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11328@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11329@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11330@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11331@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11332@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11333@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11334@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11335@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11336@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11337@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11338@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11339@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11340@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11341@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11342@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11343@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11344@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11345@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11346@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11347@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11348@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11349@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11350@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11351@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11352@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11353@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11354@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11355@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11356@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11357@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11358@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11359@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11360@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11361@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11362@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11363@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11364@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11365@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11366@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11367@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11368@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11369@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11370@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11371@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11372@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11373@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11374@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11375@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11376@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11377@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11378@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11379@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11380@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11381@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11382@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11383@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11384@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11385@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11386@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11389@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11390@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11391@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11392@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11393@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11394@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11395@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11396@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11397@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11398@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11399@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11400@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11401@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11402@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11404@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11551@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11552@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11553@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11554@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11559@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11560@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11561@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11562@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11563@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11564@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11565@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11566@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11567@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11568@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11569@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11574@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11576@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11577@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11578@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11579@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11580@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11581@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11582@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11583@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11584@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11585@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11586@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11587@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11588@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11589@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11590@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11591@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11592@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11593@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11594@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11595@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11596@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11597@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11598@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11599@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11600@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11601@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11602@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11603@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11605@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11606@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11607@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11608@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11610@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11612@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11613@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11614@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11615@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11616@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11617@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11618@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11619@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11620@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11621@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11622@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11623@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11624@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11625@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11626@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11627@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11628@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11629@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11630@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11631@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11632@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11633@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11634@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11635@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11636@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11637@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11638@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11639@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11640@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11641@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11642@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11643@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11645@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11646@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11647@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11648@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11649@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11650@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11651@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11652@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11653@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11654@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11655@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11656@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11658@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11659@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11660@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11662@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11663@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11664@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11665@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11666@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11667@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11668@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11669@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11670@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11671@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11672@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11673@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11674@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11675@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11676@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11677@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11678@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11679@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11680@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11681@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11682@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11683@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11684@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11685@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11686@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11687@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11688@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11689@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11690@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11691@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11693@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11694@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11695@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11696@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11697@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11698@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11699@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11700@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11702@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11704@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11706@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11707@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11708@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11709@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11710@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11711@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11712@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11713@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11715@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11716@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11717@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11718@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11719@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11720@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11721@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11722@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11723@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11724@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11725@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11726@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11727@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11728@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11729@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11730@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11731@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11732@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11733@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11734@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11735@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11736@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11737@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11738@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11739@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11740@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11741@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11742@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11743@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11744@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11745@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11746@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11747@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11752@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11753@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11754@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11755@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11756@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11757@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11758@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11759@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11761@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11763@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11764@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11765@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11766@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11767@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11768@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11769@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11770@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11771@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11772@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11773@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11774@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11775@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11776@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11777@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11778@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11779@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11780@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11781@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11782@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11783@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11784@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11785@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11786@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11787@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #11788@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12213@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12214@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12215@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12217@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12219@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12220@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12221@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12222@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12223@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12224@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12225@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12226@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12227@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12228@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12229@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12230@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12232@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12233@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12234@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12235@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12236@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12237@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12238@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12239@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12240@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12241@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12242@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12243@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12244@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12245@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12246@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12247@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12248@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12250@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12251@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12252@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12253@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12254@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12255@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12256@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12258@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12259@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12260@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12261@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12262@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12263@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12264@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12265@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12266@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12267@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12268@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12270@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12271@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12272@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12273@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12274@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12275@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12276@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12277@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12278@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12279@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12280@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12281@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12282@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12283@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12284@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12285@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12286@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12287@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12288@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12289@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12290@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12291@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12292@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12293@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12294@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12295@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12296@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12297@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12298@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12299@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12300@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12301@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12302@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12303@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12304@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12305@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12306@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12307@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12308@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12310@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12311@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12312@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12313@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12314@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12315@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12316@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12317@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12318@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12319@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12320@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12321@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12322@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12323@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12324@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12325@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12326@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12327@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12328@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12329@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12330@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12331@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12332@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12333@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12334@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12335@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12336@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12337@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12338@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12339@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12340@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12341@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12342@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12343@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12344@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12345@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12346@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12347@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12348@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12349@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12350@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12351@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12352@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12353@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12354@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12355@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12356@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12357@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12358@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12359@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12360@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12361@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12362@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12363@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12364@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12365@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12366@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12367@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12368@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12369@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12370@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12371@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12372@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12373@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12374@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12375@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12376@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12377@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12378@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12379@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12380@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12381@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12382@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12383@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12384@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12385@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12386@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12387@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12388@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12389@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12390@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12391@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12392@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12393@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12394@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12395@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12396@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12397@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12398@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12399@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12400@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12401@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12402@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12403@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12404@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12405@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12406@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12407@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12408@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12409@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12410@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12411@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12412@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12413@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12414@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12415@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12416@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12417@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12418@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12419@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12420@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12421@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12422@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12423@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12424@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12425@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12426@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12427@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12428@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12429@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12430@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12431@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12432@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12433@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12434@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12435@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12436@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12437@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12438@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12439@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12440@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12441@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12442@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12443@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12444@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12445@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12446@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12447@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12448@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12449@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12450@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12451@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12452@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12453@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12454@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12455@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12456@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12457@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12458@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12459@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12460@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12461@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12462@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12463@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12464@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12465@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12466@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12467@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12468@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12469@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12470@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12471@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12472@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12473@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12474@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12475@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12476@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12477@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12478@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12479@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12480@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12481@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12482@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12483@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12485@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12486@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12487@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12488@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12489@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12490@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #12491@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7748@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7749@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7751@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7752@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7753@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7754@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7755@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7757@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7762@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7763@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7764@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7765@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7766@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7770@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7773@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7774@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7775@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7776@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7777@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7778@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7779@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7780@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7781@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7782@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7783@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7784@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7785@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7786@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7787@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7788@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7789@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7790@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7791@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7794@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7795@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7796@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7797@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7798@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7799@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7804@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7805@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7806@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7807@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7810@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7811@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7812@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7813@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7906@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7907@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7913@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7915@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7916@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7917@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7918@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7919@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7923@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7924@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7925@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7926@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7927@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7947@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7948@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7949@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7951@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7952@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7956@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7958@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7959@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7986@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #7999@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8000@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8014@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8018@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8019@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8020@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8021@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8022@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8023@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8025@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8026@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8027@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8028@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8029@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8030@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8031@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8032@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8033@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8034@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8051@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8052@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8053@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8055@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8070@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8071@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8072@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8073@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8098@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8206@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8207@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8216@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8221@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8222@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8223@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8224@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8225@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8226@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8227@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8228@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8229@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8230@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8231@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8232@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8277@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8278@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8295@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8296@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8297@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8298@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8299@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8300@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8301@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8302@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8303@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8304@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8305@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8306@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8307@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8308@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8309@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8310@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8311@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8312@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8313@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8314@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8315@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8316@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8317@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8318@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8319@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8320@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8321@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8322@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8323@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8324@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8325@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8326@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8327@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8328@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8329@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8330@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8331@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8332@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8333@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8334@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8335@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8336@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8340@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8341@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8342@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8343@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8344@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8345@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8378@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8379@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8380@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8381@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8382@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8383@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8384@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8385@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8386@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8387@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8388@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8389@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8390@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8391@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8392@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8393@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8394@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8395@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8396@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8517@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8518@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8519@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8520@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8521@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8522@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8523@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8524@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8525@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8526@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8527@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8528@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8529@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8530@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8531@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8532@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8533@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8535@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8536@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8537@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8538@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8539@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8540@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8541@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8542@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8543@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8544@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8545@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8546@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8547@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8548@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8549@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8550@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8551@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8552@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8553@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8554@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8555@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8556@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8557@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8558@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8559@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8560@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8561@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8562@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8563@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8564@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8565@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8566@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8567@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8568@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8569@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8570@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8571@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8572@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8573@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8574@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8575@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8576@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8577@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8578@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8579@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8580@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8581@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8582@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8583@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8584@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8585@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8586@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8587@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8588@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8589@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8590@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8591@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8592@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8593@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8594@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8595@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8596@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8597@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8598@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8599@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8600@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8601@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8602@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8603@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8604@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8605@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8606@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8607@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8608@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8609@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8610@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8611@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8612@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8613@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8614@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8615@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8616@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8617@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8618@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8619@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8620@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8621@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8622@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8623@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8624@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8625@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8626@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8627@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8628@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8629@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8630@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8631@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8632@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8633@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8634@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8637@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8638@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8639@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8640@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8641@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8642@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8643@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8644@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8646@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8647@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8648@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8649@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8651@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8652@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8657@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8658@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8659@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8660@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8661@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8662@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8664@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8666@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8668@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8670@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8671@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8672@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8673@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8674@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8675@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8696@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8697@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8698@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8699@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8701@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8709@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8710@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8711@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8712@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8713@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8714@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8715@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8716@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8717@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8718@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8719@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8720@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8721@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8722@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8723@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8724@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8725@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8726@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8727@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8728@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8729@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8730@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8731@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8732@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8733@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8734@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8735@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8736@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8738@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8739@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8740@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8741@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8746@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8747@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8753@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8754@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8755@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8766@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8767@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8770@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8771@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8778@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8779@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8780@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8781@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8782@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8783@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8784@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8785@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8786@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8787@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8788@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8789@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8790@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8791@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8793@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8794@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8796@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8797@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8798@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8799@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8801@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8804@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8805@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8806@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8816@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8817@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8818@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8819@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8820@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8824@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8827@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8828@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8829@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8830@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8831@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8832@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8833@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8834@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8835@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8836@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8837@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8838@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8839@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8840@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8841@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8842@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8843@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8844@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8845@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8848@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8849@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8850@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8851@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8852@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8853@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8854@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8870@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8871@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8872@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8873@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8874@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8875@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8876@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8877@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8879@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8880@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8881@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8882@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8883@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8884@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8885@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8886@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8887@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8888@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8889@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8890@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8891@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8892@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8893@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8894@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8895@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8896@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8898@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8909@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8910@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8911@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8912@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8913@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8914@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8915@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8916@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8925@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8926@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8927@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8928@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8929@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8930@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8931@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8932@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8933@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8934@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8936@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8937@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8939@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8940@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8942@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8943@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8944@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8945@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8946@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8947@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8948@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8950@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8951@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8952@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8953@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8954@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8955@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8956@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8957@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8959@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8960@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8962@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8963@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8965@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8966@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8968@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8969@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8970@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8971@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8972@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8973@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8974@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8976@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8977@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8978@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8979@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8980@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8981@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8982@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #8983@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9064@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9065@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9067@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9069@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9071@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9073@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9074@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9076@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9077@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9079@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9080@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9081@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9082@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9083@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9084@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9085@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9086@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9087@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9088@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9089@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9090@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9091@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9093@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9095@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9096@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9098@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9100@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9101@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9102@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9108@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9110@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9111@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9112@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9113@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9115@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9116@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9117@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9118@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9120@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9121@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9122@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9123@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9128@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9129@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9130@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9132@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9133@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9134@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9139@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9143@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9146@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9147@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9148@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9149@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9150@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9151@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9152@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9153@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9154@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9155@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9156@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9157@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9158@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9159@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9160@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9161@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9162@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9163@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9164@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9165@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9166@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9167@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9168@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9169@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9170@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9171@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9172@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9173@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9174@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9175@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9176@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9177@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9178@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9179@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9180@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9181@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9182@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9183@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9185@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9186@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9187@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9188@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9189@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9190@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9191@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9192@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9193@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9195@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9196@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9197@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9198@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9200@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9201@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9202@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9203@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9212@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9214@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9215@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9244@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9246@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9248@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9249@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9250@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9251@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9252@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9253@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9254@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9255@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9257@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9261@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9262@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9263@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9264@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9265@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9266@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9267@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9268@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9269@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9270@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9271@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9272@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9273@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9274@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9281@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9282@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9283@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9284@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9285@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9286@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9287@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9288@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9289@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9290@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9291@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9293@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9294@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9295@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9301@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9302@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9306@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9307@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9308@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9309@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9311@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9312@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9313@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9314@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9315@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9316@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9317@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9318@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9319@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9320@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9321@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9322@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9324@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9325@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9326@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9327@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9328@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9329@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9330@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9331@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9332@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9333@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9334@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9335@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9336@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9337@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9338@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9339@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9340@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9341@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9342@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9347@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9348@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9349@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9350@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9351@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9352@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9353@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9354@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9355@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9580@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9581@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9586@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9587@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9588@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9589@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9594@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9599@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9600@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9601@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9602@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9603@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9604@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9605@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9606@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9611@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9613@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9614@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9616@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9617@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9618@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9619@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9620@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9621@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9622@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9623@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9624@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9625@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9626@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9627@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9628@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9629@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9630@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9632@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9634@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9636@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9643@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9644@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9645@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9646@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9648@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9649@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9650@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9651@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9652@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9653@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9654@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9655@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9656@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9657@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9658@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9659@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9660@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9661@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9662@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9663@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9664@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9665@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9666@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9667@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9668@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9669@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9670@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9671@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9672@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9673@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9674@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9675@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9676@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9677@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9678@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9679@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9680@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9681@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9682@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9683@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9684@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9685@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9686@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9687@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9688@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9689@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9690@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9691@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9692@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9693@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9694@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9695@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9696@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9697@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9698@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9699@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9700@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9701@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9702@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9703@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9704@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9705@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9706@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9708@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9709@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9710@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9715@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9716@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9717@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9718@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9719@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9720@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9721@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9722@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9723@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9724@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9725@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9726@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9727@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9728@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9729@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9730@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9731@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9732@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9739@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9740@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9741@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9742@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9743@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9744@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9745@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9746@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9747@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9748@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9749@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9750@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9751@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9752@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9753@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9766@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9767@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9768@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9769@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9770@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9771@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9772@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9773@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9774@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9775@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9776@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9777@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9778@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9779@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9780@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9781@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9782@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9783@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9784@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9785@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9786@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9787@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9788@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9789@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9790@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9791@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9792@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9793@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9794@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9795@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9797@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9798@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9799@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9800@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9801@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9802@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9803@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9804@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9805@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9806@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9807@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9808@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9809@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9810@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9811@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9812@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9813@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9818@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9819@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9823@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9824@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9826@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9827@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9828@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9829@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9830@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9831@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9832@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9841@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9850@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9851@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9852@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9853@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9858@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9859@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9860@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9861@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649] | Match #9862@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16647-16649]"
Cwe1271,tile,cwe1271,"Match #10237@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[99228-99233] | Match #10238@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[99228-99233] | Match #10239@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[99228-99233]"
Cwe1271,tile,cwe1271,"Match #12554@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12699-12752] | Match #12555@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12699-12752] | Match #12556@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12699-12752] | Match #12557@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12699-12752] | Match #12558@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12699-12752] | Match #12559@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12699-12752] | Match #12560@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12699-12752] | Match #12561@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12699-12752] | Match #12562@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12699-12752] | Match #12563@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12699-12752]"
Cwe1271,tile,cwe1271,"Match #10214@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[65772-65784] | Match #10215@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[65772-65784]"
Cwe1271,tile,cwe1271,"Match #10216@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[102673-102679]"
Cwe1271,tile,cwe1271,"Match #11139@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[304025-304031]"
Cwe1271,tile,cwe1271,"Match #6488@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[113941-113947]"
Cwe1271,tile,cwe1271,"Match #1034@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[205282-205430]"
Cwe1271,tile,cwe1271,"Match #1072@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[197602-197608]"
Cwe1271,tile,cwe1271,"Match #11863@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2382-2384] | Match #12003@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2382-2384] | Match #12095@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2382-2384] | Match #12169@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2382-2384]"
Cwe1271,tile,cwe1271,"Match #10209@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[3820-4006]"
Cwe1271,tile,cwe1271,"Match #1074@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1076@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1079@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1082@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1085@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1088@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1092@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1095@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1097@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1100@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1103@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1106@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1108@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1111@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1113@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1115@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1117@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1119@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1121@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1123@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1125@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1127@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1132@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1134@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334] | Match #1138@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195273-195334]"
Cwe1271,tile,cwe1271,"Match #11138@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[303819-303825]"
Cwe1271,tile,cwe1271,"Match #6492@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[112572-112578]"
Cwe1271,tile,cwe1271,"Match #10365@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #10366@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #12216@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #12218@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #12309@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7800@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7801@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7802@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7803@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7809@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7814@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7815@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7816@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7817@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7818@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7819@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7820@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7821@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7823@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7824@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7826@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7827@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7828@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7829@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7830@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7831@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7832@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7833@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7834@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7835@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7836@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7837@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7838@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7839@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7840@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7841@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7842@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7843@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7844@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7846@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7847@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7848@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7850@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7851@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7852@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7854@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7855@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7856@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7858@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7859@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7860@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7861@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7862@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7863@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7865@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7866@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7867@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7868@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7869@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7871@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7872@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7873@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7874@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7875@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7876@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7878@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7879@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7880@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7881@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7882@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7883@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7884@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7885@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7886@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7887@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7888@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7889@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7890@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7891@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7893@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7894@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7895@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7896@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7897@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7898@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7899@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7900@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7901@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7902@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7903@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7904@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7905@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7908@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7909@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7910@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7911@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7914@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7957@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7960@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7961@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7962@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7963@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7964@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7965@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7967@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7968@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7969@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7970@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7976@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7977@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7978@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7980@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7981@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7982@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7983@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7984@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7985@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7987@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7988@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7989@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7990@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7991@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7992@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7993@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7994@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7995@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7996@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #7997@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8001@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8002@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8003@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8004@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8005@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8008@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8010@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8011@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8036@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8037@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8038@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8039@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8041@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8043@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8044@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8046@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8047@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8048@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8049@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8050@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8054@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8056@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8057@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8058@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8059@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8060@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8061@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8062@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8063@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8064@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8066@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8067@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8068@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8069@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8074@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8075@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8076@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8077@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8078@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8079@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8080@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8081@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8082@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8083@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8084@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8085@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8086@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8087@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8088@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8089@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8091@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8092@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8094@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8095@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8096@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8097@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8099@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8100@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8103@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8104@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8105@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8106@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8107@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8109@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8110@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8111@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8112@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8113@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8114@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8115@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8116@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8117@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8118@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8119@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8121@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8122@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8123@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8124@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8125@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8126@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8127@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8129@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8130@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8131@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8132@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8133@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8134@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8135@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8136@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8137@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8138@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8140@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8141@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8142@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8143@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8144@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8145@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8146@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8147@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8148@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8149@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8150@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8151@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8152@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8153@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8154@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8155@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8157@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8158@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8159@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8160@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8161@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8162@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8163@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8164@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8165@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8166@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8167@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8168@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8169@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8170@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8171@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8172@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8173@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8174@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8208@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8209@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8210@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8211@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8212@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8213@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8214@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8215@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8217@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8218@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8219@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8220@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8255@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8256@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8257@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8258@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8259@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8260@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8261@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8262@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8263@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8264@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8265@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8266@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8267@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8268@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8269@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8270@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8271@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8272@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8273@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8274@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8275@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8276@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8279@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8280@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8281@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8282@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8283@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8284@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8285@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8286@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8287@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8288@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8289@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8290@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8291@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8292@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8293@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8294@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8364@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8365@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8366@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8367@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8368@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8369@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8370@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8371@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8372@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8373@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8374@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8375@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8376@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8377@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8501@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8502@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8503@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8504@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8505@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8506@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8507@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8508@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8509@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8510@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8511@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8512@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8513@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8514@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8515@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8516@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8692@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8693@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8694@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8695@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8742@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8743@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8744@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8745@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8749@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8750@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8751@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8752@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8757@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8758@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8759@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8760@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8761@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8774@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8775@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8776@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8777@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8811@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #8897@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9124@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9125@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9126@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9127@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9144@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9145@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9205@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9207@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9209@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9211@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9219@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9223@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9227@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9231@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9247@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9275@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9276@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9277@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9278@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9279@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9280@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9292@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9300@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9733@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9734@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9735@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9736@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9737@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9738@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9755@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9758@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9761@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9764@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9796@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9820@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9821@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9822@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9833@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9835@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9837@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9839@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9846@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9847@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9848@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850] | Match #9849@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16848-16850]"
Cwe1271,tile,cwe1271,"Match #11103@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[82721-82724]"
Cwe1271,tile,cwe1271,"Match #8177@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85324-85335] | Match #8179@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85324-85335] | Match #8899@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85324-85335]"
Cwe1271,tile,cwe1271,"Match #9368@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9369@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9370@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9385@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9386@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9390@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9391@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9392@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9394@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9395@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9396@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9397@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9398@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571] | Match #9399@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89528-89571]"
Cwe1271,tile,cwe1271,"Match #12584@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12972-12973]"
Cwe1271,tile,cwe1271,"Match #491@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6445-6448]"
Cwe1271,tile,cwe1271,"Match #12524@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12525@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12526@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12527@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12528@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12529@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12530@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12531@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12532@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12533@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12534@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12535@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12536@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12537@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12538@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12539@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12540@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12541@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12542@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12543@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12544@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12545@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12546@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12547@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12548@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12549@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12550@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12551@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12552@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12553@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12564@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12565@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12566@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12567@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12568@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12569@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12570@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12571@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12572@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12573@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12574@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12575@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12576@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12577@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12578@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12579@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12580@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698] | Match #12581@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[12578-12698]"
Cwe1271,tile,cwe1271,"Match #1214@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185669-185687]"
Cwe1271,tile,cwe1271,"Match #1032@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[205118-205121]"
Cwe1271,tile,cwe1271,"Match #1142@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1145@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1147@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1151@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1160@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1162@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1164@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1166@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1168@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1171@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1175@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1180@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1185@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1188@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1194@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514] | Match #1197@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190470-190514]"
Cwe1271,tile,cwe1271,"Match #1157@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190573-190576]"
Cwe1271,tile,cwe1271,"Match #10160@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10172@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10187@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10188@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10199@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10205@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10219@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10220@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10221@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10222@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10223@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10300@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10318@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10321@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10322@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10324@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10325@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10326@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10327@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10329@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10330@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10331@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10332@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10334@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10335@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10336@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10337@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10339@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10340@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10341@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10342@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #10350@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11144@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11147@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11156@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11164@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11171@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11172@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11174@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11182@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11183@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11189@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11201@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11203@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11204@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11208@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11219@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11220@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11221@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11222@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11223@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11231@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11236@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11243@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11248@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11250@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11260@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11266@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11289@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11300@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11320@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11321@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11322@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11323@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11387@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11388@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11403@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11555@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11556@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11557@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11558@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11570@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11571@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11572@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11573@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11609@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11611@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11644@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11657@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11661@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11692@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11701@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11703@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11748@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11749@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11750@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11751@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11760@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #11762@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #12231@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #12257@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #12269@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #7759@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #7760@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #7761@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #7767@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #7768@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #7769@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #7953@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #7998@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8009@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8012@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8016@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8017@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8024@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8035@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8040@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8042@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8202@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8203@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8204@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8205@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8234@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8235@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8236@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8237@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8238@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8239@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8240@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8241@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8242@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8243@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8244@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8245@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8246@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8247@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8248@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8249@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8250@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8251@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8252@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8253@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8254@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8337@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8338@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8339@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8356@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8357@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8358@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8359@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8360@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8361@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8362@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8363@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8422@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8444@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8445@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8446@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8451@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8452@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8453@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8454@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8455@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8456@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8457@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8458@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8459@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8460@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8461@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8462@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8463@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8464@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8465@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8466@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8467@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8468@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8469@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8470@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8471@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8472@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8473@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8474@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8475@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8476@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8477@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8478@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8479@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8480@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8481@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8482@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8483@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8484@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8485@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8486@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8487@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8488@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8489@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8490@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8491@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8492@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8493@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8494@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8495@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8496@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8497@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8498@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8499@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8500@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8534@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8772@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8773@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8792@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8795@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8800@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8802@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8803@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8808@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8809@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8810@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8813@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8814@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8815@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8821@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8822@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8823@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736] | Match #8856@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16734-16736]"
Cwe1271,tile,cwe1271,"Match #9364@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84798-84814] | Match #9365@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84798-84814] | Match #9366@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84798-84814] | Match #9367@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84798-84814]"
Cwe1271,tile,cwe1271,"Match #10213@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2677-2683]"
Cwe1271,tile,cwe1271,"Match #760@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4245-4255] | Match #761@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4245-4255] | Match #762@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4245-4255] | Match #763@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4245-4255] | Match #767@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4245-4255] | Match #769@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4245-4255] | Match #770@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4245-4255] | Match #772@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4245-4255]"
Cwe1271,tile,cwe1271,"Match #1158@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190323-190326]"
Cwe1271,tile,cwe1271,"Match #1218@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[184018-184041]"
Cwe1271,tile,cwe1271,"Match #8990@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83971-83997] | Match #8995@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83971-83997] | Match #8996@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83971-83997]"
Cwe1271,tile,cwe1271,"Match #6525@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153541-153681]"
Cwe1271,tile,cwe1271,"Match #12181@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42984-43051]"
Cwe1271,tile,cwe1271,"Match #1154@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190841-190845] | Match #1155@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190841-190845]"
Cwe1271,tile,cwe1271,"Match #10240@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[102391-102394]"
Cwe1271,tile,cwe1271,"Match #1@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #117@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #118@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #119@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #120@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #121@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #146@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #147@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #148@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #149@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #150@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #172@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #173@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #174@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #175@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #176@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #198@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #199@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #2@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #200@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #201@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #202@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #236@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #237@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #238@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #239@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #240@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #262@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #263@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #264@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #265@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #266@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #27@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #28@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #29@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #291@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #292@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #293@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #294@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #295@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #3@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #30@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #31@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #317@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #318@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #319@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #320@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #321@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #343@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #344@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #345@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #346@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #347@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #381@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #382@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #383@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #384@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #385@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #4@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #407@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #408@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #409@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #410@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #411@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #5@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #53@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #54@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #55@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #56@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #57@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #91@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #92@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #93@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #94@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312] | Match #95@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[294-312]"
Cwe1271,tile,cwe1271,"Match #6532@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153280-153291]"
Cwe1271,tile,cwe1271,"Match #9371@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94120-94128]"
Cwe1271,tile,cwe1271,"Match #7747@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[5097-5126] | Match #8636@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[5097-5126]"
Cwe1271,tile,cwe1271,"Match #1178@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[188998-189001]"
Cwe1271,tile,cwe1271,"Match #764@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4311-4323] | Match #768@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4311-4323]"
Cwe1271,tile,cwe1271,"Match #1202@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[186965-186968]"
Cwe1271,tile,cwe1271,"Match #10241@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[101746-101761]"
Cwe1271,tile,cwe1271,"Match #6524@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[153762-153773]"
Cwe1271,tile,cwe1271,"Match #9372@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89877-91229] | Match #9373@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89877-91229] | Match #9374@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89877-91229] | Match #9381@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89877-91229] | Match #9384@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89877-91229] | Match #9387@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89877-91229] | Match #9388@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89877-91229] | Match #9389@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[89877-91229]"
Cwe1271,tile,cwe1271,"Match #1129@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195340-195348] | Match #1130@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195340-195348]"
Cwe1271,tile,cwe1271,"Match #12521@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[106712-106722]"
Cwe1271,tile,cwe1271,"Match #11137@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[303835-303841]"
Cwe1271,tile,cwe1271,"Match #12582@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4615-4619] | Match #12583@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4615-4619]"
Cwe1271,tile,cwe1271,"Match #10211@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[3364-3370]"
Cwe1271,tile,cwe1271,"Match #10243@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[102375-102379]"
Cwe1271,tile,cwe1271,"Match #484@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6385-6397] | Match #485@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6385-6397]"
Cwe1271,tile,cwe1271,"Match #1141@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1144@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1146@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1150@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1159@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1161@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1163@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1165@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1167@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1170@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1174@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1179@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1184@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1187@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1192@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1193@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698] | Match #1196@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190652-190698]"
Cwe1271,tile,cwe1271,"Match #10210@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[3492-3629]"
Cwe1271,tile,cwe1271,"Match #6371@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[160838-160857] | Match #6372@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[160838-160857]"
Cwe1271,tile,cwe1271,"Match #12498@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[371735-371745]"
Cwe1271,tile,cwe1271,"Match #478@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6367-6373]"
Cwe1271,tile,cwe1271,"Match #1177@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[191503-191506]"
Cwe1271,tile,cwe1271,"Match #1216@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[183977-183987]"
Cwe1271,tile,cwe1271,"Match #1208@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[185511-185514]"
Cwe1271,tile,cwe1271,"Match #10125@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[86144-86183] | Match #10126@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[86144-86183] | Match #10127@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[86144-86183] | Match #10128@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[86144-86183] | Match #10131@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[86144-86183] | Match #10132@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[86144-86183] | Match #10133@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[86144-86183] | Match #10134@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[86144-86183]"
Cwe1271,tile,cwe1271,"Match #9382@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94448-94452]"
Cwe1271,tile,cwe1271,"Match #9393@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94154-94176] | Match #9400@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94154-94176] | Match #9401@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94154-94176] | Match #9402@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94154-94176] | Match #9403@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94154-94176] | Match #9404@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[94154-94176]"
Cwe1271,tile,cwe1271,"Match #10229@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10230@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10231@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10246@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10247@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10251@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10252@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10253@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10255@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10256@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10257@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10258@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10259@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522] | Match #10260@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[97479-97522]"
Cwe1271,tile,cwe1271,"Match #11105@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[82692-82697]"
Cwe1271,tile,cwe1271,"Match #12508@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[122479-122502]"
Cwe1271,tile,cwe1271,"Match #10292@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22078-22080] | Match #10293@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22078-22080] | Match #10294@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22078-22080] | Match #10295@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22078-22080] | Match #10296@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22078-22080] | Match #10297@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22078-22080] | Match #11135@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22078-22080] | Match #11136@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[22078-22080]"
Cwe1271,tile,cwe1271,"Match #6385@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6388@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6390@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6392@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6394@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6395@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6396@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6397@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6399@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6402@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6404@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6406@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6408@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6410@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6412@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6413@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6415@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6418@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6420@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6421@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6423@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6426@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6428@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6429@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6430@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6431@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6433@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6435@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6439@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6440@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6441@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6443@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6446@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6447@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6453@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6454@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6457@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6459@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133] | Match #6461@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[146041-146133]"
Cwe1271,tile,cwe1271,"Match #1183@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[189058-189061]"
Cwe1271,tile,cwe1271,"Match #486@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6431-6441] | Match #487@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6431-6441] | Match #488@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6431-6441] | Match #489@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[6431-6441]"
Cwe1271,tile,cwe1271,"Match #10436@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465] | Match #10575@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465] | Match #10840@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465] | Match #11415@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465] | Match #1231@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465] | Match #2266@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465] | Match #497@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465] | Match #6563@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465] | Match #7085@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465] | Match #7224@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465] | Match #9412@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4458-4465]"
Cwe1271,tile,cwe1271,"Match #6541@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130391-130394]"
Cwe1271,tile,cwe1271,"Match #1091@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[195460-195463]"
Cwe1271,tile,cwe1271,"Match #8645@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16767-16769] | Match #8653@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16767-16769] | Match #8654@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16767-16769] | Match #8655@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16767-16769] | Match #8656@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16767-16769] | Match #8663@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16767-16769] | Match #8665@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16767-16769] | Match #8667@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16767-16769] | Match #8669@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[16767-16769]"
Cwe1271,tile,cwe1271,"Match #1070@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[197627-197630]"
Cwe1271,tile,cwe1271,"Match #10439@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442] | Match #10578@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442] | Match #10843@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442] | Match #11418@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442] | Match #1234@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442] | Match #2269@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442] | Match #500@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442] | Match #6566@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442] | Match #7088@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442] | Match #7227@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442] | Match #9415@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4441-4442]"
Cwe1271,tile,cwe1271,"Match #771@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4263-4279]"
Cwe1271,tile,cwe1271,"Match #1148@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[190971-190974]"
Cwe1271,tile,cwe1271,"Match #8986@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83824-83890] | Match #8987@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83824-83890]"
Cwe1271,tile,cwe1271,"Match #12585@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12586@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12587@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12588@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12589@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12590@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12591@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12592@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12593@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12594@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12595@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397] | Match #12596@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[23379-23397]"
Cwe1271,tile,cwe1271,"Match #10433@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439] | Match #10572@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439] | Match #10837@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439] | Match #11412@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439] | Match #1228@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439] | Match #2263@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439] | Match #494@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439] | Match #6560@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439] | Match #7082@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439] | Match #7221@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439] | Match #9409@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4438-4439]"
Cwe1271,tile,cwe1271,"Match #6386@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6387@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6389@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6391@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6393@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6398@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6400@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6401@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6403@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6405@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6407@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6409@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6411@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6414@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6416@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6417@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6419@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6422@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6424@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6425@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6427@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6432@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6434@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6436@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6437@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6438@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6444@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6445@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6448@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6449@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6455@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6456@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6458@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6460@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061] | Match #6462@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[144975-145061]"
Cwe1271,tile,cwe1271,"Match #1064@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[197252-197255]"
Cwe1271,tile,cwe1271,"Match #8985@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83784-83803] | Match #8988@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83784-83803] | Match #8989@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83784-83803] | Match #8991@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83784-83803] | Match #8992@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83784-83803] | Match #8993@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83784-83803] | Match #8994@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83784-83803] | Match #8997@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83784-83803] | Match #8998@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83784-83803] | Match #8999@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[83784-83803]"
Cwe1271,tile,cwe1271,"Match #143@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[37723-37737] | Match #144@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[37723-37737] | Match #145@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[37723-37737] | Match #288@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[37723-37737] | Match #289@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[37723-37737] | Match #290@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[37723-37737] | Match #434@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[37723-37737] | Match #435@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[37723-37737] | Match #436@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[37723-37737]"
Cwe1271,tile,cwe1271,"Match #6442@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[143643-143653]"
Cwe1271,tile,cwe1271,"Match #10435@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #10438@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #10574@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #10577@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #10839@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #10842@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #11414@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #11417@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #1230@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #1233@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #2265@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #2268@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #496@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #499@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #6562@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #6565@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #7084@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #7087@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #7223@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #7226@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #9411@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491] | Match #9414@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[4479-4491]"
Cwe1271,tile,cwe1271,"Match #6375@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[160825-160835]"
Cwe1271,tile,cwe1271,"Match #6494@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[152907-152968] | Match #6495@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[152907-152968] | Match #6496@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[152907-152968] | Match #6497@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[152907-152968] | Match #6498@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[152907-152968] | Match #6499@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[152907-152968]"
Cwe1271,tile,cwe1271,"Match #8176@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85276-85321] | Match #8178@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85276-85321] | Match #8180@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85276-85321] | Match #8900@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[85276-85321]"
Cwe1271,tile,cwe1271,"Match #1065@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[197487-197490]"
Cwe1271,tile,cwe1271,"Match #1220@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[158341-158346] | Match #1221@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[158341-158346] | Match #1222@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[158341-158346] | Match #1223@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[158341-158346] | Match #1224@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[158341-158346] | Match #1225@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[158341-158346]"
Cwe1271,tile,cwe1271,"Match #12182@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[42916-42983]"
Cwe1271,tile,cwe1271,"Match #11140@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[303571-303577]"
Cwe1271,tile,cwe1271,"Match #11859@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2388-2390] | Match #11999@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2388-2390] | Match #12091@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2388-2390] | Match #12165@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[2388-2390]"
Cwe1271,tile,cwe1271,"Match #8421@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[357302-357313]"
Cwe1271,tile,cwe1271,"Match #1137@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[194174-194177]"
Cwe1271,tile,cwe1271,"Match #11705@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[369419-369422]"
Cwe1271,tile,cwe1271,"Match #1063@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[197309-197312]"
Cwe1271,tile,cwe1271,"Match #6503@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[140349-140368] | Match #6506@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[140349-140368]"
Cwe1271,tile,cwe1271,"Match #9356@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84663-84672] | Match #9357@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84663-84672] | Match #9358@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84663-84672] | Match #9359@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84663-84672] | Match #9360@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84663-84672] | Match #9361@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84663-84672] | Match #9363@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[84663-84672]"
Cwe1271,tile,cwe1271,"Match #1199@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[192418-192421]"
Cwe1271,tile,cwe1271,"Match #6374@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[160813-160823]"
Cwe1271,tile,cwe1271,"Match #6539@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[130433-130436]"
Cwe1271,tile,cwe1271,"Match #1048@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199924-199950] | Match #1050@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199924-199950] | Match #1053@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199924-199950] | Match #1054@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199924-199950] | Match #1055@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[199924-199950]"
Cwe1271,tile,cwe1271,"Match #6504@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[140223-140253] | Match #6507@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[140223-140253]"
Cwe1271,tile,cwe1271,"Match #9376@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[91277-91282] | Match #9377@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[91277-91282] | Match #9378@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[91277-91282]"
Cwe1271,tile,cwe1271,"Match #1031@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[206635-206638]"
Cwe1271,e203_soc_top,cwe1271,"Match #38@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65565-65566]"
Cwe1271,e203_soc_top,cwe1271,"Match #305@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60047-60048]"
Cwe1271,e203_soc_top,cwe1271,"Match #949@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42482-42483]"
Cwe1271,e203_soc_top,cwe1271,"Match #986@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42252-42253]"
Cwe1271,e203_soc_top,cwe1271,"Match #157@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63206-63207]"
Cwe1271,e203_soc_top,cwe1271,"Match #19@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65642-65643]"
Cwe1271,e203_soc_top,cwe1271,"Match #362@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59018-59019]"
Cwe1271,e203_soc_top,cwe1271,"Match #1204@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39225-39226]"
Cwe1271,e203_soc_top,cwe1271,"Match #894@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43238-43239]"
Cwe1271,e203_soc_top,cwe1271,"Match #523@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56715-56716]"
Cwe1271,e203_soc_top,cwe1271,"Match #755@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44367-44368]"
Cwe1271,e203_soc_top,cwe1271,"Match #884@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42948-42949]"
Cwe1271,e203_soc_top,cwe1271,"Match #707@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44511-44512]"
Cwe1271,e203_soc_top,cwe1271,"Match #1124@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40778-40779]"
Cwe1271,e203_soc_top,cwe1271,"Match #1268@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56299-56300]"
Cwe1271,e203_soc_top,cwe1271,"Match #672@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54034-54035]"
Cwe1271,e203_soc_top,cwe1271,"Match #871@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42872-42873]"
Cwe1271,e203_soc_top,cwe1271,"Match #573@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55619-55620]"
Cwe1271,e203_soc_top,cwe1271,"Match #1042@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41727-41728]"
Cwe1271,e203_soc_top,cwe1271,"Match #942@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42534-42535]"
Cwe1271,e203_soc_top,cwe1271,"Match #338@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59787-59788]"
Cwe1271,e203_soc_top,cwe1271,"Match #427@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58342-58343]"
Cwe1271,e203_soc_top,cwe1271,"Match #70@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65308-65309]"
Cwe1271,e203_soc_top,cwe1271,"Match #1054@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41641-41642]"
Cwe1271,e203_soc_top,cwe1271,"Match #1257@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58294-58295]"
Cwe1271,e203_soc_top,cwe1271,"Match #175@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63125-63126]"
Cwe1271,e203_soc_top,cwe1271,"Match #22@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65630-65631]"
Cwe1271,e203_soc_top,cwe1271,"Match #817@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44181-44182]"
Cwe1271,e203_soc_top,cwe1271,"Match #769@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44325-44326]"
Cwe1271,e203_soc_top,cwe1271,"Match #60@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65451-65452]"
Cwe1271,e203_soc_top,cwe1271,"Match #681@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53957-53958]"
Cwe1271,e203_soc_top,cwe1271,"Match #504@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57275-57276]"
Cwe1271,e203_soc_top,cwe1271,"Match #790@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44262-44263]"
Cwe1271,e203_soc_top,cwe1271,"Match #440@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58163-58164]"
Cwe1271,e203_soc_top,cwe1271,"Match #626@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54610-54611]"
Cwe1271,e203_soc_top,cwe1271,"Match #156@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63209-63210]"
Cwe1271,e203_soc_top,cwe1271,"Match #442@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58146-58147]"
Cwe1271,e203_soc_top,cwe1271,"Match #1100@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41101-41102]"
Cwe1271,e203_soc_top,cwe1271,"Match #934@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42609-42610]"
Cwe1271,e203_soc_top,cwe1271,"Match #664@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54130-54131]"
Cwe1271,e203_soc_top,cwe1271,"Match #275@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60333-60334]"
Cwe1271,e203_soc_top,cwe1271,"Match #51@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65494-65495]"
Cwe1271,e203_soc_top,cwe1271,"Match #1220@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38775-38776]"
Cwe1271,e203_soc_top,cwe1271,"Match #149@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63224-63225]"
Cwe1271,e203_soc_top,cwe1271,"Match #344@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59067-59068]"
Cwe1271,e203_soc_top,cwe1271,"Match #877@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42740-42741]"
Cwe1271,e203_soc_top,cwe1271,"Match #409@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58458-58459]"
Cwe1271,e203_soc_top,cwe1271,"Match #593@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55039-55040]"
Cwe1271,e203_soc_top,cwe1271,"Match #360@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59724-59725]"
Cwe1271,e203_soc_top,cwe1271,"Match #330@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59585-59586]"
Cwe1271,e203_soc_top,cwe1271,"Match #369@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58987-58988]"
Cwe1271,e203_soc_top,cwe1271,"Match #478@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57648-57649]"
Cwe1271,e203_soc_top,cwe1271,"Match #109@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65057-65058]"
Cwe1271,e203_soc_top,cwe1271,"Match #1062@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41522-41523]"
Cwe1271,e203_soc_top,cwe1271,"Match #1215@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38793-38794]"
Cwe1271,e203_soc_top,cwe1271,"Match #1259@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58119-58120]"
Cwe1271,e203_soc_top,cwe1271,"Match #917@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42701-42702]"
Cwe1271,e203_soc_top,cwe1271,"Match #118@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64894-64895]"
Cwe1271,e203_soc_top,cwe1271,"Match #1090@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41163-41164]"
Cwe1271,e203_soc_top,cwe1271,"Match #560@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55658-55659]"
Cwe1271,e203_soc_top,cwe1271,"Match #1181@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40026-40027]"
Cwe1271,e203_soc_top,cwe1271,"Match #734@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44430-44431]"
Cwe1271,e203_soc_top,cwe1271,"Match #265@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60388-60389]"
Cwe1271,e203_soc_top,cwe1271,"Match #257@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62661-62662]"
Cwe1271,e203_soc_top,cwe1271,"Match #766@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44334-44335]"
Cwe1271,e203_soc_top,cwe1271,"Match #938@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42556-42557]"
Cwe1271,e203_soc_top,cwe1271,"Match #403@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58482-58483]"
Cwe1271,e203_soc_top,cwe1271,"Match #451@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58020-58021]"
Cwe1271,e203_soc_top,cwe1271,"Match #586@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55110-55111]"
Cwe1271,e203_soc_top,cwe1271,"Match #223@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62841-62842]"
Cwe1271,e203_soc_top,cwe1271,"Match #388@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58831-58832]"
Cwe1271,e203_soc_top,cwe1271,"Match #404@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58478-58479]"
Cwe1271,e203_soc_top,cwe1271,"Match #1008@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42054-42055]"
Cwe1271,e203_soc_top,cwe1271,"Match #732@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44436-44437]"
Cwe1271,e203_soc_top,cwe1271,"Match #746@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44394-44395]"
Cwe1271,e203_soc_top,cwe1271,"Match #381@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58868-58869]"
Cwe1271,e203_soc_top,cwe1271,"Match #579@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55253-55254]"
Cwe1271,e203_soc_top,cwe1271,"Match #793@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44253-44254]"
Cwe1271,e203_soc_top,cwe1271,"Match #1216@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38789-38790]"
Cwe1271,e203_soc_top,cwe1271,"Match #609@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54847-54848]"
Cwe1271,e203_soc_top,cwe1271,"Match #591@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55052-55053]"
Cwe1271,e203_soc_top,cwe1271,"Match #1210@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39201-39202]"
Cwe1271,e203_soc_top,cwe1271,"Match #227@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62817-62818]"
Cwe1271,e203_soc_top,cwe1271,"Match #984@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42258-42259]"
Cwe1271,e203_soc_top,cwe1271,"Match #1066@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41508-41509]"
Cwe1271,e203_soc_top,cwe1271,"Match #825@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43973-43974]"
Cwe1271,e203_soc_top,cwe1271,"Match #201@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62949-62950]"
Cwe1271,e203_soc_top,cwe1271,"Match #415@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58421-58422]"
Cwe1271,e203_soc_top,cwe1271,"Match #601@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54943-54944]"
Cwe1271,e203_soc_top,cwe1271,"Match #594@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55036-55037]"
Cwe1271,e203_soc_top,cwe1271,"Match #756@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44364-44365]"
Cwe1271,e203_soc_top,cwe1271,"Match #75@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65259-65260]"
Cwe1271,e203_soc_top,cwe1271,"Match #140@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63242-63243]"
Cwe1271,e203_soc_top,cwe1271,"Match #714@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44490-44491]"
Cwe1271,e203_soc_top,cwe1271,"Match #531@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56691-56692]"
Cwe1271,e203_soc_top,cwe1271,"Match #132@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64846-64847]"
Cwe1271,e203_soc_top,cwe1271,"Match #520@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56724-56725]"
Cwe1271,e203_soc_top,cwe1271,"Match #846@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43935-43936]"
Cwe1271,e203_soc_top,cwe1271,"Match #838@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43670-43671]"
Cwe1271,e203_soc_top,cwe1271,"Match #1072@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41484-41485]"
Cwe1271,e203_soc_top,cwe1271,"Match #783@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44283-44284]"
Cwe1271,e203_soc_top,cwe1271,"Match #580@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55250-55251]"
Cwe1271,e203_soc_top,cwe1271,"Match #147@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63228-63229]"
Cwe1271,e203_soc_top,cwe1271,"Match #943@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42521-42522]"
Cwe1271,e203_soc_top,cwe1271,"Match #429@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58286-58287]"
Cwe1271,e203_soc_top,cwe1271,"Match #389@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58827-58828]"
Cwe1271,e203_soc_top,cwe1271,"Match #521@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56721-56722]"
Cwe1271,e203_soc_top,cwe1271,"Match #1115@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40827-40828]"
Cwe1271,e203_soc_top,cwe1271,"Match #29@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65602-65603]"
Cwe1271,e203_soc_top,cwe1271,"Match #695@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53707-53708]"
Cwe1271,e203_soc_top,cwe1271,"Match #220@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62857-62858]"
Cwe1271,e203_soc_top,cwe1271,"Match #930@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42621-42622]"
Cwe1271,e203_soc_top,cwe1271,"Match #424@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58354-58355]"
Cwe1271,e203_soc_top,cwe1271,"Match #172@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63135-63136]"
Cwe1271,e203_soc_top,cwe1271,"Match #1113@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40924-40925]"
Cwe1271,e203_soc_top,cwe1271,"Match #301@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60177-60178]"
Cwe1271,e203_soc_top,cwe1271,"Match #67@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65363-65364]"
Cwe1271,e203_soc_top,cwe1271,"Match #155@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63212-63213]"
Cwe1271,e203_soc_top,cwe1271,"Match #461@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57906-57907]"
Cwe1271,e203_soc_top,cwe1271,"Match #898@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43132-43133]"
Cwe1271,e203_soc_top,cwe1271,"Match #774@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44310-44311]"
Cwe1271,e203_soc_top,cwe1271,"Match #1137@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40332-40333]"
Cwe1271,e203_soc_top,cwe1271,"Match #180@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63096-63097]"
Cwe1271,e203_soc_top,cwe1271,"Match #471@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57733-57734]"
Cwe1271,e203_soc_top,cwe1271,"Match #101@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65081-65082]"
Cwe1271,e203_soc_top,cwe1271,"Match #1134@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40344-40345]"
Cwe1271,e203_soc_top,cwe1271,"Match #1019@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41862-41863]"
Cwe1271,e203_soc_top,cwe1271,"Match #690@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53765-53766]"
Cwe1271,e203_soc_top,cwe1271,"Match #1101@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41086-41087]"
Cwe1271,e203_soc_top,cwe1271,"Match #119@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64891-64892]"
Cwe1271,e203_soc_top,cwe1271,"Match #967@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42373-42374]"
Cwe1271,e203_soc_top,cwe1271,"Match #1132@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40352-40353]"
Cwe1271,e203_soc_top,cwe1271,"Match #795@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44247-44248]"
Cwe1271,e203_soc_top,cwe1271,"Match #627@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54607-54608]"
Cwe1271,e203_soc_top,cwe1271,"Match #108@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65060-65061]"
Cwe1271,e203_soc_top,cwe1271,"Match #1133@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40348-40349]"
Cwe1271,e203_soc_top,cwe1271,"Match #904@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43116-43117]"
Cwe1271,e203_soc_top,cwe1271,"Match #1099@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41103-41104]"
Cwe1271,e203_soc_top,cwe1271,"Match #1192@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39270-39271]"
Cwe1271,e203_soc_top,cwe1271,"Match #566@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55640-55641]"
Cwe1271,e203_soc_top,cwe1271,"Match #914@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42710-42711]"
Cwe1271,e203_soc_top,cwe1271,"Match #213@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62893-62894]"
Cwe1271,e203_soc_top,cwe1271,"Match #650@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54258-54259]"
Cwe1271,e203_soc_top,cwe1271,"Match #1167@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40101-40102]"
Cwe1271,e203_soc_top,cwe1271,"Match #320@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59922-59923]"
Cwe1271,e203_soc_top,cwe1271,"Match #350@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59049-59050]"
Cwe1271,e203_soc_top,cwe1271,"Match #212@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62897-62898]"
Cwe1271,e203_soc_top,cwe1271,"Match #419@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58399-58400]"
Cwe1271,e203_soc_top,cwe1271,"Match #459@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57914-57915]"
Cwe1271,e203_soc_top,cwe1271,"Match #889@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43319-43320]"
Cwe1271,e203_soc_top,cwe1271,"Match #932@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42615-42616]"
Cwe1271,e203_soc_top,cwe1271,"Match #1221@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38772-38773]"
Cwe1271,e203_soc_top,cwe1271,"Match #1201@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39236-39237]"
Cwe1271,e203_soc_top,cwe1271,"Match #98@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65090-65091]"
Cwe1271,e203_soc_top,cwe1271,"Match #976@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42323-42324]"
Cwe1271,e203_soc_top,cwe1271,"Match #697@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53701-53702]"
Cwe1271,e203_soc_top,cwe1271,"Match #702@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53650-53651]"
Cwe1271,e203_soc_top,cwe1271,"Match #513@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56928-56929]"
Cwe1271,e203_soc_top,cwe1271,"Match #383@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58862-58863]"
Cwe1271,e203_soc_top,cwe1271,"Match #105@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65069-65070]"
Cwe1271,e203_soc_top,cwe1271,"Match #1184@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40016-40017]"
Cwe1271,e203_soc_top,cwe1271,"Match #152@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63218-63219]"
Cwe1271,e203_soc_top,cwe1271,"Match #91@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64903-64904]"
Cwe1271,e203_soc_top,cwe1271,"Match #208@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62921-62922]"
Cwe1271,e203_soc_top,cwe1271,"Match #280@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60298-60299]"
Cwe1271,e203_soc_top,cwe1271,"Match #828@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43961-43962]"
Cwe1271,e203_soc_top,cwe1271,"Match #893@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43241-43242]"
Cwe1271,e203_soc_top,cwe1271,"Match #1116@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40823-40824]"
Cwe1271,e203_soc_top,cwe1271,"Match #613@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54821-54822]"
Cwe1271,e203_soc_top,cwe1271,"Match #651@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54255-54256]"
Cwe1271,e203_soc_top,cwe1271,"Match #128@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64910-64911]"
Cwe1271,e203_soc_top,cwe1271,"Match #906@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43110-43111]"
Cwe1271,e203_soc_top,cwe1271,"Match #486@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57581-57582]"
Cwe1271,e203_soc_top,cwe1271,"Match #585@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55113-55114]"
Cwe1271,e203_soc_top,cwe1271,"Match #836@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43350-43351]"
Cwe1271,e203_soc_top,cwe1271,"Match #462@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57902-57903]"
Cwe1271,e203_soc_top,cwe1271,"Match #1078@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41306-41307]"
Cwe1271,e203_soc_top,cwe1271,"Match #107@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65063-65064]"
Cwe1271,e203_soc_top,cwe1271,"Match #1248@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[37939-37940]"
Cwe1271,e203_soc_top,cwe1271,"Match #187@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63005-63006]"
Cwe1271,e203_soc_top,cwe1271,"Match #449@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58029-58030]"
Cwe1271,e203_soc_top,cwe1271,"Match #556@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55679-55680]"
Cwe1271,e203_soc_top,cwe1271,"Match #977@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42319-42320]"
Cwe1271,e203_soc_top,cwe1271,"Match #712@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44496-44497]"
Cwe1271,e203_soc_top,cwe1271,"Match #1239@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38062-38063]"
Cwe1271,e203_soc_top,cwe1271,"Match #1180@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40029-40030]"
Cwe1271,e203_soc_top,cwe1271,"Match #667@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54085-54086]"
Cwe1271,e203_soc_top,cwe1271,"Match #598@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54988-54989]"
Cwe1271,e203_soc_top,cwe1271,"Match #179@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63099-63100]"
Cwe1271,e203_soc_top,cwe1271,"Match #460@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57911-57912]"
Cwe1271,e203_soc_top,cwe1271,"Match #1036@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41765-41766]"
Cwe1271,e203_soc_top,cwe1271,"Match #1006@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42060-42061]"
Cwe1271,e203_soc_top,cwe1271,"Match #246@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62717-62718]"
Cwe1271,e203_soc_top,cwe1271,"Match #290@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60228-60229]"
Cwe1271,e203_soc_top,cwe1271,"Match #786@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44274-44275]"
Cwe1271,e203_soc_top,cwe1271,"Match #1111@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40938-40939]"
Cwe1271,e203_soc_top,cwe1271,"Match #268@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60376-60377]"
Cwe1271,e203_soc_top,cwe1271,"Match #1012@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41887-41888]"
Cwe1271,e203_soc_top,cwe1271,"Match #327@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59594-59595]"
Cwe1271,e203_soc_top,cwe1271,"Match #1048@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41668-41669]"
Cwe1271,e203_soc_top,cwe1271,"Match #955@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42443-42444]"
Cwe1271,e203_soc_top,cwe1271,"Match #810@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44202-44203]"
Cwe1271,e203_soc_top,cwe1271,"Match #1238@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38072-38073]"
Cwe1271,e203_soc_top,cwe1271,"Match #339@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59771-59772]"
Cwe1271,e203_soc_top,cwe1271,"Match #805@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44217-44218]"
Cwe1271,e203_soc_top,cwe1271,"Match #13@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65668-65669]"
Cwe1271,e203_soc_top,cwe1271,"Match #1156@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40134-40135]"
Cwe1271,e203_soc_top,cwe1271,"Match #975@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42338-42339]"
Cwe1271,e203_soc_top,cwe1271,"Match #183@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63085-63086]"
Cwe1271,e203_soc_top,cwe1271,"Match #1230@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38499-38500]"
Cwe1271,e203_soc_top,cwe1271,"Match #484@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57589-57590]"
Cwe1271,e203_soc_top,cwe1271,"Match #1059@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41542-41543]"
Cwe1271,e203_soc_top,cwe1271,"Match #418@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58409-58410]"
Cwe1271,e203_soc_top,cwe1271,"Match #370@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58957-58958]"
Cwe1271,e203_soc_top,cwe1271,"Match #309@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60035-60036]"
Cwe1271,e203_soc_top,cwe1271,"Match #522@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56718-56719]"
Cwe1271,e203_soc_top,cwe1271,"Match #1053@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41644-41645]"
Cwe1271,e203_soc_top,cwe1271,"Match #95@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65099-65100]"
Cwe1271,e203_soc_top,cwe1271,"Match #439@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58180-58181]"
Cwe1271,e203_soc_top,cwe1271,"Match #235@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62777-62778]"
Cwe1271,e203_soc_top,cwe1271,"Match #1251@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[37840-37841]"
Cwe1271,e203_soc_top,cwe1271,"Match #698@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53698-53699]"
Cwe1271,e203_soc_top,cwe1271,"Match #526@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56706-56707]"
Cwe1271,e203_soc_top,cwe1271,"Match #533@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56685-56686]"
Cwe1271,e203_soc_top,cwe1271,"Match #263@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60394-60395]"
Cwe1271,e203_soc_top,cwe1271,"Match #816@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44184-44185]"
Cwe1271,e203_soc_top,cwe1271,"Match #5@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65714-65715]"
Cwe1271,e203_soc_top,cwe1271,"Match #781@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44289-44290]"
Cwe1271,e203_soc_top,cwe1271,"Match #372@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58951-58952]"
Cwe1271,e203_soc_top,cwe1271,"Match #196@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62969-62970]"
Cwe1271,e203_soc_top,cwe1271,"Match #545@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56206-56207]"
Cwe1271,e203_soc_top,cwe1271,"Match #852@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43851-43852]"
Cwe1271,e203_soc_top,cwe1271,"Match #775@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44307-44308]"
Cwe1271,e203_soc_top,cwe1271,"Match #469@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57762-57763]"
Cwe1271,e203_soc_top,cwe1271,"Match #399@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58498-58499]"
Cwe1271,e203_soc_top,cwe1271,"Match #84@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65113-65114]"
Cwe1271,e203_soc_top,cwe1271,"Match #916@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42704-42705]"
Cwe1271,e203_soc_top,cwe1271,"Match #623@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54669-54670]"
Cwe1271,e203_soc_top,cwe1271,"Match #675@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53989-53990]"
Cwe1271,e203_soc_top,cwe1271,"Match #17@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65650-65651]"
Cwe1271,e203_soc_top,cwe1271,"Match #92@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65108-65109]"
Cwe1271,e203_soc_top,cwe1271,"Match #192@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62985-62986]"
Cwe1271,e203_soc_top,cwe1271,"Match #269@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60372-60373]"
Cwe1271,e203_soc_top,cwe1271,"Match #798@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44238-44239]"
Cwe1271,e203_soc_top,cwe1271,"Match #909@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43101-43102]"
Cwe1271,e203_soc_top,cwe1271,"Match #1001@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42091-42092]"
Cwe1271,e203_soc_top,cwe1271,"Match #79@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65155-65156]"
Cwe1271,e203_soc_top,cwe1271,"Match #532@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56688-56689]"
Cwe1271,e203_soc_top,cwe1271,"Match #64@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65425-65426]"
Cwe1271,e203_soc_top,cwe1271,"Match #891@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43247-43248]"
Cwe1271,e203_soc_top,cwe1271,"Match #226@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62825-62826]"
Cwe1271,e203_soc_top,cwe1271,"Match #1141@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40316-40317]"
Cwe1271,e203_soc_top,cwe1271,"Match #576@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55276-55277]"
Cwe1271,e203_soc_top,cwe1271,"Match #1029@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41803-41804]"
Cwe1271,e203_soc_top,cwe1271,"Match #500@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57315-57316]"
Cwe1271,e203_soc_top,cwe1271,"Match #1234@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38088-38089]"
Cwe1271,e203_soc_top,cwe1271,"Match #800@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44232-44233]"
Cwe1271,e203_soc_top,cwe1271,"Match #1193@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39266-39267]"
Cwe1271,e203_soc_top,cwe1271,"Match #1232@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38355-38356]"
Cwe1271,e203_soc_top,cwe1271,"Match #110@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65054-65055]"
Cwe1271,e203_soc_top,cwe1271,"Match #876@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42749-42750]"
Cwe1271,e203_soc_top,cwe1271,"Match #971@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42352-42353]"
Cwe1271,e203_soc_top,cwe1271,"Match #544@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56209-56210]"
Cwe1271,e203_soc_top,cwe1271,"Match #78@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65165-65166]"
Cwe1271,e203_soc_top,cwe1271,"Match #311@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60029-60030]"
Cwe1271,e203_soc_top,cwe1271,"Match #181@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63093-63094]"
Cwe1271,e203_soc_top,cwe1271,"Match #1109@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40997-40998]"
Cwe1271,e203_soc_top,cwe1271,"Match #190@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62993-62994]"
Cwe1271,e203_soc_top,cwe1271,"Match #931@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42618-42619]"
Cwe1271,e203_soc_top,cwe1271,"Match #310@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60032-60033]"
Cwe1271,e203_soc_top,cwe1271,"Match #801@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44229-44230]"
Cwe1271,e203_soc_top,cwe1271,"Match #694@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53746-53747]"
Cwe1271,e203_soc_top,cwe1271,"Match #236@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62769-62770]"
Cwe1271,e203_soc_top,cwe1271,"Match #400@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58494-58495]"
Cwe1271,e203_soc_top,cwe1271,"Match #1084@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41274-41275]"
Cwe1271,e203_soc_top,cwe1271,"Match #68@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65360-65361]"
Cwe1271,e203_soc_top,cwe1271,"Match #9@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65688-65689]"
Cwe1271,e203_soc_top,cwe1271,"Match #875@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42752-42753]"
Cwe1271,e203_soc_top,cwe1271,"Match #1068@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41500-41501]"
Cwe1271,e203_soc_top,cwe1271,"Match #42@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65539-65540]"
Cwe1271,e203_soc_top,cwe1271,"Match #211@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62905-62906]"
Cwe1271,e203_soc_top,cwe1271,"Match #572@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55622-55623]"
Cwe1271,e203_soc_top,cwe1271,"Match #551@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56172-56173]"
Cwe1271,e203_soc_top,cwe1271,"Match #856@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43745-43746]"
Cwe1271,e203_soc_top,cwe1271,"Match #1089@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41206-41207]"
Cwe1271,e203_soc_top,cwe1271,"Match #231@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62797-62798]"
Cwe1271,e203_soc_top,cwe1271,"Match #485@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57586-57587]"
Cwe1271,e203_soc_top,cwe1271,"Match #957@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42435-42436]"
Cwe1271,e203_soc_top,cwe1271,"Match #349@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59052-59053]"
Cwe1271,e203_soc_top,cwe1271,"Match #261@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62642-62643]"
Cwe1271,e203_soc_top,cwe1271,"Match #407@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58466-58467]"
Cwe1271,e203_soc_top,cwe1271,"Match #865@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43720-43721]"
Cwe1271,e203_soc_top,cwe1271,"Match #288@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60245-60246]"
Cwe1271,e203_soc_top,cwe1271,"Match #1010@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42035-42036]"
Cwe1271,e203_soc_top,cwe1271,"Match #935@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42589-42590]"
Cwe1271,e203_soc_top,cwe1271,"Match #353@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59040-59041]"
Cwe1271,e203_soc_top,cwe1271,"Match #216@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62877-62878]"
Cwe1271,e203_soc_top,cwe1271,"Match #527@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56703-56704]"
Cwe1271,e203_soc_top,cwe1271,"Match #421@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58383-58384]"
Cwe1271,e203_soc_top,cwe1271,"Match #1256@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[37823-37824]"
Cwe1271,e203_soc_top,cwe1271,"Match #660@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54178-54179]"
Cwe1271,e203_soc_top,cwe1271,"Match #853@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43776-43777]"
Cwe1271,e203_soc_top,cwe1271,"Match #373@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58932-58933]"
Cwe1271,e203_soc_top,cwe1271,"Match #1173@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40083-40084]"
Cwe1271,e203_soc_top,cwe1271,"Match #66@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65366-65367]"
Cwe1271,e203_soc_top,cwe1271,"Match #1243@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38046-38047]"
Cwe1271,e203_soc_top,cwe1271,"Match #645@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54395-54396]"
Cwe1271,e203_soc_top,cwe1271,"Match #972@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42348-42349]"
Cwe1271,e203_soc_top,cwe1271,"Match #1151@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40149-40150]"
Cwe1271,e203_soc_top,cwe1271,"Match #973@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42345-42346]"
Cwe1271,e203_soc_top,cwe1271,"Match #390@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58824-58825]"
Cwe1271,e203_soc_top,cwe1271,"Match #341@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59765-59766]"
Cwe1271,e203_soc_top,cwe1271,"Match #796@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44244-44245]"
Cwe1271,e203_soc_top,cwe1271,"Match #336@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59796-59797]"
Cwe1271,e203_soc_top,cwe1271,"Match #20@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65638-65639]"
Cwe1271,e203_soc_top,cwe1271,"Match #763@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44343-44344]"
Cwe1271,e203_soc_top,cwe1271,"Match #744@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44400-44401]"
Cwe1271,e203_soc_top,cwe1271,"Match #1139@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40324-40325]"
Cwe1271,e203_soc_top,cwe1271,"Match #589@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55101-55102]"
Cwe1271,e203_soc_top,cwe1271,"Match #620@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54678-54679]"
Cwe1271,e203_soc_top,cwe1271,"Match #706@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53602-53603]"
Cwe1271,e203_soc_top,cwe1271,"Match #351@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59046-59047]"
Cwe1271,e203_soc_top,cwe1271,"Match #303@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60134-60135]"
Cwe1271,e203_soc_top,cwe1271,"Match #420@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58386-58387]"
Cwe1271,e203_soc_top,cwe1271,"Match #946@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42509-42510]"
Cwe1271,e203_soc_top,cwe1271,"Match #260@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62651-62652]"
Cwe1271,e203_soc_top,cwe1271,"Match #592@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55042-55043]"
Cwe1271,e203_soc_top,cwe1271,"Match #90@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64906-64907]"
Cwe1271,e203_soc_top,cwe1271,"Match #768@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44328-44329]"
Cwe1271,e203_soc_top,cwe1271,"Match #1117@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40819-40820]"
Cwe1271,e203_soc_top,cwe1271,"Match #568@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55634-55635]"
Cwe1271,e203_soc_top,cwe1271,"Match #134@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64816-64817]"
Cwe1271,e203_soc_top,cwe1271,"Match #270@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60362-60363]"
Cwe1271,e203_soc_top,cwe1271,"Match #318@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59928-59929]"
Cwe1271,e203_soc_top,cwe1271,"Match #867@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43714-43715]"
Cwe1271,e203_soc_top,cwe1271,"Match #850@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43857-43858]"
Cwe1271,e203_soc_top,cwe1271,"Match #200@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62953-62954]"
Cwe1271,e203_soc_top,cwe1271,"Match #448@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58032-58033]"
Cwe1271,e203_soc_top,cwe1271,"Match #569@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55631-55632]"
Cwe1271,e203_soc_top,cwe1271,"Match #721@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44469-44470]"
Cwe1271,e203_soc_top,cwe1271,"Match #465@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57838-57839]"
Cwe1271,e203_soc_top,cwe1271,"Match #428@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58298-58299]"
Cwe1271,e203_soc_top,cwe1271,"Match #158@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63204-63205]"
Cwe1271,e203_soc_top,cwe1271,"Match #1038@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41759-41760]"
Cwe1271,e203_soc_top,cwe1271,"Match #928@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42627-42628]"
Cwe1271,e203_soc_top,cwe1271,"Match #1020@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41859-41860]"
Cwe1271,e203_soc_top,cwe1271,"Match #167@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63180-63181]"
Cwe1271,e203_soc_top,cwe1271,"Match #394@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58798-58799]"
Cwe1271,e203_soc_top,cwe1271,"Match #874@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42755-42756]"
Cwe1271,e203_soc_top,cwe1271,"Match #131@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64848-64849]"
Cwe1271,e203_soc_top,cwe1271,"Match #819@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44175-44176]"
Cwe1271,e203_soc_top,cwe1271,"Match #843@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43558-43559]"
Cwe1271,e203_soc_top,cwe1271,"Match #983@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42261-42262]"
Cwe1271,e203_soc_top,cwe1271,"Match #1254@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[37828-37829]"
Cwe1271,e203_soc_top,cwe1271,"Match #1146@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40296-40297]"
Cwe1271,e203_soc_top,cwe1271,"Match #102@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65078-65079]"
Cwe1271,e203_soc_top,cwe1271,"Match #1196@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39255-39256]"
Cwe1271,e203_soc_top,cwe1271,"Match #307@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60041-60042]"
Cwe1271,e203_soc_top,cwe1271,"Match #570@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55628-55629]"
Cwe1271,e203_soc_top,cwe1271,"Match #574@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55616-55617]"
Cwe1271,e203_soc_top,cwe1271,"Match #12@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65676-65677]"
Cwe1271,e203_soc_top,cwe1271,"Match #1189@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40000-40001]"
Cwe1271,e203_soc_top,cwe1271,"Match #503@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57278-57279]"
Cwe1271,e203_soc_top,cwe1271,"Match #1091@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41129-41130]"
Cwe1271,e203_soc_top,cwe1271,"Match #59@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65455-65456]"
Cwe1271,e203_soc_top,cwe1271,"Match #1148@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40158-40159]"
Cwe1271,e203_soc_top,cwe1271,"Match #1203@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39229-39230]"
Cwe1271,e203_soc_top,cwe1271,"Match #926@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42633-42634]"
Cwe1271,e203_soc_top,cwe1271,"Match #1135@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40340-40341]"
Cwe1271,e203_soc_top,cwe1271,"Match #808@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44208-44209]"
Cwe1271,e203_soc_top,cwe1271,"Match #121@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64861-64862]"
Cwe1271,e203_soc_top,cwe1271,"Match #15@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65660-65661]"
Cwe1271,e203_soc_top,cwe1271,"Match #197@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62965-62966]"
Cwe1271,e203_soc_top,cwe1271,"Match #446@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58058-58059]"
Cwe1271,e203_soc_top,cwe1271,"Match #913@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42713-42714]"
Cwe1271,e203_soc_top,cwe1271,"Match #510@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57241-57242]"
Cwe1271,e203_soc_top,cwe1271,"Match #557@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55667-55668]"
Cwe1271,e203_soc_top,cwe1271,"Match #728@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44448-44449]"
Cwe1271,e203_soc_top,cwe1271,"Match #776@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44304-44305]"
Cwe1271,e203_soc_top,cwe1271,"Match #700@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53656-53657]"
Cwe1271,e203_soc_top,cwe1271,"Match #1175@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40077-40078]"
Cwe1271,e203_soc_top,cwe1271,"Match #782@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44286-44287]"
Cwe1271,e203_soc_top,cwe1271,"Match #41@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65555-65556]"
Cwe1271,e203_soc_top,cwe1271,"Match #43@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65536-65537]"
Cwe1271,e203_soc_top,cwe1271,"Match #1064@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41516-41517]"
Cwe1271,e203_soc_top,cwe1271,"Match #153@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63216-63217]"
Cwe1271,e203_soc_top,cwe1271,"Match #1190@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39996-39997]"
Cwe1271,e203_soc_top,cwe1271,"Match #1076@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41468-41469]"
Cwe1271,e203_soc_top,cwe1271,"Match #851@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43854-43855]"
Cwe1271,e203_soc_top,cwe1271,"Match #368@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59006-59007]"
Cwe1271,e203_soc_top,cwe1271,"Match #454@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57961-57962]"
Cwe1271,e203_soc_top,cwe1271,"Match #1138@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40328-40329]"
Cwe1271,e203_soc_top,cwe1271,"Match #498@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57357-57358]"
Cwe1271,e203_soc_top,cwe1271,"Match #600@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54946-54947]"
Cwe1271,e203_soc_top,cwe1271,"Match #326@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59597-59598]"
Cwe1271,e203_soc_top,cwe1271,"Match #361@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59021-59022]"
Cwe1271,e203_soc_top,cwe1271,"Match #497@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57369-57370]"
Cwe1271,e203_soc_top,cwe1271,"Match #883@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42951-42952]"
Cwe1271,e203_soc_top,cwe1271,"Match #511@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57238-57239]"
Cwe1271,e203_soc_top,cwe1271,"Match #1118@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40815-40816]"
Cwe1271,e203_soc_top,cwe1271,"Match #1197@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39252-39253]"
Cwe1271,e203_soc_top,cwe1271,"Match #122@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64858-64859]"
Cwe1271,e203_soc_top,cwe1271,"Match #106@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65066-65067]"
Cwe1271,e203_soc_top,cwe1271,"Match #274@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60337-60338]"
Cwe1271,e203_soc_top,cwe1271,"Match #1195@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39258-39259]"
Cwe1271,e203_soc_top,cwe1271,"Match #892@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43244-43245]"
Cwe1271,e203_soc_top,cwe1271,"Match #99@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65087-65088]"
Cwe1271,e203_soc_top,cwe1271,"Match #831@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43371-43372]"
Cwe1271,e203_soc_top,cwe1271,"Match #32@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65590-65591]"
Cwe1271,e203_soc_top,cwe1271,"Match #397@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58506-58507]"
Cwe1271,e203_soc_top,cwe1271,"Match #364@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58963-58964]"
Cwe1271,e203_soc_top,cwe1271,"Match #1083@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41278-41279]"
Cwe1271,e203_soc_top,cwe1271,"Match #174@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63128-63129]"
Cwe1271,e203_soc_top,cwe1271,"Match #1252@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[37836-37837]"
Cwe1271,e203_soc_top,cwe1271,"Match #696@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53704-53705]"
Cwe1271,e203_soc_top,cwe1271,"Match #53@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65488-65489]"
Cwe1271,e203_soc_top,cwe1271,"Match #146@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63230-63231]"
Cwe1271,e203_soc_top,cwe1271,"Match #40@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65559-65560]"
Cwe1271,e203_soc_top,cwe1271,"Match #289@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60232-60233]"
Cwe1271,e203_soc_top,cwe1271,"Match #703@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53611-53612]"
Cwe1271,e203_soc_top,cwe1271,"Match #254@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62673-62674]"
Cwe1271,e203_soc_top,cwe1271,"Match #785@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44277-44278]"
Cwe1271,e203_soc_top,cwe1271,"Match #1025@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41818-41819]"
Cwe1271,e203_soc_top,cwe1271,"Match #1074@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41476-41477]"
Cwe1271,e203_soc_top,cwe1271,"Match #578@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55256-55257]"
Cwe1271,e203_soc_top,cwe1271,"Match #563@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55649-55650]"
Cwe1271,e203_soc_top,cwe1271,"Match #820@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44172-44173]"
Cwe1271,e203_soc_top,cwe1271,"Match #3@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65722-65723]"
Cwe1271,e203_soc_top,cwe1271,"Match #371@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58954-58955]"
Cwe1271,e203_soc_top,cwe1271,"Match #1162@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40116-40117]"
Cwe1271,e203_soc_top,cwe1271,"Match #1200@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39240-39241]"
Cwe1271,e203_soc_top,cwe1271,"Match #699@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53659-53660]"
Cwe1271,e203_soc_top,cwe1271,"Match #604@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54898-54899]"
Cwe1271,e203_soc_top,cwe1271,"Match #219@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62861-62862]"
Cwe1271,e203_soc_top,cwe1271,"Match #575@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55279-55280]"
Cwe1271,e203_soc_top,cwe1271,"Match #822@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43956-43957]"
Cwe1271,e203_soc_top,cwe1271,"Match #869@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43552-43553]"
Cwe1271,e203_soc_top,cwe1271,"Match #905@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43113-43114]"
Cwe1271,e203_soc_top,cwe1271,"Match #542@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56241-56242]"
Cwe1271,e203_soc_top,cwe1271,"Match #962@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42400-42401]"
Cwe1271,e203_soc_top,cwe1271,"Match #1106@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41050-41051]"
Cwe1271,e203_soc_top,cwe1271,"Match #308@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60038-60039]"
Cwe1271,e203_soc_top,cwe1271,"Match #154@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63214-63215]"
Cwe1271,e203_soc_top,cwe1271,"Match #724@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44460-44461]"
Cwe1271,e203_soc_top,cwe1271,"Match #411@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58450-58451]"
Cwe1271,e203_soc_top,cwe1271,"Match #596@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54994-54995]"
Cwe1271,e203_soc_top,cwe1271,"Match #741@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44409-44410]"
Cwe1271,e203_soc_top,cwe1271,"Match #298@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60187-60188]"
Cwe1271,e203_soc_top,cwe1271,"Match #607@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54889-54890]"
Cwe1271,e203_soc_top,cwe1271,"Match #1009@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42050-42051]"
Cwe1271,e203_soc_top,cwe1271,"Match #97@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65093-65094]"
Cwe1271,e203_soc_top,cwe1271,"Match #385@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58843-58844]"
Cwe1271,e203_soc_top,cwe1271,"Match #374@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58899-58900]"
Cwe1271,e203_soc_top,cwe1271,"Match #499@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57318-57319]"
Cwe1271,e203_soc_top,cwe1271,"Match #335@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59812-59813]"
Cwe1271,e203_soc_top,cwe1271,"Match #491@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57499-57500]"
Cwe1271,e203_soc_top,cwe1271,"Match #1163@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40113-40114]"
Cwe1271,e203_soc_top,cwe1271,"Match #47@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65522-65523]"
Cwe1271,e203_soc_top,cwe1271,"Match #262@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62639-62640]"
Cwe1271,e203_soc_top,cwe1271,"Match #1206@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39217-39218]"
Cwe1271,e203_soc_top,cwe1271,"Match #753@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44373-44374]"
Cwe1271,e203_soc_top,cwe1271,"Match #31@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65594-65595]"
Cwe1271,e203_soc_top,cwe1271,"Match #559@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55661-55662]"
Cwe1271,e203_soc_top,cwe1271,"Match #809@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44205-44206]"
Cwe1271,e203_soc_top,cwe1271,"Match #10@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65684-65685]"
Cwe1271,e203_soc_top,cwe1271,"Match #251@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62689-62690]"
Cwe1271,e203_soc_top,cwe1271,"Match #472@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57730-57731]"
Cwe1271,e203_soc_top,cwe1271,"Match #1222@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38769-38770]"
Cwe1271,e203_soc_top,cwe1271,"Match #719@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44475-44476]"
Cwe1271,e203_soc_top,cwe1271,"Match #799@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44235-44236]"
Cwe1271,e203_soc_top,cwe1271,"Match #538@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56291-56292]"
Cwe1271,e203_soc_top,cwe1271,"Match #727@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44451-44452]"
Cwe1271,e203_soc_top,cwe1271,"Match #670@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54040-54041]"
Cwe1271,e203_soc_top,cwe1271,"Match #1069@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41496-41497]"
Cwe1271,e203_soc_top,cwe1271,"Match #789@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44265-44266]"
Cwe1271,e203_soc_top,cwe1271,"Match #1000@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42095-42096]"
Cwe1271,e203_soc_top,cwe1271,"Match #1007@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42057-42058]"
Cwe1271,e203_soc_top,cwe1271,"Match #535@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56344-56345]"
Cwe1271,e203_soc_top,cwe1271,"Match #603@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54937-54938]"
Cwe1271,e203_soc_top,cwe1271,"Match #1208@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39209-39210]"
Cwe1271,e203_soc_top,cwe1271,"Match #716@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44484-44485]"
Cwe1271,e203_soc_top,cwe1271,"Match #927@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42630-42631]"
Cwe1271,e203_soc_top,cwe1271,"Match #1160@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40122-40123]"
Cwe1271,e203_soc_top,cwe1271,"Match #28@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65606-65607]"
Cwe1271,e203_soc_top,cwe1271,"Match #464@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57855-57856]"
Cwe1271,e203_soc_top,cwe1271,"Match #1153@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40143-40144]"
Cwe1271,e203_soc_top,cwe1271,"Match #966@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42377-42378]"
Cwe1271,e203_soc_top,cwe1271,"Match #553@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55862-55863]"
Cwe1271,e203_soc_top,cwe1271,"Match #54@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65484-65485]"
Cwe1271,e203_soc_top,cwe1271,"Match #888@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43322-43323]"
Cwe1271,e203_soc_top,cwe1271,"Match #900@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43128-43129]"
Cwe1271,e203_soc_top,cwe1271,"Match #295@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60009-60010]"
Cwe1271,e203_soc_top,cwe1271,"Match #52@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65491-65492]"
Cwe1271,e203_soc_top,cwe1271,"Match #241@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62745-62746]"
Cwe1271,e203_soc_top,cwe1271,"Match #1262@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57794-57795]"
Cwe1271,e203_soc_top,cwe1271,"Match #1073@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41480-41481]"
Cwe1271,e203_soc_top,cwe1271,"Match #761@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44349-44350]"
Cwe1271,e203_soc_top,cwe1271,"Match #483@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57595-57596]"
Cwe1271,e203_soc_top,cwe1271,"Match #312@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60026-60027]"
Cwe1271,e203_soc_top,cwe1271,"Match #953@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42466-42467]"
Cwe1271,e203_soc_top,cwe1271,"Match #771@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44319-44320]"
Cwe1271,e203_soc_top,cwe1271,"Match #1046@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41686-41687]"
Cwe1271,e203_soc_top,cwe1271,"Match #1015@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41875-41876]"
Cwe1271,e203_soc_top,cwe1271,"Match #11@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65680-65681]"
Cwe1271,e203_soc_top,cwe1271,"Match #255@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62669-62670]"
Cwe1271,e203_soc_top,cwe1271,"Match #164@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63190-63191]"
Cwe1271,e203_soc_top,cwe1271,"Match #82@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65119-65120]"
Cwe1271,e203_soc_top,cwe1271,"Match #1145@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40300-40301]"
Cwe1271,e203_soc_top,cwe1271,"Match #458@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57920-57921]"
Cwe1271,e203_soc_top,cwe1271,"Match #554@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55720-55721]"
Cwe1271,e203_soc_top,cwe1271,"Match #222@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62845-62846]"
Cwe1271,e203_soc_top,cwe1271,"Match #655@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54243-54244]"
Cwe1271,e203_soc_top,cwe1271,"Match #240@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62749-62750]"
Cwe1271,e203_soc_top,cwe1271,"Match #803@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44223-44224]"
Cwe1271,e203_soc_top,cwe1271,"Match #482@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57627-57628]"
Cwe1271,e203_soc_top,cwe1271,"Match #772@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44316-44317]"
Cwe1271,e203_soc_top,cwe1271,"Match #441@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58149-58150]"
Cwe1271,e203_soc_top,cwe1271,"Match #995@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42113-42114]"
Cwe1271,e203_soc_top,cwe1271,"Match #408@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58462-58463]"
Cwe1271,e203_soc_top,cwe1271,"Match #207@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62924-62925]"
Cwe1271,e203_soc_top,cwe1271,"Match #802@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44226-44227]"
Cwe1271,e203_soc_top,cwe1271,"Match #912@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42717-42718]"
Cwe1271,e203_soc_top,cwe1271,"Match #991@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42223-42224]"
Cwe1271,e203_soc_top,cwe1271,"Match #177@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63118-63119]"
Cwe1271,e203_soc_top,cwe1271,"Match #163@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63192-63193]"
Cwe1271,e203_soc_top,cwe1271,"Match #787@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44271-44272]"
Cwe1271,e203_soc_top,cwe1271,"Match #395@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58514-58515]"
Cwe1271,e203_soc_top,cwe1271,"Match #168@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63174-63175]"
Cwe1271,e203_soc_top,cwe1271,"Match #1170@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40092-40093]"
Cwe1271,e203_soc_top,cwe1271,"Match #55@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65468-65469]"
Cwe1271,e203_soc_top,cwe1271,"Match #73@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65267-65268]"
Cwe1271,e203_soc_top,cwe1271,"Match #509@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57245-57246]"
Cwe1271,e203_soc_top,cwe1271,"Match #49@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65501-65502]"
Cwe1271,e203_soc_top,cwe1271,"Match #445@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58061-58062]"
Cwe1271,e203_soc_top,cwe1271,"Match #985@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42255-42256]"
Cwe1271,e203_soc_top,cwe1271,"Match #564@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55646-55647]"
Cwe1271,e203_soc_top,cwe1271,"Match #663@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54133-54134]"
Cwe1271,e203_soc_top,cwe1271,"Match #89@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65173-65174]"
Cwe1271,e203_soc_top,cwe1271,"Match #685@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53823-53824]"
Cwe1271,e203_soc_top,cwe1271,"Match #978@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42310-42311]"
Cwe1271,e203_soc_top,cwe1271,"Match #919@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42695-42696]"
Cwe1271,e203_soc_top,cwe1271,"Match #358@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59025-59026]"
Cwe1271,e203_soc_top,cwe1271,"Match #256@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62665-62666]"
Cwe1271,e203_soc_top,cwe1271,"Match #646@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54392-54393]"
Cwe1271,e203_soc_top,cwe1271,"Match #546@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56202-56203]"
Cwe1271,e203_soc_top,cwe1271,"Match #1169@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40095-40096]"
Cwe1271,e203_soc_top,cwe1271,"Match #901@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43125-43126]"
Cwe1271,e203_soc_top,cwe1271,"Match #1225@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38725-38726]"
Cwe1271,e203_soc_top,cwe1271,"Match #426@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58345-58346]"
Cwe1271,e203_soc_top,cwe1271,"Match #1050@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41657-41658]"
Cwe1271,e203_soc_top,cwe1271,"Match #1114@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40831-40832]"
Cwe1271,e203_soc_top,cwe1271,"Match #1004@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42068-42069]"
Cwe1271,e203_soc_top,cwe1271,"Match #778@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44298-44299]"
Cwe1271,e203_soc_top,cwe1271,"Match #839@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43596-43597]"
Cwe1271,e203_soc_top,cwe1271,"Match #652@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54252-54253]"
Cwe1271,e203_soc_top,cwe1271,"Match #691@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53755-53756]"
Cwe1271,e203_soc_top,cwe1271,"Match #1065@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41512-41513]"
Cwe1271,e203_soc_top,cwe1271,"Match #1245@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38024-38025]"
Cwe1271,e203_soc_top,cwe1271,"Match #300@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60180-60181]"
Cwe1271,e203_soc_top,cwe1271,"Match #960@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42417-42418]"
Cwe1271,e203_soc_top,cwe1271,"Match #242@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62737-62738]"
Cwe1271,e203_soc_top,cwe1271,"Match #999@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42098-42099]"
Cwe1271,e203_soc_top,cwe1271,"Match #487@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57577-57578]"
Cwe1271,e203_soc_top,cwe1271,"Match #1005@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42064-42065]"
Cwe1271,e203_soc_top,cwe1271,"Match #1018@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41865-41866]"
Cwe1271,e203_soc_top,cwe1271,"Match #456@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57955-57956]"
Cwe1271,e203_soc_top,cwe1271,"Match #264@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60391-60392]"
Cwe1271,e203_soc_top,cwe1271,"Match #737@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44421-44422]"
Cwe1271,e203_soc_top,cwe1271,"Match #204@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62937-62938]"
Cwe1271,e203_soc_top,cwe1271,"Match #1219@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38778-38779]"
Cwe1271,e203_soc_top,cwe1271,"Match #252@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62685-62686]"
Cwe1271,e203_soc_top,cwe1271,"Match #1242@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38050-38051]"
Cwe1271,e203_soc_top,cwe1271,"Match #1003@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42072-42073]"
Cwe1271,e203_soc_top,cwe1271,"Match #1143@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40308-40309]"
Cwe1271,e203_soc_top,cwe1271,"Match #813@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44193-44194]"
Cwe1271,e203_soc_top,cwe1271,"Match #1246@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38020-38021]"
Cwe1271,e203_soc_top,cwe1271,"Match #425@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58349-58350]"
Cwe1271,e203_soc_top,cwe1271,"Match #992@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42219-42220]"
Cwe1271,e203_soc_top,cwe1271,"Match #61@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65434-65435]"
Cwe1271,e203_soc_top,cwe1271,"Match #299@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60183-60184]"
Cwe1271,e203_soc_top,cwe1271,"Match #387@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58835-58836]"
Cwe1271,e203_soc_top,cwe1271,"Match #887@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43325-43326]"
Cwe1271,e203_soc_top,cwe1271,"Match #437@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58227-58228]"
Cwe1271,e203_soc_top,cwe1271,"Match #974@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42342-42343]"
Cwe1271,e203_soc_top,cwe1271,"Match #96@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65096-65097]"
Cwe1271,e203_soc_top,cwe1271,"Match #1236@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38080-38081]"
Cwe1271,e203_soc_top,cwe1271,"Match #666@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54088-54089]"
Cwe1271,e203_soc_top,cwe1271,"Match #195@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62973-62974]"
Cwe1271,e203_soc_top,cwe1271,"Match #83@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65116-65117]"
Cwe1271,e203_soc_top,cwe1271,"Match #1087@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41246-41247]"
Cwe1271,e203_soc_top,cwe1271,"Match #748@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44388-44389]"
Cwe1271,e203_soc_top,cwe1271,"Match #937@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42560-42561]"
Cwe1271,e203_soc_top,cwe1271,"Match #135@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64806-64807]"
Cwe1271,e203_soc_top,cwe1271,"Match #1014@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41879-41880]"
Cwe1271,e203_soc_top,cwe1271,"Match #282@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60284-60285]"
Cwe1271,e203_soc_top,cwe1271,"Match #683@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53829-53830]"
Cwe1271,e203_soc_top,cwe1271,"Match #130@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64850-64851]"
Cwe1271,e203_soc_top,cwe1271,"Match #380@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58872-58873]"
Cwe1271,e203_soc_top,cwe1271,"Match #989@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42229-42230]"
Cwe1271,e203_soc_top,cwe1271,"Match #864@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43723-43724]"
Cwe1271,e203_soc_top,cwe1271,"Match #1228@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38713-38714]"
Cwe1271,e203_soc_top,cwe1271,"Match #244@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62729-62730]"
Cwe1271,e203_soc_top,cwe1271,"Match #225@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62829-62830]"
Cwe1271,e203_soc_top,cwe1271,"Match #171@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63145-63146]"
Cwe1271,e203_soc_top,cwe1271,"Match #323@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59606-59607]"
Cwe1271,e203_soc_top,cwe1271,"Match #1231@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38495-38496]"
Cwe1271,e203_soc_top,cwe1271,"Match #342@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59733-59734]"
Cwe1271,e203_soc_top,cwe1271,"Match #528@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56700-56701]"
Cwe1271,e203_soc_top,cwe1271,"Match #343@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59070-59071]"
Cwe1271,e203_soc_top,cwe1271,"Match #964@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42392-42393]"
Cwe1271,e203_soc_top,cwe1271,"Match #524@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56712-56713]"
Cwe1271,e203_soc_top,cwe1271,"Match #1075@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41472-41473]"
Cwe1271,e203_soc_top,cwe1271,"Match #398@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58502-58503]"
Cwe1271,e203_soc_top,cwe1271,"Match #550@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56175-56176]"
Cwe1271,e203_soc_top,cwe1271,"Match #27@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65610-65611]"
Cwe1271,e203_soc_top,cwe1271,"Match #951@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42474-42475]"
Cwe1271,e203_soc_top,cwe1271,"Match #210@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62909-62910]"
Cwe1271,e203_soc_top,cwe1271,"Match #1041@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41736-41737]"
Cwe1271,e203_soc_top,cwe1271,"Match #709@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44505-44506]"
Cwe1271,e203_soc_top,cwe1271,"Match #466@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57824-57825]"
Cwe1271,e203_soc_top,cwe1271,"Match #492@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57496-57497]"
Cwe1271,e203_soc_top,cwe1271,"Match #1120@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40794-40795]"
Cwe1271,e203_soc_top,cwe1271,"Match #4@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65718-65719]"
Cwe1271,e203_soc_top,cwe1271,"Match #138@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64795-64796]"
Cwe1271,e203_soc_top,cwe1271,"Match #476@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57695-57696]"
Cwe1271,e203_soc_top,cwe1271,"Match #148@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63226-63227]"
Cwe1271,e203_soc_top,cwe1271,"Match #629@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54565-54566]"
Cwe1271,e203_soc_top,cwe1271,"Match #508@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57248-57249]"
Cwe1271,e203_soc_top,cwe1271,"Match #899@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43130-43131]"
Cwe1271,e203_soc_top,cwe1271,"Match #565@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55643-55644]"
Cwe1271,e203_soc_top,cwe1271,"Match #1217@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38785-38786]"
Cwe1271,e203_soc_top,cwe1271,"Match #1227@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38717-38718]"
Cwe1271,e203_soc_top,cwe1271,"Match #918@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42698-42699]"
Cwe1271,e203_soc_top,cwe1271,"Match #1011@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42031-42032]"
Cwe1271,e203_soc_top,cwe1271,"Match #417@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58413-58414]"
Cwe1271,e203_soc_top,cwe1271,"Match #1037@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41762-41763]"
Cwe1271,e203_soc_top,cwe1271,"Match #328@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59591-59592]"
Cwe1271,e203_soc_top,cwe1271,"Match #682@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53954-53955]"
Cwe1271,e203_soc_top,cwe1271,"Match #1218@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38781-38782]"
Cwe1271,e203_soc_top,cwe1271,"Match #215@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62881-62882]"
Cwe1271,e203_soc_top,cwe1271,"Match #1223@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38765-38766]"
Cwe1271,e203_soc_top,cwe1271,"Match #751@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44379-44380]"
Cwe1271,e203_soc_top,cwe1271,"Match #25@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65618-65619]"
Cwe1271,e203_soc_top,cwe1271,"Match #467@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57821-57822]"
Cwe1271,e203_soc_top,cwe1271,"Match #885@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42945-42946]"
Cwe1271,e203_soc_top,cwe1271,"Match #1214@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38797-38798]"
Cwe1271,e203_soc_top,cwe1271,"Match #661@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54175-54176]"
Cwe1271,e203_soc_top,cwe1271,"Match #396@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58510-58511]"
Cwe1271,e203_soc_top,cwe1271,"Match #296@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60193-60194]"
Cwe1271,e203_soc_top,cwe1271,"Match #1142@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40312-40313]"
Cwe1271,e203_soc_top,cwe1271,"Match #543@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56212-56213]"
Cwe1271,e203_soc_top,cwe1271,"Match #611@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54827-54828]"
Cwe1271,e203_soc_top,cwe1271,"Match #1081@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41286-41287]"
Cwe1271,e203_soc_top,cwe1271,"Match #920@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42692-42693]"
Cwe1271,e203_soc_top,cwe1271,"Match #910@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43098-43099]"
Cwe1271,e203_soc_top,cwe1271,"Match #1063@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41520-41521]"
Cwe1271,e203_soc_top,cwe1271,"Match #844@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43555-43556]"
Cwe1271,e203_soc_top,cwe1271,"Match #45@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65530-65531]"
Cwe1271,e203_soc_top,cwe1271,"Match #1183@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40020-40021]"
Cwe1271,e203_soc_top,cwe1271,"Match #123@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64855-64856]"
Cwe1271,e203_soc_top,cwe1271,"Match #562@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55652-55653]"
Cwe1271,e203_soc_top,cwe1271,"Match #994@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42117-42118]"
Cwe1271,e203_soc_top,cwe1271,"Match #654@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54246-54247]"
Cwe1271,e203_soc_top,cwe1271,"Match #512@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56931-56932]"
Cwe1271,e203_soc_top,cwe1271,"Match #1260@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57969-57970]"
Cwe1271,e203_soc_top,cwe1271,"Match #77@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65169-65170]"
Cwe1271,e203_soc_top,cwe1271,"Match #447@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58055-58056]"
Cwe1271,e203_soc_top,cwe1271,"Match #618@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54684-54685]"
Cwe1271,e203_soc_top,cwe1271,"Match #63@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65428-65429]"
Cwe1271,e203_soc_top,cwe1271,"Match #687@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53817-53818]"
Cwe1271,e203_soc_top,cwe1271,"Match #161@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63197-63198]"
Cwe1271,e203_soc_top,cwe1271,"Match #1119@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40798-40799]"
Cwe1271,e203_soc_top,cwe1271,"Match #416@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58417-58418]"
Cwe1271,e203_soc_top,cwe1271,"Match #643@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54404-54405]"
Cwe1271,e203_soc_top,cwe1271,"Match #46@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65526-65527]"
Cwe1271,e203_soc_top,cwe1271,"Match #1024@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41822-41823]"
Cwe1271,e203_soc_top,cwe1271,"Match #907@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43107-43108]"
Cwe1271,e203_soc_top,cwe1271,"Match #726@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44454-44455]"
Cwe1271,e203_soc_top,cwe1271,"Match #1263@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57644-57645]"
Cwe1271,e203_soc_top,cwe1271,"Match #624@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54623-54624]"
Cwe1271,e203_soc_top,cwe1271,"Match #356@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59031-59032]"
Cwe1271,e203_soc_top,cwe1271,"Match #791@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44259-44260]"
Cwe1271,e203_soc_top,cwe1271,"Match #902@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43122-43123]"
Cwe1271,e203_soc_top,cwe1271,"Match #1237@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38076-38077]"
Cwe1271,e203_soc_top,cwe1271,"Match #488@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57574-57575]"
Cwe1271,e203_soc_top,cwe1271,"Match #866@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43717-43718]"
Cwe1271,e203_soc_top,cwe1271,"Match #72@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65302-65303]"
Cwe1271,e203_soc_top,cwe1271,"Match #384@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58858-58859]"
Cwe1271,e203_soc_top,cwe1271,"Match #294@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60206-60207]"
Cwe1271,e203_soc_top,cwe1271,"Match #14@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65664-65665]"
Cwe1271,e203_soc_top,cwe1271,"Match #58@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65459-65460]"
Cwe1271,e203_soc_top,cwe1271,"Match #21@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65634-65635]"
Cwe1271,e203_soc_top,cwe1271,"Match #1150@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40152-40153]"
Cwe1271,e203_soc_top,cwe1271,"Match #412@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58446-58447]"
Cwe1271,e203_soc_top,cwe1271,"Match #637@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54469-54470]"
Cwe1271,e203_soc_top,cwe1271,"Match #552@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55865-55866]"
Cwe1271,e203_soc_top,cwe1271,"Match #126@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64918-64919]"
Cwe1271,e203_soc_top,cwe1271,"Match #826@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43969-43970]"
Cwe1271,e203_soc_top,cwe1271,"Match #7@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65696-65697]"
Cwe1271,e203_soc_top,cwe1271,"Match #502@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57307-57308]"
Cwe1271,e203_soc_top,cwe1271,"Match #115@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64933-64934]"
Cwe1271,e203_soc_top,cwe1271,"Match #1158@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40128-40129]"
Cwe1271,e203_soc_top,cwe1271,"Match #57@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65462-65463]"
Cwe1271,e203_soc_top,cwe1271,"Match #229@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62809-62810]"
Cwe1271,e203_soc_top,cwe1271,"Match #759@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44355-44356]"
Cwe1271,e203_soc_top,cwe1271,"Match #749@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44385-44386]"
Cwe1271,e203_soc_top,cwe1271,"Match #895@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43163-43164]"
Cwe1271,e203_soc_top,cwe1271,"Match #590@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55098-55099]"
Cwe1271,e203_soc_top,cwe1271,"Match #634@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54514-54515]"
Cwe1271,e203_soc_top,cwe1271,"Match #1097@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41111-41112]"
Cwe1271,e203_soc_top,cwe1271,"Match #365@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58960-58961]"
Cwe1271,e203_soc_top,cwe1271,"Match #137@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64798-64799]"
Cwe1271,e203_soc_top,cwe1271,"Match #621@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54675-54676]"
Cwe1271,e203_soc_top,cwe1271,"Match #945@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42513-42514]"
Cwe1271,e203_soc_top,cwe1271,"Match #936@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42575-42576]"
Cwe1271,e203_soc_top,cwe1271,"Match #176@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63122-63123]"
Cwe1271,e203_soc_top,cwe1271,"Match #777@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44301-44302]"
Cwe1271,e203_soc_top,cwe1271,"Match #16@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65654-65655]"
Cwe1271,e203_soc_top,cwe1271,"Match #860@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43735-43736]"
Cwe1271,e203_soc_top,cwe1271,"Match #915@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42707-42708]"
Cwe1271,e203_soc_top,cwe1271,"Match #1057@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41616-41617]"
Cwe1271,e203_soc_top,cwe1271,"Match #457@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57952-57953]"
Cwe1271,e203_soc_top,cwe1271,"Match #968@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42364-42365]"
Cwe1271,e203_soc_top,cwe1271,"Match #870@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43330-43331]"
Cwe1271,e203_soc_top,cwe1271,"Match #378@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58880-58881]"
Cwe1271,e203_soc_top,cwe1271,"Match #367@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59009-59010]"
Cwe1271,e203_soc_top,cwe1271,"Match #689@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53811-53812]"
Cwe1271,e203_soc_top,cwe1271,"Match #189@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62997-62998]"
Cwe1271,e203_soc_top,cwe1271,"Match #382@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58865-58866]"
Cwe1271,e203_soc_top,cwe1271,"Match #329@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59588-59589]"
Cwe1271,e203_soc_top,cwe1271,"Match #872@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42765-42766]"
Cwe1271,e203_soc_top,cwe1271,"Match #597@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54991-54992]"
Cwe1271,e203_soc_top,cwe1271,"Match #188@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63001-63002]"
Cwe1271,e203_soc_top,cwe1271,"Match #1213@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39023-39024]"
Cwe1271,e203_soc_top,cwe1271,"Match #120@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64864-64865]"
Cwe1271,e203_soc_top,cwe1271,"Match #209@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62913-62914]"
Cwe1271,e203_soc_top,cwe1271,"Match #1144@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40304-40305]"
Cwe1271,e203_soc_top,cwe1271,"Match #1056@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41635-41636]"
Cwe1271,e203_soc_top,cwe1271,"Match #923@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42666-42667]"
Cwe1271,e203_soc_top,cwe1271,"Match #182@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63089-63090]"
Cwe1271,e203_soc_top,cwe1271,"Match #30@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65598-65599]"
Cwe1271,e203_soc_top,cwe1271,"Match #625@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54613-54614]"
Cwe1271,e203_soc_top,cwe1271,"Match #24@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65622-65623]"
Cwe1271,e203_soc_top,cwe1271,"Match #1032@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41781-41782]"
Cwe1271,e203_soc_top,cwe1271,"Match #767@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44331-44332]"
Cwe1271,e203_soc_top,cwe1271,"Match #1253@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[37832-37833]"
Cwe1271,e203_soc_top,cwe1271,"Match #536@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56341-56342]"
Cwe1271,e203_soc_top,cwe1271,"Match #117@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64896-64897]"
Cwe1271,e203_soc_top,cwe1271,"Match #271@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60349-60350]"
Cwe1271,e203_soc_top,cwe1271,"Match #112@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65047-65048]"
Cwe1271,e203_soc_top,cwe1271,"Match #166@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63184-63185]"
Cwe1271,e203_soc_top,cwe1271,"Match #1067@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41504-41505]"
Cwe1271,e203_soc_top,cwe1271,"Match #1094@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41120-41121]"
Cwe1271,e203_soc_top,cwe1271,"Match #616@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54812-54813]"
Cwe1271,e203_soc_top,cwe1271,"Match #717@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44481-44482]"
Cwe1271,e203_soc_top,cwe1271,"Match #1191@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39992-39993]"
Cwe1271,e203_soc_top,cwe1271,"Match #811@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44199-44200]"
Cwe1271,e203_soc_top,cwe1271,"Match #170@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63166-63167]"
Cwe1271,e203_soc_top,cwe1271,"Match #881@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42983-42984]"
Cwe1271,e203_soc_top,cwe1271,"Match #317@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59931-59932]"
Cwe1271,e203_soc_top,cwe1271,"Match #944@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42517-42518]"
Cwe1271,e203_soc_top,cwe1271,"Match #635@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54511-54512]"
Cwe1271,e203_soc_top,cwe1271,"Match #272@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60345-60346]"
Cwe1271,e203_soc_top,cwe1271,"Match #549@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56179-56180]"
Cwe1271,e203_soc_top,cwe1271,"Match #742@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44406-44407]"
Cwe1271,e203_soc_top,cwe1271,"Match #1047@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41672-41673]"
Cwe1271,e203_soc_top,cwe1271,"Match #94@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65102-65103]"
Cwe1271,e203_soc_top,cwe1271,"Match #124@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64926-64927]"
Cwe1271,e203_soc_top,cwe1271,"Match #948@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42495-42496]"
Cwe1271,e203_soc_top,cwe1271,"Match #1082@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41282-41283]"
Cwe1271,e203_soc_top,cwe1271,"Match #658@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54184-54185]"
Cwe1271,e203_soc_top,cwe1271,"Match #929@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42624-42625]"
Cwe1271,e203_soc_top,cwe1271,"Match #141@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63240-63241]"
Cwe1271,e203_soc_top,cwe1271,"Match #452@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58017-58018]"
Cwe1271,e203_soc_top,cwe1271,"Match #669@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54079-54080]"
Cwe1271,e203_soc_top,cwe1271,"Match #104@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65072-65073]"
Cwe1271,e203_soc_top,cwe1271,"Match #773@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44313-44314]"
Cwe1271,e203_soc_top,cwe1271,"Match #662@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54136-54137]"
Cwe1271,e203_soc_top,cwe1271,"Match #1171@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40089-40090]"
Cwe1271,e203_soc_top,cwe1271,"Match #249@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62701-62702]"
Cwe1271,e203_soc_top,cwe1271,"Match #754@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44370-44371]"
Cwe1271,e203_soc_top,cwe1271,"Match #85@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65189-65190]"
Cwe1271,e203_soc_top,cwe1271,"Match #1199@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39244-39245]"
Cwe1271,e203_soc_top,cwe1271,"Match #1105@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41070-41071]"
Cwe1271,e203_soc_top,cwe1271,"Match #62@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65431-65432]"
Cwe1271,e203_soc_top,cwe1271,"Match #729@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44445-44446]"
Cwe1271,e203_soc_top,cwe1271,"Match #352@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59043-59044]"
Cwe1271,e203_soc_top,cwe1271,"Match #747@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44391-44392]"
Cwe1271,e203_soc_top,cwe1271,"Match #1052@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41650-41651]"
Cwe1271,e203_soc_top,cwe1271,"Match #997@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42105-42106]"
Cwe1271,e203_soc_top,cwe1271,"Match #1152@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40146-40147]"
Cwe1271,e203_soc_top,cwe1271,"Match #1207@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39213-39214]"
Cwe1271,e203_soc_top,cwe1271,"Match #214@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62889-62890]"
Cwe1271,e203_soc_top,cwe1271,"Match #151@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63220-63221]"
Cwe1271,e203_soc_top,cwe1271,"Match #1255@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[37826-37827]"
Cwe1271,e203_soc_top,cwe1271,"Match #807@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44211-44212]"
Cwe1271,e203_soc_top,cwe1271,"Match #410@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58454-58455]"
Cwe1271,e203_soc_top,cwe1271,"Match #529@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56697-56698]"
Cwe1271,e203_soc_top,cwe1271,"Match #1161@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40119-40120]"
Cwe1271,e203_soc_top,cwe1271,"Match #987@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42248-42249]"
Cwe1271,e203_soc_top,cwe1271,"Match #939@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42552-42553]"
Cwe1271,e203_soc_top,cwe1271,"Match #359@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59727-59728]"
Cwe1271,e203_soc_top,cwe1271,"Match #1031@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41796-41797]"
Cwe1271,e203_soc_top,cwe1271,"Match #525@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56709-56710]"
Cwe1271,e203_soc_top,cwe1271,"Match #129@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64852-64853]"
Cwe1271,e203_soc_top,cwe1271,"Match #322@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59609-59610]"
Cwe1271,e203_soc_top,cwe1271,"Match #979@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42306-42307]"
Cwe1271,e203_soc_top,cwe1271,"Match #480@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57633-57634]"
Cwe1271,e203_soc_top,cwe1271,"Match #1098@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41108-41109]"
Cwe1271,e203_soc_top,cwe1271,"Match #633@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54517-54518]"
Cwe1271,e203_soc_top,cwe1271,"Match #857@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43743-43744]"
Cwe1271,e203_soc_top,cwe1271,"Match #911@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42939-42940]"
Cwe1271,e203_soc_top,cwe1271,"Match #81@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65122-65123]"
Cwe1271,e203_soc_top,cwe1271,"Match #276@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60323-60324]"
Cwe1271,e203_soc_top,cwe1271,"Match #436@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58231-58232]"
Cwe1271,e203_soc_top,cwe1271,"Match #286@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60259-60260]"
Cwe1271,e203_soc_top,cwe1271,"Match #88@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65177-65178]"
Cwe1271,e203_soc_top,cwe1271,"Match #832@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43368-43369]"
Cwe1271,e203_soc_top,cwe1271,"Match #1188@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40004-40005]"
Cwe1271,e203_soc_top,cwe1271,"Match #770@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44322-44323]"
Cwe1271,e203_soc_top,cwe1271,"Match #555@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55717-55718]"
Cwe1271,e203_soc_top,cwe1271,"Match #160@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63199-63200]"
Cwe1271,e203_soc_top,cwe1271,"Match #990@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42226-42227]"
Cwe1271,e203_soc_top,cwe1271,"Match #1174@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40080-40081]"
Cwe1271,e203_soc_top,cwe1271,"Match #644@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54398-54399]"
Cwe1271,e203_soc_top,cwe1271,"Match #345@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59064-59065]"
Cwe1271,e203_soc_top,cwe1271,"Match #402@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58486-58487]"
Cwe1271,e203_soc_top,cwe1271,"Match #758@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44358-44359]"
Cwe1271,e203_soc_top,cwe1271,"Match #940@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42548-42549]"
Cwe1271,e203_soc_top,cwe1271,"Match #622@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54672-54673]"
Cwe1271,e203_soc_top,cwe1271,"Match #438@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58224-58225]"
Cwe1271,e203_soc_top,cwe1271,"Match #686@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53820-53821]"
Cwe1271,e203_soc_top,cwe1271,"Match #93@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65105-65106]"
Cwe1271,e203_soc_top,cwe1271,"Match #605@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54895-54896]"
Cwe1271,e203_soc_top,cwe1271,"Match #541@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56246-56247]"
Cwe1271,e203_soc_top,cwe1271,"Match #659@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54181-54182]"
Cwe1271,e203_soc_top,cwe1271,"Match #1026@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41814-41815]"
Cwe1271,e203_soc_top,cwe1271,"Match #391@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58821-58822]"
Cwe1271,e203_soc_top,cwe1271,"Match #202@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62945-62946]"
Cwe1271,e203_soc_top,cwe1271,"Match #423@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58357-58358]"
Cwe1271,e203_soc_top,cwe1271,"Match #1055@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41638-41639]"
Cwe1271,e203_soc_top,cwe1271,"Match #139@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64821-64822]"
Cwe1271,e203_soc_top,cwe1271,"Match #346@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59061-59062]"
Cwe1271,e203_soc_top,cwe1271,"Match #1045@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41690-41691]"
Cwe1271,e203_soc_top,cwe1271,"Match #733@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44433-44434]"
Cwe1271,e203_soc_top,cwe1271,"Match #23@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65626-65627]"
Cwe1271,e203_soc_top,cwe1271,"Match #297@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60190-60191]"
Cwe1271,e203_soc_top,cwe1271,"Match #103@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65075-65076]"
Cwe1271,e203_soc_top,cwe1271,"Match #1164@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40110-40111]"
Cwe1271,e203_soc_top,cwe1271,"Match #430@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58283-58284]"
Cwe1271,e203_soc_top,cwe1271,"Match #656@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54240-54241]"
Cwe1271,e203_soc_top,cwe1271,"Match #539@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56252-56253]"
Cwe1271,e203_soc_top,cwe1271,"Match #1027@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41810-41811]"
Cwe1271,e203_soc_top,cwe1271,"Match #540@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56249-56250]"
Cwe1271,e203_soc_top,cwe1271,"Match #1267@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56741-56742]"
Cwe1271,e203_soc_top,cwe1271,"Match #87@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65181-65182]"
Cwe1271,e203_soc_top,cwe1271,"Match #221@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62849-62850]"
Cwe1271,e203_soc_top,cwe1271,"Match #1017@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41868-41869]"
Cwe1271,e203_soc_top,cwe1271,"Match #198@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62961-62962]"
Cwe1271,e203_soc_top,cwe1271,"Match #1247@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[37943-37944]"
Cwe1271,e203_soc_top,cwe1271,"Match #505@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57272-57273]"
Cwe1271,e203_soc_top,cwe1271,"Match #422@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58380-58381]"
Cwe1271,e203_soc_top,cwe1271,"Match #739@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44415-44416]"
Cwe1271,e203_soc_top,cwe1271,"Match #315@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60017-60018]"
Cwe1271,e203_soc_top,cwe1271,"Match #765@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44337-44338]"
Cwe1271,e203_soc_top,cwe1271,"Match #921@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42689-42690]"
Cwe1271,e203_soc_top,cwe1271,"Match #1185@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40013-40014]"
Cwe1271,e203_soc_top,cwe1271,"Match #587@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55107-55108]"
Cwe1271,e203_soc_top,cwe1271,"Match #950@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42478-42479]"
Cwe1271,e203_soc_top,cwe1271,"Match #237@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62765-62766]"
Cwe1271,e203_soc_top,cwe1271,"Match #922@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42686-42687]"
Cwe1271,e203_soc_top,cwe1271,"Match #507@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57265-57266]"
Cwe1271,e203_soc_top,cwe1271,"Match #588@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55104-55105]"
Cwe1271,e203_soc_top,cwe1271,"Match #218@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62865-62866]"
Cwe1271,e203_soc_top,cwe1271,"Match #173@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63131-63132]"
Cwe1271,e203_soc_top,cwe1271,"Match #582@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55244-55245]"
Cwe1271,e203_soc_top,cwe1271,"Match #963@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42396-42397]"
Cwe1271,e203_soc_top,cwe1271,"Match #827@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43965-43966]"
Cwe1271,e203_soc_top,cwe1271,"Match #142@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63238-63239]"
Cwe1271,e203_soc_top,cwe1271,"Match #1125@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40775-40776]"
Cwe1271,e203_soc_top,cwe1271,"Match #779@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44295-44296]"
Cwe1271,e203_soc_top,cwe1271,"Match #1182@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40023-40024]"
Cwe1271,e203_soc_top,cwe1271,"Match #314@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60020-60021]"
Cwe1271,e203_soc_top,cwe1271,"Match #638@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54466-54467]"
Cwe1271,e203_soc_top,cwe1271,"Match #812@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44196-44197]"
Cwe1271,e203_soc_top,cwe1271,"Match #347@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59058-59059]"
Cwe1271,e203_soc_top,cwe1271,"Match #824@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43950-43951]"
Cwe1271,e203_soc_top,cwe1271,"Match #692@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53752-53753]"
Cwe1271,e203_soc_top,cwe1271,"Match #354@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59037-59038]"
Cwe1271,e203_soc_top,cwe1271,"Match #617@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54687-54688]"
Cwe1271,e203_soc_top,cwe1271,"Match #1108@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41001-41002]"
Cwe1271,e203_soc_top,cwe1271,"Match #501@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57312-57313]"
Cwe1271,e203_soc_top,cwe1271,"Match #961@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42404-42405]"
Cwe1271,e203_soc_top,cwe1271,"Match #1209@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39205-39206]"
Cwe1271,e203_soc_top,cwe1271,"Match #1154@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40140-40141]"
Cwe1271,e203_soc_top,cwe1271,"Match #392@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58817-58818]"
Cwe1271,e203_soc_top,cwe1271,"Match #1140@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40320-40321]"
Cwe1271,e203_soc_top,cwe1271,"Match #722@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44466-44467]"
Cwe1271,e203_soc_top,cwe1271,"Match #65@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65369-65370]"
Cwe1271,e203_soc_top,cwe1271,"Match #628@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54604-54605]"
Cwe1271,e203_soc_top,cwe1271,"Match #639@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54463-54464]"
Cwe1271,e203_soc_top,cwe1271,"Match #882@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42954-42955]"
Cwe1271,e203_soc_top,cwe1271,"Match #136@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64803-64804]"
Cwe1271,e203_soc_top,cwe1271,"Match #405@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58474-58475]"
Cwe1271,e203_soc_top,cwe1271,"Match #657@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54194-54195]"
Cwe1271,e203_soc_top,cwe1271,"Match #982@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42265-42266]"
Cwe1271,e203_soc_top,cwe1271,"Match #1061@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41529-41530]"
Cwe1271,e203_soc_top,cwe1271,"Match #665@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54127-54128]"
Cwe1271,e203_soc_top,cwe1271,"Match #859@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43738-43739]"
Cwe1271,e203_soc_top,cwe1271,"Match #1070@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41492-41493]"
Cwe1271,e203_soc_top,cwe1271,"Match #880@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43057-43058]"
Cwe1271,e203_soc_top,cwe1271,"Match #1040@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41740-41741]"
Cwe1271,e203_soc_top,cwe1271,"Match #841@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43564-43565]"
Cwe1271,e203_soc_top,cwe1271,"Match #861@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43732-43733]"
Cwe1271,e203_soc_top,cwe1271,"Match #1058@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41547-41548]"
Cwe1271,e203_soc_top,cwe1271,"Match #340@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59768-59769]"
Cwe1271,e203_soc_top,cwe1271,"Match #956@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42439-42440]"
Cwe1271,e203_soc_top,cwe1271,"Match #363@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59015-59016]"
Cwe1271,e203_soc_top,cwe1271,"Match #519@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56727-56728]"
Cwe1271,e203_soc_top,cwe1271,"Match #291@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60224-60225]"
Cwe1271,e203_soc_top,cwe1271,"Match #0@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65734-65735]"
Cwe1271,e203_soc_top,cwe1271,"Match #668@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54082-54083]"
Cwe1271,e203_soc_top,cwe1271,"Match #1187@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40007-40008]"
Cwe1271,e203_soc_top,cwe1271,"Match #495@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57410-57411]"
Cwe1271,e203_soc_top,cwe1271,"Match #878@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42737-42738]"
Cwe1271,e203_soc_top,cwe1271,"Match #1013@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41883-41884]"
Cwe1271,e203_soc_top,cwe1271,"Match #1071@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41488-41489]"
Cwe1271,e203_soc_top,cwe1271,"Match #1035@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41769-41770]"
Cwe1271,e203_soc_top,cwe1271,"Match #306@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60044-60045]"
Cwe1271,e203_soc_top,cwe1271,"Match #641@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54421-54422]"
Cwe1271,e203_soc_top,cwe1271,"Match #1095@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41117-41118]"
Cwe1271,e203_soc_top,cwe1271,"Match #1211@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39031-39032]"
Cwe1271,e203_soc_top,cwe1271,"Match #890@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43250-43251]"
Cwe1271,e203_soc_top,cwe1271,"Match #250@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62697-62698]"
Cwe1271,e203_soc_top,cwe1271,"Match #676@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53975-53976]"
Cwe1271,e203_soc_top,cwe1271,"Match #804@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44220-44221]"
Cwe1271,e203_soc_top,cwe1271,"Match #435@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58236-58237]"
Cwe1271,e203_soc_top,cwe1271,"Match #1104@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41074-41075]"
Cwe1271,e203_soc_top,cwe1271,"Match #1034@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41773-41774]"
Cwe1271,e203_soc_top,cwe1271,"Match #952@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42470-42471]"
Cwe1271,e203_soc_top,cwe1271,"Match #224@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62833-62834]"
Cwe1271,e203_soc_top,cwe1271,"Match #558@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55664-55665]"
Cwe1271,e203_soc_top,cwe1271,"Match #794@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44250-44251]"
Cwe1271,e203_soc_top,cwe1271,"Match #1224@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38729-38730]"
Cwe1271,e203_soc_top,cwe1271,"Match #444@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58087-58088]"
Cwe1271,e203_soc_top,cwe1271,"Match #988@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42232-42233]"
Cwe1271,e203_soc_top,cwe1271,"Match #760@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44352-44353]"
Cwe1271,e203_soc_top,cwe1271,"Match #815@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44187-44188]"
Cwe1271,e203_soc_top,cwe1271,"Match #1088@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41210-41211]"
Cwe1271,e203_soc_top,cwe1271,"Match #245@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62721-62722]"
Cwe1271,e203_soc_top,cwe1271,"Match #386@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58839-58840]"
Cwe1271,e203_soc_top,cwe1271,"Match #1168@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40098-40099]"
Cwe1271,e203_soc_top,cwe1271,"Match #267@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60380-60381]"
Cwe1271,e203_soc_top,cwe1271,"Match #704@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53608-53609]"
Cwe1271,e203_soc_top,cwe1271,"Match #281@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60294-60295]"
Cwe1271,e203_soc_top,cwe1271,"Match #325@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59600-59601]"
Cwe1271,e203_soc_top,cwe1271,"Match #1179@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40032-40033]"
Cwe1271,e203_soc_top,cwe1271,"Match #1266@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57365-57366]"
Cwe1271,e203_soc_top,cwe1271,"Match #1159@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40125-40126]"
Cwe1271,e203_soc_top,cwe1271,"Match #233@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62785-62786]"
Cwe1271,e203_soc_top,cwe1271,"Match #1165@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40107-40108]"
Cwe1271,e203_soc_top,cwe1271,"Match #481@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57630-57631]"
Cwe1271,e203_soc_top,cwe1271,"Match #958@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42431-42432]"
Cwe1271,e203_soc_top,cwe1271,"Match #2@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65726-65727]"
Cwe1271,e203_soc_top,cwe1271,"Match #821@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43959-43960]"
Cwe1271,e203_soc_top,cwe1271,"Match #238@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62761-62762]"
Cwe1271,e203_soc_top,cwe1271,"Match #232@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62793-62794]"
Cwe1271,e203_soc_top,cwe1271,"Match #319@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59925-59926]"
Cwe1271,e203_soc_top,cwe1271,"Match #835@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43353-43354]"
Cwe1271,e203_soc_top,cwe1271,"Match #1265@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57469-57470]"
Cwe1271,e203_soc_top,cwe1271,"Match #184@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63068-63069]"
Cwe1271,e203_soc_top,cwe1271,"Match #731@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44439-44440]"
Cwe1271,e203_soc_top,cwe1271,"Match #1136@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40336-40337]"
Cwe1271,e203_soc_top,cwe1271,"Match #1049@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41660-41661]"
Cwe1271,e203_soc_top,cwe1271,"Match #619@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54681-54682]"
Cwe1271,e203_soc_top,cwe1271,"Match #133@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64838-64839]"
Cwe1271,e203_soc_top,cwe1271,"Match #515@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56783-56784]"
Cwe1271,e203_soc_top,cwe1271,"Match #1030@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41800-41801]"
Cwe1271,e203_soc_top,cwe1271,"Match #194@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62977-62978]"
Cwe1271,e203_soc_top,cwe1271,"Match #293@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60216-60217]"
Cwe1271,e203_soc_top,cwe1271,"Match #673@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54031-54032]"
Cwe1271,e203_soc_top,cwe1271,"Match #332@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59133-59134]"
Cwe1271,e203_soc_top,cwe1271,"Match #631@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54559-54560]"
Cwe1271,e203_soc_top,cwe1271,"Match #1240@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38058-38059]"
Cwe1271,e203_soc_top,cwe1271,"Match #701@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53653-53654]"
Cwe1271,e203_soc_top,cwe1271,"Match #1178@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40036-40037]"
Cwe1271,e203_soc_top,cwe1271,"Match #530@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56694-56695]"
Cwe1271,e203_soc_top,cwe1271,"Match #1233@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38352-38353]"
Cwe1271,e203_soc_top,cwe1271,"Match #818@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44178-44179]"
Cwe1271,e203_soc_top,cwe1271,"Match #150@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63222-63223]"
Cwe1271,e203_soc_top,cwe1271,"Match #1016@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41871-41872]"
Cwe1271,e203_soc_top,cwe1271,"Match #1039@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41755-41756]"
Cwe1271,e203_soc_top,cwe1271,"Match #165@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63188-63189]"
Cwe1271,e203_soc_top,cwe1271,"Match #830@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43378-43379]"
Cwe1271,e203_soc_top,cwe1271,"Match #1102@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41082-41083]"
Cwe1271,e203_soc_top,cwe1271,"Match #1096@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41114-41115]"
Cwe1271,e203_soc_top,cwe1271,"Match #379@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58876-58877]"
Cwe1271,e203_soc_top,cwe1271,"Match #203@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62941-62942]"
Cwe1271,e203_soc_top,cwe1271,"Match #1130@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40359-40360]"
Cwe1271,e203_soc_top,cwe1271,"Match #855@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43770-43771]"
Cwe1271,e203_soc_top,cwe1271,"Match #752@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44376-44377]"
Cwe1271,e203_soc_top,cwe1271,"Match #113@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64942-64943]"
Cwe1271,e203_soc_top,cwe1271,"Match #640@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54460-54461]"
Cwe1271,e203_soc_top,cwe1271,"Match #162@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63195-63196]"
Cwe1271,e203_soc_top,cwe1271,"Match #348@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59055-59056]"
Cwe1271,e203_soc_top,cwe1271,"Match #273@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60341-60342]"
Cwe1271,e203_soc_top,cwe1271,"Match #1129@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40403-40404]"
Cwe1271,e203_soc_top,cwe1271,"Match #1166@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40104-40105]"
Cwe1271,e203_soc_top,cwe1271,"Match #253@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62681-62682]"
Cwe1271,e203_soc_top,cwe1271,"Match #234@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62781-62782]"
Cwe1271,e203_soc_top,cwe1271,"Match #1198@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39248-39249]"
Cwe1271,e203_soc_top,cwe1271,"Match #145@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63232-63233]"
Cwe1271,e203_soc_top,cwe1271,"Match #463@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57899-57900]"
Cwe1271,e203_soc_top,cwe1271,"Match #477@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57692-57693]"
Cwe1271,e203_soc_top,cwe1271,"Match #292@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60220-60221]"
Cwe1271,e203_soc_top,cwe1271,"Match #283@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60271-60272]"
Cwe1271,e203_soc_top,cwe1271,"Match #69@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65311-65312]"
Cwe1271,e203_soc_top,cwe1271,"Match #653@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54249-54250]"
Cwe1271,e203_soc_top,cwe1271,"Match #1177@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40071-40072]"
Cwe1271,e203_soc_top,cwe1271,"Match #205@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62933-62934]"
Cwe1271,e203_soc_top,cwe1271,"Match #879@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43060-43061]"
Cwe1271,e203_soc_top,cwe1271,"Match #581@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55247-55248]"
Cwe1271,e203_soc_top,cwe1271,"Match #259@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62655-62656]"
Cwe1271,e203_soc_top,cwe1271,"Match #199@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62957-62958]"
Cwe1271,e203_soc_top,cwe1271,"Match #970@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42356-42357]"
Cwe1271,e203_soc_top,cwe1271,"Match #614@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54818-54819]"
Cwe1271,e203_soc_top,cwe1271,"Match #279@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60302-60303]"
Cwe1271,e203_soc_top,cwe1271,"Match #1226@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38721-38722]"
Cwe1271,e203_soc_top,cwe1271,"Match #784@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44280-44281]"
Cwe1271,e203_soc_top,cwe1271,"Match #1043@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41723-41724]"
Cwe1271,e203_soc_top,cwe1271,"Match #1261@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57851-57852]"
Cwe1271,e203_soc_top,cwe1271,"Match #514@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56786-56787]"
Cwe1271,e203_soc_top,cwe1271,"Match #8@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65692-65693]"
Cwe1271,e203_soc_top,cwe1271,"Match #750@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44382-44383]"
Cwe1271,e203_soc_top,cwe1271,"Match #720@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44472-44473]"
Cwe1271,e203_soc_top,cwe1271,"Match #1241@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38054-38055]"
Cwe1271,e203_soc_top,cwe1271,"Match #243@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62733-62734]"
Cwe1271,e203_soc_top,cwe1271,"Match #595@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55033-55034]"
Cwe1271,e203_soc_top,cwe1271,"Match #941@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42544-42545]"
Cwe1271,e203_soc_top,cwe1271,"Match #647@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54389-54390]"
Cwe1271,e203_soc_top,cwe1271,"Match #217@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62873-62874]"
Cwe1271,e203_soc_top,cwe1271,"Match #534@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56682-56683]"
Cwe1271,e203_soc_top,cwe1271,"Match #393@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58802-58803]"
Cwe1271,e203_soc_top,cwe1271,"Match #996@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42109-42110]"
Cwe1271,e203_soc_top,cwe1271,"Match #159@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63201-63202]"
Cwe1271,e203_soc_top,cwe1271,"Match #680@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53960-53961]"
Cwe1271,e203_soc_top,cwe1271,"Match #1060@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41539-41540]"
Cwe1271,e203_soc_top,cwe1271,"Match #993@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42215-42216]"
Cwe1271,e203_soc_top,cwe1271,"Match #630@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54562-54563]"
Cwe1271,e203_soc_top,cwe1271,"Match #516@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56745-56746]"
Cwe1271,e203_soc_top,cwe1271,"Match #788@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44268-44269]"
Cwe1271,e203_soc_top,cwe1271,"Match #868@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43711-43712]"
Cwe1271,e203_soc_top,cwe1271,"Match #718@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44478-44479]"
Cwe1271,e203_soc_top,cwe1271,"Match #316@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60014-60015]"
Cwe1271,e203_soc_top,cwe1271,"Match #1107@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41046-41047]"
Cwe1271,e203_soc_top,cwe1271,"Match #1112@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40928-40929]"
Cwe1271,e203_soc_top,cwe1271,"Match #518@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56730-56731]"
Cwe1271,e203_soc_top,cwe1271,"Match #954@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42456-42457]"
Cwe1271,e203_soc_top,cwe1271,"Match #34@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65582-65583]"
Cwe1271,e203_soc_top,cwe1271,"Match #933@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42612-42613]"
Cwe1271,e203_soc_top,cwe1271,"Match #735@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44427-44428]"
Cwe1271,e203_soc_top,cwe1271,"Match #693@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53749-53750]"
Cwe1271,e203_soc_top,cwe1271,"Match #6@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65710-65711]"
Cwe1271,e203_soc_top,cwe1271,"Match #490@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57513-57514]"
Cwe1271,e203_soc_top,cwe1271,"Match #730@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44442-44443]"
Cwe1271,e203_soc_top,cwe1271,"Match #44@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65533-65534]"
Cwe1271,e203_soc_top,cwe1271,"Match #632@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54556-54557]"
Cwe1271,e203_soc_top,cwe1271,"Match #612@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54824-54825]"
Cwe1271,e203_soc_top,cwe1271,"Match #615@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54815-54816]"
Cwe1271,e203_soc_top,cwe1271,"Match #608@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54850-54851]"
Cwe1271,e203_soc_top,cwe1271,"Match #206@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62927-62928]"
Cwe1271,e203_soc_top,cwe1271,"Match #959@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42427-42428]"
Cwe1271,e203_soc_top,cwe1271,"Match #333@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59915-59916]"
Cwe1271,e203_soc_top,cwe1271,"Match #677@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53969-53970]"
Cwe1271,e203_soc_top,cwe1271,"Match #125@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64922-64923]"
Cwe1271,e203_soc_top,cwe1271,"Match #431@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58280-58281]"
Cwe1271,e203_soc_top,cwe1271,"Match #33@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65586-65587]"
Cwe1271,e203_soc_top,cwe1271,"Match #80@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65127-65128]"
Cwe1271,e203_soc_top,cwe1271,"Match #1080@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41300-41301]"
Cwe1271,e203_soc_top,cwe1271,"Match #1123@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40782-40783]"
Cwe1271,e203_soc_top,cwe1271,"Match #606@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54892-54893]"
Cwe1271,e203_soc_top,cwe1271,"Match #1157@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40131-40132]"
Cwe1271,e203_soc_top,cwe1271,"Match #764@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44340-44341]"
Cwe1271,e203_soc_top,cwe1271,"Match #1103@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41078-41079]"
Cwe1271,e203_soc_top,cwe1271,"Match #981@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42293-42294]"
Cwe1271,e203_soc_top,cwe1271,"Match #1212@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39027-39028]"
Cwe1271,e203_soc_top,cwe1271,"Match #1258@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58176-58177]"
Cwe1271,e203_soc_top,cwe1271,"Match #947@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42505-42506]"
Cwe1271,e203_soc_top,cwe1271,"Match #908@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43104-43105]"
Cwe1271,e203_soc_top,cwe1271,"Match #247@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62713-62714]"
Cwe1271,e203_soc_top,cwe1271,"Match #610@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54833-54834]"
Cwe1271,e203_soc_top,cwe1271,"Match #537@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56303-56304]"
Cwe1271,e203_soc_top,cwe1271,"Match #738@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44418-44419]"
Cwe1271,e203_soc_top,cwe1271,"Match #86@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65185-65186]"
Cwe1271,e203_soc_top,cwe1271,"Match #814@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44190-44191]"
Cwe1271,e203_soc_top,cwe1271,"Match #1249@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[37848-37849]"
Cwe1271,e203_soc_top,cwe1271,"Match #1264@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57526-57527]"
Cwe1271,e203_soc_top,cwe1271,"Match #334@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59819-59820]"
Cwe1271,e203_soc_top,cwe1271,"Match #678@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53966-53967]"
Cwe1271,e203_soc_top,cwe1271,"Match #287@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60255-60256]"
Cwe1271,e203_soc_top,cwe1271,"Match #39@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65562-65563]"
Cwe1271,e203_soc_top,cwe1271,"Match #896@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43160-43161]"
Cwe1271,e203_soc_top,cwe1271,"Match #111@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65050-65051]"
Cwe1271,e203_soc_top,cwe1271,"Match #837@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43673-43674]"
Cwe1271,e203_soc_top,cwe1271,"Match #903@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43119-43120]"
Cwe1271,e203_soc_top,cwe1271,"Match #453@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57973-57974]"
Cwe1271,e203_soc_top,cwe1271,"Match #475@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57699-57700]"
Cwe1271,e203_soc_top,cwe1271,"Match #1051@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41654-41655]"
Cwe1271,e203_soc_top,cwe1271,"Match #191@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62989-62990]"
Cwe1271,e203_soc_top,cwe1271,"Match #377@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58884-58885]"
Cwe1271,e203_soc_top,cwe1271,"Match #355@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59034-59035]"
Cwe1271,e203_soc_top,cwe1271,"Match #479@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57636-57637]"
Cwe1271,e203_soc_top,cwe1271,"Match #1172@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40086-40087]"
Cwe1271,e203_soc_top,cwe1271,"Match #36@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65572-65573]"
Cwe1271,e203_soc_top,cwe1271,"Match #762@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44346-44347]"
Cwe1271,e203_soc_top,cwe1271,"Match #723@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44463-44464]"
Cwe1271,e203_soc_top,cwe1271,"Match #450@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58024-58025]"
Cwe1271,e203_soc_top,cwe1271,"Match #100@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65084-65085]"
Cwe1271,e203_soc_top,cwe1271,"Match #834@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43362-43363]"
Cwe1271,e203_soc_top,cwe1271,"Match #736@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44424-44425]"
Cwe1271,e203_soc_top,cwe1271,"Match #413@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58442-58443]"
Cwe1271,e203_soc_top,cwe1271,"Match #143@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63236-63237]"
Cwe1271,e203_soc_top,cwe1271,"Match #862@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43729-43730]"
Cwe1271,e203_soc_top,cwe1271,"Match #1235@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38084-38085]"
Cwe1271,e203_soc_top,cwe1271,"Match #1269@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55675-55676]"
Cwe1271,e203_soc_top,cwe1271,"Match #277@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60310-60311]"
Cwe1271,e203_soc_top,cwe1271,"Match #71@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65305-65306]"
Cwe1271,e203_soc_top,cwe1271,"Match #688@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53814-53815]"
Cwe1271,e203_soc_top,cwe1271,"Match #434@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58239-58240]"
Cwe1271,e203_soc_top,cwe1271,"Match #278@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60306-60307]"
Cwe1271,e203_soc_top,cwe1271,"Match #708@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44508-44509]"
Cwe1271,e203_soc_top,cwe1271,"Match #740@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44412-44413]"
Cwe1271,e203_soc_top,cwe1271,"Match #1023@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41831-41832]"
Cwe1271,e203_soc_top,cwe1271,"Match #1176@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40074-40075]"
Cwe1271,e203_soc_top,cwe1271,"Match #1002@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42076-42077]"
Cwe1271,e203_soc_top,cwe1271,"Match #18@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65646-65647]"
Cwe1271,e203_soc_top,cwe1271,"Match #1033@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41777-41778]"
Cwe1271,e203_soc_top,cwe1271,"Match #76@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65255-65256]"
Cwe1271,e203_soc_top,cwe1271,"Match #602@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54940-54941]"
Cwe1271,e203_soc_top,cwe1271,"Match #1085@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41270-41271]"
Cwe1271,e203_soc_top,cwe1271,"Match #649@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54383-54384]"
Cwe1271,e203_soc_top,cwe1271,"Match #26@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65614-65615]"
Cwe1271,e203_soc_top,cwe1271,"Match #357@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59028-59029]"
Cwe1271,e203_soc_top,cwe1271,"Match #376@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58889-58890]"
Cwe1271,e203_soc_top,cwe1271,"Match #114@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64939-64940]"
Cwe1271,e203_soc_top,cwe1271,"Match #1149@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40155-40156]"
Cwe1271,e203_soc_top,cwe1271,"Match #679@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53963-53964]"
Cwe1271,e203_soc_top,cwe1271,"Match #1186@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40010-40011]"
Cwe1271,e203_soc_top,cwe1271,"Match #432@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58277-58278]"
Cwe1271,e203_soc_top,cwe1271,"Match #1092@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41126-41127]"
Cwe1271,e203_soc_top,cwe1271,"Match #561@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55655-55656]"
Cwe1271,e203_soc_top,cwe1271,"Match #599@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54985-54986]"
Cwe1271,e203_soc_top,cwe1271,"Match #897@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43157-43158]"
Cwe1271,e203_soc_top,cwe1271,"Match #56@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65465-65466]"
Cwe1271,e203_soc_top,cwe1271,"Match #584@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55116-55117]"
Cwe1271,e203_soc_top,cwe1271,"Match #185@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63064-63065]"
Cwe1271,e203_soc_top,cwe1271,"Match #506@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57268-57269]"
Cwe1271,e203_soc_top,cwe1271,"Match #848@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43863-43864]"
Cwe1271,e203_soc_top,cwe1271,"Match #1128@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40764-40765]"
Cwe1271,e203_soc_top,cwe1271,"Match #684@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53826-53827]"
Cwe1271,e203_soc_top,cwe1271,"Match #806@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44214-44215]"
Cwe1271,e203_soc_top,cwe1271,"Match #414@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58425-58426]"
Cwe1271,e203_soc_top,cwe1271,"Match #715@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44487-44488]"
Cwe1271,e203_soc_top,cwe1271,"Match #324@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59603-59604]"
Cwe1271,e203_soc_top,cwe1271,"Match #1250@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[37844-37845]"
Cwe1271,e203_soc_top,cwe1271,"Match #1122@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40786-40787]"
Cwe1271,e203_soc_top,cwe1271,"Match #829@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43485-43486]"
Cwe1271,e203_soc_top,cwe1271,"Match #705@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53605-53606]"
Cwe1271,e203_soc_top,cwe1271,"Match #1@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65730-65731]"
Cwe1271,e203_soc_top,cwe1271,"Match #833@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43365-43366]"
Cwe1271,e203_soc_top,cwe1271,"Match #468@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57798-57799]"
Cwe1271,e203_soc_top,cwe1271,"Match #713@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44493-44494]"
Cwe1271,e203_soc_top,cwe1271,"Match #1147@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40161-40162]"
Cwe1271,e203_soc_top,cwe1271,"Match #1086@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41250-41251]"
Cwe1271,e203_soc_top,cwe1271,"Match #337@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59793-59794]"
Cwe1271,e203_soc_top,cwe1271,"Match #302@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60174-60175]"
Cwe1271,e203_soc_top,cwe1271,"Match #998@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42101-42102]"
Cwe1271,e203_soc_top,cwe1271,"Match #757@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44361-44362]"
Cwe1271,e203_soc_top,cwe1271,"Match #743@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44403-44404]"
Cwe1271,e203_soc_top,cwe1271,"Match #823@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43953-43954]"
Cwe1271,e203_soc_top,cwe1271,"Match #886@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42942-42943]"
Cwe1271,e203_soc_top,cwe1271,"Match #577@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55262-55263]"
Cwe1271,e203_soc_top,cwe1271,"Match #642@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54418-54419]"
Cwe1271,e203_soc_top,cwe1271,"Match #74@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65263-65264]"
Cwe1271,e203_soc_top,cwe1271,"Match #858@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43741-43742]"
Cwe1271,e203_soc_top,cwe1271,"Match #571@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55625-55626]"
Cwe1271,e203_soc_top,cwe1271,"Match #1110@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40942-40943]"
Cwe1271,e203_soc_top,cwe1271,"Match #842@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43561-43562]"
Cwe1271,e203_soc_top,cwe1271,"Match #1155@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40137-40138]"
Cwe1271,e203_soc_top,cwe1271,"Match #366@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59012-59013]"
Cwe1271,e203_soc_top,cwe1271,"Match #965@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42388-42389]"
Cwe1271,e203_soc_top,cwe1271,"Match #849@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43860-43861]"
Cwe1271,e203_soc_top,cwe1271,"Match #671@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54037-54038]"
Cwe1271,e203_soc_top,cwe1271,"Match #725@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44457-44458]"
Cwe1271,e203_soc_top,cwe1271,"Match #745@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44397-44398]"
Cwe1271,e203_soc_top,cwe1271,"Match #50@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65497-65498]"
Cwe1271,e203_soc_top,cwe1271,"Match #127@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64914-64915]"
Cwe1271,e203_soc_top,cwe1271,"Match #1028@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41806-41807]"
Cwe1271,e203_soc_top,cwe1271,"Match #35@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65578-65579]"
Cwe1271,e203_soc_top,cwe1271,"Match #321@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59919-59920]"
Cwe1271,e203_soc_top,cwe1271,"Match #186@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63009-63010]"
Cwe1271,e203_soc_top,cwe1271,"Match #473@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57707-57708]"
Cwe1271,e203_soc_top,cwe1271,"Match #494@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57437-57438]"
Cwe1271,e203_soc_top,cwe1271,"Match #1202@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39233-39234]"
Cwe1271,e203_soc_top,cwe1271,"Match #1021@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41855-41856]"
Cwe1271,e203_soc_top,cwe1271,"Match #648@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54386-54387]"
Cwe1271,e203_soc_top,cwe1271,"Match #48@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65505-65506]"
Cwe1271,e203_soc_top,cwe1271,"Match #178@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63102-63103]"
Cwe1271,e203_soc_top,cwe1271,"Match #547@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56199-56200]"
Cwe1271,e203_soc_top,cwe1271,"Match #284@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60267-60268]"
Cwe1271,e203_soc_top,cwe1271,"Match #925@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42636-42637]"
Cwe1271,e203_soc_top,cwe1271,"Match #1126@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40771-40772]"
Cwe1271,e203_soc_top,cwe1271,"Match #840@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43567-43568]"
Cwe1271,e203_soc_top,cwe1271,"Match #470@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57736-57737]"
Cwe1271,e203_soc_top,cwe1271,"Match #230@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62801-62802]"
Cwe1271,e203_soc_top,cwe1271,"Match #313@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60023-60024]"
Cwe1271,e203_soc_top,cwe1271,"Match #443@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58123-58124]"
Cwe1271,e203_soc_top,cwe1271,"Match #847@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43932-43933]"
Cwe1271,e203_soc_top,cwe1271,"Match #567@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55637-55638]"
Cwe1271,e203_soc_top,cwe1271,"Match #517@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56733-56734]"
Cwe1271,e203_soc_top,cwe1271,"Match #375@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58894-58895]"
Cwe1271,e203_soc_top,cwe1271,"Match #493@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57473-57474]"
Cwe1271,e203_soc_top,cwe1271,"Match #455@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57958-57959]"
Cwe1271,e203_soc_top,cwe1271,"Match #304@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60050-60051]"
Cwe1271,e203_soc_top,cwe1271,"Match #1229@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38503-38504]"
Cwe1271,e203_soc_top,cwe1271,"Match #228@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62813-62814]"
Cwe1271,e203_soc_top,cwe1271,"Match #1127@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40768-40769]"
Cwe1271,e203_soc_top,cwe1271,"Match #331@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[59582-59583]"
Cwe1271,e203_soc_top,cwe1271,"Match #116@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[64900-64901]"
Cwe1271,e203_soc_top,cwe1271,"Match #1121@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40790-40791]"
Cwe1271,e203_soc_top,cwe1271,"Match #1093@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41123-41124]"
Cwe1271,e203_soc_top,cwe1271,"Match #433@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58245-58246]"
Cwe1271,e203_soc_top,cwe1271,"Match #780@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44292-44293]"
Cwe1271,e203_soc_top,cwe1271,"Match #583@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[55241-55242]"
Cwe1271,e203_soc_top,cwe1271,"Match #248@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62705-62706]"
Cwe1271,e203_soc_top,cwe1271,"Match #193@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62981-62982]"
Cwe1271,e203_soc_top,cwe1271,"Match #711@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44499-44500]"
Cwe1271,e203_soc_top,cwe1271,"Match #854@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43773-43774]"
Cwe1271,e203_soc_top,cwe1271,"Match #980@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42297-42298]"
Cwe1271,e203_soc_top,cwe1271,"Match #1131@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[40355-40356]"
Cwe1271,e203_soc_top,cwe1271,"Match #969@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42360-42361]"
Cwe1271,e203_soc_top,cwe1271,"Match #266@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60384-60385]"
Cwe1271,e203_soc_top,cwe1271,"Match #845@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43938-43939]"
Cwe1271,e203_soc_top,cwe1271,"Match #1194@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39262-39263]"
Cwe1271,e203_soc_top,cwe1271,"Match #674@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[53992-53993]"
Cwe1271,e203_soc_top,cwe1271,"Match #401@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58490-58491]"
Cwe1271,e203_soc_top,cwe1271,"Match #489@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57530-57531]"
Cwe1271,e203_soc_top,cwe1271,"Match #792@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44256-44257]"
Cwe1271,e203_soc_top,cwe1271,"Match #239@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62753-62754]"
Cwe1271,e203_soc_top,cwe1271,"Match #496@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57407-57408]"
Cwe1271,e203_soc_top,cwe1271,"Match #710@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44502-44503]"
Cwe1271,e203_soc_top,cwe1271,"Match #1079@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41304-41305]"
Cwe1271,e203_soc_top,cwe1271,"Match #406@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[58470-58471]"
Cwe1271,e203_soc_top,cwe1271,"Match #169@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63170-63171]"
Cwe1271,e203_soc_top,cwe1271,"Match #873@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42758-42759]"
Cwe1271,e203_soc_top,cwe1271,"Match #1022@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41835-41836]"
Cwe1271,e203_soc_top,cwe1271,"Match #797@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[44241-44242]"
Cwe1271,e203_soc_top,cwe1271,"Match #474@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[57704-57705]"
Cwe1271,e203_soc_top,cwe1271,"Match #144@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[63234-63235]"
Cwe1271,e203_soc_top,cwe1271,"Match #1244@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[38036-38037]"
Cwe1271,e203_soc_top,cwe1271,"Match #863@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[43726-43727]"
Cwe1271,e203_soc_top,cwe1271,"Match #1077@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41464-41465]"
Cwe1271,e203_soc_top,cwe1271,"Match #285@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[60263-60264]"
Cwe1271,e203_soc_top,cwe1271,"Match #258@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[62658-62659]"
Cwe1271,e203_soc_top,cwe1271,"Match #924@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[42652-42653]"
Cwe1271,e203_soc_top,cwe1271,"Match #1205@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[39221-39222]"
Cwe1271,e203_soc_top,cwe1271,"Match #548@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[56182-56183]"
Cwe1271,e203_soc_top,cwe1271,"Match #1044@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[41692-41693]"
Cwe1271,e203_soc_top,cwe1271,"Match #37@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[65568-65569]"
Cwe1271,e203_soc_top,cwe1271,"Match #636@examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v:[54508-54509]"

=== Merged Finding: Cwe1234 | cv32e40p_fp_wrapper ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v
  [Sub-components: not_gate] Lines: 4694
    4694 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6351$4900  = ~ \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_valid_q [1];
  [Sub-components: rec_or] Lines: 4695
    4695 |   assign \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.in_ready_o  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.i_arbiter.gnt_o [0] | \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6351$4900 ;
  [Sub-components: top_and, unlock_logic] Lines: 4698
    4698 |   assign \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.in_ready_o  & \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.in_valid ;
  [Sub-components: locked_register] Lines: 4699-4703,4740-4741,4743-4745,4751-4768
    4699 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6513$4908  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[0][NV]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NV] ;
    4700 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6514$4909  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[0][DZ]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][DZ] ;
    4701 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6515$4910  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[0][OF]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][OF] ;
    4702 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6516$4911  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[0][UF]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][UF] ;
    4703 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6517$4912  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[0][NX]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NX] ;
    4740 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6634$5013  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_result_q[0]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_result_q[1] ;
    4741 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6636$5014  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? { 3'h0, \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.dst_fmt , \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.op_is_vsum  } : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_aux_q[1] ;
    4743 |   always @(posedge clk_i, negedge rst_ni)
    4744 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_aux_q[1]  <= 7'h00;
    4745 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_aux_q[1]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6636$5014 ;
    4751 |   always @(posedge clk_i, negedge rst_ni)
    4752 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_result_q[1]  <= 32'd0;
    4753 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_result_q[1]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6634$5013 ;
    4754 |   always @(posedge clk_i, negedge rst_ni)
    4755 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][DZ]  <= 1'h0;
    4756 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][DZ]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6514$4909 ;
    4757 |   always @(posedge clk_i, negedge rst_ni)
    4758 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NV]  <= 1'h0;
    4759 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NV]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6513$4908 ;
    4760 |   always @(posedge clk_i, negedge rst_ni)
    4761 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NX]  <= 1'h0;
    4762 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NX]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6517$4912 ;
    4763 |   always @(posedge clk_i, negedge rst_ni)
    4764 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][OF]  <= 1'h0;
    4765 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][OF]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6515$4910 ;
    4766 |   always @(posedge clk_i, negedge rst_ni)
    4767 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][UF]  <= 1'h0;
    4768 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][UF]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6516$4911 ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-components: locked_register] Lines: 64594-64596,64598-64600,64610,64624
    64594 |   always @(posedge clk_i, negedge rst_ni)
    64595 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111017  <= 78'h00000000000000000000;
    64596 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111017  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n165$111008 ;
    64598 |   always @(posedge clk_i, negedge rst_ni)
    64599 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    64600 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n329$110993 ;
    64610 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n329$110993  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n327$110991  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q ;
    64624 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n165$111008  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.id , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.addr , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.len , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.size , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.burst , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.lock , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.cache , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.prot , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.qos , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.region , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.atop , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[id] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[addr] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[len] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[size] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[burst] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[lock] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[cache] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[prot] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[qos] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[region] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[atop] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-components: top_and, unlock_logic] Lines: 64613
    64613 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.ready_o ;
  [Sub-components: not_gate] Lines: 64614,64619
    64614 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n660$110998  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.b_full_q ;
    64619 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n668$111003  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 64620
    64620 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.ready_o  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n668$111003  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n660$110998 ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-components: locked_register] Lines: 65213-65215,65217-65219,65229,65243
    65213 |   always @(posedge clk_i, negedge rst_ni)
    65214 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111017  <= 78'h00000000000000000000;
    65215 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111017  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n165$111008 ;
    65217 |   always @(posedge clk_i, negedge rst_ni)
    65218 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    65219 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n329$110993 ;
    65229 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n329$110993  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n327$110991  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q ;
    65243 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n165$111008  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.id , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.addr , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.len , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.size , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.burst , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.lock , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.cache , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.prot , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.qos , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.region , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.atop , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[id] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[addr] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[len] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[size] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[burst] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[lock] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[cache] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[prot] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[qos] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[region] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[atop] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-components: top_and, unlock_logic] Lines: 65232
    65232 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.ready_o ;
  [Sub-components: not_gate] Lines: 65233,65238
    65233 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n660$110998  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.b_full_q ;
    65238 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n668$111003  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 65239
    65239 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.ready_o  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n668$111003  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n660$110998 ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-components: locked_register] Lines: 65394-65396,65398-65400,65410,65424
    65394 |   always @(posedge clk_i, negedge rst_ni)
    65395 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111094  <= 43'h00000000000;
    65396 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111094  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n95$111085 ;
    65398 |   always @(posedge clk_i, negedge rst_ni)
    65399 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    65400 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n189$111070 ;
    65410 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n189$111070  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n187$111068  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q ;
    65424 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n95$111085  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.data_i.data , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.data_i.strb , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.data_i.last , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.data_i.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[data] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[strb] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[last] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-components: top_and, unlock_logic] Lines: 65413
    65413 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.ready_o ;
  [Sub-components: not_gate] Lines: 65414,65419
    65414 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n380$111075  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.b_full_q ;
    65419 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n388$111080  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 65420
    65420 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.ready_o  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n388$111080  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n380$111075 ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-components: locked_register] Lines: 64245-64247,64349,64393-64395,64397-64399,64409,64423
    64245 |   always @(posedge clk_i, negedge rst_ni)
    64246 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q  <= 4'h0;
    64247 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n286$110074 ;
    64349 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.gen_int_rr.rr_d  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n257$109985  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q ;
    64393 |   always @(posedge clk_i, negedge rst_ni)
    64394 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$110958  <= 72'h000000000000000000;
    64395 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$110958  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n153$110949 ;
    64397 |   always @(posedge clk_i, negedge rst_ni)
    64398 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    64399 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n305$110934 ;
    64409 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n305$110934  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n303$110932  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q ;
    64423 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n153$110949  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.id , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.addr , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.len , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.size , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.burst , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.lock , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.cache , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.prot , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.qos , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.region , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[id] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[addr] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[len] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[size] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[burst] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[lock] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[cache] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[prot] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[qos] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[region] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-components: top_and, unlock_logic] Lines: 64332,64412
    64332 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n257$109985  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.req_o ;
    64412 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.req_o  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i ;
  [Sub-components: not_gate] Lines: 64413,64418
    64413 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n612$110939  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.b_full_q ;
    64418 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n620$110944  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 64419
    64419 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n620$110944  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n612$110939 ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-components: locked_register] Lines: 64864-64866,64968,65012-65014,65016-65018,65028,65042
    64864 |   always @(posedge clk_i, negedge rst_ni)
    64865 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q  <= 4'h0;
    64866 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n286$110074 ;
    64968 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.gen_int_rr.rr_d  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n257$109985  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q ;
    65012 |   always @(posedge clk_i, negedge rst_ni)
    65013 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$110958  <= 72'h000000000000000000;
    65014 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$110958  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n153$110949 ;
    65016 |   always @(posedge clk_i, negedge rst_ni)
    65017 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    65018 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n305$110934 ;
    65028 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n305$110934  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n303$110932  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q ;
    65042 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n153$110949  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.id , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.addr , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.len , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.size , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.burst , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.lock , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.cache , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.prot , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.qos , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.region , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[id] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[addr] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[len] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[size] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[burst] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[lock] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[cache] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[prot] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[qos] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[region] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-components: top_and, unlock_logic] Lines: 64951,65031
    64951 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n257$109985  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.req_o ;
    65031 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.req_o  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i ;
  [Sub-components: not_gate] Lines: 65032,65037
    65032 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n612$110939  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.b_full_q ;
    65037 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n620$110944  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 65038
    65038 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n620$110944  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n612$110939 ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-components: locked_register] Lines: 64775-64777,64779-64781,64791,64805
    64775 |   always @(posedge clk_i, negedge rst_ni)
    64776 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111094  <= 43'h00000000000;
    64777 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111094  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n95$111085 ;
    64779 |   always @(posedge clk_i, negedge rst_ni)
    64780 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    64781 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n189$111070 ;
    64791 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n189$111070  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n187$111068  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q ;
    64805 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n95$111085  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.data_i.data , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.data_i.strb , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.data_i.last , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.data_i.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[data] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[strb] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[last] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-components: top_and, unlock_logic] Lines: 64794
    64794 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.ready_o ;
  [Sub-components: not_gate] Lines: 64795,64800
    64795 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n380$111075  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.b_full_q ;
    64800 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n388$111080  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 64801
    64801 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.ready_o  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n388$111080  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n380$111075 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 68267,68306
    68267 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_ready ;
    68306 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 68268,68270-68272,68290-68295,68303,68317
    68268 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.$verific$n103$40271  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.$verific$n97$40265  ? { \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_rptr_b2g.A [3], \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [2:0] } : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.rptr_q ;
    68270 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o , negedge rst_ni)
    68271 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.rptr_q  <= 4'h0;
    68272 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.$verific$n103$40271 ;
    68290 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o , negedge rst_ni)
    68291 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    68292 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    68293 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o , negedge rst_ni)
    68294 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    68295 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    68303 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    68317 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 68307,68312
    68307 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    68312 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 68313
    68313 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 68389,68428
    68389 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_ready ;
    68428 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 68390,68392-68394,68412-68417,68425,68439
    68390 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.$verific$n103$40271  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.$verific$n97$40265  ? { \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_rptr_b2g.A [3], \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [2:0] } : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.rptr_q ;
    68392 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68393 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.rptr_q  <= 4'h0;
    68394 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.$verific$n103$40271 ;
    68412 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68413 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    68414 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    68415 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68416 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    68417 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    68425 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    68439 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 68429,68434
    68429 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    68434 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 68435
    68435 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 59595,59630
    59595 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n92$58102  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
    59630 |   assign \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 59596,59598-59600,59614-59619,59627,59640
    59596 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n97$58108  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n92$58102  ? { \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q ;
    59598 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i , negedge rst_ni)
    59599 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    59600 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n97$58108 ;
    59614 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i , negedge rst_ni)
    59615 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    59616 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    59617 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i , negedge rst_ni)
    59618 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    59619 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    59627 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    59640 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 59631,59636
    59631 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    59636 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 59637
    59637 |   assign \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 57956,57995
    57956 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_ready ;
    57995 |   assign \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 57957,57959-57961,57979-57984,57992,58006
    57957 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.$verific$n103$40271  = \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.$verific$n97$40265  ? { \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_rptr_b2g.A [3], \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_rptr_b2g.Z [2:0] } : \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.rptr_q ;
    57959 |   always @(posedge \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.i_edge_detect.i_sync_wedge.i_pulp_clock_gating.clk_i , negedge rst_ni)
    57960 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.rptr_q  <= 4'h0;
    57961 |     else \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.$verific$n103$40271 ;
    57979 |   always @(posedge \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.i_edge_detect.i_sync_wedge.i_pulp_clock_gating.clk_i , negedge rst_ni)
    57980 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    57981 |     else \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    57982 |   always @(posedge \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.i_edge_detect.i_sync_wedge.i_pulp_clock_gating.clk_i , negedge rst_ni)
    57983 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    57984 |     else \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    57992 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    58006 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 57996,58001
    57996 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    58001 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 58002
    58002 |   assign \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: locked_register] Lines: 52964-52966,52968-52970,52980,52994,53153-53155,53160
    52964 |   always @(posedge clk_i, negedge rst_ni)
    52965 |     if (!rst_ni) \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$28650  <= 72'h000000000000000000;
    52966 |     else \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$28650  <= \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n153$28641 ;
    52968 |   always @(posedge clk_i, negedge rst_ni)
    52969 |     if (!rst_ni) \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_full_q  <= 1'h0;
    52970 |     else \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_full_q  <= \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n305$28626 ;
    52980 |   assign \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n305$28626  = \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n303$28624  ? \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_fill  : \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_full_q ;
    52994 |   assign \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n153$28641  = \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_fill  ? { \i_axi_lite_to_apb.gen_req_spill.i_req_spill.data_i.addr , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.data_i.prot , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.data_i.data , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.data_i.strb , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.data_i.write  } : { \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_data_q[addr] , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_data_q[prot] , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_data_q[data] , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_data_q[strb] , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_data_q[write]  };
    53153 |   always @(posedge clk_i, negedge rst_ni)
    53154 |     if (!rst_ni) \i_axi_lite_to_apb.i_req_arb.gen_arbiter.rr_q  <= 1'h0;
    53155 |     else \i_axi_lite_to_apb.i_req_arb.gen_arbiter.rr_q  <= \$flatten\i_axi_lite_to_apb.\i_req_arb.$verific$n143$23866 ;
    53160 |   assign \i_axi_lite_to_apb.i_req_arb.gen_arbiter.gen_int_rr.rr_d  = \$flatten\i_axi_lite_to_apb.\i_req_arb.$verific$n134$23863  ? \i_axi_lite_to_apb.i_req_arb.gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  : \i_axi_lite_to_apb.i_req_arb.gen_arbiter.rr_q ;
  [Sub-components: top_and, unlock_logic] Lines: 52983,53159
    52983 |   assign \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_fill  = \i_axi_lite_to_apb.gen_req_spill.i_req_spill.valid_i  & \i_axi_lite_to_apb.gen_req_spill.i_req_spill.ready_o ;
    53159 |   assign \$flatten\i_axi_lite_to_apb.\i_req_arb.$verific$n134$23863  = \i_axi_lite_to_apb.gen_req_spill.i_req_spill.ready_o  & \i_axi_lite_to_apb.gen_req_spill.i_req_spill.valid_i ;
  [Sub-components: not_gate] Lines: 52984,52989
    52984 |   assign \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n612$28631  = ~ \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.b_full_q ;
    52989 |   assign \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n620$28636  = ~ \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 52990
    52990 |   assign \i_axi_lite_to_apb.gen_req_spill.i_req_spill.ready_o  = \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n620$28636  | \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n612$28631 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 70852,70887
    70852 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
    70887 |   assign \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 70853,70855-70857,70871-70876,70884,70898
    70853 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n49$58454  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n44$58448  ? { \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q ;
    70855 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_o , negedge \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni )
    70856 |     if (!\i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni ) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    70857 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n49$58454 ;
    70871 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_o , negedge \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni )
    70872 |     if (!\i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni ) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 8'h00;
    70873 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631 ;
    70874 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_o , negedge \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni )
    70875 |     if (!\i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni ) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    70876 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616 ;
    70884 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n47$58614  ? \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    70898 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 70888,70893
    70888 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621  = ~ \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    70893 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  = ~ \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 70894
    70894 |   assign \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  | \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 65026,65061
    65026 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
    65061 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 65027,65029-65031,65045-65050,65058,65072
    65027 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n49$58454  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n44$58448  ? { \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q ;
    65029 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i , negedge rst_ni)
    65030 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    65031 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n49$58454 ;
    65045 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i , negedge rst_ni)
    65046 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 8'h00;
    65047 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631 ;
    65048 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i , negedge rst_ni)
    65049 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    65050 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616 ;
    65058 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n47$58614  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    65072 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 65062,65067
    65062 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    65067 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 65068
    65068 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  | \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 68145,68184
    68145 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;
    68184 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 68146,68148-68150,68168-68173,68181,68195
    68146 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n103$40271  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n97$40265  ? { \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_rptr_b2g.A [3], \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_rptr_b2g.Z [2:0] } : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q ;
    68148 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68149 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q  <= 4'h0;
    68150 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n103$40271 ;
    68168 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68169 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    68170 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    68171 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68172 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    68173 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    68181 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    68195 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 68185,68190
    68185 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    68190 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 68191
    68191 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 64281,64316
    64281 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
    64316 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 64282,64284-64286,64300-64305,64313,64327
    64282 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n49$58454  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n44$58448  ? { \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q ;
    64284 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64285 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    64286 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n49$58454 ;
    64300 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64301 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 8'h00;
    64302 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631 ;
    64303 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64304 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    64305 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616 ;
    64313 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n47$58614  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    64327 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 64317,64322
    64317 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    64322 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 64323
    64323 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  | \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: locked_register] Lines: 52996-52998,53000-53002,53012,53026
    52996 |   always @(posedge clk_i, negedge rst_ni)
    52997 |     if (!rst_ni) \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$28709  <= 34'h000000000;
    52998 |     else \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$28709  <= \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n77$28700 ;
    53000 |   always @(posedge clk_i, negedge rst_ni)
    53001 |     if (!rst_ni) \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_full_q  <= 1'h0;
    53002 |     else \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_full_q  <= \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n153$28685 ;
    53012 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n153$28685  = \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n151$28683  ? \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_fill  : \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_full_q ;
    53026 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n77$28700  = \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_fill  ? { \i_axi_lite_to_apb.apb_rresp[data] , \i_axi_lite_to_apb.apb_rresp[resp]  } : { \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_data_q[data] , \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_data_q[resp]  };
  [Sub-components: top_and, unlock_logic] Lines: 53015
    53015 |   assign \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_fill  = \i_axi_lite_to_apb.apb_rresp_valid  & \i_axi_lite_to_apb.apb_rresp_ready ;
  [Sub-components: not_gate] Lines: 53016,53021
    53016 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n308$28690  = ~ \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.b_full_q ;
    53021 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n316$28695  = ~ \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 53022
    53022 |   assign \i_axi_lite_to_apb.apb_rresp_ready  = \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n316$28695  | \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n308$28690 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: locked_register] Lines: 53027-53032,53040,53054
    53027 |   always @(posedge clk_i, negedge rst_ni)
    53028 |     if (!rst_ni) \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_data_q  <= 2'h0;
    53029 |     else \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_data_q  <= \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n13$28759 ;
    53030 |   always @(posedge clk_i, negedge rst_ni)
    53031 |     if (!rst_ni) \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_full_q  <= 1'h0;
    53032 |     else \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_full_q  <= \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n25$28744 ;
    53040 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n25$28744  = \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n23$28742  ? \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_fill  : \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_full_q ;
    53054 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n13$28759  = \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_fill  ? \i_axi_lite_to_apb.apb_wresp  : \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_data_q ;
  [Sub-components: top_and, unlock_logic] Lines: 53043
    53043 |   assign \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_fill  = \i_axi_lite_to_apb.apb_wresp_valid  & \i_axi_lite_to_apb.apb_wresp_ready ;
  [Sub-components: not_gate] Lines: 53044,53049
    53044 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n52$28749  = ~ \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.b_full_q ;
    53049 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n60$28754  = ~ \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 53050
    53050 |   assign \i_axi_lite_to_apb.apb_wresp_ready  = \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n60$28754  | \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n52$28749 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 70944,70979
    70944 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
    70979 |   assign \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 70945,70947-70949,70963-70968,70976,70990
    70945 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n49$58454  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n44$58448  ? { \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q ;
    70947 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_o , negedge rst_ni)
    70948 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    70949 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n49$58454 ;
    70963 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_o , negedge rst_ni)
    70964 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 8'h00;
    70965 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631 ;
    70966 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_o , negedge rst_ni)
    70967 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    70968 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616 ;
    70976 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n47$58614  ? \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    70990 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 70980,70985
    70980 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621  = ~ \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    70985 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  = ~ \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 70986
    70986 |   assign \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  | \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: rec_or] Lines: 62666
    62666 |   assign \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_ready_i  = \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.rx_ready_i  | \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.read_fifo_rst ;
  [Sub-components: locked_register] Lines: 62919-62924,63015-63016
    62919 |   always @(posedge \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.ddr_clk.r_clk0_o , negedge rst_ni)
    62920 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_bin_q  <= 5'h00;
    62921 |     else \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_bin_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2346$51015 ;
    62922 |   always @(posedge \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.ddr_clk.r_clk0_o , negedge rst_ni)
    62923 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_gray_q  <= 5'h00;
    62924 |     else \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_gray_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2352$51016 ;
    63015 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2346$51015  = \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2333$51000  ? \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_bin_d  : \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_bin_q ;
    63016 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2352$51016  = \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2333$51000  ? { \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_bin_d [4], \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_gray_d [3:0] } : \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_gray_q ;
  [Sub-components: top_and, unlock_logic] Lines: 62999
    62999 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2333$51000  = \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_valid_o  & \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_ready_i ;
  [Sub-components: not_gate] Lines: 63060
    63060 |   assign \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.rx_ready_i  = ~ \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.u_dc_rx.u_din.full.full ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 64934,64969
    64934 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n92$58102  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;
    64969 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 64935,64937-64939,64953-64958,64966,64980
    64935 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n97$58108  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n92$58102  ? { \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q ;
    64937 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64938 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    64939 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n97$58108 ;
    64953 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64954 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    64955 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    64956 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64957 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    64958 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    64966 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    64980 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 64970,64975
    64970 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    64975 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 64976
    64976 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: top_and, unlock_logic] Lines: 60512,60547
    60512 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n92$58102  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
    60547 |   assign \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-components: locked_register] Lines: 60513,60515-60517,60531-60536,60544,60558
    60513 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n97$58108  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n92$58102  ? { \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q ;
    60515 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.error_int_sync.clk_i , negedge rst_ni)
    60516 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    60517 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n97$58108 ;
    60531 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.error_int_sync.clk_i , negedge rst_ni)
    60532 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    60533 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    60534 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.error_int_sync.clk_i , negedge rst_ni)
    60535 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    60536 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    60544 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    60558 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-components: not_gate] Lines: 60548,60553
    60548 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    60553 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-components: rec_or] Lines: 60554
    60554 |   assign \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #21] Lines: 64984-64985
    64984 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i )
    64985 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n594$58252 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #52] Lines: 68458-68459
    68458 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68459 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_src.data_q[7]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_src.$verific$n1132$40430 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #27] Lines: 65080-65081
    65080 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i )
    65081 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n206$58545 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #34] Lines: 68210-68211
    68210 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68211 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_src.data_q[5]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n1136$40432 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #66] Lines: 41254-41255
    41254 |   always @*
    41255 |     if (!clk_i) \i_apb_adv_timer.i_clk_gate_timer3.clk_en  = \$flatten\i_apb_adv_timer.\i_clk_gate_timer3.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #61] Lines: 70998-70999
    70998 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_o )
    70999 |     \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n206$58545 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #56] Lines: 70904-70905
    70904 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_o )
    70905 |     \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n208$58546 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #78] Lines: 65753-65754
    65753 |   always @*
    65754 |     if (!\i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_i ) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[3].i_clk_gate_sys.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[3].i_clk_gate_sys.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #47] Lines: 68448-68449
    68448 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68449 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_src.$verific$n1142$40435 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #33] Lines: 68208-68209
    68208 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68209 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_src.data_q[4]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n1138$40433 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #37] Lines: 68322-68323
    68322 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i )
    68323 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_src.$verific$n1146$40437 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #74] Lines: 65725-65726
    65725 |   always @*
    65726 |     if (!\i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_i ) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[1].i_clk_gate_sys.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #17] Lines: 64331-64332
    64331 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i )
    64332 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n210$58547 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #81] Lines: 65771-65772
    65771 |   always @*
    65772 |     if (!\i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_i ) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[5].i_clk_gate_sys.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[5].i_clk_gate_sys.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #11] Lines: 59648-59649
    59648 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.error_int_sync.clk_i )
    59649 |     \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n590$58250 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #32] Lines: 68206-68207
    68206 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68207 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n1140$40434 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #42] Lines: 68332-68333
    68332 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i )
    68333 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_src.data_q[5]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_src.$verific$n1136$40432 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #62] Lines: 71000-71001
    71000 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_o )
    71001 |     \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n204$58544 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #50] Lines: 68454-68455
    68454 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68455 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_src.data_q[5]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_src.$verific$n1136$40432 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #75] Lines: 65735-65736
    65735 |   always @*
    65736 |     if (!periph_clk_i) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[2].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[2].i_clk_gate_per.\i_clk_gate.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #72] Lines: 65711-65712
    65711 |   always @*
    65712 |     if (!\i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_i ) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[0].i_clk_gate_sys.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #15] Lines: 60566-60567
    60566 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i )
    60567 |     \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n590$58250 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #38] Lines: 68324-68325
    68324 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i )
    68325 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_src.$verific$n1144$40436 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #41] Lines: 68330-68331
    68330 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i )
    68331 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_src.data_q[4]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_src.$verific$n1138$40433 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #58] Lines: 70908-70909
    70908 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_o )
    70909 |     \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n204$58544 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #23] Lines: 64988-64989
    64988 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i )
    64989 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n590$58250 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #18] Lines: 64333-64334
    64333 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i )
    64334 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n208$58546 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #63] Lines: 41242-41243
    41242 |   always @*
    41243 |     if (!clk_i) \i_apb_adv_timer.i_clk_gate_timer0.clk_en  = \$flatten\i_apb_adv_timer.\i_clk_gate_timer0.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #64] Lines: 41246-41247
    41246 |   always @*
    41247 |     if (!clk_i) \i_apb_adv_timer.i_clk_gate_timer1.clk_en  = \$flatten\i_apb_adv_timer.\i_clk_gate_timer1.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #16] Lines: 60568-60569
    60568 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i )
    60569 |     \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n588$58249 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #70] Lines: 62779-62780
    62779 |   always @*
    62780 |     if (!\i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.ddr_clk.r_clk90_o ) \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.clock_diff_out_i.en_sync  = \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.clock_enable ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #73] Lines: 65721-65722
    65721 |   always @*
    65722 |     if (!periph_clk_i) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[1].i_clk_gate_per.\i_clk_gate.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #20] Lines: 64337-64338
    64337 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i )
    64338 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n204$58544 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #43] Lines: 68334-68335
    68334 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i )
    68335 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_src.data_q[6]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_src.$verific$n1134$40431 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #45] Lines: 68444-68445
    68444 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68445 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_src.$verific$n1146$40437 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #77] Lines: 65749-65750
    65749 |   always @*
    65750 |     if (!periph_clk_i) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[3].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[3].i_clk_gate_per.\i_clk_gate.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #5] Lines: 58019-58020
    58019 |   always @(posedge \pad_to_cpi_i[0].pclk_i )
    58020 |     \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_src.data_q[4]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_src.$verific$n1138$40433 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #53] Lines: 70053-70054
    70053 |   always @(negedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i )
    70054 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_txrx.clk_en_cpha0  <= \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_txrx.s_clken ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #51] Lines: 68456-68457
    68456 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68457 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_src.data_q[6]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_src.$verific$n1134$40431 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #71] Lines: 65707-65708
    65707 |   always @*
    65708 |     if (!periph_clk_i) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[0].i_clk_gate_per.\i_clk_gate.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #12] Lines: 59650-59651
    59650 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.error_int_sync.clk_i )
    59651 |     \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n588$58249 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #55] Lines: 70902-70903
    70902 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_o )
    70903 |     \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n210$58547 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #79] Lines: 65757-65758
    65757 |   always @*
    65758 |     if (!\i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_i ) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[4].i_clk_gate_sys.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[4].i_clk_gate_sys.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #40] Lines: 68328-68329
    68328 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i )
    68329 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_src.$verific$n1140$40434 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #84] Lines: 68055-68056
    68055 |   always @*
    68056 |     if (!\i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_clockgen.i_clk_gate.clk_i ) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_clockgen.i_clk_gate.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_clockgen.\i_clk_gate.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #46] Lines: 68446-68447
    68446 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68447 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_src.$verific$n1144$40436 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #80] Lines: 65767-65768
    65767 |   always @*
    65768 |     if (!periph_clk_i) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[5].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[5].i_clk_gate_per.\i_clk_gate.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #68] Lines: 59806-59807
    59806 |   always @*
    59807 |     if (!\i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i ) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_sdio_txrx.i_clk_gate_sdio.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_sdio_txrx.\i_clk_gate_sdio.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #49] Lines: 68452-68453
    68452 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68453 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_src.data_q[4]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_src.$verific$n1138$40433 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #29] Lines: 68200-68201
    68200 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68201 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n1146$40437 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #67] Lines: 57948-57949
    57948 |   always @*
    57949 |     if (!\i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.i_edge_detect.i_sync_wedge.i_pulp_clock_gating.clk_i ) \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.i_edge_detect.i_sync_wedge.i_pulp_clock_gating.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\i_edge_detect.\i_sync_wedge.\i_pulp_clock_gating.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #13] Lines: 60562-60563
    60562 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i )
    60563 |     \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n594$58252 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #69] Lines: 60481-60482
    60481 |   always @*
    60482 |     if (!\i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_clockgen.i_clk_gate.clk_i ) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_clockgen.i_clk_gate.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_clockgen.\i_clk_gate.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #10] Lines: 59646-59647
    59646 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.error_int_sync.clk_i )
    59647 |     \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n592$58251 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #31] Lines: 68204-68205
    68204 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68205 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n1142$40435 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #2] Lines: 58013-58014
    58013 |   always @(posedge \pad_to_cpi_i[0].pclk_i )
    58014 |     \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_src.$verific$n1144$40436 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #35] Lines: 68212-68213
    68212 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68213 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_src.data_q[6]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n1134$40431 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #19] Lines: 64335-64336
    64335 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i )
    64336 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n206$58545 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #0] Lines: 57889-57890
    57889 |   always @(posedge \pad_to_cpi_i[0].pclk_i )
    57890 |     \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.r_byp32_pix  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.$verific$n1694$38599 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #6] Lines: 58021-58022
    58021 |   always @(posedge \pad_to_cpi_i[0].pclk_i )
    58022 |     \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_src.data_q[5]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_src.$verific$n1136$40432 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #22] Lines: 64986-64987
    64986 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i )
    64987 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n592$58251 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #26] Lines: 65078-65079
    65078 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i )
    65079 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n208$58546 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #48] Lines: 68450-68451
    68450 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68451 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_src.$verific$n1140$40434 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #4] Lines: 58017-58018
    58017 |   always @(posedge \pad_to_cpi_i[0].pclk_i )
    58018 |     \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_src.$verific$n1140$40434 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #9] Lines: 59644-59645
    59644 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.error_int_sync.clk_i )
    59645 |     \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n594$58252 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #3] Lines: 58015-58016
    58015 |   always @(posedge \pad_to_cpi_i[0].pclk_i )
    58016 |     \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_src.$verific$n1142$40435 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #76] Lines: 65739-65740
    65739 |   always @*
    65740 |     if (!\i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_i ) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[2].i_clk_gate_sys.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[2].i_clk_gate_sys.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #83] Lines: 65779-65780
    65779 |   always @*
    65780 |     if (!clk_i) \i_pulp_io.i_udma_subsystem.i_udmacore.i_clk_gate_sys_udma.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\i_clk_gate_sys_udma.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #59] Lines: 70994-70995
    70994 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_o )
    70995 |     \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n210$58547 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #60] Lines: 70996-70997
    70996 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_o )
    70997 |     \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_src.$verific$n208$58546 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #7] Lines: 58023-58024
    58023 |   always @(posedge \pad_to_cpi_i[0].pclk_i )
    58024 |     \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_src.data_q[6]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_src.$verific$n1134$40431 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #28] Lines: 65082-65083
    65082 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i )
    65083 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n204$58544 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #54] Lines: 70055-70056
    70055 |   always @(negedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_txrx.s_clk_inv )
    70056 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_txrx.clk_en_cpha1  <= \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_txrx.s_clken ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #25] Lines: 65076-65077
    65076 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i )
    65077 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n210$58547 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #1] Lines: 58011-58012
    58011 |   always @(posedge \pad_to_cpi_i[0].pclk_i )
    58012 |     \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_src.data_q[0]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_src.$verific$n1146$40437 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #65] Lines: 41250-41251
    41250 |   always @*
    41251 |     if (!clk_i) \i_apb_adv_timer.i_clk_gate_timer2.clk_en  = \$flatten\i_apb_adv_timer.\i_clk_gate_timer2.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #82] Lines: 65775-65776
    65775 |   always @*
    65776 |     if (!\i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_i ) \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[7].i_clk_gate_sys.clk_en  = \$flatten\i_pulp_io.\i_udma_subsystem.\i_udmacore.\genblk1[7].i_clk_gate_sys.$verific$n5$11725 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #8] Lines: 58025-58026
    58025 |   always @(posedge \pad_to_cpi_i[0].pclk_i )
    58026 |     \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_src.data_q[7]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_src.$verific$n1132$40430 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #14] Lines: 60564-60565
    60564 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i )
    60565 |     \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n592$58251 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #24] Lines: 64990-64991
    64990 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i )
    64991 |     \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_src.data_q[3]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n588$58249 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #30] Lines: 68202-68203
    68202 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68203 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_src.data_q[1]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n1144$40436 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #36] Lines: 68214-68215
    68214 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o )
    68215 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_src.data_q[7]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_src.$verific$n1132$40430 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #44] Lines: 68336-68337
    68336 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i )
    68337 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_src.data_q[7]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_src.$verific$n1132$40430 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #57] Lines: 70906-70907
    70906 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_o )
    70907 |     \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_src.$verific$n206$58545 ;

=== Merged Finding: Cwe1271 | soc_peripherals ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-components: Match #39] Lines: 68326-68327
    68326 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i )
    68327 |     \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_src.data_q[2]  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_src.$verific$n1142$40435 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #74] Lines: 6567-6568
    6567 |     if (!HRESETn) \u_tx_channels.r_in_addr  <= 18'h00000;
    6568 |     else \u_tx_channels.r_in_addr  <= \$flatten\u_tx_channels.$verific$n2607$8449 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #17] Lines: 8089-8090
    8089 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.u_fifo.i_fifo.pointer_in  <= 3'h0;
    8090 |     else \u_udma_filter.u_tx_ch_opa.u_fifo.i_fifo.pointer_in  <= \$flatten\u_udma_filter.\u_tx_ch_opa.\u_fifo.\i_fifo.$verific$n783$6480 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #69] Lines: 6582-6583
    6582 |     if (!HRESETn) \u_tx_channels.r_valid  <= 1'h0;
    6583 |     else \u_tx_channels.r_valid  <= tx_l2_rvalid_i;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #123] Lines: 6660-6661
    6660 |     if (!HRESETn) \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_en  <= 1'h0;
    6661 |     else \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_en  <= \$flatten\u_tx_channels.\genblk1[0].u_tx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #76] Lines: 6561-6562
    6561 |     if (!HRESETn) \u_tx_channels.r_data  <= 32'd0;
    6562 |     else \u_tx_channels.r_data  <= \$flatten\u_tx_channels.$verific$n2443$8434 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #137] Lines: 5454-5455
    5454 |     if (!HRESETn) \u_rx_channels.r_anygrant  <= 1'h0;
    5455 |     else \u_rx_channels.r_anygrant  <= \$flatten\u_rx_channels.$verific$n2382$6602 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #168] Lines: 5999-6000
    5999 |     if (!HRESETn) \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_counters  <= 16'h0000;
    6000 |     else \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_counters  <= \$flatten\u_rx_channels.\genblk1[4].u_rx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #216] Lines: 5242-5243
    5242 |   always @*
    5243 |     if (!per_clk_i) \genblk1[5].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\genblk1[5].i_clk_gate_per.\i_clk_gate.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #239] Lines: 7864-7865
    7864 |     if (!HRESETn) \$flatten\u_udma_filter.\u_rx_ch.\i_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$5949  <= 128'h00000000000000000000000000000000;
    7865 |     else \$flatten\u_udma_filter.\u_rx_ch.\i_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$5949  <= \$flatten\u_udma_filter.\u_rx_ch.\i_fifo.$verific$n388$5894 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #202] Lines: 5585-5586
    5585 |     if (!HRESETn) \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_addresses  <= 18'h00000;
    5586 |     else \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_addresses  <= \$flatten\u_rx_channels.\genblk1[0].u_rx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #206] Lines: 5268-5269
    5268 |     if (!HRESETn) \genblk1[7].i_clk_gate_per.r_sync_1  <= 1'h0;
    5269 |     else \genblk1[7].i_clk_gate_per.r_sync_1  <= \genblk1[7].i_clk_gate_per.r_sync_0 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #16] Lines: 8092-8093
    8092 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.u_fifo.i_fifo.pointer_out  <= 3'h0;
    8093 |     else \u_udma_filter.u_tx_ch_opa.u_fifo.i_fifo.pointer_out  <= \$flatten\u_udma_filter.\u_tx_ch_opa.\u_fifo.\i_fifo.$verific$n779$6479 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #2] Lines: 8212-8213
    8212 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.u_fifo.r_inflight  <= 4'h0;
    8213 |     else \u_udma_filter.u_tx_ch_opb.u_fifo.r_inflight  <= \$flatten\u_udma_filter.\u_tx_ch_opb.\u_fifo.$verific$n295$6288 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #14] Lines: 8032-8033
    8032 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.u_fifo.r_mark_eof_cnt  <= 4'h0;
    8033 |     else \u_udma_filter.u_tx_ch_opa.u_fifo.r_mark_eof_cnt  <= \$flatten\u_udma_filter.\u_tx_ch_opa.\u_fifo.$verific$n253$6282 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #180] Lines: 5807-5808
    5807 |     if (!HRESETn) \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_pending_en  <= 1'h0;
    5808 |     else \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_pending_en  <= \u_rx_channels.genblk1[2].u_rx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #195] Lines: 5606-5607
    5606 |     if (!HRESETn) \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_sot  <= 1'h0;
    5607 |     else \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_sot  <= \u_rx_channels.genblk1[0].u_rx_ch_ctrl.s_sot ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #187] Lines: 5708-5709
    5708 |     if (!HRESETn) \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_sot  <= 1'h0;
    5709 |     else \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_sot  <= \u_rx_channels.genblk1[1].u_rx_ch_ctrl.s_sot ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #193] Lines: 5690-5691
    5690 |     if (!HRESETn) \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_ch_en  <= 1'h0;
    5691 |     else \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_ch_en  <= \$flatten\u_rx_channels.\genblk1[1].u_rx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #233] Lines: 5176-5177
    5176 |   always @*
    5177 |     if (!\genblk1[0].i_clk_gate_sys.clk_i ) \genblk1[0].i_clk_gate_sys.clk_en  = \$flatten\genblk1[0].i_clk_gate_sys.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #241] Lines: 7446-7447
    7446 |     if (!HRESETn) \$flatten\u_udma_ctrl.$verific$r_filter_tx_mode_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4379  <= 4'h0;
    7447 |     else \$flatten\u_udma_ctrl.$verific$r_filter_tx_mode_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4379  <= \$flatten\u_udma_ctrl.$verific$n2009$4228 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #19] Lines: 7982-7983
    7982 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.r_state  <= 2'h0;
    7983 |     else \u_udma_filter.u_tx_ch_opa.r_state  <= \u_udma_filter.u_tx_ch_opa.s_state ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #65] Lines: 7328-7329
    7328 |     if (!HRESETn) \u_tx_channels.u_fifo.pointer_out  <= 3'h0;
    7329 |     else \u_tx_channels.u_fifo.pointer_out  <= \$flatten\u_tx_channels.\u_fifo.$verific$n609$9437 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #78] Lines: 6555-6556
    6555 |     if (!HRESETn) \u_tx_channels.r_addr  <= 3'h0;
    6556 |     else \u_tx_channels.r_addr  <= \$flatten\u_tx_channels.$verific$n2497$8440 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #189] Lines: 5702-5703
    5702 |     if (!HRESETn) \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_filter  <= 1'h0;
    5703 |     else \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_filter  <= \$flatten\u_rx_channels.\genblk1[1].u_rx_ch_ctrl.$verific$n774$8168 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #179] Lines: 5810-5811
    5810 |     if (!HRESETn) \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_sot  <= 1'h0;
    5811 |     else \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_sot  <= \u_rx_channels.genblk1[2].u_rx_ch_ctrl.s_sot ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #71] Lines: 6576-6577
    6576 |     if (!HRESETn) \u_tx_channels.r_resp  <= 4'h0;
    6577 |     else \u_tx_channels.r_resp  <= \$flatten\u_tx_channels.$verific$n2489$8438 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #89] Lines: 7158-7159
    7158 |     if (!HRESETn) \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_ch_en  <= 1'h0;
    7159 |     else \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_ch_en  <= \$flatten\u_tx_channels.\genblk1[6].u_tx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #93] Lines: 7080-7081
    7080 |     if (!HRESETn) \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_en  <= 1'h0;
    7081 |     else \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_en  <= \$flatten\u_tx_channels.\genblk1[5].u_tx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #215] Lines: 5237-5238
    5237 |     if (!HRESETn) \genblk1[5].i_clk_gate_per.r_sync_0  <= 1'h0;
    5238 |     else \genblk1[5].i_clk_gate_per.r_sync_0  <= \u_udma_ctrl.r_cg [5];

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #152] Lines: 6203-6204
    6203 |     if (!HRESETn) \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_counters  <= 16'h0000;
    6204 |     else \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_counters  <= \$flatten\u_rx_channels.\genblk1[6].u_rx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #174] Lines: 5903-5904
    5903 |     if (!HRESETn) \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_event  <= 1'h0;
    5904 |     else \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_event  <= \u_rx_channels.genblk1[3].u_rx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #169] Lines: 5996-5997
    5996 |     if (!HRESETn) \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_ch_en  <= 1'h0;
    5997 |     else \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_ch_en  <= \$flatten\u_rx_channels.\genblk1[4].u_rx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #191] Lines: 5696-5697
    5696 |     if (!HRESETn) \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_en  <= 1'h0;
    5697 |     else \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_en  <= \$flatten\u_rx_channels.\genblk1[1].u_rx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #59] Lines: 7384-7385
    7384 |     if (!HRESETn) \u_udma_ctrl.r_au_use_signed  <= 1'h0;
    7385 |     else \u_udma_ctrl.r_au_use_signed  <= \$flatten\u_udma_ctrl.$verific$n1849$4149 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #147] Lines: 6218-6219
    6218 |     if (!HRESETn) \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_sot  <= 1'h0;
    6219 |     else \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_sot  <= \u_rx_channels.genblk1[6].u_rx_ch_ctrl.s_sot ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #247] Lines: 7283-7284
    7283 |     if (!HRESETn) \$flatten\u_tx_channels.\u_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$9480  <= 96'h000000000000000000000000;
    7284 |     else \$flatten\u_tx_channels.\u_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$9480  <= \$flatten\u_tx_channels.\u_fifo.$verific$n316$9425 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #25] Lines: 7964-7965
    7964 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.r_issof  <= 1'h0;
    7965 |     else \u_udma_filter.u_tx_ch_opa.r_issof  <= \$flatten\u_udma_filter.\u_tx_ch_opa.$verific$n1312$6000 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #184] Lines: 5795-5796
    5795 |     if (!HRESETn) \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_counters  <= 16'h0000;
    5796 |     else \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_counters  <= \$flatten\u_rx_channels.\genblk1[2].u_rx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #209] Lines: 5260-5261
    5260 |   always @*
    5261 |     if (!\genblk1[0].i_clk_gate_sys.clk_i ) \genblk1[6].i_clk_gate_sys.clk_en  = \$flatten\genblk1[6].i_clk_gate_sys.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #143] Lines: 6308-6309
    6308 |     if (!HRESETn) \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_en  <= 1'h0;
    6309 |     else \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_en  <= \$flatten\u_rx_channels.\genblk1[7].u_rx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #181] Lines: 5804-5805
    5804 |     if (!HRESETn) \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_filter  <= 1'h0;
    5805 |     else \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_filter  <= \$flatten\u_rx_channels.\genblk1[2].u_rx_ch_ctrl.$verific$n774$8168 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #244] Lines: 7431-7432
    7431 |     if (!HRESETn) \$flatten\u_udma_ctrl.$verific$r_filter_tx_len0_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4380  <= 32'd0;
    7432 |     else \$flatten\u_udma_ctrl.$verific$r_filter_tx_len0_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4380  <= \$flatten\u_udma_ctrl.$verific$n1971$4226 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #62] Lines: 7375-7376
    7375 |     if (!HRESETn) \u_udma_ctrl.r_au_reg0  <= 32'd0;
    7376 |     else \u_udma_ctrl.r_au_reg0  <= \$flatten\u_udma_ctrl.$verific$n1816$4216 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #34] Lines: 7868-7869
    7868 |     if (!HRESETn) \u_udma_filter.u_rx_ch.i_fifo.elements  <= 4'h0;
    7869 |     else \u_udma_filter.u_rx_ch.i_fifo.elements  <= \$flatten\u_udma_filter.\u_rx_ch.\i_fifo.$verific$n66$5883 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #111] Lines: 6828-6829
    6828 |     if (!HRESETn) \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_en  <= 1'h0;
    6829 |     else \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_en  <= \$flatten\u_tx_channels.\genblk1[2].u_tx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #196] Lines: 5603-5604
    5603 |     if (!HRESETn) \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_pending_en  <= 1'h0;
    5604 |     else \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_pending_en  <= \u_rx_channels.genblk1[0].u_rx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #50] Lines: 7416-7417
    7416 |     if (!HRESETn) \u_udma_ctrl.r_filter_rx_mode  <= 2'h0;
    7417 |     else \u_udma_ctrl.r_filter_rx_mode  <= \$flatten\u_udma_ctrl.$verific$n1916$4223 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #128] Lines: 6445-6446
    6445 |     if (!HRESETn) \u_rx_channels.u_filter_fifo.pointer_in  <= 3'h0;
    6446 |     else \u_rx_channels.u_filter_fifo.pointer_in  <= \$flatten\u_rx_channels.\u_filter_fifo.$verific$n851$7853 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #160] Lines: 6101-6102
    6101 |     if (!HRESETn) \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_counters  <= 16'h0000;
    6102 |     else \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_counters  <= \$flatten\u_rx_channels.\genblk1[5].u_rx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #87] Lines: 7164-7165
    7164 |     if (!HRESETn) \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_en  <= 1'h0;
    7165 |     else \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_en  <= \$flatten\u_tx_channels.\genblk1[6].u_tx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #90] Lines: 7155-7156
    7155 |     if (!HRESETn) \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_addresses  <= 18'h00000;
    7156 |     else \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_addresses  <= \$flatten\u_tx_channels.\genblk1[6].u_tx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #118] Lines: 6741-6742
    6741 |     if (!HRESETn) \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_counters  <= 16'h0000;
    6742 |     else \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_counters  <= \$flatten\u_tx_channels.\genblk1[1].u_tx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #30] Lines: 7826-7827
    7826 |     if (!HRESETn) \u_udma_filter.u_rx_ch.r_loc_startaddr  <= 18'h00000;
    7827 |     else \u_udma_filter.u_rx_ch.r_loc_startaddr  <= \$flatten\u_udma_filter.\u_rx_ch.$verific$n1558$5675 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #12] Lines: 8147-8148
    8147 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.r_issof  <= 1'h0;
    8148 |     else \u_udma_filter.u_tx_ch_opb.r_issof  <= \$flatten\u_udma_filter.\u_tx_ch_opb.$verific$n1312$6000 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #43] Lines: 7672-7673
    7672 |     if (!HRESETn) \u_udma_filter.u_filter_au.r_accumulator  <= 32'd0;
    7673 |     else \u_udma_filter.u_filter_au.r_accumulator  <= \$flatten\u_udma_filter.\u_filter_au.$verific$n1522$5423 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #136] Lines: 5457-5458
    5457 |     if (!HRESETn) \u_rx_channels.r_data  <= 32'd0;
    5458 |     else \u_rx_channels.r_data  <= \$flatten\u_rx_channels.$verific$n2336$6695 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #188] Lines: 5705-5706
    5705 |     if (!HRESETn) \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_pending_en  <= 1'h0;
    5706 |     else \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_pending_en  <= \u_rx_channels.genblk1[1].u_rx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #1] Lines: 8215-8216
    8215 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.u_fifo.r_mark_eof_cnt  <= 4'h0;
    8216 |     else \u_udma_filter.u_tx_ch_opb.u_fifo.r_mark_eof_cnt  <= \$flatten\u_udma_filter.\u_tx_ch_opb.\u_fifo.$verific$n253$6282 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #15] Lines: 8029-8030
    8029 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.u_fifo.r_inflight  <= 4'h0;
    8030 |     else \u_udma_filter.u_tx_ch_opa.u_fifo.r_inflight  <= \$flatten\u_udma_filter.\u_tx_ch_opa.\u_fifo.$verific$n295$6288 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #108] Lines: 6903-6904
    6903 |     if (!HRESETn) \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_addresses  <= 18'h00000;
    6904 |     else \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_addresses  <= \$flatten\u_tx_channels.\genblk1[3].u_tx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #54] Lines: 7404-7405
    7404 |     if (!HRESETn) \u_udma_ctrl.r_filter_rx_datasize  <= 2'h0;
    7405 |     else \u_udma_ctrl.r_filter_rx_datasize  <= \$flatten\u_udma_ctrl.$verific$n1913$4222 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #164] Lines: 6011-6012
    6011 |     if (!HRESETn) \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_pending_en  <= 1'h0;
    6012 |     else \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_pending_en  <= \u_rx_channels.genblk1[4].u_rx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #217] Lines: 5232-5233
    5232 |   always @*
    5233 |     if (!\genblk1[0].i_clk_gate_sys.clk_i ) \genblk1[4].i_clk_gate_sys.clk_en  = \$flatten\genblk1[4].i_clk_gate_sys.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #240] Lines: 7451-7452
    7451 |     if (!HRESETn) \$flatten\u_udma_ctrl.$verific$r_filter_tx_start_addr_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4377  <= 36'h000000000;
    7452 |     else \$flatten\u_udma_ctrl.$verific$r_filter_tx_start_addr_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4377  <= \$flatten\u_udma_ctrl.$verific$n2014$4229 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #26] Lines: 7838-7839
    7838 |     if (!HRESETn) \u_udma_filter.u_rx_ch.r_state  <= 2'h0;
    7839 |     else \u_udma_filter.u_rx_ch.r_state  <= \u_udma_filter.u_rx_ch.s_state ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #20] Lines: 7979-7980
    7979 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.r_ptn_buffer_w  <= 16'h0000;
    7980 |     else \u_udma_filter.u_tx_ch_opa.r_ptn_buffer_w  <= \$flatten\u_udma_filter.\u_tx_ch_opa.$verific$n1573$6055 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #28] Lines: 7832-7833
    7832 |     if (!HRESETn) \u_udma_filter.u_rx_ch.r_ptn_buffer_l  <= 16'h0000;
    7833 |     else \u_udma_filter.u_rx_ch.r_ptn_buffer_l  <= \$flatten\u_udma_filter.\u_rx_ch.$verific$n1613$5678 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #186] Lines: 5789-5790
    5789 |     if (!HRESETn) \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_addresses  <= 18'h00000;
    5790 |     else \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_addresses  <= \$flatten\u_rx_channels.\genblk1[2].u_rx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #210] Lines: 5254-5255
    5254 |     if (!HRESETn) \genblk1[6].i_clk_gate_per.r_sync_1  <= 1'h0;
    5255 |     else \genblk1[6].i_clk_gate_per.r_sync_1  <= \genblk1[6].i_clk_gate_per.r_sync_0 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #133] Lines: 6341-6342
    6341 |     if (!HRESETn) \u_rx_channels.u_arbiter.r_priority  <= 9'h001;
    6342 |     else \u_rx_channels.u_arbiter.r_priority  <= \$flatten\u_rx_channels.\u_arbiter.$verific$n320$8052 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #68] Lines: 7275-7276
    7275 |     if (!HRESETn) \u_tx_channels.u_arbiter.r_priority  <= 10'h001;
    7276 |     else \u_tx_channels.u_arbiter.r_priority  <= \$flatten\u_tx_channels.\u_arbiter.$verific$n346$9516 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #11] Lines: 8150-8151
    8150 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.r_loc_pointer  <= 18'h00000;
    8151 |     else \u_udma_filter.u_tx_ch_opb.r_loc_pointer  <= \$flatten\u_udma_filter.\u_tx_ch_opb.$verific$n1554$6054 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #248] Lines: 6403-6404
    6403 |     if (!HRESETn) \$flatten\u_rx_channels.\u_filter_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$7895  <= 152'h00000000000000000000000000000000000000;
    6404 |     else \$flatten\u_rx_channels.\u_filter_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$7895  <= \$flatten\u_rx_channels.\u_filter_fifo.$verific$n442$7840 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #159] Lines: 6104-6105
    6104 |     if (!HRESETn) \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_en  <= 1'h0;
    6105 |     else \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_en  <= \$flatten\u_rx_channels.\genblk1[5].u_rx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #22] Lines: 7973-7974
    7973 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.r_mode  <= 2'h0;
    7974 |     else \u_udma_filter.u_tx_ch_opa.r_mode  <= \$flatten\u_udma_filter.\u_tx_ch_opa.$verific$n1532$6052 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #33] Lines: 7906-7907
    7906 |     if (!HRESETn) \u_udma_filter.u_rx_ch.i_fifo.pointer_in  <= 3'h0;
    7907 |     else \u_udma_filter.u_rx_ch.i_fifo.pointer_in  <= \$flatten\u_udma_filter.\u_rx_ch.\i_fifo.$verific$n749$5907 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #194] Lines: 5687-5688
    5687 |     if (!HRESETn) \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_addresses  <= 18'h00000;
    5688 |     else \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_addresses  <= \$flatten\u_rx_channels.\genblk1[1].u_rx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #109] Lines: 6834-6835
    6834 |     if (!HRESETn) \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_pending_en  <= 1'h0;
    6835 |     else \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_pending_en  <= \u_tx_channels.genblk1[2].u_tx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #130] Lines: 6394-6395
    6394 |     if (!HRESETn) \u_rx_channels.u_fifo.pointer_out  <= 3'h0;
    6395 |     else \u_rx_channels.u_fifo.pointer_out  <= \$flatten\u_rx_channels.\u_fifo.$verific$n1085$7973 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #101] Lines: 6990-6991
    6990 |     if (!HRESETn) \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_ch_en  <= 1'h0;
    6991 |     else \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_ch_en  <= \$flatten\u_tx_channels.\genblk1[4].u_tx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #218] Lines: 5226-5227
    5226 |     if (!HRESETn) \genblk1[4].i_clk_gate_per.r_sync_1  <= 1'h0;
    5227 |     else \genblk1[4].i_clk_gate_per.r_sync_1  <= \genblk1[4].i_clk_gate_per.r_sync_0 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #232] Lines: 5186-5187
    5186 |   always @*
    5187 |     if (!per_clk_i) \genblk1[1].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\genblk1[1].i_clk_gate_per.\i_clk_gate.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #61] Lines: 7378-7379
    7378 |     if (!HRESETn) \u_udma_ctrl.r_au_reg1  <= 32'd0;
    7379 |     else \u_udma_ctrl.r_au_reg1  <= \$flatten\u_udma_ctrl.$verific$n1783$4215 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #63] Lines: 7372-7373
    7372 |     if (!HRESETn) \u_udma_ctrl.r_au_mode  <= 4'h0;
    7373 |     else \u_udma_ctrl.r_au_mode  <= \$flatten\u_udma_ctrl.$verific$n1851$4217 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #49] Lines: 7419-7420
    7419 |     if (!HRESETn) \u_udma_ctrl.r_filter_rx_start_addr  <= 18'h00000;
    7420 |     else \u_udma_ctrl.r_filter_rx_start_addr  <= \$flatten\u_udma_ctrl.$verific$n1919$4224 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #31] Lines: 7823-7824
    7823 |     if (!HRESETn) \u_udma_filter.u_rx_ch.r_loc_pointer  <= 18'h00000;
    7824 |     else \u_udma_filter.u_rx_ch.r_loc_pointer  <= \$flatten\u_udma_filter.\u_rx_ch.$verific$n1577$5676 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #86] Lines: 7167-7168
    7167 |     if (!HRESETn) \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_event  <= 1'h0;
    7168 |     else \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_event  <= \u_tx_channels.genblk1[6].u_tx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #85] Lines: 7170-7171
    7170 |     if (!HRESETn) \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_pending_en  <= 1'h0;
    7171 |     else \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_pending_en  <= \u_tx_channels.genblk1[6].u_tx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #112] Lines: 6825-6826
    6825 |     if (!HRESETn) \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_counters  <= 16'h0000;
    6826 |     else \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_counters  <= \$flatten\u_tx_channels.\genblk1[2].u_tx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #115] Lines: 6750-6751
    6750 |     if (!HRESETn) \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_pending_en  <= 1'h0;
    6751 |     else \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_pending_en  <= \u_tx_channels.genblk1[1].u_tx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #144] Lines: 6305-6306
    6305 |     if (!HRESETn) \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_counters  <= 16'h0000;
    6306 |     else \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_counters  <= \$flatten\u_rx_channels.\genblk1[7].u_rx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #220] Lines: 5228-5229
    5228 |   always @*
    5229 |     if (!per_clk_i) \genblk1[4].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\genblk1[4].i_clk_gate_per.\i_clk_gate.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #235] Lines: 5167-5168
    5167 |     if (!HRESETn) \genblk1[0].i_clk_gate_per.r_sync_0  <= 1'h0;
    5168 |     else \genblk1[0].i_clk_gate_per.r_sync_0  <= \u_udma_ctrl.r_cg [0];

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #145] Lines: 6302-6303
    6302 |     if (!HRESETn) \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_ch_en  <= 1'h0;
    6303 |     else \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_ch_en  <= \$flatten\u_rx_channels.\genblk1[7].u_rx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #156] Lines: 6113-6114
    6113 |     if (!HRESETn) \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_pending_en  <= 1'h0;
    6114 |     else \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_pending_en  <= \u_rx_channels.genblk1[5].u_rx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #52] Lines: 7410-7411
    7410 |     if (!HRESETn) \u_udma_ctrl.r_filter_rx_len1  <= 16'h0000;
    7411 |     else \u_udma_ctrl.r_filter_rx_len1  <= \$flatten\u_udma_ctrl.$verific$n1879$4220 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #96] Lines: 7071-7072
    7071 |     if (!HRESETn) \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_addresses  <= 18'h00000;
    7072 |     else \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_addresses  <= \$flatten\u_tx_channels.\genblk1[5].u_tx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #203] Lines: 5282-5283
    5282 |   always @*
    5283 |     if (!sys_clk_i) \i_clk_gate_sys_udma.clk_en  = \$flatten\i_clk_gate_sys_udma.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #226] Lines: 5198-5199
    5198 |     if (!HRESETn) \genblk1[2].i_clk_gate_per.r_sync_1  <= 1'h0;
    5199 |     else \genblk1[2].i_clk_gate_per.r_sync_1  <= \genblk1[2].i_clk_gate_per.r_sync_0 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #245] Lines: 7426-7427
    7426 |     if (!HRESETn) \$flatten\u_udma_ctrl.$verific$r_filter_tx_datasize_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4378  <= 4'h0;
    7427 |     else \$flatten\u_udma_ctrl.$verific$r_filter_tx_datasize_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4378  <= \$flatten\u_udma_ctrl.$verific$n2004$4227 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #4] Lines: 8272-8273
    8272 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.u_fifo.i_fifo.pointer_in  <= 3'h0;
    8273 |     else \u_udma_filter.u_tx_ch_opb.u_fifo.i_fifo.pointer_in  <= \$flatten\u_udma_filter.\u_tx_ch_opb.\u_fifo.\i_fifo.$verific$n783$6480 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #60] Lines: 7381-7382
    7381 |     if (!HRESETn) \u_udma_ctrl.r_au_shift  <= 5'h00;
    7382 |     else \u_udma_ctrl.r_au_shift  <= \$flatten\u_udma_ctrl.$verific$n1856$4218 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #82] Lines: 7245-7246
    7245 |     if (!HRESETn) \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_counters  <= 16'h0000;
    7246 |     else \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_counters  <= \$flatten\u_tx_channels.\genblk1[7].u_tx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #120] Lines: 6735-6736
    6735 |     if (!HRESETn) \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_addresses  <= 18'h00000;
    6736 |     else \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_addresses  <= \$flatten\u_tx_channels.\genblk1[1].u_tx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #205] Lines: 5274-5275
    5274 |   always @*
    5275 |     if (!\genblk1[0].i_clk_gate_sys.clk_i ) \genblk1[7].i_clk_gate_sys.clk_en  = \$flatten\genblk1[7].i_clk_gate_sys.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #134] Lines: 5463-5464
    5463 |     if (!HRESETn) \u_rx_channels.r_size  <= 2'h0;
    5464 |     else \u_rx_channels.r_size  <= \$flatten\u_rx_channels.$verific$n2369$6696 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #3] Lines: 8275-8276
    8275 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.u_fifo.i_fifo.pointer_out  <= 3'h0;
    8276 |     else \u_udma_filter.u_tx_ch_opb.u_fifo.i_fifo.pointer_out  <= \$flatten\u_udma_filter.\u_tx_ch_opb.\u_fifo.\i_fifo.$verific$n779$6479 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #9] Lines: 8156-8157
    8156 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.r_mode  <= 2'h0;
    8157 |     else \u_udma_filter.u_tx_ch_opb.r_mode  <= \$flatten\u_udma_filter.\u_tx_ch_opb.$verific$n1532$6052 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #92] Lines: 7083-7084
    7083 |     if (!HRESETn) \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_event  <= 1'h0;
    7084 |     else \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_event  <= \u_tx_channels.genblk1[5].u_tx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #94] Lines: 7077-7078
    7077 |     if (!HRESETn) \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_counters  <= 16'h0000;
    7078 |     else \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_counters  <= \$flatten\u_tx_channels.\genblk1[5].u_tx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #119] Lines: 6738-6739
    6738 |     if (!HRESETn) \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_ch_en  <= 1'h0;
    6739 |     else \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_ch_en  <= \$flatten\u_tx_channels.\genblk1[1].u_tx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #178] Lines: 5891-5892
    5891 |     if (!HRESETn) \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_addresses  <= 18'h00000;
    5892 |     else \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_addresses  <= \$flatten\u_rx_channels.\genblk1[3].u_rx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #201] Lines: 5588-5589
    5588 |     if (!HRESETn) \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_ch_en  <= 1'h0;
    5589 |     else \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_ch_en  <= \$flatten\u_rx_channels.\genblk1[0].u_rx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #107] Lines: 6906-6907
    6906 |     if (!HRESETn) \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_ch_en  <= 1'h0;
    6907 |     else \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_ch_en  <= \$flatten\u_tx_channels.\genblk1[3].u_tx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #45] Lines: 7509-7510
    7509 |     if (!HRESETn) \u_udma_filter.r_status  <= 3'h0;
    7510 |     else \u_udma_filter.r_status  <= \$flatten\u_udma_filter.$verific$n338$4451 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #67] Lines: 7287-7288
    7287 |     if (!HRESETn) \u_tx_channels.u_fifo.elements  <= 4'h0;
    7288 |     else \u_tx_channels.u_fifo.elements  <= \$flatten\u_tx_channels.\u_fifo.$verific$n66$9414 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #39] Lines: 7684-7685
    7684 |     if (!HRESETn) \u_udma_filter.u_filter_au.r_sample_dly  <= 1'h0;
    7685 |     else \u_udma_filter.u_filter_au.r_sample_dly  <= \$flatten\u_udma_filter.\u_filter_au.$verific$n1517$5388 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #6] Lines: 8165-8166
    8165 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.r_state  <= 2'h0;
    8166 |     else \u_udma_filter.u_tx_ch_opb.r_state  <= \u_udma_filter.u_tx_ch_opb.s_state ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #213] Lines: 5246-5247
    5246 |   always @*
    5247 |     if (!\genblk1[0].i_clk_gate_sys.clk_i ) \genblk1[5].i_clk_gate_sys.clk_en  = \$flatten\genblk1[5].i_clk_gate_sys.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #242] Lines: 7441-7442
    7441 |     if (!HRESETn) \$flatten\u_udma_ctrl.$verific$r_filter_tx_len2_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4382  <= 32'd0;
    7442 |     else \$flatten\u_udma_ctrl.$verific$r_filter_tx_len2_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4382  <= { \u_udma_ctrl.r_filter_tx_len2[1] , \$flatten\u_udma_ctrl.$verific$n2947$4255  };

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #81] Lines: 7248-7249
    7248 |     if (!HRESETn) \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_en  <= 1'h0;
    7249 |     else \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_en  <= \$flatten\u_tx_channels.\genblk1[7].u_tx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #56] Lines: 7393-7394
    7393 |     if (!HRESETn) \u_udma_ctrl.r_cg  <= 16'h0000;
    7394 |     else \u_udma_ctrl.r_cg  <= \$flatten\u_udma_ctrl.$verific$n2117$4232 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #35] Lines: 7748-7749
    7748 |     if (!HRESETn) \u_udma_filter.u_filter_bincu.r_counter  <= 16'h0000;
    7749 |     else \u_udma_filter.u_filter_bincu.r_counter  <= \$flatten\u_udma_filter.\u_filter_bincu.$verific$n281$5557 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #207] Lines: 5265-5266
    5265 |     if (!HRESETn) \genblk1[7].i_clk_gate_per.r_sync_0  <= 1'h0;
    5266 |     else \genblk1[7].i_clk_gate_per.r_sync_0  <= \u_udma_ctrl.r_cg [7];

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #75] Lines: 6564-6565
    6564 |     if (!HRESETn) \u_tx_channels.r_grant  <= 10'h000;
    6565 |     else \u_tx_channels.r_grant  <= \$flatten\u_tx_channels.$verific$n2595$8448 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #88] Lines: 7161-7162
    7161 |     if (!HRESETn) \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_counters  <= 16'h0000;
    7162 |     else \u_tx_channels.genblk1[6].u_tx_ch_ctrl.r_counters  <= \$flatten\u_tx_channels.\genblk1[6].u_tx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #182] Lines: 5801-5802
    5801 |     if (!HRESETn) \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_event  <= 1'h0;
    5802 |     else \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_event  <= \u_rx_channels.genblk1[2].u_rx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #44] Lines: 7669-7670
    7669 |     if (!HRESETn) \u_udma_filter.u_filter_au.r_accoutvalid  <= 1'h0;
    7670 |     else \u_udma_filter.u_filter_au.r_accoutvalid  <= \$flatten\u_udma_filter.\u_filter_au.$verific$n1519$5390 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #212] Lines: 5256-5257
    5256 |   always @*
    5257 |     if (!per_clk_i) \genblk1[6].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\genblk1[6].i_clk_gate_per.\i_clk_gate.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #149] Lines: 6212-6213
    6212 |     if (!HRESETn) \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_filter  <= 1'h0;
    6213 |     else \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_filter  <= \$flatten\u_rx_channels.\genblk1[6].u_rx_ch_ctrl.$verific$n774$8168 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #38] Lines: 7687-7688
    7687 |     if (!HRESETn) \u_udma_filter.u_filter_au.r_sample_out  <= 1'h0;
    7688 |     else \u_udma_filter.u_filter_au.r_sample_out  <= \$flatten\u_udma_filter.\u_filter_au.$verific$n1518$5389 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #116] Lines: 6747-6748
    6747 |     if (!HRESETn) \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_event  <= 1'h0;
    6748 |     else \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_event  <= \u_tx_channels.genblk1[1].u_tx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #146] Lines: 6299-6300
    6299 |     if (!HRESETn) \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_addresses  <= 18'h00000;
    6300 |     else \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_addresses  <= \$flatten\u_rx_channels.\genblk1[7].u_rx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #165] Lines: 6008-6009
    6008 |     if (!HRESETn) \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_filter  <= 1'h0;
    6009 |     else \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_filter  <= \$flatten\u_rx_channels.\genblk1[4].u_rx_ch_ctrl.$verific$n774$8168 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #171] Lines: 5912-5913
    5912 |     if (!HRESETn) \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_sot  <= 1'h0;
    5913 |     else \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_sot  <= \u_rx_channels.genblk1[3].u_rx_ch_ctrl.s_sot ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #214] Lines: 5240-5241
    5240 |     if (!HRESETn) \genblk1[5].i_clk_gate_per.r_sync_1  <= 1'h0;
    5241 |     else \genblk1[5].i_clk_gate_per.r_sync_1  <= \genblk1[5].i_clk_gate_per.r_sync_0 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #246] Lines: 7397-7398
    7397 |     if (!HRESETn) \$flatten\u_udma_ctrl.$verific$r_cmp_evt_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4375  <= 32'd0;
    7398 |     else \$flatten\u_udma_ctrl.$verific$r_cmp_evt_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4375  <= \$flatten\u_udma_ctrl.$verific$n2084$4231 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #173] Lines: 5906-5907
    5906 |     if (!HRESETn) \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_filter  <= 1'h0;
    5907 |     else \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_filter  <= \$flatten\u_rx_channels.\genblk1[3].u_rx_ch_ctrl.$verific$n774$8168 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #122] Lines: 6663-6664
    6663 |     if (!HRESETn) \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_event  <= 1'h0;
    6664 |     else \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_event  <= \u_tx_channels.genblk1[0].u_tx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #219] Lines: 5223-5224
    5223 |     if (!HRESETn) \genblk1[4].i_clk_gate_per.r_sync_0  <= 1'h0;
    5224 |     else \genblk1[4].i_clk_gate_per.r_sync_0  <= \u_udma_ctrl.r_cg [4];

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #95] Lines: 7074-7075
    7074 |     if (!HRESETn) \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_ch_en  <= 1'h0;
    7075 |     else \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_ch_en  <= \$flatten\u_tx_channels.\genblk1[5].u_tx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #106] Lines: 6909-6910
    6909 |     if (!HRESETn) \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_counters  <= 16'h0000;
    6910 |     else \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_counters  <= \$flatten\u_tx_channels.\genblk1[3].u_tx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #140] Lines: 6317-6318
    6317 |     if (!HRESETn) \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_pending_en  <= 1'h0;
    6318 |     else \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_pending_en  <= \u_rx_channels.genblk1[7].u_rx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #148] Lines: 6215-6216
    6215 |     if (!HRESETn) \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_pending_en  <= 1'h0;
    6216 |     else \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_pending_en  <= \u_rx_channels.genblk1[6].u_rx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #32] Lines: 7909-7910
    7909 |     if (!HRESETn) \u_udma_filter.u_rx_ch.i_fifo.pointer_out  <= 3'h0;
    7910 |     else \u_udma_filter.u_rx_ch.i_fifo.pointer_out  <= \$flatten\u_udma_filter.\u_rx_ch.\i_fifo.$verific$n745$5906 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #175] Lines: 5900-5901
    5900 |     if (!HRESETn) \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_en  <= 1'h0;
    5901 |     else \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_en  <= \$flatten\u_rx_channels.\genblk1[3].u_rx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #230] Lines: 5184-5185
    5184 |     if (!HRESETn) \genblk1[1].i_clk_gate_per.r_sync_1  <= 1'h0;
    5185 |     else \genblk1[1].i_clk_gate_per.r_sync_1  <= \genblk1[1].i_clk_gate_per.r_sync_0 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #24] Lines: 7967-7968
    7967 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.r_loc_pointer  <= 18'h00000;
    7968 |     else \u_udma_filter.u_tx_ch_opa.r_loc_pointer  <= \$flatten\u_udma_filter.\u_tx_ch_opa.$verific$n1554$6054 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #211] Lines: 5251-5252
    5251 |     if (!HRESETn) \genblk1[6].i_clk_gate_per.r_sync_0  <= 1'h0;
    5252 |     else \genblk1[6].i_clk_gate_per.r_sync_0  <= \u_udma_ctrl.r_cg [6];

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #13] Lines: 8035-8036
    8035 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.u_fifo.r_mark_sof_cnt  <= 4'h0;
    8036 |     else \u_udma_filter.u_tx_ch_opa.u_fifo.r_mark_sof_cnt  <= \$flatten\u_udma_filter.\u_tx_ch_opa.\u_fifo.$verific$n204$6278 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #197] Lines: 5600-5601
    5600 |     if (!HRESETn) \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_filter  <= 1'h0;
    5601 |     else \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_filter  <= \$flatten\u_rx_channels.\genblk1[0].u_rx_ch_ctrl.$verific$n774$8168 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #161] Lines: 6098-6099
    6098 |     if (!HRESETn) \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_ch_en  <= 1'h0;
    6099 |     else \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_ch_en  <= \$flatten\u_rx_channels.\genblk1[5].u_rx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #183] Lines: 5798-5799
    5798 |     if (!HRESETn) \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_en  <= 1'h0;
    5799 |     else \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_en  <= \$flatten\u_rx_channels.\genblk1[2].u_rx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #117] Lines: 6744-6745
    6744 |     if (!HRESETn) \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_en  <= 1'h0;
    6745 |     else \u_tx_channels.genblk1[1].u_tx_ch_ctrl.r_en  <= \$flatten\u_tx_channels.\genblk1[1].u_tx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #228] Lines: 5200-5201
    5200 |   always @*
    5201 |     if (!per_clk_i) \genblk1[2].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\genblk1[2].i_clk_gate_per.\i_clk_gate.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #40] Lines: 7681-7682
    7681 |     if (!HRESETn) \u_udma_filter.u_filter_au.r_operandb  <= 32'd0;
    7682 |     else \u_udma_filter.u_filter_au.r_operandb  <= \$flatten\u_udma_filter.\u_filter_au.$verific$n1588$5425 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #138] Lines: 5451-5452
    5451 |     if (!HRESETn) \u_rx_channels.r_addr  <= 18'h00000;
    5452 |     else \u_rx_channels.r_addr  <= \$flatten\u_rx_channels.$verific$n2383$6698 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #84] Lines: 7239-7240
    7239 |     if (!HRESETn) \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_addresses  <= 18'h00000;
    7240 |     else \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_addresses  <= \$flatten\u_tx_channels.\genblk1[7].u_tx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #83] Lines: 7242-7243
    7242 |     if (!HRESETn) \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_ch_en  <= 1'h0;
    7243 |     else \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_ch_en  <= \$flatten\u_tx_channels.\genblk1[7].u_tx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #103] Lines: 6918-6919
    6918 |     if (!HRESETn) \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_pending_en  <= 1'h0;
    6919 |     else \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_pending_en  <= \u_tx_channels.genblk1[3].u_tx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #229] Lines: 5190-5191
    5190 |   always @*
    5191 |     if (!\genblk1[0].i_clk_gate_sys.clk_i ) \genblk1[1].i_clk_gate_sys.clk_en  = \$flatten\genblk1[1].i_clk_gate_sys.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #8] Lines: 8159-8160
    8159 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.r_ptn_buffer_l  <= 16'h0000;
    8160 |     else \u_udma_filter.u_tx_ch_opb.r_ptn_buffer_l  <= \$flatten\u_udma_filter.\u_tx_ch_opb.$verific$n1590$6056 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #100] Lines: 6993-6994
    6993 |     if (!HRESETn) \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_counters  <= 16'h0000;
    6994 |     else \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_counters  <= \$flatten\u_tx_channels.\genblk1[4].u_tx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #27] Lines: 7835-7836
    7835 |     if (!HRESETn) \u_udma_filter.u_rx_ch.r_ptn_buffer_w  <= 16'h0000;
    7836 |     else \u_udma_filter.u_rx_ch.r_ptn_buffer_w  <= \$flatten\u_udma_filter.\u_rx_ch.$verific$n1596$5677 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #58] Lines: 7387-7388
    7387 |     if (!HRESETn) \u_udma_ctrl.r_bincu_counter  <= 16'h0000;
    7388 |     else \u_udma_ctrl.r_bincu_counter  <= \$flatten\u_udma_ctrl.$verific$n1733$4213 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #135] Lines: 5460-5461
    5460 |     if (!HRESETn) \u_rx_channels.r_grant  <= 9'h000;
    5461 |     else \u_rx_channels.r_grant  <= \$flatten\u_rx_channels.$verific$n2372$6697 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #80] Lines: 7251-7252
    7251 |     if (!HRESETn) \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_event  <= 1'h0;
    7252 |     else \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_event  <= \u_tx_channels.genblk1[7].u_tx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #105] Lines: 6912-6913
    6912 |     if (!HRESETn) \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_en  <= 1'h0;
    6913 |     else \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_en  <= \$flatten\u_tx_channels.\genblk1[3].u_tx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #199] Lines: 5594-5595
    5594 |     if (!HRESETn) \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_en  <= 1'h0;
    5595 |     else \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_en  <= \$flatten\u_rx_channels.\genblk1[0].u_rx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #57] Lines: 7390-7391
    7390 |     if (!HRESETn) \u_udma_ctrl.r_bincu_threshold  <= 32'd0;
    7391 |     else \u_udma_ctrl.r_bincu_threshold  <= \$flatten\u_udma_ctrl.$verific$n1750$4214 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #172] Lines: 5909-5910
    5909 |     if (!HRESETn) \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_pending_en  <= 1'h0;
    5910 |     else \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_pending_en  <= \u_rx_channels.genblk1[3].u_rx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #154] Lines: 6197-6198
    6197 |     if (!HRESETn) \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_addresses  <= 18'h00000;
    6198 |     else \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_addresses  <= \$flatten\u_rx_channels.\genblk1[6].u_rx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #224] Lines: 5214-5215
    5214 |   always @*
    5215 |     if (!per_clk_i) \genblk1[3].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\genblk1[3].i_clk_gate_per.\i_clk_gate.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #132] Lines: 6353-6354
    6353 |     if (!HRESETn) \u_rx_channels.u_fifo.elements  <= 4'h0;
    6354 |     else \u_rx_channels.u_fifo.elements  <= \$flatten\u_rx_channels.\u_fifo.$verific$n66$7950 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #198] Lines: 5597-5598
    5597 |     if (!HRESETn) \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_event  <= 1'h0;
    5598 |     else \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_event  <= \u_rx_channels.genblk1[0].u_rx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #7] Lines: 8162-8163
    8162 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.r_ptn_buffer_w  <= 16'h0000;
    8163 |     else \u_udma_filter.u_tx_ch_opb.r_ptn_buffer_w  <= \$flatten\u_udma_filter.\u_tx_ch_opb.$verific$n1573$6055 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #104] Lines: 6915-6916
    6915 |     if (!HRESETn) \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_event  <= 1'h0;
    6916 |     else \u_tx_channels.genblk1[3].u_tx_ch_ctrl.r_event  <= \u_tx_channels.genblk1[3].u_tx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #126] Lines: 6651-6652
    6651 |     if (!HRESETn) \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_addresses  <= 18'h00000;
    6652 |     else \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_addresses  <= \$flatten\u_tx_channels.\genblk1[0].u_tx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #166] Lines: 6005-6006
    6005 |     if (!HRESETn) \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_event  <= 1'h0;
    6006 |     else \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_event  <= \u_rx_channels.genblk1[4].u_rx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #64] Lines: 7369-7370
    7369 |     if (!HRESETn) \u_udma_ctrl.r_au_bypass  <= 1'h0;
    7370 |     else \u_udma_ctrl.r_au_bypass  <= \$flatten\u_udma_ctrl.$verific$n1850$4150 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #48] Lines: 7422-7423
    7422 |     if (!HRESETn) \u_udma_ctrl.r_filter_start  <= 1'h0;
    7423 |     else \u_udma_ctrl.r_filter_start  <= \$flatten\u_udma_ctrl.$verific$n906$4142 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #167] Lines: 6002-6003
    6002 |     if (!HRESETn) \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_en  <= 1'h0;
    6003 |     else \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_en  <= \$flatten\u_rx_channels.\genblk1[4].u_rx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #208] Lines: 5270-5271
    5270 |   always @*
    5271 |     if (!per_clk_i) \genblk1[7].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\genblk1[7].i_clk_gate_per.\i_clk_gate.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #162] Lines: 6095-6096
    6095 |     if (!HRESETn) \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_addresses  <= 18'h00000;
    6096 |     else \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_addresses  <= \$flatten\u_rx_channels.\genblk1[5].u_rx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #36] Lines: 7745-7746
    7745 |     if (!HRESETn) \u_udma_filter.u_filter_bincu.r_count_of  <= 1'h0;
    7746 |     else \u_udma_filter.u_filter_bincu.r_count_of  <= \$flatten\u_udma_filter.\u_filter_bincu.$verific$n298$5549 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #170] Lines: 5993-5994
    5993 |     if (!HRESETn) \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_addresses  <= 18'h00000;
    5994 |     else \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_addresses  <= \$flatten\u_rx_channels.\genblk1[4].u_rx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #131] Lines: 6391-6392
    6391 |     if (!HRESETn) \u_rx_channels.u_fifo.pointer_in  <= 3'h0;
    6392 |     else \u_rx_channels.u_fifo.pointer_in  <= \$flatten\u_rx_channels.\u_fifo.$verific$n1089$7974 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #139] Lines: 6320-6321
    6320 |     if (!HRESETn) \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_sot  <= 1'h0;
    6321 |     else \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_sot  <= \u_rx_channels.genblk1[7].u_rx_ch_ctrl.s_sot ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #231] Lines: 5181-5182
    5181 |     if (!HRESETn) \genblk1[1].i_clk_gate_per.r_sync_0  <= 1'h0;
    5182 |     else \genblk1[1].i_clk_gate_per.r_sync_0  <= \u_udma_ctrl.r_cg [1];

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #70] Lines: 6579-6580
    6579 |     if (!HRESETn) \u_tx_channels.r_size  <= 2'h0;
    6580 |     else \u_tx_channels.r_size  <= \$flatten\u_tx_channels.$verific$n2494$8439 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #236] Lines: 5172-5173
    5172 |   always @*
    5173 |     if (!per_clk_i) \genblk1[0].i_clk_gate_per.i_clk_gate.clk_en  = \$flatten\genblk1[0].i_clk_gate_per.\i_clk_gate.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #102] Lines: 6987-6988
    6987 |     if (!HRESETn) \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_addresses  <= 18'h00000;
    6988 |     else \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_addresses  <= \$flatten\u_tx_channels.\genblk1[4].u_tx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #113] Lines: 6822-6823
    6822 |     if (!HRESETn) \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_ch_en  <= 1'h0;
    6823 |     else \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_ch_en  <= \$flatten\u_tx_channels.\genblk1[2].u_tx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #129] Lines: 6407-6408
    6407 |     if (!HRESETn) \u_rx_channels.u_filter_fifo.elements  <= 4'h0;
    6408 |     else \u_rx_channels.u_filter_fifo.elements  <= \$flatten\u_rx_channels.\u_filter_fifo.$verific$n66$7829 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #42] Lines: 7675-7676
    7675 |     if (!HRESETn) \u_udma_filter.u_filter_au.r_eof  <= 1'h0;
    7676 |     else \u_udma_filter.u_filter_au.r_eof  <= \$flatten\u_udma_filter.\u_filter_au.$verific$n1521$5392 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #72] Lines: 6573-6574
    6573 |     if (!HRESETn) \u_tx_channels.r_resp_dly  <= 4'h0;
    6574 |     else \u_tx_channels.r_resp_dly  <= \u_tx_channels.r_resp ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #79] Lines: 7254-7255
    7254 |     if (!HRESETn) \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_pending_en  <= 1'h0;
    7255 |     else \u_tx_channels.genblk1[7].u_tx_ch_ctrl.r_pending_en  <= \u_tx_channels.genblk1[7].u_tx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #225] Lines: 5204-5205
    5204 |   always @*
    5205 |     if (!\genblk1[0].i_clk_gate_sys.clk_i ) \genblk1[2].i_clk_gate_sys.clk_en  = \$flatten\genblk1[2].i_clk_gate_sys.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #121] Lines: 6666-6667
    6666 |     if (!HRESETn) \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_pending_en  <= 1'h0;
    6667 |     else \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_pending_en  <= \u_tx_channels.genblk1[0].u_tx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #222] Lines: 5212-5213
    5212 |     if (!HRESETn) \genblk1[3].i_clk_gate_per.r_sync_1  <= 1'h0;
    5213 |     else \genblk1[3].i_clk_gate_per.r_sync_1  <= \genblk1[3].i_clk_gate_per.r_sync_0 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #185] Lines: 5792-5793
    5792 |     if (!HRESETn) \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_ch_en  <= 1'h0;
    5793 |     else \u_rx_channels.genblk1[2].u_rx_ch_ctrl.r_ch_en  <= \$flatten\u_rx_channels.\genblk1[2].u_rx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #51] Lines: 7413-7414
    7413 |     if (!HRESETn) \u_udma_ctrl.r_filter_rx_len2  <= 16'h0000;
    7414 |     else \u_udma_ctrl.r_filter_rx_len2  <= \$flatten\u_udma_ctrl.$verific$n1862$4219 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #10] Lines: 8153-8154
    8153 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.r_loc_startaddr  <= 18'h00000;
    8154 |     else \u_udma_filter.u_tx_ch_opb.r_loc_startaddr  <= \$flatten\u_udma_filter.\u_tx_ch_opb.$verific$n1535$6053 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #223] Lines: 5209-5210
    5209 |     if (!HRESETn) \genblk1[3].i_clk_gate_per.r_sync_0  <= 1'h0;
    5210 |     else \genblk1[3].i_clk_gate_per.r_sync_0  <= \u_udma_ctrl.r_cg [3];

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #29] Lines: 7829-7830
    7829 |     if (!HRESETn) \u_udma_filter.u_rx_ch.r_mode  <= 2'h0;
    7830 |     else \u_udma_filter.u_rx_ch.r_mode  <= \$flatten\u_udma_filter.\u_rx_ch.$verific$n1555$5674 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #141] Lines: 6314-6315
    6314 |     if (!HRESETn) \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_filter  <= 1'h0;
    6315 |     else \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_filter  <= \$flatten\u_rx_channels.\genblk1[7].u_rx_ch_ctrl.$verific$n774$8168 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #153] Lines: 6200-6201
    6200 |     if (!HRESETn) \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_ch_en  <= 1'h0;
    6201 |     else \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_ch_en  <= \$flatten\u_rx_channels.\genblk1[6].u_rx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #53] Lines: 7407-7408
    7407 |     if (!HRESETn) \u_udma_ctrl.r_filter_rx_len0  <= 16'h0000;
    7408 |     else \u_udma_ctrl.r_filter_rx_len0  <= \$flatten\u_udma_ctrl.$verific$n1896$4221 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #66] Lines: 7325-7326
    7325 |     if (!HRESETn) \u_tx_channels.u_fifo.pointer_in  <= 3'h0;
    7326 |     else \u_tx_channels.u_fifo.pointer_in  <= \$flatten\u_tx_channels.\u_fifo.$verific$n613$9438 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #21] Lines: 7976-7977
    7976 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.r_ptn_buffer_l  <= 16'h0000;
    7977 |     else \u_udma_filter.u_tx_ch_opa.r_ptn_buffer_l  <= \$flatten\u_udma_filter.\u_tx_ch_opa.$verific$n1590$6056 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #91] Lines: 7086-7087
    7086 |     if (!HRESETn) \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_pending_en  <= 1'h0;
    7087 |     else \u_tx_channels.genblk1[5].u_tx_ch_ctrl.r_pending_en  <= \u_tx_channels.genblk1[5].u_tx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #97] Lines: 7002-7003
    7002 |     if (!HRESETn) \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_pending_en  <= 1'h0;
    7003 |     else \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_pending_en  <= \u_tx_channels.genblk1[4].u_tx_ch_ctrl.s_pending_en ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #5] Lines: 8234-8235
    8234 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.u_fifo.i_fifo.elements  <= 4'h0;
    8235 |     else \u_udma_filter.u_tx_ch_opb.u_fifo.i_fifo.elements  <= \$flatten\u_udma_filter.\u_tx_ch_opb.\u_fifo.\i_fifo.$verific$n66$6456 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #237] Lines: 8230-8231
    8230 |     if (!HRESETn) \$flatten\u_udma_filter.\u_tx_ch_opb.\u_fifo.\i_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$6522  <= 136'h0000000000000000000000000000000000;
    8231 |     else \$flatten\u_udma_filter.\u_tx_ch_opb.\u_fifo.\i_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$6522  <= \$flatten\u_udma_filter.\u_tx_ch_opb.\u_fifo.\i_fifo.$verific$n406$6467 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #125] Lines: 6654-6655
    6654 |     if (!HRESETn) \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_ch_en  <= 1'h0;
    6655 |     else \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_ch_en  <= \$flatten\u_tx_channels.\genblk1[0].u_tx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #142] Lines: 6311-6312
    6311 |     if (!HRESETn) \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_event  <= 1'h0;
    6312 |     else \u_rx_channels.genblk1[7].u_rx_ch_ctrl.r_event  <= \u_rx_channels.genblk1[7].u_rx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #55] Lines: 7401-7402
    7401 |     if (!HRESETn) \u_udma_ctrl.r_filter_mode  <= 3'h0;
    7402 |     else \u_udma_ctrl.r_filter_mode  <= \$flatten\u_udma_ctrl.$verific$n1729$4212 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #127] Lines: 6448-6449
    6448 |     if (!HRESETn) \u_rx_channels.u_filter_fifo.pointer_out  <= 3'h0;
    6449 |     else \u_rx_channels.u_filter_fifo.pointer_out  <= \$flatten\u_rx_channels.\u_filter_fifo.$verific$n847$7852 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #163] Lines: 6014-6015
    6014 |     if (!HRESETn) \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_sot  <= 1'h0;
    6015 |     else \u_rx_channels.genblk1[4].u_rx_ch_ctrl.r_sot  <= \u_rx_channels.genblk1[4].u_rx_ch_ctrl.s_sot ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #204] Lines: 5278-5279
    5278 |   always @*
    5279 |     if (!\genblk1[0].i_clk_gate_sys.clk_i ) \i_clk_gate_filter.clk_en  = \$flatten\i_clk_gate_filter.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #98] Lines: 6999-7000
    6999 |     if (!HRESETn) \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_event  <= 1'h0;
    7000 |     else \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_event  <= \u_tx_channels.genblk1[4].u_tx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #46] Lines: 7506-7507
    7506 |     if (!HRESETn) \u_udma_filter.r_done  <= 1'h0;
    7507 |     else \u_udma_filter.r_done  <= \u_udma_filter.s_done ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #150] Lines: 6209-6210
    6209 |     if (!HRESETn) \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_event  <= 1'h0;
    6210 |     else \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_event  <= \u_rx_channels.genblk1[6].u_rx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #176] Lines: 5897-5898
    5897 |     if (!HRESETn) \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_counters  <= 16'h0000;
    5898 |     else \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_counters  <= \$flatten\u_rx_channels.\genblk1[3].u_rx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #249] Lines: 6349-6350
    6349 |     if (!HRESETn) \$flatten\u_rx_channels.\u_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$8016  <= 208'h0000000000000000000000000000000000000000000000000000;
    6350 |     else \$flatten\u_rx_channels.\u_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$8016  <= \$flatten\u_rx_channels.\u_fifo.$verific$n568$7961 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #243] Lines: 7436-7437
    7436 |     if (!HRESETn) \$flatten\u_udma_ctrl.$verific$r_filter_tx_len1_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4381  <= 32'd0;
    7437 |     else \$flatten\u_udma_ctrl.$verific$r_filter_tx_len1_reg$ips/udma/udma_core/rtl/common/udma_ctrl.sv:333$4381  <= \$flatten\u_udma_ctrl.$verific$n1938$4225 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #23] Lines: 7970-7971
    7970 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.r_loc_startaddr  <= 18'h00000;
    7971 |     else \u_udma_filter.u_tx_ch_opa.r_loc_startaddr  <= \$flatten\u_udma_filter.\u_tx_ch_opa.$verific$n1535$6053 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #99] Lines: 6996-6997
    6996 |     if (!HRESETn) \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_en  <= 1'h0;
    6997 |     else \u_tx_channels.genblk1[4].u_tx_ch_ctrl.r_en  <= \$flatten\u_tx_channels.\genblk1[4].u_tx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #177] Lines: 5894-5895
    5894 |     if (!HRESETn) \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_ch_en  <= 1'h0;
    5895 |     else \u_rx_channels.genblk1[3].u_rx_ch_ctrl.r_ch_en  <= \$flatten\u_rx_channels.\genblk1[3].u_rx_ch_ctrl.$verific$n773$8167 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #124] Lines: 6657-6658
    6657 |     if (!HRESETn) \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_counters  <= 16'h0000;
    6658 |     else \u_tx_channels.genblk1[0].u_tx_ch_ctrl.r_counters  <= \$flatten\u_tx_channels.\genblk1[0].u_tx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #227] Lines: 5195-5196
    5195 |     if (!HRESETn) \genblk1[2].i_clk_gate_per.r_sync_0  <= 1'h0;
    5196 |     else \genblk1[2].i_clk_gate_per.r_sync_0  <= \u_udma_ctrl.r_cg [2];

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #0] Lines: 8218-8219
    8218 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opb.u_fifo.r_mark_sof_cnt  <= 4'h0;
    8219 |     else \u_udma_filter.u_tx_ch_opb.u_fifo.r_mark_sof_cnt  <= \$flatten\u_udma_filter.\u_tx_ch_opb.\u_fifo.$verific$n204$6278 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #221] Lines: 5218-5219
    5218 |   always @*
    5219 |     if (!\genblk1[0].i_clk_gate_sys.clk_i ) \genblk1[3].i_clk_gate_sys.clk_en  = \$flatten\genblk1[3].i_clk_gate_sys.$verific$n5$3928 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #37] Lines: 7690-7691
    7690 |     if (!HRESETn) \u_udma_filter.u_filter_au.r_sof  <= 1'h0;
    7691 |     else \u_udma_filter.u_filter_au.r_sof  <= \$flatten\u_udma_filter.\u_filter_au.$verific$n1520$5391 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #77] Lines: 6558-6559
    6558 |     if (!HRESETn) \u_tx_channels.r_anygrant  <= 1'h0;
    6559 |     else \u_tx_channels.r_anygrant  <= \$flatten\u_tx_channels.$verific$n2606$8354 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #158] Lines: 6107-6108
    6107 |     if (!HRESETn) \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_event  <= 1'h0;
    6108 |     else \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_event  <= \u_rx_channels.genblk1[5].u_rx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #200] Lines: 5591-5592
    5591 |     if (!HRESETn) \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_counters  <= 16'h0000;
    5592 |     else \u_rx_channels.genblk1[0].u_rx_ch_ctrl.r_counters  <= \$flatten\u_rx_channels.\genblk1[0].u_rx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #110] Lines: 6831-6832
    6831 |     if (!HRESETn) \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_event  <= 1'h0;
    6832 |     else \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_event  <= \u_tx_channels.genblk1[2].u_tx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #155] Lines: 6116-6117
    6116 |     if (!HRESETn) \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_sot  <= 1'h0;
    6117 |     else \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_sot  <= \u_rx_channels.genblk1[5].u_rx_ch_ctrl.s_sot ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #73] Lines: 6570-6571
    6570 |     if (!HRESETn) \u_tx_channels.r_in_size  <= 2'h0;
    6571 |     else \u_tx_channels.r_in_size  <= \$flatten\u_tx_channels.$verific$n2592$8447 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #18] Lines: 8051-8052
    8051 |     if (!HRESETn) \u_udma_filter.u_tx_ch_opa.u_fifo.i_fifo.elements  <= 4'h0;
    8052 |     else \u_udma_filter.u_tx_ch_opa.u_fifo.i_fifo.elements  <= \$flatten\u_udma_filter.\u_tx_ch_opa.\u_fifo.\i_fifo.$verific$n66$6456 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #234] Lines: 5170-5171
    5170 |     if (!HRESETn) \genblk1[0].i_clk_gate_per.r_sync_1  <= 1'h0;
    5171 |     else \genblk1[0].i_clk_gate_per.r_sync_1  <= \genblk1[0].i_clk_gate_per.r_sync_0 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #190] Lines: 5699-5700
    5699 |     if (!HRESETn) \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_event  <= 1'h0;
    5700 |     else \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_event  <= \u_rx_channels.genblk1[1].u_rx_ch_ctrl.s_event ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #47] Lines: 7455-7456
    7455 |     if (!HRESETn) \u_udma_ctrl.r_rst  <= 16'h0000;
    7456 |     else \u_udma_ctrl.r_rst  <= \$flatten\u_udma_ctrl.$verific$n2067$4230 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #151] Lines: 6206-6207
    6206 |     if (!HRESETn) \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_en  <= 1'h0;
    6207 |     else \u_rx_channels.genblk1[6].u_rx_ch_ctrl.r_en  <= \$flatten\u_rx_channels.\genblk1[6].u_rx_ch_ctrl.$verific$n772$8166 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #192] Lines: 5693-5694
    5693 |     if (!HRESETn) \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_counters  <= 16'h0000;
    5694 |     else \u_rx_channels.genblk1[1].u_rx_ch_ctrl.r_counters  <= \$flatten\u_rx_channels.\genblk1[1].u_rx_ch_ctrl.$verific$n736$8197 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #238] Lines: 8047-8048
    8047 |     if (!HRESETn) \$flatten\u_udma_filter.\u_tx_ch_opa.\u_fifo.\i_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$6522  <= 136'h0000000000000000000000000000000000;
    8048 |     else \$flatten\u_udma_filter.\u_tx_ch_opa.\u_fifo.\i_fifo.$verific$buffer_reg$ips/udma/udma_core/rtl/common/io_generic_fifo.sv:95$6522  <= \$flatten\u_udma_filter.\u_tx_ch_opa.\u_fifo.\i_fifo.$verific$n406$6467 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #41] Lines: 7678-7679
    7678 |     if (!HRESETn) \u_udma_filter.u_filter_au.r_operanda  <= 32'd0;
    7679 |     else \u_udma_filter.u_filter_au.r_operanda  <= \$flatten\u_udma_filter.\u_filter_au.$verific$n1555$5424 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #157] Lines: 6110-6111
    6110 |     if (!HRESETn) \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_filter  <= 1'h0;
    6111 |     else \u_rx_channels.genblk1[5].u_rx_ch_ctrl.r_filter  <= \$flatten\u_rx_channels.\genblk1[5].u_rx_ch_ctrl.$verific$n774$8168 ;

=== Merged Finding: Cwe1271 | udma_core ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/udma_core_netlist.v
  [Sub-components: Match #114] Lines: 6819-6820
    6819 |     if (!HRESETn) \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_addresses  <= 18'h00000;
    6820 |     else \u_tx_channels.genblk1[2].u_tx_ch_ctrl.r_addresses  <= \$flatten\u_tx_channels.\genblk1[2].u_tx_ch_ctrl.$verific$n753$8198 ;

=== Merged Finding: Cwe1234 | tile ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: rec_or] Lines: 112599-112600
    112599 |    if ((last_req_source == 1'b0 && (flit_state != 0)) ||
    112600 |          csm_noc1encoder_req_val == 1'b0)
  [Sub-components: not_gate] Lines: 112600
    112600 |          csm_noc1encoder_req_val == 1'b0)
  [Sub-components: top_and, unlock_logic] Lines: 112937-112938
    112937 |    if (noc1buffer_noc1encoder_req_val && (flit_state == msg_length) && noc1out_ready
    112938 |    && (req_source == 1'b0))
  [Sub-components: locked_register] Lines: 152907-152968,153176-153199
    152907 | always @ (posedge clk)
    152908 | begin
    152909 |    if (!rst_n)
    152910 |    begin
    152911 |       command_buffer[0] <= 0;
    152912 | command_buffer_val[0] <= 0;
    152913 | command_buffer[1] <= 0;
    152914 | command_buffer_val[1] <= 0;
    152915 | command_buffer[2] <= 0;
    152916 | command_buffer_val[2] <= 0;
    152917 | command_buffer[3] <= 0;
    152918 | command_buffer_val[3] <= 0;
    152919 | command_buffer[4] <= 0;
    152920 | command_buffer_val[4] <= 0;
    152921 | command_buffer[5] <= 0;
    152922 | command_buffer_val[5] <= 0;
    152923 | command_buffer[6] <= 0;
    152924 | command_buffer_val[6] <= 0;
    152925 | command_buffer[7] <= 0;
    152926 | command_buffer_val[7] <= 0;
    152927 | data_buffer[0] <= 0;
    152928 | data_buffer[1] <= 0;
    152929 | 
    152930 |       data_wrindex <= 0;
    152931 |       command_wrindex <= 0;
    152932 |       command_rdindex <= 0;
    152933 |    end
    152934 |    else
    152935 |    begin
    152936 |       // for (i = 0; i < `NOC1_BUFFER_NUM_SLOTS; i = i + 1)
    152937 |       // begin
    152938 |       //     command_buffer[i] <= command_buffer_next[i];
    152939 |       //     command_buffer_val[i] <= command_buffer_val_next[i];
    152940 |       // end
    152941 |       // for (i = 0; i < `NOC1_BUFFER_NUM_DATA_SLOTS; i = i + 1)
    152942 |       // begin
    152943 |       //     data_buffer[i] <= data_buffer_next[i];
    152944 |       // end
    152945 |       command_buffer[0] <= command_buffer_next[0];
    152946 | command_buffer_val[0] <= command_buffer_val_next[0];
    152947 | command_buffer[1] <= command_buffer_next[1];
    152948 | command_buffer_val[1] <= command_buffer_val_next[1];
    152949 | command_buffer[2] <= command_buffer_next[2];
    152950 | command_buffer_val[2] <= command_buffer_val_next[2];
    152951 | command_buffer[3] <= command_buffer_next[3];
    152952 | command_buffer_val[3] <= command_buffer_val_next[3];
    152953 | command_buffer[4] <= command_buffer_next[4];
    152954 | command_buffer_val[4] <= command_buffer_val_next[4];
    152955 | command_buffer[5] <= command_buffer_next[5];
    152956 | command_buffer_val[5] <= command_buffer_val_next[5];
    152957 | command_buffer[6] <= command_buffer_next[6];
    152958 | command_buffer_val[6] <= command_buffer_val_next[6];
    152959 | command_buffer[7] <= command_buffer_next[7];
    152960 | command_buffer_val[7] <= command_buffer_val_next[7];
    152961 | data_buffer[0] <= data_buffer_next[0];
    152962 | data_buffer[1] <= data_buffer_next[1];
    152963 | 
    152964 |       data_wrindex <= data_wrindex_next;
    152965 |       command_wrindex <= command_wrindex_next;
    152966 |       command_rdindex <= command_rdindex_next;
    152967 |    end
    152968 | end
    153176 |    if (noc1encoder_noc1buffer_req_ack == 1'b1)
    153177 |    begin
    153178 |       command_rdindex_next = command_rdindex_plus1;
    153179 |       case (noc1buffer_noc1encoder_req_type)
    153180 |          5'd4,
    153181 |          5'd8,
    153182 |          5'd10,
    153183 |          5'd11,
    153184 |          5'd12,
    153185 |          5'd13,
    153186 |          5'd14,
    153187 |          5'd15,
    153188 |          5'd16,
    153189 |          5'd17,
    153190 |          5'd9:
    153191 |          begin
    153192 |             noc1buffer_l15_req_data_sent = 2'd1;
    153193 |          end
    153194 |          5'd7:
    153195 |          begin
    153196 |             noc1buffer_l15_req_data_sent = 2'd2;
    153197 |          end
    153198 |       endcase
    153199 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9362] Lines: 84682-84726
    84682 | always @ (posedge clk)
    84683 | begin
    84684 |    if (rst_all)
    84685 |    begin
    84686 |       mem[0] <= 16'b0;
    84687 |       mem[1] <= 16'b0;
    84688 |       mem[2] <= 16'b0;
    84689 |       mem[3] <= 16'b0;
    84690 |       mem[4] <= 16'b0;
    84691 |       mem[5] <= 16'b0;
    84692 |       mem[6] <= 16'b0;
    84693 |       mem[7] <= 16'b0;
    84694 |       mem[8] <= 16'b0;
    84695 |       mem[9] <= 16'b0;
    84696 |       mem[10] <= 16'b0;
    84697 |       mem[11] <= 16'b0;
    84698 |       mem[12] <= 16'b0;
    84699 |       mem[13] <= 16'b0;
    84700 |       mem[14] <= 16'b0;
    84701 |       mem[15] <= 16'b0;
    84702 |       mem[16] <= 16'b0;
    84703 |       mem[17] <= 16'b0;
    84704 |       mem[18] <= 16'b0;
    84705 |       mem[19] <= 16'b0;
    84706 |       mem[20] <= 16'b0;
    84707 |       mem[21] <= 16'b0;
    84708 |       mem[22] <= 16'b0;
    84709 |       mem[23] <= 16'b0;
    84710 |       mem[24] <= 16'b0;
    84711 |       mem[25] <= 16'b0;
    84712 |       mem[26] <= 16'b0;
    84713 |       mem[27] <= 16'b0;
    84714 |       mem[28] <= 16'b0;
    84715 |       mem[29] <= 16'b0;
    84716 |       mem[30] <= 16'b0;
    84717 |       mem[31] <= 16'b0;
    84718 |    end
    84719 |    else
    84720 |    begin
    84721 |       if (write_en_y)
    84722 |       begin
    84723 |          mem[write_address_y[6:2]] <= write_data_y;
    84724 |       end
    84725 |    end
    84726 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1190] Lines: 192366-192369
    192366 | always @ (posedge clk)
    192367 | begin
    192368 |     dir_sharer_counter_S4_f <= dir_sharer_counter_S4_next;
    192369 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1069] Lines: 197652-197655
    197652 | always @ (posedge clk)
    197653 | begin
    197654 |     data_wr_ptr_f <= data_wr_ptr_next;
    197655 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1173] Lines: 191639-191642
    191639 | always @ (posedge clk)
    191640 | begin
    191641 |     mshr_empty_index_buf_S4_f <= mshr_empty_index_buf_S4_next;
    191642 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12185, Match #12186, Match #12187, Match #12188, Match #12191, Match #12192, Match #12195, Match #12196, Match #12198, Match #12199, Match #12200, Match #12201, Match #12204, Match #12207, Match #12208] Lines: 42360-42384
    42360 | 	always @(posedge clk) begin
    42361 | 	  cwpswap_tid_m[1:0] <= (sehold ? cwpswap_tid_m[1:0] :
    42362 | 		  rml_irf_cwpswap_tid_e[1:0]);
    42363 | 	  cwpswap_tid_w[1:0] <= cwpswap_tid_m[1:0];
    42364 | 	  old_lo_cwp_m[2:0] <= (sehold ? old_lo_cwp_m[2:0] :
    42365 | 		  rml_irf_old_lo_cwp_e[2:0]);
    42366 | 	  new_lo_cwp_m[2:0] <= (sehold ? new_lo_cwp_m[2:0] :
    42367 | 		  rml_irf_new_lo_cwp_e[2:0]);
    42368 | 	  new_lo_cwp_w[2:0] <= new_lo_cwp_m[2:0];
    42369 | 	  old_e_cwp_m[1:0] <= (sehold ? old_e_cwp_m[1:0] :
    42370 | 		  rml_irf_old_e_cwp_e[2:1]);
    42371 | 	  new_e_cwp_m[1:0] <= (sehold ? new_e_cwp_m[1:0] :
    42372 | 		  rml_irf_new_e_cwp_e[2:1]);
    42373 | 	  new_e_cwp_w[1:0] <= new_e_cwp_m[1:0];
    42374 | 	  swap_local_m <= (sehold ? (swap_local_m & rst_tri_en) :
    42375 | 		  rml_irf_swap_local_e);
    42376 | 	  swap_local_w <= swap_local_m_vld;
    42377 | 	  swap_odd_m <= (sehold ? (swap_odd_m & rst_tri_en) : rml_irf_swap_odd_e
    42378 | 		  );
    42379 | 	  swap_odd_w <= swap_odd_m_vld;
    42380 | 	  swap_even_m <= (sehold ? (swap_even_m & rst_tri_en) :
    42381 | 		  rml_irf_swap_even_e);
    42382 | 	  swap_even_w <= swap_even_m_vld;
    42383 | 	  kill_restore_d1 <= kill_restore_w;
    42384 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11137] Lines: 303835-303841
    303835 |   always @ (posedge clk)
    303836 |   begin
    303837 |     if (rtap_ifu_pc_wr_en[1])
    303838 |       t1pc_f <= rtap_ifu_pc_data;
    303839 |     else
    303840 |       t1pc_f <= t1npc_bf;
    303841 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #437, Match #438, Match #439, Match #440, Match #441, Match #442, Match #443, Match #444, Match #445, Match #446, Match #447, Match #448, Match #449, Match #450, Match #451, Match #452, Match #453, Match #454, Match #455, Match #456, Match #457, Match #458, Match #459, Match #460] Lines: 379700-379761
    379700 | always @ (posedge clk)
    379701 | begin
    379702 |    if (!rst_n)
    379703 |    begin
    379704 |       read_data_s3 <= 0;
    379705 | 
    379706 |       dmbr_func_en            <= 1'b0;
    379707 |       dmbr_stall_en           <= 1'b0;
    379708 |       dmbr_proc_ld            <= 1'b0;
    379709 |       dmbr_replenish_cycles   <= {16{1'b0}};
    379710 |       dmbr_bin_scale          <= {10{1'b0}};
    379711 |       dmbr_cred_bin_0 <= {6{1'b0}};
    379712 | dmbr_cred_bin_1 <= {6{1'b0}};
    379713 | dmbr_cred_bin_2 <= {6{1'b0}};
    379714 | dmbr_cred_bin_3 <= {6{1'b0}};
    379715 | dmbr_cred_bin_4 <= {6{1'b0}};
    379716 | dmbr_cred_bin_5 <= {6{1'b0}};
    379717 | dmbr_cred_bin_6 <= {6{1'b0}};
    379718 | dmbr_cred_bin_7 <= {6{1'b0}};
    379719 | dmbr_cred_bin_8 <= {6{1'b0}};
    379720 | dmbr_cred_bin_9 <= {6{1'b0}};
    379721 | 
    379722 | 
    379723 |       dmbr_rd_cur_val <= 1'b0;
    379724 |       hmt_base <= 22'b0;
    379725 |       csm_en <= 1'b0;
    379726 |       system_tile_count <= default_total_num_tile;
    379727 |       home_alloc_method <= 2'd3;
    379728 |       chipid <= default_chipid;
    379729 |       coreid_x <= default_coreid_x;
    379730 |       coreid_y <= default_coreid_y;
    379731 |    end
    379732 |    else
    379733 |    begin
    379734 |       read_data_s3 <= read_data_s3_next;
    379735 | 
    379736 |       dmbr_func_en <= dmbr_func_en_next;
    379737 |       dmbr_stall_en <= dmbr_stall_en_next;
    379738 |       dmbr_proc_ld <= dmbr_proc_ld_next;
    379739 |       dmbr_replenish_cycles <= dmbr_replenish_cycles_next;
    379740 |       dmbr_bin_scale <= dmbr_bin_scale_next;
    379741 |       dmbr_cred_bin_0 <= dmbr_cred_bin_0_next;
    379742 | dmbr_cred_bin_1 <= dmbr_cred_bin_1_next;
    379743 | dmbr_cred_bin_2 <= dmbr_cred_bin_2_next;
    379744 | dmbr_cred_bin_3 <= dmbr_cred_bin_3_next;
    379745 | dmbr_cred_bin_4 <= dmbr_cred_bin_4_next;
    379746 | dmbr_cred_bin_5 <= dmbr_cred_bin_5_next;
    379747 | dmbr_cred_bin_6 <= dmbr_cred_bin_6_next;
    379748 | dmbr_cred_bin_7 <= dmbr_cred_bin_7_next;
    379749 | dmbr_cred_bin_8 <= dmbr_cred_bin_8_next;
    379750 | dmbr_cred_bin_9 <= dmbr_cred_bin_9_next;
    379751 | 
    379752 |       dmbr_rd_cur_val <= dmbr_rd_cur_val_next;
    379753 |       hmt_base <= hmt_base_next;
    379754 |       csm_en <= csm_en_next;
    379755 |       system_tile_count <= system_tile_count_next;
    379756 |       home_alloc_method <= home_alloc_method_next;
    379757 |       chipid <= chipid_next;
    379758 |       coreid_x <= coreid_x_next;
    379759 |       coreid_y <= coreid_y_next;
    379760 |    end
    379761 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6534] Lines: 134176-134179
    134176 | always @ (posedge clk)
    134177 | begin
    134178 |     entry_locked_f <= entry_locked_next;
    134179 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6376, Match #6377, Match #6378, Match #6379] Lines: 154033-154042
    154033 | always @ (posedge clk)
    154034 | begin
    154035 |    write_valid_f <= write_valid;
    154036 |    if (write_valid)
    154037 |    begin
    154038 |       write_data_f <= write_data;
    154039 |       write_index_f <= write_index;
    154040 |       write_mask_f <= write_mask;
    154041 |    end
    154042 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10237, Match #10238, Match #10239] Lines: 99228-99233
    99228 | always	@ (posedge clk)
    99229 | 	begin
    99230 | 		tlb_rd_tte_tag[58:0] 	<= rd_tte_tag[58:0] ;	// CHANGE
    99231 | 		tlb_rd_tte_data[42:0] 	<= rd_tte_data[42:0] ;
    99232 | 		tlb_rd_tte_csm 	<= rd_tte_csm_real ;
    99233 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10439, Match #10578, Match #10843, Match #11418, Match #1234, Match #2269, Match #500, Match #6566, Match #7088, Match #7227, Match #9415] Lines: 4441-4442
    4441 | always @(posedge MEMCLK)
    4442 |   DOUT_r  <= DOUT;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #143, Match #144, Match #145, Match #288, Match #289, Match #290, Match #434, Match #435, Match #436] Lines: 37723-37737
    37723 | always @ (posedge clk)
    37724 | begin
    37725 |         if(reset)
    37726 |         begin
    37727 |                 myLocY_f <= 8'd0;
    37728 |                 myLocX_f <= 8'd0;
    37729 |                 myChipID_f <= 14'd0;
    37730 |         end
    37731 |         else
    37732 |         begin
    37733 |                 myLocY_f <= myLocY;
    37734 |                 myLocX_f <= myLocX;
    37735 |                 myChipID_f <= myChipID;
    37736 |         end
    37737 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12508] Lines: 122479-122502
    122479 | always @(*) begin
    122480 |    case (pcxdecoder_l15_size_pcx_standard)
    122481 |       3'b000:
    122482 |          pcxdecoder_l15_size_pmesh_standard = 3'b001;
    122483 |       3'b001:
    122484 |          pcxdecoder_l15_size_pmesh_standard = 3'b010;
    122485 |       3'b010:
    122486 |          pcxdecoder_l15_size_pmesh_standard = 3'b011;
    122487 |       3'b011:
    122488 |          pcxdecoder_l15_size_pmesh_standard = 3'b100;
    122489 |       3'b111:
    122490 |          pcxdecoder_l15_size_pmesh_standard = 3'b101;
    122491 |    endcase
    122492 | 
    122493 | 
    122494 | 
    122495 | 
    122496 | 
    122497 | 
    122498 | 
    122499 | 
    122500 | 
    122501 |     pcxdecoder_l15_size = pcxdecoder_l15_size_pmesh_standard;
    122502 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6533] Lines: 134221-134224
    134221 | always @ (posedge clk)
    134222 | begin
    134223 |     entry_used_f <= entry_used_next;
    134224 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12510, Match #12511, Match #12512, Match #12513, Match #12514, Match #12515, Match #12516, Match #12517, Match #12518, Match #12519, Match #12520] Lines: 121348-121395
    121348 | always @ (posedge clk)
    121349 | if (~rst_n)
    121350 | begin
    121351 |    // buf0 <= 1'b0;
    121352 |    // buf1 <= 1'b0;
    121353 |    buffer[0] <= 1'b0;
    121354 |    buffer[1] <= 1'b0;
    121355 |    read_pos <= 1'b0;
    121356 |    write_pos <= 1'b0;
    121357 |    write_req <= 1'b0;
    121358 |    buffer_val[0] <= 1'b0;
    121359 |    buffer_val[1] <= 1'b0;
    121360 |    buffer_atomic[0] <= 1'b0;
    121361 |    buffer_atomic[1] <= 1'b0;
    121362 |    buffer_atomic_next_next <= 1'b0;
    121363 |    atomic_req_second_packet_coming <= 1'b0;
    121364 |    atomic_ack_second <= 1'b0;
    121365 |    // invalid_packet <= 1'b0;
    121366 |    // is_buffer_full_2back <= 1'b0;
    121367 |    is_buffer_full_1back <= 1'b0;
    121368 |    uncore_spc_grant <= 0;
    121369 | end
    121370 | else
    121371 | begin
    121372 |    // if (buf0_val && pcxdecoder_pcxbuf_ack)
    121373 |    // begin
    121374 |       // buf0 <= buf0_next;
    121375 |       // buf1 <= buf1_next;
    121376 |       buffer[0] <= buffer_next[0];
    121377 |       buffer[1] <= buffer_next[1];
    121378 |       buffer_csm_data[0] <= buffer_csm_data_next[0];
    121379 |       buffer_csm_data[1] <= buffer_csm_data_next[1];
    121380 |       read_pos <= read_pos_next;
    121381 |       write_pos <= write_pos_next;
    121382 |       write_req <= write_req_next;
    121383 |       buffer_val[0] <= buffer_val_next[0];
    121384 |       buffer_val[1] <= buffer_val_next[1];
    121385 |       buffer_atomic[0] <= buffer_atomic_next[0];
    121386 |       buffer_atomic[1] <= buffer_atomic_next[1];
    121387 |       buffer_atomic_next_next <= spc_uncore_atomic_req && !is_req_squashed;
    121388 |       atomic_req_second_packet_coming <= atomic_req_second_packet_coming_next;
    121389 |       atomic_ack_second <= atomic_ack_second_next;
    121390 |       // invalid_packet <= invalid_packet_next;
    121391 |       // is_buffer_full_2back <= is_buffer_full_1back;
    121392 |       is_buffer_full_1back <= is_buffer_full;
    121393 |       uncore_spc_grant <= uncore_spc_grant_next;
    121394 |    // end
    121395 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1131] Lines: 195616-195619
    195616 | always @ (posedge clk)
    195617 | begin
    195618 |     data_data_buf_S4_f <= data_data_buf_S4_next;
    195619 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1066] Lines: 197466-197469
    197466 | always @ (posedge clk)
    197467 | begin
    197468 |     header_rd_ptr_f <= header_rd_ptr_next;
    197469 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10213] Lines: 2677-2683
    2677 |     always @ (posedge clk)
    2678 |     begin
    2679 |         if (~rst_n)
    2680 |             count_f <= {COUNT_BIT_WIDTH{1'b0}};
    2681 |         else
    2682 |             count_f <= count_next;
    2683 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #8990, Match #8995, Match #8996] Lines: 83971-83997
    83971 | always @ (posedge rclk)
    83972 | 	begin
    83973 | 
    83974 | 		for (l=0;l<NUMENTRIES;l=l+1)
    83975 | 				begin
    83976 | 				ramc_entry[44:0] = stb_ramc[l] ;
    83977 | 
    83978 | 				cam_tag[36:0] = ramc_entry[44:8] ;
    83979 | 				cam_bmask[7:0] = ramc_entry[7:0] ;
    83980 | 				//stq =	ramc_entry[8] ;			// additional bit -stq
    83981 | 
    83982 | 				// Prior to adding stb_quad_ld_cam port.
    83983 | 				/*ptag_hit[l] =
    83984 | 					((cam_tag[36:1] == cam_data[44:9]) &
    83985 | 						(((cam_tag[0] == cam_data[8]) & ~stq) | stq)) & stcam_vld_tmp & ~scan_ena ;*/
    83986 | 				// Modification.
    83987 | 				// * remove ramc_entry[8]. Or keep it but it won't be used.
    83988 | 				// * Instead we'll control this from outside.
    83989 | 				ptag_hit[l] =
    83990 | 					(cam_tag[36:1] == cam_data[44:9]) &
    83991 | 						(((cam_tag[0] == cam_data[8]) & ~ldq) | ldq) & stb_cam_vld & ~scan_ena ;
    83992 | 				byte_match[l] = |(cam_bmask[7:0] & cam_data[7:0]) & stb_cam_vld & ~scan_ena ;
    83993 | 				// Simplification :
    83994 | 				byte_overlap[l] = |(~cam_bmask[7:0] & cam_data[7:0]) & stb_cam_vld & ~scan_ena ;
    83995 | 
    83996 | 				end
    83997 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12180] Lines: 43052-43119
    43052 | 	always @(negedge clk) if (ifu_exu_ren3_d) begin
    43053 | 	  case (thr_rs3[4:0])
    43054 | 	    5'b0:
    43055 | 	      irf_byp_rs3_data_d <= rd_data00;
    43056 | 	    5'b1:
    43057 | 	      irf_byp_rs3_data_d <= rd_data01;
    43058 | 	    5'b00010:
    43059 | 	      irf_byp_rs3_data_d <= rd_data02;
    43060 | 	    5'b00011:
    43061 | 	      irf_byp_rs3_data_d <= rd_data03;
    43062 | 	    5'b00100:
    43063 | 	      irf_byp_rs3_data_d <= rd_data04;
    43064 | 	    5'b00101:
    43065 | 	      irf_byp_rs3_data_d <= rd_data05;
    43066 | 	    5'b00110:
    43067 | 	      irf_byp_rs3_data_d <= rd_data06;
    43068 | 	    5'b00111:
    43069 | 	      irf_byp_rs3_data_d <= rd_data07;
    43070 | 	    5'b01000:
    43071 | 	      irf_byp_rs3_data_d <= rd_data08;
    43072 | 	    5'b01001:
    43073 | 	      irf_byp_rs3_data_d <= rd_data09;
    43074 | 	    5'b01010:
    43075 | 	      irf_byp_rs3_data_d <= rd_data10;
    43076 | 	    5'b01011:
    43077 | 	      irf_byp_rs3_data_d <= rd_data11;
    43078 | 	    5'b01100:
    43079 | 	      irf_byp_rs3_data_d <= rd_data12;
    43080 | 	    5'b01101:
    43081 | 	      irf_byp_rs3_data_d <= rd_data13;
    43082 | 	    5'b01110:
    43083 | 	      irf_byp_rs3_data_d <= rd_data14;
    43084 | 	    5'b01111:
    43085 | 	      irf_byp_rs3_data_d <= rd_data15;
    43086 | 	    5'b10000:
    43087 | 	      irf_byp_rs3_data_d <= rd_data16;
    43088 | 	    5'b10001:
    43089 | 	      irf_byp_rs3_data_d <= rd_data17;
    43090 | 	    5'b10010:
    43091 | 	      irf_byp_rs3_data_d <= rd_data18;
    43092 | 	    5'b10011:
    43093 | 	      irf_byp_rs3_data_d <= rd_data19;
    43094 | 	    5'b10100:
    43095 | 	      irf_byp_rs3_data_d <= rd_data20;
    43096 | 	    5'b10101:
    43097 | 	      irf_byp_rs3_data_d <= rd_data21;
    43098 | 	    5'b10110:
    43099 | 	      irf_byp_rs3_data_d <= rd_data22;
    43100 | 	    5'b10111:
    43101 | 	      irf_byp_rs3_data_d <= rd_data23;
    43102 | 	    5'b11000:
    43103 | 	      irf_byp_rs3_data_d <= rd_data24;
    43104 | 	    5'b11001:
    43105 | 	      irf_byp_rs3_data_d <= rd_data25;
    43106 | 	    5'b11010:
    43107 | 	      irf_byp_rs3_data_d <= rd_data26;
    43108 | 	    5'b11011:
    43109 | 	      irf_byp_rs3_data_d <= rd_data27;
    43110 | 	    5'b11100:
    43111 | 	      irf_byp_rs3_data_d <= rd_data28;
    43112 | 	    5'b11101:
    43113 | 	      irf_byp_rs3_data_d <= rd_data29;
    43114 | 	    5'b11110:
    43115 | 	      irf_byp_rs3_data_d <= rd_data30;
    43116 | 	    5'b11111:
    43117 | 	      irf_byp_rs3_data_d <= rd_data31;
    43118 | 	  endcase
    43119 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1143, Match #1152, Match #1169, Match #1172, Match #1176, Match #1181, Match #1182, Match #1186, Match #1195, Match #1198] Lines: 189186-189222
    189186 | always @ (posedge clk)
    189187 | begin
    189188 |     if (!rst_n)
    189189 |     begin
    189190 |         valid_S2_f <= 1'b0;
    189191 |         msg_type_S2_f <= 0;
    189192 |         data_size_S2_f <= 0;
    189193 |         cache_type_S2_f <= 0;
    189194 |         l2_miss_S2_f <= 0;
    189195 | 
    189196 |         mshr_smc_miss_S2_f <= 0;
    189197 | 
    189198 |         msg_from_mshr_S2_f <= 1'b0;
    189199 |         mshr_pending_index_S2_f <= 0;
    189200 |         special_addr_type_S2_f <= 0;
    189201 |         msg_data_rd_S2_f <= 0;
    189202 |     end
    189203 |     else if (!stall_S2)
    189204 |     begin
    189205 |         valid_S2_f <= valid_S1_next;
    189206 |         msg_type_S2_f <= msg_type_trans_S1;
    189207 |         data_size_S2_f <= data_size_S1;
    189208 |         cache_type_S2_f <= cache_type_S1;
    189209 |         l2_miss_S2_f <= l2_miss_S1;
    189210 | 
    189211 | 
    189212 | 
    189213 | 
    189214 |         mshr_smc_miss_S2_f <= (mshr_pending_S1 == 1'b1) ? pending_mshr_smc_miss_S1 : (mshr_hit_S1 && cam_mshr_smc_miss_S1);
    189215 |  // L2_CAM_MSHR
    189216 | 
    189217 |         msg_from_mshr_S2_f <= msg_from_mshr_S1;
    189218 |         mshr_pending_index_S2_f <= mshr_pending_index_S1;
    189219 |         special_addr_type_S2_f <= special_addr_type_S1;
    189220 |         msg_data_rd_S2_f <= msg_data_rd_S1;
    189221 |     end
    189222 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10209] Lines: 3820-4006
    3820 |     always @ *
    3821 |     begin
    3822 |         // LFSR should never be running
    3823 |         esl_stsm_lfsr_step = 1'b0;
    3824 | 
    3825 |         // Default is to clear the counter
    3826 |         esl_stsm_timeout_counter_step = 1'b0;
    3827 |         esl_stsm_timeout_counter_clear = 1'b1;
    3828 |         esl_stsm_timeout_counter_set = 1'b0;
    3829 | 
    3830 |         // Never use offset register
    3831 |         esl_stsm_pc_va_diff_offset_we = 1'b0;
    3832 |         esl_stsm_pc_va_diff_offset_clear = 1'b1;
    3833 | 
    3834 |         // Never use the shift register
    3835 |         esl_stsm_timeout_shiftreg_step = 1'b0;
    3836 |         esl_stsm_timeout_shiftreg_set = 1'b1;
    3837 | 
    3838 |         // Always compare to configured timeout
    3839 |         esl_stsm_timeout_counter_cmp_config = 1'b1;
    3840 | 
    3841 |         // Look for trigger in diverged state
    3842 |         if (esl_stsm_trigger && (esl_state_f == DIVERGED))
    3843 |         begin
    3844 |             // If at least one thread is not ready, we will just wait
    3845 |             // TODO: We may want to change this
    3846 |             if (!(swl_esl_thr_sprdy_or_urdy[0] && swl_esl_thr_sprdy_or_urdy[1]))
    3847 |             begin
    3848 |                 esl_stsm_state_next = DIVERGED;
    3849 |                 esl_stsm_fcl_nextthr_bf = 4'b0000;
    3850 |                 esl_stsm_fcl_switch_bf = 1'b0;
    3851 |                 esl_stsm_fcl_ntr_s = 1'b1; // Note: this switches out any running threads
    3852 | 
    3853 |                 // Leave counter alone
    3854 |                 esl_stsm_timeout_counter_step = 1'b0;
    3855 |                 esl_stsm_timeout_counter_clear = 1'b0;
    3856 |                 esl_stsm_timeout_counter_set = 1'b0;
    3857 |             end
    3858 |             // Otherwise, both threads are ready
    3859 |             else
    3860 |             begin
    3861 |                 // If both instructions are not ready, we will just wait
    3862 |                 // TODO: We may want to change this
    3863 |                 if (!(fcl_esl_tinst_vld_s[0] && fcl_esl_tinst_vld_s[1]))
    3864 |                 begin
    3865 |                     esl_stsm_state_next = DIVERGED;
    3866 |                     // If both instructions are not ready, alternate fetching threads
    3867 |                     if (!fcl_esl_tinst_vld_s[0] && !fcl_esl_tinst_vld_s[1])
    3868 |                     begin
    3869 |                         if (fcl_esl_thr_f == 4'b0001)
    3870 |                             esl_stsm_fcl_nextthr_bf = 4'b0010;
    3871 |                         else
    3872 |                             esl_stsm_fcl_nextthr_bf = 4'b0001;
    3873 |                     end
    3874 |                     // If only thr0 instruction is not ready, select it
    3875 |                     else if(!fcl_esl_tinst_vld_s[0])
    3876 |                     begin
    3877 |                         esl_stsm_fcl_nextthr_bf = 4'b0001;
    3878 |                     end
    3879 |                     // If only thr1 instruction is not ready, select it
    3880 |                     else if (!fcl_esl_tinst_vld_s[1])
    3881 |                     begin
    3882 |                         esl_stsm_fcl_nextthr_bf = 4'b0010;
    3883 |                     end
    3884 |                     esl_stsm_fcl_switch_bf = 1'b1;
    3885 |                     esl_stsm_fcl_ntr_s = 1'b1;
    3886 | 
    3887 |                     // Leave counter alone
    3888 |                     esl_stsm_timeout_counter_step = 1'b0;
    3889 |                     esl_stsm_timeout_counter_clear = 1'b0;
    3890 |                     esl_stsm_timeout_counter_set = 1'b0;
    3891 |                 end
    3892 |                 // Otherwise, both threads are ready and both instructions are ready
    3893 |                 else
    3894 |                 begin
    3895 |                     // Check if instructions match or opcodes match
    3896 |                     if (esl_tirs_eql_s || esl_ops_eql_s)
    3897 |                     begin
    3898 |                         // If phys address of PCs are equal,
    3899 |                         // we have converged
    3900 |                         if (esl_pcs_pa_eql_s && !esl_unresolved_br && !esl_brtrp_target_pc_bf_f)
    3901 |                             esl_stsm_state_next = CONVERGED_DRAFT;
    3902 |                         // Otherwise, we will just draft these
    3903 |                         // instructions and come back to diverged
    3904 |                         else
    3905 |                             esl_stsm_state_next = DIVERGED_DRAFT;
    3906 | 
    3907 |                         // Select thr0 for next cycle
    3908 |                         esl_stsm_fcl_nextthr_bf = 4'b0001;
    3909 |                         esl_stsm_fcl_switch_bf = 1'b1;
    3910 |                         esl_stsm_fcl_ntr_s = 1'b1;
    3911 | 
    3912 |                         // Clear counter
    3913 |                         esl_stsm_timeout_counter_step = 1'b0;
    3914 |                         esl_stsm_timeout_counter_clear = 1'b1;
    3915 |                         esl_stsm_timeout_counter_set = 1'b0;
    3916 |                     end
    3917 |                     else
    3918 |                     begin
    3919 |                         // Always stay in diverged state
    3920 |                         esl_stsm_state_next = DIVERGED;
    3921 |                         // Select thread with the minimum VA PC if the difference is less
    3922 |                         // than a threshold, otherwise alternate
    3923 |                         if (esl_pc_va_diff_lt_thresh_s)
    3924 |                         begin
    3925 |                             // If we have hit the timeout in selecting the minimum PC,
    3926 |                             // select the maximum PC
    3927 |                             if (esl_counter_timeout)
    3928 |                             begin
    3929 |                                 if (esl_min_pc_va_s == 4'b0001)
    3930 |                                     esl_stsm_fcl_nextthr_bf = 4'b0010;
    3931 |                                 else
    3932 |                                     esl_stsm_fcl_nextthr_bf = 4'b0001;
    3933 | 
    3934 |                                 // Clear the timer
    3935 |                                 esl_stsm_timeout_counter_step = 1'b0;
    3936 |                                 esl_stsm_timeout_counter_clear = 1'b1;
    3937 |                                 esl_stsm_timeout_counter_set = 1'b0;
    3938 |                             end
    3939 |                             // Otherwise, select minimum PC and increment timeout
    3940 |                             else
    3941 |                             begin
    3942 |                                 esl_stsm_fcl_nextthr_bf = esl_min_pc_va_s;
    3943 |                                 // Increment counter
    3944 |                                 esl_stsm_timeout_counter_step = 1'b1;
    3945 |                                 esl_stsm_timeout_counter_clear = 1'b0;
    3946 |                                 esl_stsm_timeout_counter_set = 1'b0;
    3947 |                             end
    3948 |                         end
    3949 |                         else
    3950 |                         begin
    3951 |                             if (fcl_esl_thr_f == 4'b0001)
    3952 |                                 esl_stsm_fcl_nextthr_bf = 4'b0010;
    3953 |                             else
    3954 |                                 esl_stsm_fcl_nextthr_bf = 4'b0001;
    3955 | 
    3956 |                             // Clear the timer
    3957 |                             esl_stsm_timeout_counter_step = 1'b0;
    3958 |                             esl_stsm_timeout_counter_clear = 1'b1;
    3959 |                             esl_stsm_timeout_counter_set = 1'b0;
    3960 |                         end
    3961 |                         esl_stsm_fcl_switch_bf = 1'b1;
    3962 |                         esl_stsm_fcl_ntr_s = 1'b1;
    3963 |                     end
    3964 |                 end
    3965 |             end
    3966 |         end
    3967 |         else if (esl_stsm_trigger && (esl_state_f == DIVERGED_DIFFERENT_CODE_RCFG0))
    3968 |         begin
    3969 |             // Try to recover
    3970 |             esl_stsm_state_next = DIVERGED;
    3971 |             esl_stsm_fcl_nextthr_bf = 4'b0000;
    3972 |             esl_stsm_fcl_switch_bf = 1'b0;
    3973 |             esl_stsm_fcl_ntr_s = 1'b0;
    3974 |         end
    3975 |         else if (esl_stsm_trigger && (esl_state_f == RCFG1))
    3976 |         begin
    3977 |             // Try to recover
    3978 |             esl_stsm_state_next = DIVERGED;
    3979 |             esl_stsm_fcl_nextthr_bf = 4'b0000;
    3980 |             esl_stsm_fcl_switch_bf = 1'b0;
    3981 |             esl_stsm_fcl_ntr_s = 1'b0;
    3982 |         end
    3983 |         else if (esl_stsm_trigger && (esl_state_f == RCFG2))
    3984 |         begin
    3985 |             // Try to recover
    3986 |             esl_stsm_state_next = DIVERGED;
    3987 |             esl_stsm_fcl_nextthr_bf = 4'b0000;
    3988 |             esl_stsm_fcl_switch_bf = 1'b0;
    3989 |             esl_stsm_fcl_ntr_s = 1'b0;
    3990 |         end
    3991 |         else if (esl_stsm_trigger && (esl_state_f == RCFG3))
    3992 |         begin
    3993 |             // Try to recover
    3994 |             esl_stsm_state_next = DIVERGED;
    3995 |             esl_stsm_fcl_nextthr_bf = 4'b0000;
    3996 |             esl_stsm_fcl_switch_bf = 1'b0;
    3997 |             esl_stsm_fcl_ntr_s = 1'b0;
    3998 |         end
    3999 |         else
    4000 |         begin
    4001 |             esl_stsm_state_next = 3'bxx;
    4002 |             esl_stsm_fcl_nextthr_bf = 4'bxxxx;
    4003 |             esl_stsm_fcl_switch_bf = 1'bx;
    4004 |             esl_stsm_fcl_ntr_s = 1'bx;
    4005 |         end
    4006 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12484, Match #7750, Match #7771, Match #7772, Match #7792, Match #7793, Match #7808, Match #7822, Match #7920, Match #7966, Match #7971, Match #8065, Match #8090, Match #8397, Match #8398, Match #8399, Match #8400, Match #8401, Match #8402, Match #8403, Match #8404, Match #8405, Match #8406, Match #8407, Match #8408, Match #8409, Match #8410, Match #8411, Match #8412, Match #8413, Match #8414, Match #8415, Match #8416, Match #8417, Match #8418, Match #8419, Match #8420, Match #8676, Match #8677, Match #8678, Match #8679, Match #8680, Match #8681, Match #8682, Match #8683, Match #8684, Match #8685, Match #8686, Match #8687, Match #8688, Match #8689, Match #8690, Match #8691, Match #8825, Match #8826, Match #8846, Match #8847, Match #8855, Match #8901, Match #8902, Match #8903, Match #8904, Match #8905, Match #8906, Match #8907, Match #8908, Match #8917, Match #8918, Match #8919, Match #8920, Match #8921, Match #8922, Match #8923, Match #8924, Match #9066, Match #9068, Match #9070, Match #9072, Match #9075, Match #9078, Match #9092, Match #9094, Match #9097, Match #9099, Match #9103, Match #9104, Match #9105, Match #9106, Match #9107, Match #9109, Match #9582, Match #9583, Match #9584, Match #9585, Match #9590, Match #9591, Match #9592, Match #9593, Match #9595, Match #9596, Match #9597, Match #9598, Match #9607, Match #9608, Match #9609, Match #9610, Match #9612, Match #9615, Match #9631, Match #9633, Match #9635, Match #9637] Lines: 17367-17369
    17367 |   always @ (rclk or enb_l or tmb_l)
    17368 |     if (!rclk)  //latch opens on rclk low phase
    17369 |       clken = !enb_l | !tmb_l;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11139] Lines: 304025-304031
    304025 | always @ (posedge rclk)
    304026 | begin
    304027 |    if (rtap_core_val && rtap_core_id == 4'd7)
    304028 |    begin
    304029 |       jtag_breakpoint_pc <= rtap_core_data[47:0];
    304030 |    end
    304031 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6492] Lines: 112572-112578
    112572 | always @ (posedge clk)
    112573 | begin
    112574 |    if (!rst_n)
    112575 |       last_req_source <= 0;
    112576 |    else
    112577 |       last_req_source <= req_source;
    112578 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6374] Lines: 160813-160823
    160813 | always @ (posedge clk)
    160814 | begin
    160815 |     if (!rst_n)
    160816 |     begin
    160817 |         ctrl_reg_f <= 0;
    160818 |     end
    160819 |     else if (ctrl_reg_wr_en)
    160820 |     begin
    160821 |         ctrl_reg_f <= reg_data_in;
    160822 |     end
    160823 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10263] Lines: 100307-100487
    100307 | always  @ ( negedge clk )
    100308 | 	begin
    100309 | 
    100310 |            begin
    100311 |                         /*if (demap_all)  begin
    100312 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100313 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100314 |                                                 & tlb_entry_vld[n]) ;
    100315 |                                 end
    100316 |                         else    begin */
    100317 |                                 if (demap_auto & demap_other) ademap_hit[0]    =
    100318 |                                         (~mismatch[0] & demap_other & tlb_entry_vld[0]) ;
    100319 |                                 //end
    100320 | 			end
    100321 |            begin
    100322 |                         /*if (demap_all)  begin
    100323 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100324 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100325 |                                                 & tlb_entry_vld[n]) ;
    100326 |                                 end
    100327 |                         else    begin */
    100328 |                                 if (demap_auto & demap_other) ademap_hit[1]    =
    100329 |                                         (~mismatch[1] & demap_other & tlb_entry_vld[1]) ;
    100330 |                                 //end
    100331 | 			end
    100332 |            begin
    100333 |                         /*if (demap_all)  begin
    100334 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100335 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100336 |                                                 & tlb_entry_vld[n]) ;
    100337 |                                 end
    100338 |                         else    begin */
    100339 |                                 if (demap_auto & demap_other) ademap_hit[2]    =
    100340 |                                         (~mismatch[2] & demap_other & tlb_entry_vld[2]) ;
    100341 |                                 //end
    100342 | 			end
    100343 |            begin
    100344 |                         /*if (demap_all)  begin
    100345 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100346 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100347 |                                                 & tlb_entry_vld[n]) ;
    100348 |                                 end
    100349 |                         else    begin */
    100350 |                                 if (demap_auto & demap_other) ademap_hit[3]    =
    100351 |                                         (~mismatch[3] & demap_other & tlb_entry_vld[3]) ;
    100352 |                                 //end
    100353 | 			end
    100354 |            begin
    100355 |                         /*if (demap_all)  begin
    100356 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100357 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100358 |                                                 & tlb_entry_vld[n]) ;
    100359 |                                 end
    100360 |                         else    begin */
    100361 |                                 if (demap_auto & demap_other) ademap_hit[4]    =
    100362 |                                         (~mismatch[4] & demap_other & tlb_entry_vld[4]) ;
    100363 |                                 //end
    100364 | 			end
    100365 |            begin
    100366 |                         /*if (demap_all)  begin
    100367 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100368 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100369 |                                                 & tlb_entry_vld[n]) ;
    100370 |                                 end
    100371 |                         else    begin */
    100372 |                                 if (demap_auto & demap_other) ademap_hit[5]    =
    100373 |                                         (~mismatch[5] & demap_other & tlb_entry_vld[5]) ;
    100374 |                                 //end
    100375 | 			end
    100376 |            begin
    100377 |                         /*if (demap_all)  begin
    100378 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100379 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100380 |                                                 & tlb_entry_vld[n]) ;
    100381 |                                 end
    100382 |                         else    begin */
    100383 |                                 if (demap_auto & demap_other) ademap_hit[6]    =
    100384 |                                         (~mismatch[6] & demap_other & tlb_entry_vld[6]) ;
    100385 |                                 //end
    100386 | 			end
    100387 |            begin
    100388 |                         /*if (demap_all)  begin
    100389 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100390 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100391 |                                                 & tlb_entry_vld[n]) ;
    100392 |                                 end
    100393 |                         else    begin */
    100394 |                                 if (demap_auto & demap_other) ademap_hit[7]    =
    100395 |                                         (~mismatch[7] & demap_other & tlb_entry_vld[7]) ;
    100396 |                                 //end
    100397 | 			end
    100398 |            begin
    100399 |                         /*if (demap_all)  begin
    100400 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100401 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100402 |                                                 & tlb_entry_vld[n]) ;
    100403 |                                 end
    100404 |                         else    begin */
    100405 |                                 if (demap_auto & demap_other) ademap_hit[8]    =
    100406 |                                         (~mismatch[8] & demap_other & tlb_entry_vld[8]) ;
    100407 |                                 //end
    100408 | 			end
    100409 |            begin
    100410 |                         /*if (demap_all)  begin
    100411 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100412 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100413 |                                                 & tlb_entry_vld[n]) ;
    100414 |                                 end
    100415 |                         else    begin */
    100416 |                                 if (demap_auto & demap_other) ademap_hit[9]    =
    100417 |                                         (~mismatch[9] & demap_other & tlb_entry_vld[9]) ;
    100418 |                                 //end
    100419 | 			end
    100420 |            begin
    100421 |                         /*if (demap_all)  begin
    100422 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100423 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100424 |                                                 & tlb_entry_vld[n]) ;
    100425 |                                 end
    100426 |                         else    begin */
    100427 |                                 if (demap_auto & demap_other) ademap_hit[10]    =
    100428 |                                         (~mismatch[10] & demap_other & tlb_entry_vld[10]) ;
    100429 |                                 //end
    100430 | 			end
    100431 |            begin
    100432 |                         /*if (demap_all)  begin
    100433 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100434 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100435 |                                                 & tlb_entry_vld[n]) ;
    100436 |                                 end
    100437 |                         else    begin */
    100438 |                                 if (demap_auto & demap_other) ademap_hit[11]    =
    100439 |                                         (~mismatch[11] & demap_other & tlb_entry_vld[11]) ;
    100440 |                                 //end
    100441 | 			end
    100442 |            begin
    100443 |                         /*if (demap_all)  begin
    100444 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100445 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100446 |                                                 & tlb_entry_vld[n]) ;
    100447 |                                 end
    100448 |                         else    begin */
    100449 |                                 if (demap_auto & demap_other) ademap_hit[12]    =
    100450 |                                         (~mismatch[12] & demap_other & tlb_entry_vld[12]) ;
    100451 |                                 //end
    100452 | 			end
    100453 |            begin
    100454 |                         /*if (demap_all)  begin
    100455 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100456 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100457 |                                                 & tlb_entry_vld[n]) ;
    100458 |                                 end
    100459 |                         else    begin */
    100460 |                                 if (demap_auto & demap_other) ademap_hit[13]    =
    100461 |                                         (~mismatch[13] & demap_other & tlb_entry_vld[13]) ;
    100462 |                                 //end
    100463 | 			end
    100464 |            begin
    100465 |                         /*if (demap_all)  begin
    100466 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100467 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100468 |                                                 & tlb_entry_vld[n]) ;
    100469 |                                 end
    100470 |                         else    begin */
    100471 |                                 if (demap_auto & demap_other) ademap_hit[14]    =
    100472 |                                         (~mismatch[14] & demap_other & tlb_entry_vld[14]) ;
    100473 |                                 //end
    100474 | 			end
    100475 |            begin
    100476 |                         /*if (demap_all)  begin
    100477 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    100478 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    100479 |                                                 & tlb_entry_vld[n]) ;
    100480 |                                 end
    100481 |                         else    begin */
    100482 |                                 if (demap_auto & demap_other) ademap_hit[15]    =
    100483 |                                         (~mismatch[15] & demap_other & tlb_entry_vld[15]) ;
    100484 |                                 //end
    100485 | 			end
    100486 | 
    100487 | 	end  // always

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12524, Match #12525, Match #12526, Match #12527, Match #12528, Match #12529, Match #12530, Match #12531, Match #12532, Match #12533, Match #12534, Match #12535, Match #12536, Match #12537, Match #12538, Match #12539, Match #12540, Match #12541, Match #12542, Match #12543, Match #12544, Match #12545, Match #12546, Match #12547, Match #12548, Match #12549, Match #12550, Match #12551, Match #12552, Match #12553, Match #12564, Match #12565, Match #12566, Match #12567, Match #12568, Match #12569, Match #12570, Match #12571, Match #12572, Match #12573, Match #12574, Match #12575, Match #12576, Match #12577, Match #12578, Match #12579, Match #12580, Match #12581] Lines: 12578-12698
    12578 | always @ (posedge clk)
    12579 | begin
    12580 |     if (rst)
    12581 |     begin
    12582 |         repCredit_0 <= {6{1'b0}};
    12583 |         repCredit_1 <= {6{1'b0}};
    12584 |         repCredit_2 <= {6{1'b0}};
    12585 |         repCredit_3 <= {6{1'b0}};
    12586 |         repCredit_4 <= {6{1'b0}};
    12587 |         repCredit_5 <= {6{1'b0}};
    12588 |         repCredit_6 <= {6{1'b0}};
    12589 |         repCredit_7 <= {6{1'b0}};
    12590 |         repCredit_8 <= {6{1'b0}};
    12591 |         repCredit_9 <= {6{1'b0}};
    12592 | 
    12593 |         repInterval <= {16{1'b0}};
    12594 |         total_stall_cycles <= {16{1'b0}};
    12595 | 
    12596 |         interval_0 <= {9+1{1'b0}};
    12597 |         interval_1 <= {9+1{1'b0}};
    12598 |         interval_2 <= {9+1{1'b0}};
    12599 |         interval_3 <= {9+1{1'b0}};
    12600 |         interval_4 <= {9+1{1'b0}};
    12601 |         interval_5 <= {9+1{1'b0}};
    12602 |         interval_6 <= {9+1{1'b0}};
    12603 |         interval_7 <= {9+1{1'b0}};
    12604 |         interval_8 <= {9+1{1'b0}};
    12605 |         interval_9 <= {9+1{1'b0}};
    12606 |         interval_10 <= {9+1{1'b0}};
    12607 |         interval_11 <= {9+1{1'b0}};
    12608 |         interval_12 <= {9+1{1'b0}};
    12609 |         interval_13 <= {9+1{1'b0}};
    12610 |         interval_14 <= {9+1{1'b0}};
    12611 |         interval_15 <= {9+1{1'b0}};
    12612 | 
    12613 |         bin_used_0 <= 4'b0;
    12614 |         bin_used_1 <= 4'b0;
    12615 |         bin_used_2 <= 4'b0;
    12616 |         bin_used_3 <= 4'b0;
    12617 |         bin_used_4 <= 4'b0;
    12618 |         bin_used_5 <= 4'b0;
    12619 |         bin_used_6 <= 4'b0;
    12620 |         bin_used_7 <= 4'b0;
    12621 |         bin_used_8 <= 4'b0;
    12622 |         bin_used_9 <= 4'b0;
    12623 |         bin_used_10 <= 4'b0;
    12624 |         bin_used_11 <= 4'b0;
    12625 |         bin_used_12 <= 4'b0;
    12626 |         bin_used_13 <= 4'b0;
    12627 |         bin_used_14 <= 4'b0;
    12628 |         bin_used_15 <= 4'b0;
    12629 | 
    12630 |         sat_counter <= {9{1'b0}};
    12631 | 
    12632 |         add_counter <= {9{1'b0}};
    12633 | 
    12634 |         replenishCycles <= {16{1'b0}};
    12635 |         binScale <= {10{1'b0}};
    12636 |     end
    12637 |     else if (func_en)
    12638 |     begin
    12639 |         if (proc_ld) begin
    12640 |             repCredit_0 <= creditIn_0;
    12641 |             repCredit_1 <= creditIn_1;
    12642 |             repCredit_2 <= creditIn_2;
    12643 |             repCredit_3 <= creditIn_3;
    12644 |             repCredit_4 <= creditIn_4;
    12645 |             repCredit_5 <= creditIn_5;
    12646 |             repCredit_6 <= creditIn_6;
    12647 |             repCredit_7 <= creditIn_7;
    12648 |             repCredit_8 <= creditIn_8;
    12649 |             repCredit_9 <= creditIn_9;
    12650 |             replenishCycles <= replenishCyclesIn;
    12651 |             binScale <= binScaleIn;
    12652 | 
    12653 |         end
    12654 | 
    12655 |         sat_counter <= next_sat_counter;
    12656 |         add_counter <= next_add_counter;
    12657 |         bin_used_0 <= bin_number_0;
    12658 |         bin_used_1 <= bin_number_1;
    12659 |         bin_used_2 <= bin_number_2;
    12660 |         bin_used_3 <= bin_number_3;
    12661 |         bin_used_4 <= bin_number_4;
    12662 |         bin_used_5 <= bin_number_5;
    12663 |         bin_used_6 <= bin_number_6;
    12664 |         bin_used_7 <= bin_number_7;
    12665 |         bin_used_8 <= bin_number_8;
    12666 |         bin_used_9 <= bin_number_9;
    12667 |         bin_used_10 <= bin_number_10;
    12668 |         bin_used_11 <= bin_number_11;
    12669 |         bin_used_12 <= bin_number_12;
    12670 |         bin_used_13 <= bin_number_13;
    12671 |         bin_used_14 <= bin_number_14;
    12672 |         bin_used_15 <= bin_number_15;
    12673 | 
    12674 | 
    12675 |         interval_0 <= sum_counter_0;
    12676 |         interval_1 <= sum_counter_1;
    12677 |         interval_2 <= sum_counter_2;
    12678 |         interval_3 <= sum_counter_3;
    12679 |         interval_4 <= sum_counter_4;
    12680 |         interval_5 <= sum_counter_5;
    12681 |         interval_6 <= sum_counter_6;
    12682 |         interval_7 <= sum_counter_7;
    12683 |         interval_8 <= sum_counter_8;
    12684 |         interval_9 <= sum_counter_9;
    12685 |         interval_10 <= sum_counter_10;
    12686 |         interval_11 <= sum_counter_11;
    12687 |         interval_12 <= sum_counter_12;
    12688 |         interval_13 <= sum_counter_13;
    12689 |         interval_14 <= sum_counter_14;
    12690 |         interval_15 <= sum_counter_15;
    12691 | 
    12692 | 
    12693 | 
    12694 |         total_stall_cycles <= next_total_stall_cycles;
    12695 |         repInterval <= next_repInterval;
    12696 | 
    12697 |     end
    12698 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10129, Match #10130, Match #10136, Match #10138] Lines: 85863-85883
    85863 | always @(posedge clk)
    85864 |   begin
    85865 |     dcache_alt_mx_sel_m   <= sehold ? dcache_alt_mx_sel_m : dcache_alt_mx_sel_e;
    85866 | 
    85867 |     dcache_alt_rsel_way_m <= sehold ? dcache_alt_rsel_way_m : dcache_alt_rsel_way_e;
    85868 | 
    85869 |     dcache_rwaddr_m[(6 + 4):3] <= sehold ? dcache_rwaddr_m[(6 + 4):3] : dcache_rwaddr_e[(6 + 4):3] ;
    85870 | 
    85871 |     dcache_raddr_m[(6 + 4):3] <= sehold ? dcache_raddr_m[(6 + 4):3] : dcache_raddr_e[(6 + 4):3] ;
    85872 | 
    85873 |     dcache_rvld_m         <= sehold ? dcache_rvld_m  : dcache_rvld_e ;
    85874 | 
    85875 |     wvld_m                <= sehold ?  wvld_m : dcache_wvld_e ;
    85876 | 
    85877 |     dcache_wdata_m[144-1:0] <= sehold ?  dcache_wdata_m[144-1:0] : dcache_wdata_e[144-1:0] ;
    85878 | 
    85879 |     dcache_wr_rway_m[4-1:0] <= sehold ?  dcache_wr_rway_m[4-1:0] : dcache_wr_rway_e[4-1:0] ;
    85880 | 
    85881 |     byte_wr_enable[15:0]  <= sehold ? byte_wr_enable[15:0] : dcache_byte_wr_en_e[15:0] ;
    85882 | 
    85883 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #8986, Match #8987] Lines: 83824-83890
    83824 | always @ (negedge rclk)
    83825 | 	begin
    83826 | 
    83827 | 	if(wptr_vld) begin
    83828 | 		if(~rst_tri_en) begin
    83829 | 			stb_ramc[stb_addr] <= wdata_ramc[44:0];
    83830 |             stb_csm_ramc[stb_addr] <= wcsm_ramc;
    83831 | 			stb_rdata_ramc[44:0] <=  wdata_ramc[44:0];
    83832 |             stb_rcsm_ramc <= wcsm_ramc;
    83833 |                 end else begin
    83834 | 			stb_rdata_ramc[44:0] <=  stb_ramc[stb_addr];
    83835 |             stb_rcsm_ramc <= stb_csm_ramc[stb_addr];
    83836 | 		end
    83837 | 	end
    83838 | 
    83839 | 
    83840 | 
    83841 | 
    83842 | 
    83843 | 
    83844 | 
    83845 | 
    83846 | 
    83847 | 
    83848 | 
    83849 | 
    83850 | 
    83851 | 
    83852 | 
    83853 | 
    83854 | 
    83855 | 
    83856 | 
    83857 | 
    83858 | 
    83859 | 
    83860 | // Read
    83861 | 
    83862 | 		if(rptr_vld & ~scan_ena) begin
    83863 | 			if (rptr_vld & wptr_vld & ~rst_tri_en) begin
    83864 | 				stb_rdata_ramc[44:0] <=  wdata_ramc[44:0];
    83865 |                 stb_rcsm_ramc <= wcsm_ramc;
    83866 | 			end
    83867 | 			else begin
    83868 | 				stb_rdata_ramc[44:0] <=  stb_ramc[stb_addr];
    83869 |                 stb_rcsm_ramc <= stb_csm_ramc[stb_addr];
    83870 | 			end
    83871 | 		end
    83872 | 
    83873 | 
    83874 | 
    83875 | 
    83876 | 
    83877 | 
    83878 | 
    83879 | 
    83880 | 
    83881 | 
    83882 | 
    83883 | 
    83884 | 
    83885 | 
    83886 | 
    83887 | 
    83888 | 
    83889 | 
    83890 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6475] Lines: 120164-120174
    120164 | always @ (posedge clk)
    120165 | begin
    120166 |     if (!rst_n)
    120167 |     begin
    120168 |         flit_state <= 0;
    120169 |     end
    120170 |     else
    120171 |     begin
    120172 |         flit_state <= flit_state_next;
    120173 |     end
    120174 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9372, Match #9373, Match #9374, Match #9381, Match #9384, Match #9387, Match #9388, Match #9389] Lines: 89877-91229
    89877 | always	@ (negedge clk)
    89878 | 	begin
    89879 |         if (((rw_index_vld & rw_wdline[0]) | (~rw_index_vld & tlb_entry_replace_d2[0])) & wr_vld_tmp & ~rw_disable)
    89880 | 		    begin
    89881 | 				if (~rst_tri_en)
    89882 | 					begin
    89883 |                     if (wr_csm_sel)
    89884 |                     begin
    89885 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    89886 |                     end
    89887 |                     else
    89888 |                     begin
    89889 |                         tte_csm_ram[0] <= tte_csm_buf[wr_tte_csm_thrid];
    89890 |                         tte_tag_ram[0] <= wr_tte_tag[58:0];	// CHANGE
    89891 |                         tte_data_ram[0] <= wr_tte_data[42:0];
    89892 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    89893 |                         tlb_entry_used[0] <= wr_tte_tag[24] ;
    89894 |                         tlb_entry_locked[0] = wr_tte_tag[25] ;
    89895 |                     end
    89896 | 					// write-thru
    89897 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    89898 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    89899 |                     rd_tte_csm <= wr_tte_csm;
    89900 | 					end
    89901 | 				else
    89902 | 					begin
    89903 | 					tmp_tag[58:0]=tte_tag_ram[0]; // use non-blocking
    89904 | 					tmp_data[42:0]=tte_data_ram[0];
    89905 |                     tmp_csm = tte_csm_ram[0];
    89906 | 					// INNO - read wins.
    89907 | 					rd_tte_tag[58:0] <=
    89908 | 					{tmp_tag[58:27], tlb_entry_vld[0],tlb_entry_locked[0],
    89909 | 					tlb_entry_used[0], tmp_tag[23:0]}  ;
    89910 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    89911 |                     rd_tte_csm <= tmp_csm;
    89912 | 					end
    89913 | 
    89914 | 			end
    89915 |         if (((rw_index_vld & rw_wdline[1]) | (~rw_index_vld & tlb_entry_replace_d2[1])) & wr_vld_tmp & ~rw_disable)
    89916 | 		    begin
    89917 | 				if (~rst_tri_en)
    89918 | 					begin
    89919 |                     if (wr_csm_sel)
    89920 |                     begin
    89921 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    89922 |                     end
    89923 |                     else
    89924 |                     begin
    89925 |                         tte_csm_ram[1] <= tte_csm_buf[wr_tte_csm_thrid];
    89926 |                         tte_tag_ram[1] <= wr_tte_tag[58:0];	// CHANGE
    89927 |                         tte_data_ram[1] <= wr_tte_data[42:0];
    89928 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    89929 |                         tlb_entry_used[1] <= wr_tte_tag[24] ;
    89930 |                         tlb_entry_locked[1] = wr_tte_tag[25] ;
    89931 |                     end
    89932 | 					// write-thru
    89933 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    89934 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    89935 |                     rd_tte_csm <= wr_tte_csm;
    89936 | 					end
    89937 | 				else
    89938 | 					begin
    89939 | 					tmp_tag[58:0]=tte_tag_ram[1]; // use non-blocking
    89940 | 					tmp_data[42:0]=tte_data_ram[1];
    89941 |                     tmp_csm = tte_csm_ram[1];
    89942 | 					// INNO - read wins.
    89943 | 					rd_tte_tag[58:0] <=
    89944 | 					{tmp_tag[58:27], tlb_entry_vld[1],tlb_entry_locked[1],
    89945 | 					tlb_entry_used[1], tmp_tag[23:0]}  ;
    89946 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    89947 |                     rd_tte_csm <= tmp_csm;
    89948 | 					end
    89949 | 
    89950 | 			end
    89951 |         if (((rw_index_vld & rw_wdline[2]) | (~rw_index_vld & tlb_entry_replace_d2[2])) & wr_vld_tmp & ~rw_disable)
    89952 | 		    begin
    89953 | 				if (~rst_tri_en)
    89954 | 					begin
    89955 |                     if (wr_csm_sel)
    89956 |                     begin
    89957 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    89958 |                     end
    89959 |                     else
    89960 |                     begin
    89961 |                         tte_csm_ram[2] <= tte_csm_buf[wr_tte_csm_thrid];
    89962 |                         tte_tag_ram[2] <= wr_tte_tag[58:0];	// CHANGE
    89963 |                         tte_data_ram[2] <= wr_tte_data[42:0];
    89964 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    89965 |                         tlb_entry_used[2] <= wr_tte_tag[24] ;
    89966 |                         tlb_entry_locked[2] = wr_tte_tag[25] ;
    89967 |                     end
    89968 | 					// write-thru
    89969 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    89970 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    89971 |                     rd_tte_csm <= wr_tte_csm;
    89972 | 					end
    89973 | 				else
    89974 | 					begin
    89975 | 					tmp_tag[58:0]=tte_tag_ram[2]; // use non-blocking
    89976 | 					tmp_data[42:0]=tte_data_ram[2];
    89977 |                     tmp_csm = tte_csm_ram[2];
    89978 | 					// INNO - read wins.
    89979 | 					rd_tte_tag[58:0] <=
    89980 | 					{tmp_tag[58:27], tlb_entry_vld[2],tlb_entry_locked[2],
    89981 | 					tlb_entry_used[2], tmp_tag[23:0]}  ;
    89982 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    89983 |                     rd_tte_csm <= tmp_csm;
    89984 | 					end
    89985 | 
    89986 | 			end
    89987 |         if (((rw_index_vld & rw_wdline[3]) | (~rw_index_vld & tlb_entry_replace_d2[3])) & wr_vld_tmp & ~rw_disable)
    89988 | 		    begin
    89989 | 				if (~rst_tri_en)
    89990 | 					begin
    89991 |                     if (wr_csm_sel)
    89992 |                     begin
    89993 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    89994 |                     end
    89995 |                     else
    89996 |                     begin
    89997 |                         tte_csm_ram[3] <= tte_csm_buf[wr_tte_csm_thrid];
    89998 |                         tte_tag_ram[3] <= wr_tte_tag[58:0];	// CHANGE
    89999 |                         tte_data_ram[3] <= wr_tte_data[42:0];
    90000 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90001 |                         tlb_entry_used[3] <= wr_tte_tag[24] ;
    90002 |                         tlb_entry_locked[3] = wr_tte_tag[25] ;
    90003 |                     end
    90004 | 					// write-thru
    90005 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90006 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90007 |                     rd_tte_csm <= wr_tte_csm;
    90008 | 					end
    90009 | 				else
    90010 | 					begin
    90011 | 					tmp_tag[58:0]=tte_tag_ram[3]; // use non-blocking
    90012 | 					tmp_data[42:0]=tte_data_ram[3];
    90013 |                     tmp_csm = tte_csm_ram[3];
    90014 | 					// INNO - read wins.
    90015 | 					rd_tte_tag[58:0] <=
    90016 | 					{tmp_tag[58:27], tlb_entry_vld[3],tlb_entry_locked[3],
    90017 | 					tlb_entry_used[3], tmp_tag[23:0]}  ;
    90018 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90019 |                     rd_tte_csm <= tmp_csm;
    90020 | 					end
    90021 | 
    90022 | 			end
    90023 |         if (((rw_index_vld & rw_wdline[4]) | (~rw_index_vld & tlb_entry_replace_d2[4])) & wr_vld_tmp & ~rw_disable)
    90024 | 		    begin
    90025 | 				if (~rst_tri_en)
    90026 | 					begin
    90027 |                     if (wr_csm_sel)
    90028 |                     begin
    90029 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90030 |                     end
    90031 |                     else
    90032 |                     begin
    90033 |                         tte_csm_ram[4] <= tte_csm_buf[wr_tte_csm_thrid];
    90034 |                         tte_tag_ram[4] <= wr_tte_tag[58:0];	// CHANGE
    90035 |                         tte_data_ram[4] <= wr_tte_data[42:0];
    90036 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90037 |                         tlb_entry_used[4] <= wr_tte_tag[24] ;
    90038 |                         tlb_entry_locked[4] = wr_tte_tag[25] ;
    90039 |                     end
    90040 | 					// write-thru
    90041 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90042 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90043 |                     rd_tte_csm <= wr_tte_csm;
    90044 | 					end
    90045 | 				else
    90046 | 					begin
    90047 | 					tmp_tag[58:0]=tte_tag_ram[4]; // use non-blocking
    90048 | 					tmp_data[42:0]=tte_data_ram[4];
    90049 |                     tmp_csm = tte_csm_ram[4];
    90050 | 					// INNO - read wins.
    90051 | 					rd_tte_tag[58:0] <=
    90052 | 					{tmp_tag[58:27], tlb_entry_vld[4],tlb_entry_locked[4],
    90053 | 					tlb_entry_used[4], tmp_tag[23:0]}  ;
    90054 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90055 |                     rd_tte_csm <= tmp_csm;
    90056 | 					end
    90057 | 
    90058 | 			end
    90059 |         if (((rw_index_vld & rw_wdline[5]) | (~rw_index_vld & tlb_entry_replace_d2[5])) & wr_vld_tmp & ~rw_disable)
    90060 | 		    begin
    90061 | 				if (~rst_tri_en)
    90062 | 					begin
    90063 |                     if (wr_csm_sel)
    90064 |                     begin
    90065 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90066 |                     end
    90067 |                     else
    90068 |                     begin
    90069 |                         tte_csm_ram[5] <= tte_csm_buf[wr_tte_csm_thrid];
    90070 |                         tte_tag_ram[5] <= wr_tte_tag[58:0];	// CHANGE
    90071 |                         tte_data_ram[5] <= wr_tte_data[42:0];
    90072 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90073 |                         tlb_entry_used[5] <= wr_tte_tag[24] ;
    90074 |                         tlb_entry_locked[5] = wr_tte_tag[25] ;
    90075 |                     end
    90076 | 					// write-thru
    90077 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90078 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90079 |                     rd_tte_csm <= wr_tte_csm;
    90080 | 					end
    90081 | 				else
    90082 | 					begin
    90083 | 					tmp_tag[58:0]=tte_tag_ram[5]; // use non-blocking
    90084 | 					tmp_data[42:0]=tte_data_ram[5];
    90085 |                     tmp_csm = tte_csm_ram[5];
    90086 | 					// INNO - read wins.
    90087 | 					rd_tte_tag[58:0] <=
    90088 | 					{tmp_tag[58:27], tlb_entry_vld[5],tlb_entry_locked[5],
    90089 | 					tlb_entry_used[5], tmp_tag[23:0]}  ;
    90090 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90091 |                     rd_tte_csm <= tmp_csm;
    90092 | 					end
    90093 | 
    90094 | 			end
    90095 |         if (((rw_index_vld & rw_wdline[6]) | (~rw_index_vld & tlb_entry_replace_d2[6])) & wr_vld_tmp & ~rw_disable)
    90096 | 		    begin
    90097 | 				if (~rst_tri_en)
    90098 | 					begin
    90099 |                     if (wr_csm_sel)
    90100 |                     begin
    90101 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90102 |                     end
    90103 |                     else
    90104 |                     begin
    90105 |                         tte_csm_ram[6] <= tte_csm_buf[wr_tte_csm_thrid];
    90106 |                         tte_tag_ram[6] <= wr_tte_tag[58:0];	// CHANGE
    90107 |                         tte_data_ram[6] <= wr_tte_data[42:0];
    90108 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90109 |                         tlb_entry_used[6] <= wr_tte_tag[24] ;
    90110 |                         tlb_entry_locked[6] = wr_tte_tag[25] ;
    90111 |                     end
    90112 | 					// write-thru
    90113 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90114 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90115 |                     rd_tte_csm <= wr_tte_csm;
    90116 | 					end
    90117 | 				else
    90118 | 					begin
    90119 | 					tmp_tag[58:0]=tte_tag_ram[6]; // use non-blocking
    90120 | 					tmp_data[42:0]=tte_data_ram[6];
    90121 |                     tmp_csm = tte_csm_ram[6];
    90122 | 					// INNO - read wins.
    90123 | 					rd_tte_tag[58:0] <=
    90124 | 					{tmp_tag[58:27], tlb_entry_vld[6],tlb_entry_locked[6],
    90125 | 					tlb_entry_used[6], tmp_tag[23:0]}  ;
    90126 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90127 |                     rd_tte_csm <= tmp_csm;
    90128 | 					end
    90129 | 
    90130 | 			end
    90131 |         if (((rw_index_vld & rw_wdline[7]) | (~rw_index_vld & tlb_entry_replace_d2[7])) & wr_vld_tmp & ~rw_disable)
    90132 | 		    begin
    90133 | 				if (~rst_tri_en)
    90134 | 					begin
    90135 |                     if (wr_csm_sel)
    90136 |                     begin
    90137 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90138 |                     end
    90139 |                     else
    90140 |                     begin
    90141 |                         tte_csm_ram[7] <= tte_csm_buf[wr_tte_csm_thrid];
    90142 |                         tte_tag_ram[7] <= wr_tte_tag[58:0];	// CHANGE
    90143 |                         tte_data_ram[7] <= wr_tte_data[42:0];
    90144 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90145 |                         tlb_entry_used[7] <= wr_tte_tag[24] ;
    90146 |                         tlb_entry_locked[7] = wr_tte_tag[25] ;
    90147 |                     end
    90148 | 					// write-thru
    90149 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90150 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90151 |                     rd_tte_csm <= wr_tte_csm;
    90152 | 					end
    90153 | 				else
    90154 | 					begin
    90155 | 					tmp_tag[58:0]=tte_tag_ram[7]; // use non-blocking
    90156 | 					tmp_data[42:0]=tte_data_ram[7];
    90157 |                     tmp_csm = tte_csm_ram[7];
    90158 | 					// INNO - read wins.
    90159 | 					rd_tte_tag[58:0] <=
    90160 | 					{tmp_tag[58:27], tlb_entry_vld[7],tlb_entry_locked[7],
    90161 | 					tlb_entry_used[7], tmp_tag[23:0]}  ;
    90162 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90163 |                     rd_tte_csm <= tmp_csm;
    90164 | 					end
    90165 | 
    90166 | 			end
    90167 |         if (((rw_index_vld & rw_wdline[8]) | (~rw_index_vld & tlb_entry_replace_d2[8])) & wr_vld_tmp & ~rw_disable)
    90168 | 		    begin
    90169 | 				if (~rst_tri_en)
    90170 | 					begin
    90171 |                     if (wr_csm_sel)
    90172 |                     begin
    90173 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90174 |                     end
    90175 |                     else
    90176 |                     begin
    90177 |                         tte_csm_ram[8] <= tte_csm_buf[wr_tte_csm_thrid];
    90178 |                         tte_tag_ram[8] <= wr_tte_tag[58:0];	// CHANGE
    90179 |                         tte_data_ram[8] <= wr_tte_data[42:0];
    90180 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90181 |                         tlb_entry_used[8] <= wr_tte_tag[24] ;
    90182 |                         tlb_entry_locked[8] = wr_tte_tag[25] ;
    90183 |                     end
    90184 | 					// write-thru
    90185 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90186 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90187 |                     rd_tte_csm <= wr_tte_csm;
    90188 | 					end
    90189 | 				else
    90190 | 					begin
    90191 | 					tmp_tag[58:0]=tte_tag_ram[8]; // use non-blocking
    90192 | 					tmp_data[42:0]=tte_data_ram[8];
    90193 |                     tmp_csm = tte_csm_ram[8];
    90194 | 					// INNO - read wins.
    90195 | 					rd_tte_tag[58:0] <=
    90196 | 					{tmp_tag[58:27], tlb_entry_vld[8],tlb_entry_locked[8],
    90197 | 					tlb_entry_used[8], tmp_tag[23:0]}  ;
    90198 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90199 |                     rd_tte_csm <= tmp_csm;
    90200 | 					end
    90201 | 
    90202 | 			end
    90203 |         if (((rw_index_vld & rw_wdline[9]) | (~rw_index_vld & tlb_entry_replace_d2[9])) & wr_vld_tmp & ~rw_disable)
    90204 | 		    begin
    90205 | 				if (~rst_tri_en)
    90206 | 					begin
    90207 |                     if (wr_csm_sel)
    90208 |                     begin
    90209 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90210 |                     end
    90211 |                     else
    90212 |                     begin
    90213 |                         tte_csm_ram[9] <= tte_csm_buf[wr_tte_csm_thrid];
    90214 |                         tte_tag_ram[9] <= wr_tte_tag[58:0];	// CHANGE
    90215 |                         tte_data_ram[9] <= wr_tte_data[42:0];
    90216 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90217 |                         tlb_entry_used[9] <= wr_tte_tag[24] ;
    90218 |                         tlb_entry_locked[9] = wr_tte_tag[25] ;
    90219 |                     end
    90220 | 					// write-thru
    90221 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90222 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90223 |                     rd_tte_csm <= wr_tte_csm;
    90224 | 					end
    90225 | 				else
    90226 | 					begin
    90227 | 					tmp_tag[58:0]=tte_tag_ram[9]; // use non-blocking
    90228 | 					tmp_data[42:0]=tte_data_ram[9];
    90229 |                     tmp_csm = tte_csm_ram[9];
    90230 | 					// INNO - read wins.
    90231 | 					rd_tte_tag[58:0] <=
    90232 | 					{tmp_tag[58:27], tlb_entry_vld[9],tlb_entry_locked[9],
    90233 | 					tlb_entry_used[9], tmp_tag[23:0]}  ;
    90234 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90235 |                     rd_tte_csm <= tmp_csm;
    90236 | 					end
    90237 | 
    90238 | 			end
    90239 |         if (((rw_index_vld & rw_wdline[10]) | (~rw_index_vld & tlb_entry_replace_d2[10])) & wr_vld_tmp & ~rw_disable)
    90240 | 		    begin
    90241 | 				if (~rst_tri_en)
    90242 | 					begin
    90243 |                     if (wr_csm_sel)
    90244 |                     begin
    90245 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90246 |                     end
    90247 |                     else
    90248 |                     begin
    90249 |                         tte_csm_ram[10] <= tte_csm_buf[wr_tte_csm_thrid];
    90250 |                         tte_tag_ram[10] <= wr_tte_tag[58:0];	// CHANGE
    90251 |                         tte_data_ram[10] <= wr_tte_data[42:0];
    90252 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90253 |                         tlb_entry_used[10] <= wr_tte_tag[24] ;
    90254 |                         tlb_entry_locked[10] = wr_tte_tag[25] ;
    90255 |                     end
    90256 | 					// write-thru
    90257 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90258 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90259 |                     rd_tte_csm <= wr_tte_csm;
    90260 | 					end
    90261 | 				else
    90262 | 					begin
    90263 | 					tmp_tag[58:0]=tte_tag_ram[10]; // use non-blocking
    90264 | 					tmp_data[42:0]=tte_data_ram[10];
    90265 |                     tmp_csm = tte_csm_ram[10];
    90266 | 					// INNO - read wins.
    90267 | 					rd_tte_tag[58:0] <=
    90268 | 					{tmp_tag[58:27], tlb_entry_vld[10],tlb_entry_locked[10],
    90269 | 					tlb_entry_used[10], tmp_tag[23:0]}  ;
    90270 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90271 |                     rd_tte_csm <= tmp_csm;
    90272 | 					end
    90273 | 
    90274 | 			end
    90275 |         if (((rw_index_vld & rw_wdline[11]) | (~rw_index_vld & tlb_entry_replace_d2[11])) & wr_vld_tmp & ~rw_disable)
    90276 | 		    begin
    90277 | 				if (~rst_tri_en)
    90278 | 					begin
    90279 |                     if (wr_csm_sel)
    90280 |                     begin
    90281 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90282 |                     end
    90283 |                     else
    90284 |                     begin
    90285 |                         tte_csm_ram[11] <= tte_csm_buf[wr_tte_csm_thrid];
    90286 |                         tte_tag_ram[11] <= wr_tte_tag[58:0];	// CHANGE
    90287 |                         tte_data_ram[11] <= wr_tte_data[42:0];
    90288 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90289 |                         tlb_entry_used[11] <= wr_tte_tag[24] ;
    90290 |                         tlb_entry_locked[11] = wr_tte_tag[25] ;
    90291 |                     end
    90292 | 					// write-thru
    90293 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90294 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90295 |                     rd_tte_csm <= wr_tte_csm;
    90296 | 					end
    90297 | 				else
    90298 | 					begin
    90299 | 					tmp_tag[58:0]=tte_tag_ram[11]; // use non-blocking
    90300 | 					tmp_data[42:0]=tte_data_ram[11];
    90301 |                     tmp_csm = tte_csm_ram[11];
    90302 | 					// INNO - read wins.
    90303 | 					rd_tte_tag[58:0] <=
    90304 | 					{tmp_tag[58:27], tlb_entry_vld[11],tlb_entry_locked[11],
    90305 | 					tlb_entry_used[11], tmp_tag[23:0]}  ;
    90306 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90307 |                     rd_tte_csm <= tmp_csm;
    90308 | 					end
    90309 | 
    90310 | 			end
    90311 |         if (((rw_index_vld & rw_wdline[12]) | (~rw_index_vld & tlb_entry_replace_d2[12])) & wr_vld_tmp & ~rw_disable)
    90312 | 		    begin
    90313 | 				if (~rst_tri_en)
    90314 | 					begin
    90315 |                     if (wr_csm_sel)
    90316 |                     begin
    90317 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90318 |                     end
    90319 |                     else
    90320 |                     begin
    90321 |                         tte_csm_ram[12] <= tte_csm_buf[wr_tte_csm_thrid];
    90322 |                         tte_tag_ram[12] <= wr_tte_tag[58:0];	// CHANGE
    90323 |                         tte_data_ram[12] <= wr_tte_data[42:0];
    90324 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90325 |                         tlb_entry_used[12] <= wr_tte_tag[24] ;
    90326 |                         tlb_entry_locked[12] = wr_tte_tag[25] ;
    90327 |                     end
    90328 | 					// write-thru
    90329 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90330 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90331 |                     rd_tte_csm <= wr_tte_csm;
    90332 | 					end
    90333 | 				else
    90334 | 					begin
    90335 | 					tmp_tag[58:0]=tte_tag_ram[12]; // use non-blocking
    90336 | 					tmp_data[42:0]=tte_data_ram[12];
    90337 |                     tmp_csm = tte_csm_ram[12];
    90338 | 					// INNO - read wins.
    90339 | 					rd_tte_tag[58:0] <=
    90340 | 					{tmp_tag[58:27], tlb_entry_vld[12],tlb_entry_locked[12],
    90341 | 					tlb_entry_used[12], tmp_tag[23:0]}  ;
    90342 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90343 |                     rd_tte_csm <= tmp_csm;
    90344 | 					end
    90345 | 
    90346 | 			end
    90347 |         if (((rw_index_vld & rw_wdline[13]) | (~rw_index_vld & tlb_entry_replace_d2[13])) & wr_vld_tmp & ~rw_disable)
    90348 | 		    begin
    90349 | 				if (~rst_tri_en)
    90350 | 					begin
    90351 |                     if (wr_csm_sel)
    90352 |                     begin
    90353 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90354 |                     end
    90355 |                     else
    90356 |                     begin
    90357 |                         tte_csm_ram[13] <= tte_csm_buf[wr_tte_csm_thrid];
    90358 |                         tte_tag_ram[13] <= wr_tte_tag[58:0];	// CHANGE
    90359 |                         tte_data_ram[13] <= wr_tte_data[42:0];
    90360 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90361 |                         tlb_entry_used[13] <= wr_tte_tag[24] ;
    90362 |                         tlb_entry_locked[13] = wr_tte_tag[25] ;
    90363 |                     end
    90364 | 					// write-thru
    90365 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90366 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90367 |                     rd_tte_csm <= wr_tte_csm;
    90368 | 					end
    90369 | 				else
    90370 | 					begin
    90371 | 					tmp_tag[58:0]=tte_tag_ram[13]; // use non-blocking
    90372 | 					tmp_data[42:0]=tte_data_ram[13];
    90373 |                     tmp_csm = tte_csm_ram[13];
    90374 | 					// INNO - read wins.
    90375 | 					rd_tte_tag[58:0] <=
    90376 | 					{tmp_tag[58:27], tlb_entry_vld[13],tlb_entry_locked[13],
    90377 | 					tlb_entry_used[13], tmp_tag[23:0]}  ;
    90378 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90379 |                     rd_tte_csm <= tmp_csm;
    90380 | 					end
    90381 | 
    90382 | 			end
    90383 |         if (((rw_index_vld & rw_wdline[14]) | (~rw_index_vld & tlb_entry_replace_d2[14])) & wr_vld_tmp & ~rw_disable)
    90384 | 		    begin
    90385 | 				if (~rst_tri_en)
    90386 | 					begin
    90387 |                     if (wr_csm_sel)
    90388 |                     begin
    90389 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90390 |                     end
    90391 |                     else
    90392 |                     begin
    90393 |                         tte_csm_ram[14] <= tte_csm_buf[wr_tte_csm_thrid];
    90394 |                         tte_tag_ram[14] <= wr_tte_tag[58:0];	// CHANGE
    90395 |                         tte_data_ram[14] <= wr_tte_data[42:0];
    90396 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90397 |                         tlb_entry_used[14] <= wr_tte_tag[24] ;
    90398 |                         tlb_entry_locked[14] = wr_tte_tag[25] ;
    90399 |                     end
    90400 | 					// write-thru
    90401 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90402 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90403 |                     rd_tte_csm <= wr_tte_csm;
    90404 | 					end
    90405 | 				else
    90406 | 					begin
    90407 | 					tmp_tag[58:0]=tte_tag_ram[14]; // use non-blocking
    90408 | 					tmp_data[42:0]=tte_data_ram[14];
    90409 |                     tmp_csm = tte_csm_ram[14];
    90410 | 					// INNO - read wins.
    90411 | 					rd_tte_tag[58:0] <=
    90412 | 					{tmp_tag[58:27], tlb_entry_vld[14],tlb_entry_locked[14],
    90413 | 					tlb_entry_used[14], tmp_tag[23:0]}  ;
    90414 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90415 |                     rd_tte_csm <= tmp_csm;
    90416 | 					end
    90417 | 
    90418 | 			end
    90419 |         if (((rw_index_vld & rw_wdline[15]) | (~rw_index_vld & tlb_entry_replace_d2[15])) & wr_vld_tmp & ~rw_disable)
    90420 | 		    begin
    90421 | 				if (~rst_tri_en)
    90422 | 					begin
    90423 |                     if (wr_csm_sel)
    90424 |                     begin
    90425 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    90426 |                     end
    90427 |                     else
    90428 |                     begin
    90429 |                         tte_csm_ram[15] <= tte_csm_buf[wr_tte_csm_thrid];
    90430 |                         tte_tag_ram[15] <= wr_tte_tag[58:0];	// CHANGE
    90431 |                         tte_data_ram[15] <= wr_tte_data[42:0];
    90432 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    90433 |                         tlb_entry_used[15] <= wr_tte_tag[24] ;
    90434 |                         tlb_entry_locked[15] = wr_tte_tag[25] ;
    90435 |                     end
    90436 | 					// write-thru
    90437 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    90438 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    90439 |                     rd_tte_csm <= wr_tte_csm;
    90440 | 					end
    90441 | 				else
    90442 | 					begin
    90443 | 					tmp_tag[58:0]=tte_tag_ram[15]; // use non-blocking
    90444 | 					tmp_data[42:0]=tte_data_ram[15];
    90445 |                     tmp_csm = tte_csm_ram[15];
    90446 | 					// INNO - read wins.
    90447 | 					rd_tte_tag[58:0] <=
    90448 | 					{tmp_tag[58:27], tlb_entry_vld[15],tlb_entry_locked[15],
    90449 | 					tlb_entry_used[15], tmp_tag[23:0]}  ;
    90450 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90451 |                     rd_tte_csm <= tmp_csm;
    90452 | 					end
    90453 | 
    90454 | 			end
    90455 | 
    90456 | //=========================================================================================
    90457 | //	Read STLB
    90458 | //=========================================================================================
    90459 | 
    90460 |         if (rw_wdline[0] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90461 | 				begin
    90462 | 					tmp_tag  = tte_tag_ram[0] ;
    90463 | 					tmp_data = tte_data_ram[0] ;
    90464 |                     tmp_csm = tte_csm_ram[0];
    90465 | 					if (rd_tag)
    90466 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90467 | 						{tmp_tag[58:27], tlb_entry_vld[0],tlb_entry_locked[0],
    90468 | 						tlb_entry_used[0], tmp_tag[23:0]}  ;
    90469 | 					if (rd_data) begin
    90470 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90471 | 					end
    90472 | 					if (rd_csm) begin
    90473 | 						rd_tte_csm <= tmp_csm ;
    90474 | 					end
    90475 | 
    90476 | 				end
    90477 |         if (rw_wdline[1] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90478 | 				begin
    90479 | 					tmp_tag  = tte_tag_ram[1] ;
    90480 | 					tmp_data = tte_data_ram[1] ;
    90481 |                     tmp_csm = tte_csm_ram[1];
    90482 | 					if (rd_tag)
    90483 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90484 | 						{tmp_tag[58:27], tlb_entry_vld[1],tlb_entry_locked[1],
    90485 | 						tlb_entry_used[1], tmp_tag[23:0]}  ;
    90486 | 					if (rd_data) begin
    90487 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90488 | 					end
    90489 | 					if (rd_csm) begin
    90490 | 						rd_tte_csm <= tmp_csm ;
    90491 | 					end
    90492 | 
    90493 | 				end
    90494 |         if (rw_wdline[2] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90495 | 				begin
    90496 | 					tmp_tag  = tte_tag_ram[2] ;
    90497 | 					tmp_data = tte_data_ram[2] ;
    90498 |                     tmp_csm = tte_csm_ram[2];
    90499 | 					if (rd_tag)
    90500 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90501 | 						{tmp_tag[58:27], tlb_entry_vld[2],tlb_entry_locked[2],
    90502 | 						tlb_entry_used[2], tmp_tag[23:0]}  ;
    90503 | 					if (rd_data) begin
    90504 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90505 | 					end
    90506 | 					if (rd_csm) begin
    90507 | 						rd_tte_csm <= tmp_csm ;
    90508 | 					end
    90509 | 
    90510 | 				end
    90511 |         if (rw_wdline[3] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90512 | 				begin
    90513 | 					tmp_tag  = tte_tag_ram[3] ;
    90514 | 					tmp_data = tte_data_ram[3] ;
    90515 |                     tmp_csm = tte_csm_ram[3];
    90516 | 					if (rd_tag)
    90517 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90518 | 						{tmp_tag[58:27], tlb_entry_vld[3],tlb_entry_locked[3],
    90519 | 						tlb_entry_used[3], tmp_tag[23:0]}  ;
    90520 | 					if (rd_data) begin
    90521 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90522 | 					end
    90523 | 					if (rd_csm) begin
    90524 | 						rd_tte_csm <= tmp_csm ;
    90525 | 					end
    90526 | 
    90527 | 				end
    90528 |         if (rw_wdline[4] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90529 | 				begin
    90530 | 					tmp_tag  = tte_tag_ram[4] ;
    90531 | 					tmp_data = tte_data_ram[4] ;
    90532 |                     tmp_csm = tte_csm_ram[4];
    90533 | 					if (rd_tag)
    90534 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90535 | 						{tmp_tag[58:27], tlb_entry_vld[4],tlb_entry_locked[4],
    90536 | 						tlb_entry_used[4], tmp_tag[23:0]}  ;
    90537 | 					if (rd_data) begin
    90538 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90539 | 					end
    90540 | 					if (rd_csm) begin
    90541 | 						rd_tte_csm <= tmp_csm ;
    90542 | 					end
    90543 | 
    90544 | 				end
    90545 |         if (rw_wdline[5] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90546 | 				begin
    90547 | 					tmp_tag  = tte_tag_ram[5] ;
    90548 | 					tmp_data = tte_data_ram[5] ;
    90549 |                     tmp_csm = tte_csm_ram[5];
    90550 | 					if (rd_tag)
    90551 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90552 | 						{tmp_tag[58:27], tlb_entry_vld[5],tlb_entry_locked[5],
    90553 | 						tlb_entry_used[5], tmp_tag[23:0]}  ;
    90554 | 					if (rd_data) begin
    90555 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90556 | 					end
    90557 | 					if (rd_csm) begin
    90558 | 						rd_tte_csm <= tmp_csm ;
    90559 | 					end
    90560 | 
    90561 | 				end
    90562 |         if (rw_wdline[6] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90563 | 				begin
    90564 | 					tmp_tag  = tte_tag_ram[6] ;
    90565 | 					tmp_data = tte_data_ram[6] ;
    90566 |                     tmp_csm = tte_csm_ram[6];
    90567 | 					if (rd_tag)
    90568 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90569 | 						{tmp_tag[58:27], tlb_entry_vld[6],tlb_entry_locked[6],
    90570 | 						tlb_entry_used[6], tmp_tag[23:0]}  ;
    90571 | 					if (rd_data) begin
    90572 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90573 | 					end
    90574 | 					if (rd_csm) begin
    90575 | 						rd_tte_csm <= tmp_csm ;
    90576 | 					end
    90577 | 
    90578 | 				end
    90579 |         if (rw_wdline[7] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90580 | 				begin
    90581 | 					tmp_tag  = tte_tag_ram[7] ;
    90582 | 					tmp_data = tte_data_ram[7] ;
    90583 |                     tmp_csm = tte_csm_ram[7];
    90584 | 					if (rd_tag)
    90585 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90586 | 						{tmp_tag[58:27], tlb_entry_vld[7],tlb_entry_locked[7],
    90587 | 						tlb_entry_used[7], tmp_tag[23:0]}  ;
    90588 | 					if (rd_data) begin
    90589 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90590 | 					end
    90591 | 					if (rd_csm) begin
    90592 | 						rd_tte_csm <= tmp_csm ;
    90593 | 					end
    90594 | 
    90595 | 				end
    90596 |         if (rw_wdline[8] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90597 | 				begin
    90598 | 					tmp_tag  = tte_tag_ram[8] ;
    90599 | 					tmp_data = tte_data_ram[8] ;
    90600 |                     tmp_csm = tte_csm_ram[8];
    90601 | 					if (rd_tag)
    90602 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90603 | 						{tmp_tag[58:27], tlb_entry_vld[8],tlb_entry_locked[8],
    90604 | 						tlb_entry_used[8], tmp_tag[23:0]}  ;
    90605 | 					if (rd_data) begin
    90606 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90607 | 					end
    90608 | 					if (rd_csm) begin
    90609 | 						rd_tte_csm <= tmp_csm ;
    90610 | 					end
    90611 | 
    90612 | 				end
    90613 |         if (rw_wdline[9] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90614 | 				begin
    90615 | 					tmp_tag  = tte_tag_ram[9] ;
    90616 | 					tmp_data = tte_data_ram[9] ;
    90617 |                     tmp_csm = tte_csm_ram[9];
    90618 | 					if (rd_tag)
    90619 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90620 | 						{tmp_tag[58:27], tlb_entry_vld[9],tlb_entry_locked[9],
    90621 | 						tlb_entry_used[9], tmp_tag[23:0]}  ;
    90622 | 					if (rd_data) begin
    90623 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90624 | 					end
    90625 | 					if (rd_csm) begin
    90626 | 						rd_tte_csm <= tmp_csm ;
    90627 | 					end
    90628 | 
    90629 | 				end
    90630 |         if (rw_wdline[10] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90631 | 				begin
    90632 | 					tmp_tag  = tte_tag_ram[10] ;
    90633 | 					tmp_data = tte_data_ram[10] ;
    90634 |                     tmp_csm = tte_csm_ram[10];
    90635 | 					if (rd_tag)
    90636 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90637 | 						{tmp_tag[58:27], tlb_entry_vld[10],tlb_entry_locked[10],
    90638 | 						tlb_entry_used[10], tmp_tag[23:0]}  ;
    90639 | 					if (rd_data) begin
    90640 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90641 | 					end
    90642 | 					if (rd_csm) begin
    90643 | 						rd_tte_csm <= tmp_csm ;
    90644 | 					end
    90645 | 
    90646 | 				end
    90647 |         if (rw_wdline[11] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90648 | 				begin
    90649 | 					tmp_tag  = tte_tag_ram[11] ;
    90650 | 					tmp_data = tte_data_ram[11] ;
    90651 |                     tmp_csm = tte_csm_ram[11];
    90652 | 					if (rd_tag)
    90653 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90654 | 						{tmp_tag[58:27], tlb_entry_vld[11],tlb_entry_locked[11],
    90655 | 						tlb_entry_used[11], tmp_tag[23:0]}  ;
    90656 | 					if (rd_data) begin
    90657 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90658 | 					end
    90659 | 					if (rd_csm) begin
    90660 | 						rd_tte_csm <= tmp_csm ;
    90661 | 					end
    90662 | 
    90663 | 				end
    90664 |         if (rw_wdline[12] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90665 | 				begin
    90666 | 					tmp_tag  = tte_tag_ram[12] ;
    90667 | 					tmp_data = tte_data_ram[12] ;
    90668 |                     tmp_csm = tte_csm_ram[12];
    90669 | 					if (rd_tag)
    90670 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90671 | 						{tmp_tag[58:27], tlb_entry_vld[12],tlb_entry_locked[12],
    90672 | 						tlb_entry_used[12], tmp_tag[23:0]}  ;
    90673 | 					if (rd_data) begin
    90674 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90675 | 					end
    90676 | 					if (rd_csm) begin
    90677 | 						rd_tte_csm <= tmp_csm ;
    90678 | 					end
    90679 | 
    90680 | 				end
    90681 |         if (rw_wdline[13] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90682 | 				begin
    90683 | 					tmp_tag  = tte_tag_ram[13] ;
    90684 | 					tmp_data = tte_data_ram[13] ;
    90685 |                     tmp_csm = tte_csm_ram[13];
    90686 | 					if (rd_tag)
    90687 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90688 | 						{tmp_tag[58:27], tlb_entry_vld[13],tlb_entry_locked[13],
    90689 | 						tlb_entry_used[13], tmp_tag[23:0]}  ;
    90690 | 					if (rd_data) begin
    90691 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90692 | 					end
    90693 | 					if (rd_csm) begin
    90694 | 						rd_tte_csm <= tmp_csm ;
    90695 | 					end
    90696 | 
    90697 | 				end
    90698 |         if (rw_wdline[14] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90699 | 				begin
    90700 | 					tmp_tag  = tte_tag_ram[14] ;
    90701 | 					tmp_data = tte_data_ram[14] ;
    90702 |                     tmp_csm = tte_csm_ram[14];
    90703 | 					if (rd_tag)
    90704 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90705 | 						{tmp_tag[58:27], tlb_entry_vld[14],tlb_entry_locked[14],
    90706 | 						tlb_entry_used[14], tmp_tag[23:0]}  ;
    90707 | 					if (rd_data) begin
    90708 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90709 | 					end
    90710 | 					if (rd_csm) begin
    90711 | 						rd_tte_csm <= tmp_csm ;
    90712 | 					end
    90713 | 
    90714 | 				end
    90715 |         if (rw_wdline[15] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    90716 | 				begin
    90717 | 					tmp_tag  = tte_tag_ram[15] ;
    90718 | 					tmp_data = tte_data_ram[15] ;
    90719 |                     tmp_csm = tte_csm_ram[15];
    90720 | 					if (rd_tag)
    90721 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    90722 | 						{tmp_tag[58:27], tlb_entry_vld[15],tlb_entry_locked[15],
    90723 | 						tlb_entry_used[15], tmp_tag[23:0]}  ;
    90724 | 					if (rd_data) begin
    90725 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    90726 | 					end
    90727 | 					if (rd_csm) begin
    90728 | 						rd_tte_csm <= tmp_csm ;
    90729 | 					end
    90730 | 
    90731 | 				end
    90732 | 
    90733 | 		if (cam_vld & ~rw_disable)
    90734 |   		begin
    90735 |     			//Checking for no hit and multiple hits
    90736 |     			sat = {16{1'b0}};
    90737 |              begin
    90738 |       				if(cam_hit[0])
    90739 |       				begin
    90740 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90741 |       				end
    90742 |     			end
    90743 |              begin
    90744 |       				if(cam_hit[1])
    90745 |       				begin
    90746 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90747 |       				end
    90748 |     			end
    90749 |              begin
    90750 |       				if(cam_hit[2])
    90751 |       				begin
    90752 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90753 |       				end
    90754 |     			end
    90755 |              begin
    90756 |       				if(cam_hit[3])
    90757 |       				begin
    90758 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90759 |       				end
    90760 |     			end
    90761 |              begin
    90762 |       				if(cam_hit[4])
    90763 |       				begin
    90764 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90765 |       				end
    90766 |     			end
    90767 |              begin
    90768 |       				if(cam_hit[5])
    90769 |       				begin
    90770 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90771 |       				end
    90772 |     			end
    90773 |              begin
    90774 |       				if(cam_hit[6])
    90775 |       				begin
    90776 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90777 |       				end
    90778 |     			end
    90779 |              begin
    90780 |       				if(cam_hit[7])
    90781 |       				begin
    90782 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90783 |       				end
    90784 |     			end
    90785 |              begin
    90786 |       				if(cam_hit[8])
    90787 |       				begin
    90788 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90789 |       				end
    90790 |     			end
    90791 |              begin
    90792 |       				if(cam_hit[9])
    90793 |       				begin
    90794 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90795 |       				end
    90796 |     			end
    90797 |              begin
    90798 |       				if(cam_hit[10])
    90799 |       				begin
    90800 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90801 |       				end
    90802 |     			end
    90803 |              begin
    90804 |       				if(cam_hit[11])
    90805 |       				begin
    90806 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90807 |       				end
    90808 |     			end
    90809 |              begin
    90810 |       				if(cam_hit[12])
    90811 |       				begin
    90812 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90813 |       				end
    90814 |     			end
    90815 |              begin
    90816 |       				if(cam_hit[13])
    90817 |       				begin
    90818 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90819 |       				end
    90820 |     			end
    90821 |              begin
    90822 |       				if(cam_hit[14])
    90823 |       				begin
    90824 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90825 |       				end
    90826 |     			end
    90827 |              begin
    90828 |       				if(cam_hit[15])
    90829 |       				begin
    90830 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    90831 |       				end
    90832 |     			end
    90833 | 
    90834 | 			// Only one hit occur read the data
    90835 |     			if(sat == {{(16-1){1'b0}}, 1'b1})
    90836 |     			begin
    90837 |                    begin
    90838 |                     if (cam_hit[0])
    90839 |                     begin
    90840 |                             rd_tte_data[42:0] <= tte_data_ram[0] ;
    90841 |                             rd_tte_csm <= tte_csm_ram[0] ;
    90842 |                     end
    90843 | 				end
    90844 |                    begin
    90845 |                     if (cam_hit[1])
    90846 |                     begin
    90847 |                             rd_tte_data[42:0] <= tte_data_ram[1] ;
    90848 |                             rd_tte_csm <= tte_csm_ram[1] ;
    90849 |                     end
    90850 | 				end
    90851 |                    begin
    90852 |                     if (cam_hit[2])
    90853 |                     begin
    90854 |                             rd_tte_data[42:0] <= tte_data_ram[2] ;
    90855 |                             rd_tte_csm <= tte_csm_ram[2] ;
    90856 |                     end
    90857 | 				end
    90858 |                    begin
    90859 |                     if (cam_hit[3])
    90860 |                     begin
    90861 |                             rd_tte_data[42:0] <= tte_data_ram[3] ;
    90862 |                             rd_tte_csm <= tte_csm_ram[3] ;
    90863 |                     end
    90864 | 				end
    90865 |                    begin
    90866 |                     if (cam_hit[4])
    90867 |                     begin
    90868 |                             rd_tte_data[42:0] <= tte_data_ram[4] ;
    90869 |                             rd_tte_csm <= tte_csm_ram[4] ;
    90870 |                     end
    90871 | 				end
    90872 |                    begin
    90873 |                     if (cam_hit[5])
    90874 |                     begin
    90875 |                             rd_tte_data[42:0] <= tte_data_ram[5] ;
    90876 |                             rd_tte_csm <= tte_csm_ram[5] ;
    90877 |                     end
    90878 | 				end
    90879 |                    begin
    90880 |                     if (cam_hit[6])
    90881 |                     begin
    90882 |                             rd_tte_data[42:0] <= tte_data_ram[6] ;
    90883 |                             rd_tte_csm <= tte_csm_ram[6] ;
    90884 |                     end
    90885 | 				end
    90886 |                    begin
    90887 |                     if (cam_hit[7])
    90888 |                     begin
    90889 |                             rd_tte_data[42:0] <= tte_data_ram[7] ;
    90890 |                             rd_tte_csm <= tte_csm_ram[7] ;
    90891 |                     end
    90892 | 				end
    90893 |                    begin
    90894 |                     if (cam_hit[8])
    90895 |                     begin
    90896 |                             rd_tte_data[42:0] <= tte_data_ram[8] ;
    90897 |                             rd_tte_csm <= tte_csm_ram[8] ;
    90898 |                     end
    90899 | 				end
    90900 |                    begin
    90901 |                     if (cam_hit[9])
    90902 |                     begin
    90903 |                             rd_tte_data[42:0] <= tte_data_ram[9] ;
    90904 |                             rd_tte_csm <= tte_csm_ram[9] ;
    90905 |                     end
    90906 | 				end
    90907 |                    begin
    90908 |                     if (cam_hit[10])
    90909 |                     begin
    90910 |                             rd_tte_data[42:0] <= tte_data_ram[10] ;
    90911 |                             rd_tte_csm <= tte_csm_ram[10] ;
    90912 |                     end
    90913 | 				end
    90914 |                    begin
    90915 |                     if (cam_hit[11])
    90916 |                     begin
    90917 |                             rd_tte_data[42:0] <= tte_data_ram[11] ;
    90918 |                             rd_tte_csm <= tte_csm_ram[11] ;
    90919 |                     end
    90920 | 				end
    90921 |                    begin
    90922 |                     if (cam_hit[12])
    90923 |                     begin
    90924 |                             rd_tte_data[42:0] <= tte_data_ram[12] ;
    90925 |                             rd_tte_csm <= tte_csm_ram[12] ;
    90926 |                     end
    90927 | 				end
    90928 |                    begin
    90929 |                     if (cam_hit[13])
    90930 |                     begin
    90931 |                             rd_tte_data[42:0] <= tte_data_ram[13] ;
    90932 |                             rd_tte_csm <= tte_csm_ram[13] ;
    90933 |                     end
    90934 | 				end
    90935 |                    begin
    90936 |                     if (cam_hit[14])
    90937 |                     begin
    90938 |                             rd_tte_data[42:0] <= tte_data_ram[14] ;
    90939 |                             rd_tte_csm <= tte_csm_ram[14] ;
    90940 |                     end
    90941 | 				end
    90942 |                    begin
    90943 |                     if (cam_hit[15])
    90944 |                     begin
    90945 |                             rd_tte_data[42:0] <= tte_data_ram[15] ;
    90946 |                             rd_tte_csm <= tte_csm_ram[15] ;
    90947 |                     end
    90948 | 				end
    90949 | 
    90950 | 			end
    90951 | 			else
    90952 | 			begin
    90953 | 				// INNO - just to keep the tool happy.
    90954 | 				// ram cell will not be corrupted.
    90955 |                begin
    90956 | 					if (cam_hit[0])
    90957 |                     begin
    90958 |                         		tte_data_ram[0] <= 43'bx ;
    90959 |                         		tte_csm_ram[0] <= {33{1'bx}} ;
    90960 |                     end
    90961 | 				end
    90962 |                begin
    90963 | 					if (cam_hit[1])
    90964 |                     begin
    90965 |                         		tte_data_ram[1] <= 43'bx ;
    90966 |                         		tte_csm_ram[1] <= {33{1'bx}} ;
    90967 |                     end
    90968 | 				end
    90969 |                begin
    90970 | 					if (cam_hit[2])
    90971 |                     begin
    90972 |                         		tte_data_ram[2] <= 43'bx ;
    90973 |                         		tte_csm_ram[2] <= {33{1'bx}} ;
    90974 |                     end
    90975 | 				end
    90976 |                begin
    90977 | 					if (cam_hit[3])
    90978 |                     begin
    90979 |                         		tte_data_ram[3] <= 43'bx ;
    90980 |                         		tte_csm_ram[3] <= {33{1'bx}} ;
    90981 |                     end
    90982 | 				end
    90983 |                begin
    90984 | 					if (cam_hit[4])
    90985 |                     begin
    90986 |                         		tte_data_ram[4] <= 43'bx ;
    90987 |                         		tte_csm_ram[4] <= {33{1'bx}} ;
    90988 |                     end
    90989 | 				end
    90990 |                begin
    90991 | 					if (cam_hit[5])
    90992 |                     begin
    90993 |                         		tte_data_ram[5] <= 43'bx ;
    90994 |                         		tte_csm_ram[5] <= {33{1'bx}} ;
    90995 |                     end
    90996 | 				end
    90997 |                begin
    90998 | 					if (cam_hit[6])
    90999 |                     begin
    91000 |                         		tte_data_ram[6] <= 43'bx ;
    91001 |                         		tte_csm_ram[6] <= {33{1'bx}} ;
    91002 |                     end
    91003 | 				end
    91004 |                begin
    91005 | 					if (cam_hit[7])
    91006 |                     begin
    91007 |                         		tte_data_ram[7] <= 43'bx ;
    91008 |                         		tte_csm_ram[7] <= {33{1'bx}} ;
    91009 |                     end
    91010 | 				end
    91011 |                begin
    91012 | 					if (cam_hit[8])
    91013 |                     begin
    91014 |                         		tte_data_ram[8] <= 43'bx ;
    91015 |                         		tte_csm_ram[8] <= {33{1'bx}} ;
    91016 |                     end
    91017 | 				end
    91018 |                begin
    91019 | 					if (cam_hit[9])
    91020 |                     begin
    91021 |                         		tte_data_ram[9] <= 43'bx ;
    91022 |                         		tte_csm_ram[9] <= {33{1'bx}} ;
    91023 |                     end
    91024 | 				end
    91025 |                begin
    91026 | 					if (cam_hit[10])
    91027 |                     begin
    91028 |                         		tte_data_ram[10] <= 43'bx ;
    91029 |                         		tte_csm_ram[10] <= {33{1'bx}} ;
    91030 |                     end
    91031 | 				end
    91032 |                begin
    91033 | 					if (cam_hit[11])
    91034 |                     begin
    91035 |                         		tte_data_ram[11] <= 43'bx ;
    91036 |                         		tte_csm_ram[11] <= {33{1'bx}} ;
    91037 |                     end
    91038 | 				end
    91039 |                begin
    91040 | 					if (cam_hit[12])
    91041 |                     begin
    91042 |                         		tte_data_ram[12] <= 43'bx ;
    91043 |                         		tte_csm_ram[12] <= {33{1'bx}} ;
    91044 |                     end
    91045 | 				end
    91046 |                begin
    91047 | 					if (cam_hit[13])
    91048 |                     begin
    91049 |                         		tte_data_ram[13] <= 43'bx ;
    91050 |                         		tte_csm_ram[13] <= {33{1'bx}} ;
    91051 |                     end
    91052 | 				end
    91053 |                begin
    91054 | 					if (cam_hit[14])
    91055 |                     begin
    91056 |                         		tte_data_ram[14] <= 43'bx ;
    91057 |                         		tte_csm_ram[14] <= {33{1'bx}} ;
    91058 |                     end
    91059 | 				end
    91060 |                begin
    91061 | 					if (cam_hit[15])
    91062 |                     begin
    91063 |                         		tte_data_ram[15] <= 43'bx ;
    91064 |                         		tte_csm_ram[15] <= {33{1'bx}} ;
    91065 |                     end
    91066 | 				end
    91067 | 
    91068 |                 rd_tte_data[42:0] <= 43'bx ;
    91069 |                 rd_tte_csm <= {33{1'bx}};
    91070 | 			end
    91071 | 		end
    91072 | 
    91073 |                    begin
    91074 |                                 if (cam_hit[0])
    91075 |                                         tlb_entry_used[0] <= 1'b1;
    91076 |                         end
    91077 |                    begin
    91078 |                                 if (cam_hit[1])
    91079 |                                         tlb_entry_used[1] <= 1'b1;
    91080 |                         end
    91081 |                    begin
    91082 |                                 if (cam_hit[2])
    91083 |                                         tlb_entry_used[2] <= 1'b1;
    91084 |                         end
    91085 |                    begin
    91086 |                                 if (cam_hit[3])
    91087 |                                         tlb_entry_used[3] <= 1'b1;
    91088 |                         end
    91089 |                    begin
    91090 |                                 if (cam_hit[4])
    91091 |                                         tlb_entry_used[4] <= 1'b1;
    91092 |                         end
    91093 |                    begin
    91094 |                                 if (cam_hit[5])
    91095 |                                         tlb_entry_used[5] <= 1'b1;
    91096 |                         end
    91097 |                    begin
    91098 |                                 if (cam_hit[6])
    91099 |                                         tlb_entry_used[6] <= 1'b1;
    91100 |                         end
    91101 |                    begin
    91102 |                                 if (cam_hit[7])
    91103 |                                         tlb_entry_used[7] <= 1'b1;
    91104 |                         end
    91105 |                    begin
    91106 |                                 if (cam_hit[8])
    91107 |                                         tlb_entry_used[8] <= 1'b1;
    91108 |                         end
    91109 |                    begin
    91110 |                                 if (cam_hit[9])
    91111 |                                         tlb_entry_used[9] <= 1'b1;
    91112 |                         end
    91113 |                    begin
    91114 |                                 if (cam_hit[10])
    91115 |                                         tlb_entry_used[10] <= 1'b1;
    91116 |                         end
    91117 |                    begin
    91118 |                                 if (cam_hit[11])
    91119 |                                         tlb_entry_used[11] <= 1'b1;
    91120 |                         end
    91121 |                    begin
    91122 |                                 if (cam_hit[12])
    91123 |                                         tlb_entry_used[12] <= 1'b1;
    91124 |                         end
    91125 |                    begin
    91126 |                                 if (cam_hit[13])
    91127 |                                         tlb_entry_used[13] <= 1'b1;
    91128 |                         end
    91129 |                    begin
    91130 |                                 if (cam_hit[14])
    91131 |                                         tlb_entry_used[14] <= 1'b1;
    91132 |                         end
    91133 |                    begin
    91134 |                                 if (cam_hit[15])
    91135 |                                         tlb_entry_used[15] <= 1'b1;
    91136 |                         end
    91137 | 
    91138 | // Clear on following edge if necessary.
    91139 | // CHANGE(SATYA) : tlb_entry_used qualified with valid needs to be used to determine
    91140 | // whether the Used bits are to be cleared. This allows invalid entries created
    91141 | // by a demap to be used for replacement. Else we will ignore these entries
    91142 | // for replacement
    91143 | 
    91144 |                 //if (tlb_not_writeable)
    91145 |                 if (~tlb_writeable & ~cam_vld & ~wr_vld & ~rd_tag & ~rst_tri_en)
    91146 |                         begin
    91147 |                            begin
    91148 |                                                 //if (~tlb_entry_locked[t])
    91149 |                                                 if (~tlb_entry_locked[0] & ~cam_vld & ~wr_vld)
    91150 |                                                         tlb_entry_used[0] <= 1'b0;
    91151 |                                         end
    91152 |                            begin
    91153 |                                                 //if (~tlb_entry_locked[t])
    91154 |                                                 if (~tlb_entry_locked[1] & ~cam_vld & ~wr_vld)
    91155 |                                                         tlb_entry_used[1] <= 1'b0;
    91156 |                                         end
    91157 |                            begin
    91158 |                                                 //if (~tlb_entry_locked[t])
    91159 |                                                 if (~tlb_entry_locked[2] & ~cam_vld & ~wr_vld)
    91160 |                                                         tlb_entry_used[2] <= 1'b0;
    91161 |                                         end
    91162 |                            begin
    91163 |                                                 //if (~tlb_entry_locked[t])
    91164 |                                                 if (~tlb_entry_locked[3] & ~cam_vld & ~wr_vld)
    91165 |                                                         tlb_entry_used[3] <= 1'b0;
    91166 |                                         end
    91167 |                            begin
    91168 |                                                 //if (~tlb_entry_locked[t])
    91169 |                                                 if (~tlb_entry_locked[4] & ~cam_vld & ~wr_vld)
    91170 |                                                         tlb_entry_used[4] <= 1'b0;
    91171 |                                         end
    91172 |                            begin
    91173 |                                                 //if (~tlb_entry_locked[t])
    91174 |                                                 if (~tlb_entry_locked[5] & ~cam_vld & ~wr_vld)
    91175 |                                                         tlb_entry_used[5] <= 1'b0;
    91176 |                                         end
    91177 |                            begin
    91178 |                                                 //if (~tlb_entry_locked[t])
    91179 |                                                 if (~tlb_entry_locked[6] & ~cam_vld & ~wr_vld)
    91180 |                                                         tlb_entry_used[6] <= 1'b0;
    91181 |                                         end
    91182 |                            begin
    91183 |                                                 //if (~tlb_entry_locked[t])
    91184 |                                                 if (~tlb_entry_locked[7] & ~cam_vld & ~wr_vld)
    91185 |                                                         tlb_entry_used[7] <= 1'b0;
    91186 |                                         end
    91187 |                            begin
    91188 |                                                 //if (~tlb_entry_locked[t])
    91189 |                                                 if (~tlb_entry_locked[8] & ~cam_vld & ~wr_vld)
    91190 |                                                         tlb_entry_used[8] <= 1'b0;
    91191 |                                         end
    91192 |                            begin
    91193 |                                                 //if (~tlb_entry_locked[t])
    91194 |                                                 if (~tlb_entry_locked[9] & ~cam_vld & ~wr_vld)
    91195 |                                                         tlb_entry_used[9] <= 1'b0;
    91196 |                                         end
    91197 |                            begin
    91198 |                                                 //if (~tlb_entry_locked[t])
    91199 |                                                 if (~tlb_entry_locked[10] & ~cam_vld & ~wr_vld)
    91200 |                                                         tlb_entry_used[10] <= 1'b0;
    91201 |                                         end
    91202 |                            begin
    91203 |                                                 //if (~tlb_entry_locked[t])
    91204 |                                                 if (~tlb_entry_locked[11] & ~cam_vld & ~wr_vld)
    91205 |                                                         tlb_entry_used[11] <= 1'b0;
    91206 |                                         end
    91207 |                            begin
    91208 |                                                 //if (~tlb_entry_locked[t])
    91209 |                                                 if (~tlb_entry_locked[12] & ~cam_vld & ~wr_vld)
    91210 |                                                         tlb_entry_used[12] <= 1'b0;
    91211 |                                         end
    91212 |                            begin
    91213 |                                                 //if (~tlb_entry_locked[t])
    91214 |                                                 if (~tlb_entry_locked[13] & ~cam_vld & ~wr_vld)
    91215 |                                                         tlb_entry_used[13] <= 1'b0;
    91216 |                                         end
    91217 |                            begin
    91218 |                                                 //if (~tlb_entry_locked[t])
    91219 |                                                 if (~tlb_entry_locked[14] & ~cam_vld & ~wr_vld)
    91220 |                                                         tlb_entry_used[14] <= 1'b0;
    91221 |                                         end
    91222 |                            begin
    91223 |                                                 //if (~tlb_entry_locked[t])
    91224 |                                                 if (~tlb_entry_locked[15] & ~cam_vld & ~wr_vld)
    91225 |                                                         tlb_entry_used[15] <= 1'b0;
    91226 |                                         end
    91227 | 
    91228 |                         end
    91229 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1153] Lines: 191589-191592
    191589 | always @ (posedge clk)
    191590 | begin
    191591 |     smc_state_S4_f <= smc_state_S4_next;
    191592 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1060] Lines: 199848-199851
    199848 | always @ (posedge clk)
    199849 | begin
    199850 |     l2_load_data_subline_S2_f <= l2_load_data_subline_S2_next;
    199851 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9376, Match #9377, Match #9378] Lines: 91277-91282
    91277 | always	@ (posedge clk)
    91278 | 	begin
    91279 | 		tlb_rd_tte_tag[58:0] 	<= rd_tte_tag[58:0] ;	// CHANGE
    91280 | 		tlb_rd_tte_data[42:0] 	<= rd_tte_data[42:0] ;
    91281 | 		tlb_rd_tte_csm 	<= rd_tte_csm_real ;
    91282 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10434, Match #10573, Match #10838, Match #11413, Match #1229, Match #2264, Match #495, Match #6561, Match #7083, Match #7222, Match #9410] Lines: 4431-4433
    4431 | always @(posedge MEMCLK) begin
    4432 |   ren_r  <= read_en;
    4433 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6523] Lines: 153790-153931
    153790 | always @ (posedge clk)
    153791 | begin
    153792 |    if (!rst_n)
    153793 |    begin
    153794 |       regfile[0] <= 8'b0;
    153795 | regfile[1] <= 8'b0;
    153796 | regfile[2] <= 8'b0;
    153797 | regfile[3] <= 8'b0;
    153798 | regfile[4] <= 8'b0;
    153799 | regfile[5] <= 8'b0;
    153800 | regfile[6] <= 8'b0;
    153801 | regfile[7] <= 8'b0;
    153802 | regfile[8] <= 8'b0;
    153803 | regfile[9] <= 8'b0;
    153804 | regfile[10] <= 8'b0;
    153805 | regfile[11] <= 8'b0;
    153806 | regfile[12] <= 8'b0;
    153807 | regfile[13] <= 8'b0;
    153808 | regfile[14] <= 8'b0;
    153809 | regfile[15] <= 8'b0;
    153810 | regfile[16] <= 8'b0;
    153811 | regfile[17] <= 8'b0;
    153812 | regfile[18] <= 8'b0;
    153813 | regfile[19] <= 8'b0;
    153814 | regfile[20] <= 8'b0;
    153815 | regfile[21] <= 8'b0;
    153816 | regfile[22] <= 8'b0;
    153817 | regfile[23] <= 8'b0;
    153818 | regfile[24] <= 8'b0;
    153819 | regfile[25] <= 8'b0;
    153820 | regfile[26] <= 8'b0;
    153821 | regfile[27] <= 8'b0;
    153822 | regfile[28] <= 8'b0;
    153823 | regfile[29] <= 8'b0;
    153824 | regfile[30] <= 8'b0;
    153825 | regfile[31] <= 8'b0;
    153826 | regfile[32] <= 8'b0;
    153827 | regfile[33] <= 8'b0;
    153828 | regfile[34] <= 8'b0;
    153829 | regfile[35] <= 8'b0;
    153830 | regfile[36] <= 8'b0;
    153831 | regfile[37] <= 8'b0;
    153832 | regfile[38] <= 8'b0;
    153833 | regfile[39] <= 8'b0;
    153834 | regfile[40] <= 8'b0;
    153835 | regfile[41] <= 8'b0;
    153836 | regfile[42] <= 8'b0;
    153837 | regfile[43] <= 8'b0;
    153838 | regfile[44] <= 8'b0;
    153839 | regfile[45] <= 8'b0;
    153840 | regfile[46] <= 8'b0;
    153841 | regfile[47] <= 8'b0;
    153842 | regfile[48] <= 8'b0;
    153843 | regfile[49] <= 8'b0;
    153844 | regfile[50] <= 8'b0;
    153845 | regfile[51] <= 8'b0;
    153846 | regfile[52] <= 8'b0;
    153847 | regfile[53] <= 8'b0;
    153848 | regfile[54] <= 8'b0;
    153849 | regfile[55] <= 8'b0;
    153850 | regfile[56] <= 8'b0;
    153851 | regfile[57] <= 8'b0;
    153852 | regfile[58] <= 8'b0;
    153853 | regfile[59] <= 8'b0;
    153854 | regfile[60] <= 8'b0;
    153855 | regfile[61] <= 8'b0;
    153856 | regfile[62] <= 8'b0;
    153857 | regfile[63] <= 8'b0;
    153858 | regfile[64] <= 8'b0;
    153859 | regfile[65] <= 8'b0;
    153860 | regfile[66] <= 8'b0;
    153861 | regfile[67] <= 8'b0;
    153862 | regfile[68] <= 8'b0;
    153863 | regfile[69] <= 8'b0;
    153864 | regfile[70] <= 8'b0;
    153865 | regfile[71] <= 8'b0;
    153866 | regfile[72] <= 8'b0;
    153867 | regfile[73] <= 8'b0;
    153868 | regfile[74] <= 8'b0;
    153869 | regfile[75] <= 8'b0;
    153870 | regfile[76] <= 8'b0;
    153871 | regfile[77] <= 8'b0;
    153872 | regfile[78] <= 8'b0;
    153873 | regfile[79] <= 8'b0;
    153874 | regfile[80] <= 8'b0;
    153875 | regfile[81] <= 8'b0;
    153876 | regfile[82] <= 8'b0;
    153877 | regfile[83] <= 8'b0;
    153878 | regfile[84] <= 8'b0;
    153879 | regfile[85] <= 8'b0;
    153880 | regfile[86] <= 8'b0;
    153881 | regfile[87] <= 8'b0;
    153882 | regfile[88] <= 8'b0;
    153883 | regfile[89] <= 8'b0;
    153884 | regfile[90] <= 8'b0;
    153885 | regfile[91] <= 8'b0;
    153886 | regfile[92] <= 8'b0;
    153887 | regfile[93] <= 8'b0;
    153888 | regfile[94] <= 8'b0;
    153889 | regfile[95] <= 8'b0;
    153890 | regfile[96] <= 8'b0;
    153891 | regfile[97] <= 8'b0;
    153892 | regfile[98] <= 8'b0;
    153893 | regfile[99] <= 8'b0;
    153894 | regfile[100] <= 8'b0;
    153895 | regfile[101] <= 8'b0;
    153896 | regfile[102] <= 8'b0;
    153897 | regfile[103] <= 8'b0;
    153898 | regfile[104] <= 8'b0;
    153899 | regfile[105] <= 8'b0;
    153900 | regfile[106] <= 8'b0;
    153901 | regfile[107] <= 8'b0;
    153902 | regfile[108] <= 8'b0;
    153903 | regfile[109] <= 8'b0;
    153904 | regfile[110] <= 8'b0;
    153905 | regfile[111] <= 8'b0;
    153906 | regfile[112] <= 8'b0;
    153907 | regfile[113] <= 8'b0;
    153908 | regfile[114] <= 8'b0;
    153909 | regfile[115] <= 8'b0;
    153910 | regfile[116] <= 8'b0;
    153911 | regfile[117] <= 8'b0;
    153912 | regfile[118] <= 8'b0;
    153913 | regfile[119] <= 8'b0;
    153914 | regfile[120] <= 8'b0;
    153915 | regfile[121] <= 8'b0;
    153916 | regfile[122] <= 8'b0;
    153917 | regfile[123] <= 8'b0;
    153918 | regfile[124] <= 8'b0;
    153919 | regfile[125] <= 8'b0;
    153920 | regfile[126] <= 8'b0;
    153921 | regfile[127] <= 8'b0;
    153922 | 
    153923 |       // regfile <= 1024'b0;
    153924 |    end
    153925 |    else
    153926 |    if (write_valid_f)
    153927 |    begin
    153928 |       // regfile[write_index] <= (write_data & write_mask) | (regfile[write_index] & ~write_mask);
    153929 |       regfile[write_index_f] <= (write_data_f & write_mask_f) | (regfile[write_index_f] & ~write_mask_f);
    153930 |    end
    153931 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1129, Match #1130] Lines: 195340-195348
    195340 | always @ (posedge clk) begin
    195341 |     if (data_stalled_skid_buffer_en_S3) begin
    195342 |         data_stalled_skid_buffer_S3_f <= data_data_S3;
    195343 |         data_stalled_skid_buffer_en_S3_f <= 1'b1;
    195344 |     end
    195345 |     if (data_stalled_skid_buffer_consume_S3) begin
    195346 |         data_stalled_skid_buffer_en_S3_f <= 1'b0;
    195347 |     end
    195348 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12522, Match #12523] Lines: 372049-372061
    372049 | always @ (posedge clk)
    372050 | begin
    372051 |    if (!rst_n)
    372052 |    begin
    372053 |        transducer_cpx_data_ready <= 0;
    372054 |       // cpx_data <= 0; // trin: only the valid signal is needed
    372055 |    end
    372056 |    else
    372057 |    begin
    372058 |        transducer_cpx_data_ready <= cpx_data_ready_e;
    372059 |        transducer_cpx_data <= cpx_data_e;
    372060 |    end
    372061 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #486, Match #487, Match #488, Match #489] Lines: 6431-6441
    6431 | always @ (posedge clk)
    6432 | begin
    6433 |     if (!rst_n)
    6434 |         rtap_core_val <= 1'b0;
    6435 |     else
    6436 |         rtap_core_val <= judi_op_val;
    6437 | 
    6438 |     rtap_core_data <= judi_op_data;
    6439 |     rtap_core_threadid <= judi_op_threadid;
    6440 |     rtap_core_id <= judi_op_id;
    6441 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1217] Lines: 183873-183955
    183873 | always @ (posedge clk)
    183874 | begin
    183875 |     if (!rst_n)
    183876 |     begin
    183877 |         state_mem_f[0] <= 2'd0;
    183878 |         state_mem_f[1] <= 2'd0;
    183879 |         state_mem_f[2] <= 2'd0;
    183880 |         state_mem_f[3] <= 2'd0;
    183881 |         state_mem_f[4] <= 2'd0;
    183882 |         state_mem_f[5] <= 2'd0;
    183883 |         state_mem_f[6] <= 2'd0;
    183884 |         state_mem_f[7] <= 2'd0;
    183885 | 
    183886 |     end
    183887 |     else if (wr_state_en)
    183888 |     begin
    183889 |         state_mem_f[wr_index_in] <= state_in;
    183890 |         if (pending && pending_ready1 && (pending_index != wr_index_in))
    183891 |         begin
    183892 |             //SMC miss entries are locked in the mshr
    183893 |             if (data_mem_f[pending_index][117+2])
    183894 |             begin
    183895 |                 state_mem_f[pending_index] <= 2'd1;
    183896 |             end
    183897 |             else
    183898 |             begin
    183899 |                 state_mem_f[pending_index] <= 2'd0;
    183900 |             end
    183901 |         end
    183902 |     end
    183903 |     else if (pending && pending_ready1)
    183904 |     begin
    183905 |         if (data_mem_f[pending_index][117+2])
    183906 |         begin
    183907 |             state_mem_f[pending_index] <= 2'd1;
    183908 |         end
    183909 |         else
    183910 |         begin
    183911 |             state_mem_f[pending_index] <= 2'd0;
    183912 |         end
    183913 |     end
    183914 |     else if (cam_en1 && hit && (data_mem_f[hit_index][59+2:52+2] == 8'd13))
    183915 |     begin
    183916 |         state_mem_f[hit_index] <= 2'd2;
    183917 |     end
    183918 |     //Clear entries with WB guard requests if they occupy more entries than the threshold
    183919 |     else if (wbg_counter_f > 4)
    183920 |     begin
    183921 |         if ((state_mem_f[0] == 2'd1) && (data_mem_f[0][59+2:52+2] == 8'd13))
    183922 |         begin
    183923 |             state_mem_f[0] <= 2'd2;
    183924 |         end
    183925 |         if ((state_mem_f[1] == 2'd1) && (data_mem_f[1][59+2:52+2] == 8'd13))
    183926 |         begin
    183927 |             state_mem_f[1] <= 2'd2;
    183928 |         end
    183929 |         if ((state_mem_f[2] == 2'd1) && (data_mem_f[2][59+2:52+2] == 8'd13))
    183930 |         begin
    183931 |             state_mem_f[2] <= 2'd2;
    183932 |         end
    183933 |         if ((state_mem_f[3] == 2'd1) && (data_mem_f[3][59+2:52+2] == 8'd13))
    183934 |         begin
    183935 |             state_mem_f[3] <= 2'd2;
    183936 |         end
    183937 |         if ((state_mem_f[4] == 2'd1) && (data_mem_f[4][59+2:52+2] == 8'd13))
    183938 |         begin
    183939 |             state_mem_f[4] <= 2'd2;
    183940 |         end
    183941 |         if ((state_mem_f[5] == 2'd1) && (data_mem_f[5][59+2:52+2] == 8'd13))
    183942 |         begin
    183943 |             state_mem_f[5] <= 2'd2;
    183944 |         end
    183945 |         if ((state_mem_f[6] == 2'd1) && (data_mem_f[6][59+2:52+2] == 8'd13))
    183946 |         begin
    183947 |             state_mem_f[6] <= 2'd2;
    183948 |         end
    183949 |         if ((state_mem_f[7] == 2'd1) && (data_mem_f[7][59+2:52+2] == 8'd13))
    183950 |         begin
    183951 |             state_mem_f[7] <= 2'd2;
    183952 |         end
    183953 | 
    183954 |     end
    183955 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1199] Lines: 192418-192421
    192418 | always @ (posedge clk)
    192419 | begin
    192420 |     broadcast_state_S4_f <= broadcast_state_S4_next;
    192421 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1215] Lines: 185606-185609
    185606 | always @ (posedge clk)
    185607 | begin
    185608 |     data_buf_counter_f <= data_buf_counter_next;
    185609 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1207] Lines: 185255-185258
    185255 | always @ (posedge clk)
    185256 | begin
    185257 |     msg_data_state_f <= msg_data_state_next;
    185258 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1074, Match #1076, Match #1079, Match #1082, Match #1085, Match #1088, Match #1092, Match #1095, Match #1097, Match #1100, Match #1103, Match #1106, Match #1108, Match #1111, Match #1113, Match #1115, Match #1117, Match #1119, Match #1121, Match #1123, Match #1125, Match #1127, Match #1132, Match #1134, Match #1138] Lines: 195273-195334
    195273 | always @ (posedge clk)
    195274 | begin
    195275 |     if (!rst_n)
    195276 |     begin
    195277 |         addr_S4_f <= 0;
    195278 |         mshrid_S4_f <= 0;
    195279 |         src_chipid_S4_f <= 0;
    195280 |         src_x_S4_f <= 0;
    195281 |         src_y_S4_f <= 0;
    195282 |         src_fbits_S4_f <= 0;
    195283 |         sdid_S4_f <= 0;
    195284 |         lsid_S4_f <= 0;
    195285 |         mshr_miss_lsid_S4_f <= 0;
    195286 |         evict_addr_S4_f <= 0;
    195287 |         l2_tag_hit_S4_f <= 0;
    195288 |         l2_evict_S4_f <= 0;
    195289 |         l2_way_sel_S4_f <= 0;
    195290 |         l2_way_state_owner_S4_f <= 0;
    195291 |         l2_way_state_mesi_S4_f <= 0;
    195292 |         l2_way_state_vd_S4_f <= 0;
    195293 |         l2_way_state_subline_S4_f <= 0;
    195294 |         l2_way_state_cache_type_S4_f <= 0;
    195295 |         msg_data_S4_f <= 0;
    195296 |         req_from_owner_S4_f <= 0;
    195297 |         state_data_in_S4_f <= 0;
    195298 |         state_data_mask_in_S4_f <= 0;
    195299 |         data_data_S4_f <= 0;
    195300 |         data_addr_S4_f <= 0;
    195301 |         recycled_S4_f <= 0;
    195302 |     end
    195303 |     else if (!stall_S4)
    195304 |     begin
    195305 |         addr_S4_f <= addr_S3_f;
    195306 |         mshrid_S4_f <= mshrid_S3_f;
    195307 |         src_chipid_S4_f <= src_chipid_S3_f;
    195308 |         src_x_S4_f <= src_x_S3_f;
    195309 |         src_y_S4_f <= src_y_S3_f;
    195310 |         src_fbits_S4_f <= src_fbits_S3_f;
    195311 |         sdid_S4_f <= sdid_S3_f;
    195312 |         lsid_S4_f <= lsid_S3_f;
    195313 |         mshr_miss_lsid_S4_f <= mshr_miss_lsid_S3_f;
    195314 |         evict_addr_S4_f <= evict_addr_S3_f;
    195315 |         l2_tag_hit_S4_f <= l2_tag_hit_S3_f;
    195316 |         l2_evict_S4_f <= l2_evict_S3_f;
    195317 |         l2_way_sel_S4_f <= l2_way_sel_S3_f;
    195318 |         l2_way_state_owner_S4_f <= l2_way_state_owner_S3_f;
    195319 |         l2_way_state_mesi_S4_f <= l2_way_state_mesi_S3_f;
    195320 |         l2_way_state_vd_S4_f <= l2_way_state_vd_S3_f;
    195321 |         l2_way_state_subline_S4_f <= l2_way_state_subline_S3_f;
    195322 |         l2_way_state_cache_type_S4_f <= l2_way_state_cache_type_S3_f;
    195323 |         msg_data_S4_f <= msg_data_S3_f;
    195324 |         req_from_owner_S4_f <= req_from_owner_S3_f;
    195325 |         state_data_in_S4_f <= state_data_in_S3_f;
    195326 |         state_data_mask_in_S4_f <= state_data_mask_in_S3_f;
    195327 |         data_data_S4_f <= data_data_S3;
    195328 |         data_addr_S4_f <= data_addr_S3_f;
    195329 |         recycled_S4_f <= recycled_S3_f;
    195330 |         if (data_stalled_skid_buffer_en_S3_f) begin
    195331 |             data_data_S4_f <= data_stalled_skid_buffer_S3_f;
    195332 |         end
    195333 |     end
    195334 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1213] Lines: 185628-185631
    185628 | always @ (posedge clk)
    185629 | begin
    185630 |     data_rd_ptr_f <= data_rd_ptr_next;
    185631 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1157] Lines: 190573-190576
    190573 | always @ (posedge clk)
    190574 | begin
    190575 |     req_recycle_buf_S3_f <= req_recycle_buf_S3_next;
    190576 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10365, Match #10366, Match #12216, Match #12218, Match #12309, Match #7800, Match #7801, Match #7802, Match #7803, Match #7809, Match #7814, Match #7815, Match #7816, Match #7817, Match #7818, Match #7819, Match #7820, Match #7821, Match #7823, Match #7824, Match #7826, Match #7827, Match #7828, Match #7829, Match #7830, Match #7831, Match #7832, Match #7833, Match #7834, Match #7835, Match #7836, Match #7837, Match #7838, Match #7839, Match #7840, Match #7841, Match #7842, Match #7843, Match #7844, Match #7846, Match #7847, Match #7848, Match #7850, Match #7851, Match #7852, Match #7854, Match #7855, Match #7856, Match #7858, Match #7859, Match #7860, Match #7861, Match #7862, Match #7863, Match #7865, Match #7866, Match #7867, Match #7868, Match #7869, Match #7871, Match #7872, Match #7873, Match #7874, Match #7875, Match #7876, Match #7878, Match #7879, Match #7880, Match #7881, Match #7882, Match #7883, Match #7884, Match #7885, Match #7886, Match #7887, Match #7888, Match #7889, Match #7890, Match #7891, Match #7893, Match #7894, Match #7895, Match #7896, Match #7897, Match #7898, Match #7899, Match #7900, Match #7901, Match #7902, Match #7903, Match #7904, Match #7905, Match #7908, Match #7909, Match #7910, Match #7911, Match #7914, Match #7957, Match #7960, Match #7961, Match #7962, Match #7963, Match #7964, Match #7965, Match #7967, Match #7968, Match #7969, Match #7970, Match #7976, Match #7977, Match #7978, Match #7980, Match #7981, Match #7982, Match #7983, Match #7984, Match #7985, Match #7987, Match #7988, Match #7989, Match #7990, Match #7991, Match #7992, Match #7993, Match #7994, Match #7995, Match #7996, Match #7997, Match #8001, Match #8002, Match #8003, Match #8004, Match #8005, Match #8008, Match #8010, Match #8011, Match #8036, Match #8037, Match #8038, Match #8039, Match #8041, Match #8043, Match #8044, Match #8046, Match #8047, Match #8048, Match #8049, Match #8050, Match #8054, Match #8056, Match #8057, Match #8058, Match #8059, Match #8060, Match #8061, Match #8062, Match #8063, Match #8064, Match #8066, Match #8067, Match #8068, Match #8069, Match #8074, Match #8075, Match #8076, Match #8077, Match #8078, Match #8079, Match #8080, Match #8081, Match #8082, Match #8083, Match #8084, Match #8085, Match #8086, Match #8087, Match #8088, Match #8089, Match #8091, Match #8092, Match #8094, Match #8095, Match #8096, Match #8097, Match #8099, Match #8100, Match #8103, Match #8104, Match #8105, Match #8106, Match #8107, Match #8109, Match #8110, Match #8111, Match #8112, Match #8113, Match #8114, Match #8115, Match #8116, Match #8117, Match #8118, Match #8119, Match #8121, Match #8122, Match #8123, Match #8124, Match #8125, Match #8126, Match #8127, Match #8129, Match #8130, Match #8131, Match #8132, Match #8133, Match #8134, Match #8135, Match #8136, Match #8137, Match #8138, Match #8140, Match #8141, Match #8142, Match #8143, Match #8144, Match #8145, Match #8146, Match #8147, Match #8148, Match #8149, Match #8150, Match #8151, Match #8152, Match #8153, Match #8154, Match #8155, Match #8157, Match #8158, Match #8159, Match #8160, Match #8161, Match #8162, Match #8163, Match #8164, Match #8165, Match #8166, Match #8167, Match #8168, Match #8169, Match #8170, Match #8171, Match #8172, Match #8173, Match #8174, Match #8208, Match #8209, Match #8210, Match #8211, Match #8212, Match #8213, Match #8214, Match #8215, Match #8217, Match #8218, Match #8219, Match #8220, Match #8255, Match #8256, Match #8257, Match #8258, Match #8259, Match #8260, Match #8261, Match #8262, Match #8263, Match #8264, Match #8265, Match #8266, Match #8267, Match #8268, Match #8269, Match #8270, Match #8271, Match #8272, Match #8273, Match #8274, Match #8275, Match #8276, Match #8279, Match #8280, Match #8281, Match #8282, Match #8283, Match #8284, Match #8285, Match #8286, Match #8287, Match #8288, Match #8289, Match #8290, Match #8291, Match #8292, Match #8293, Match #8294, Match #8364, Match #8365, Match #8366, Match #8367, Match #8368, Match #8369, Match #8370, Match #8371, Match #8372, Match #8373, Match #8374, Match #8375, Match #8376, Match #8377, Match #8501, Match #8502, Match #8503, Match #8504, Match #8505, Match #8506, Match #8507, Match #8508, Match #8509, Match #8510, Match #8511, Match #8512, Match #8513, Match #8514, Match #8515, Match #8516, Match #8692, Match #8693, Match #8694, Match #8695, Match #8742, Match #8743, Match #8744, Match #8745, Match #8749, Match #8750, Match #8751, Match #8752, Match #8757, Match #8758, Match #8759, Match #8760, Match #8761, Match #8774, Match #8775, Match #8776, Match #8777, Match #8811, Match #8897, Match #9124, Match #9125, Match #9126, Match #9127, Match #9144, Match #9145, Match #9205, Match #9207, Match #9209, Match #9211, Match #9219, Match #9223, Match #9227, Match #9231, Match #9247, Match #9275, Match #9276, Match #9277, Match #9278, Match #9279, Match #9280, Match #9292, Match #9300, Match #9733, Match #9734, Match #9735, Match #9736, Match #9737, Match #9738, Match #9755, Match #9758, Match #9761, Match #9764, Match #9796, Match #9820, Match #9821, Match #9822, Match #9833, Match #9835, Match #9837, Match #9839, Match #9846, Match #9847, Match #9848, Match #9849] Lines: 16848-16850
    16848 | always @ (posedge clk)
    16849 | 
    16850 | 	q[SIZE-1:0]  <= (se) ? si[SIZE-1:0]  : ((en) ? din[SIZE-1:0] : q[SIZE-1:0]) ;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11277] Lines: 299796-299807
    299796 |    always @ (posedge clk)
    299797 |    begin
    299798 |       if (!fcl_reset_l)
    299799 |       begin
    299800 |          jtag_breakpoint_stall_en <= 1'b0;
    299801 |       end
    299802 |       else
    299803 |       begin
    299804 |          if (rtap_core_val && rtap_core_id == 4'd7)
    299805 |             jtag_breakpoint_stall_en <= 1'b1;
    299806 |       end
    299807 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1075, Match #1077, Match #1080, Match #1083, Match #1086, Match #1089, Match #1093, Match #1096, Match #1098, Match #1101, Match #1104, Match #1107, Match #1109, Match #1112, Match #1114, Match #1116, Match #1118, Match #1120, Match #1122, Match #1124, Match #1126, Match #1128, Match #1133, Match #1135, Match #1139] Lines: 195171-195229
    195171 | always @ (posedge clk)
    195172 | begin
    195173 |     if (!rst_n)
    195174 |     begin
    195175 |         addr_S3_f <= 0;
    195176 |         mshrid_S3_f <= 0;
    195177 |         src_chipid_S3_f <= 0;
    195178 |         src_x_S3_f <= 0;
    195179 |         src_y_S3_f <= 0;
    195180 |         src_fbits_S3_f <= 0;
    195181 |         sdid_S3_f <= 0;
    195182 |         lsid_S3_f <= 0;
    195183 |         mshr_miss_lsid_S3_f <= 0;
    195184 |         evict_addr_S3_f <= 0;
    195185 |         l2_tag_hit_S3_f <= 0;
    195186 |         l2_evict_S3_f <= 0;
    195187 |         l2_way_sel_S3_f <= 0;
    195188 |         l2_way_state_owner_S3_f <= 0;
    195189 |         l2_way_state_mesi_S3_f <= 0;
    195190 |         l2_way_state_vd_S3_f <= 0;
    195191 |         l2_way_state_subline_S3_f <= 0;
    195192 |         l2_way_state_cache_type_S3_f <= 0;
    195193 |         msg_data_S3_f <= 0;
    195194 |         req_from_owner_S3_f <= 0;
    195195 |         state_data_in_S3_f <= 0;
    195196 |         state_data_mask_in_S3_f <= 0;
    195197 |         data_addr_S3_f <= 0;
    195198 |         recycled_S3_f <= 0;
    195199 |         data_clk_en_S3_f <= 0;
    195200 |     end
    195201 |     else if (!stall_S3)
    195202 |     begin
    195203 |         addr_S3_f <= addr_S2;
    195204 |         mshrid_S3_f <= mshrid_S2_f;
    195205 |         src_chipid_S3_f <= src_chipid_S2_f;
    195206 |         src_x_S3_f <= src_x_S2_f;
    195207 |         src_y_S3_f <= src_y_S2_f;
    195208 |         src_fbits_S3_f <= src_fbits_S2_f;
    195209 |         sdid_S3_f <= sdid_S2_f;
    195210 |         lsid_S3_f <= lsid_S2_f;
    195211 |         mshr_miss_lsid_S3_f <= mshr_miss_lsid_S2_f;
    195212 |         evict_addr_S3_f <= evict_addr_S2;
    195213 |         l2_tag_hit_S3_f <= l2_tag_hit_S2;
    195214 |         l2_evict_S3_f <= l2_evict_S2;
    195215 |         l2_way_sel_S3_f <= l2_way_sel_S2;
    195216 |         l2_way_state_owner_S3_f <= l2_way_state_owner_S2;
    195217 |         l2_way_state_mesi_S3_f <= l2_way_state_mesi_S2;
    195218 |         l2_way_state_vd_S3_f <= l2_way_state_vd_S2;
    195219 |         l2_way_state_subline_S3_f <= l2_way_state_subline_S2;
    195220 |         l2_way_state_cache_type_S3_f <= l2_way_state_cache_type_S2;
    195221 |         msg_data_S3_f <= msg_data_S2_next;
    195222 |         req_from_owner_S3_f <= req_from_owner_S2;
    195223 |         state_data_in_S3_f <= state_data_in_S2;
    195224 |         state_data_mask_in_S3_f <= state_data_mask_in_S2;
    195225 |         data_addr_S3_f <= data_addr_S2;
    195226 |         recycled_S3_f <= recycled_S2_f;
    195227 |     end
    195228 |     data_clk_en_S3_f <= (data_clk_en_S2 && valid_S2 && !stall_real_S2); // note: should not be qualified by stall_S3
    195229 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11405, Match #11406, Match #11407, Match #11408] Lines: 22045-22046
    22045 |   always @ (posedge ck)
    22046 |       q_r <= se ? sd : (s ? d1 : d0) ;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1158] Lines: 190323-190326
    190323 | always @ (posedge clk)
    190324 | begin
    190325 |     req_recycle_buf_S2_f <= req_recycle_buf_S2_next;
    190326 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1209] Lines: 185489-185492
    185489 | always @ (posedge clk)
    185490 | begin
    185491 |     header_rd_ptr_f <= header_rd_ptr_next;
    185492 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9371] Lines: 94120-94128
    94120 | always @(posedge clk)
    94121 | 		begin
    94122 | 		// INNO - add hold to this input
    94123 | 		if (hold)
    94124 | 			va_tag_plus[30:0] <= va_tag_plus[30:0] ;
    94125 | 		else
    94126 | 			va_tag_plus[30:0]
    94127 | 			<= {tlb_cam_comp_key[26:0],tlb_bypass_va[12:10],tlb_bypass};
    94128 | 		end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1048, Match #1050, Match #1053, Match #1054, Match #1055] Lines: 199924-199950
    199924 | always @ (posedge clk)
    199925 | begin
    199926 |     if (!rst_n)
    199927 |     begin
    199928 |         valid_S3_f <= 1'b0;
    199929 |         state_wr_en_S3_f <= 1'b0;
    199930 |         mshr_wr_state_en_S3_f <= 0;
    199931 |         mshr_state_in_S3_f <= 0;
    199932 | 
    199933 |         smc_miss_S3_f <= 0;
    199934 | 
    199935 |         msg_from_mshr_S3_f <= 0;
    199936 |         msg_type_S3_f <= 0;
    199937 |     end
    199938 |     else if (!stall_S3)
    199939 |     begin
    199940 |         valid_S3_f <= valid_next_S2;
    199941 |         state_wr_en_S3_f <= state_wr_en_S2;
    199942 |         mshr_wr_state_en_S3_f <= mshr_wr_state_en_S2;
    199943 |         mshr_state_in_S3_f <= mshr_state_in_S2;
    199944 | 
    199945 |         smc_miss_S3_f <= smc_miss_S2_f;
    199946 | 
    199947 |         msg_from_mshr_S3_f <= msg_from_mshr_S2_f;
    199948 |         msg_type_S3_f <= msg_type_S2_f;
    199949 |     end
    199950 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6474] Lines: 120144-120162
    120144 | always @ (posedge clk)
    120145 | begin
    120146 |     if (!rst_n)
    120147 |     begin
    120148 |         l15_noc3encoder_req_data_0_f <= 0;
    120149 |         // l15_noc3encoder_req_data_1_f <= 0;
    120150 |     end
    120151 |     else
    120152 |     begin
    120153 |         if (l15_noc3encoder_req_val && is_request && flit_state_next == 4'd3)
    120154 |             l15_noc3encoder_req_data_0_f <= l15_noc3encoder_req_data_0;
    120155 |         else if (l15_noc3encoder_req_val && is_request && flit_state_next == 4'd4)
    120156 |             l15_noc3encoder_req_data_0_f <= l15_noc3encoder_req_data_1;
    120157 |         else if (l15_noc3encoder_req_val && is_response && flit_state_next == 4'd1)
    120158 |             l15_noc3encoder_req_data_0_f <= l15_noc3encoder_req_data_0;
    120159 |         else if (l15_noc3encoder_req_val && is_response && flit_state_next == 4'd2)
    120160 |             l15_noc3encoder_req_data_0_f <= l15_noc3encoder_req_data_1;
    120161 |     end
    120162 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9356, Match #9357, Match #9358, Match #9359, Match #9360, Match #9361, Match #9363] Lines: 84663-84672
    84663 | always @ (posedge clk)
    84664 | begin
    84665 |    write_en_y <= write_en_x;
    84666 |    write_bit_y <= write_bit_x;
    84667 |    write_mask_y <= write_mask_x;
    84668 |    write_address_y <= write_address_x;
    84669 |    read_en_y <= read_en_x;
    84670 |    debug_en_y <= debug_en_x;
    84671 |    read_address_y <= read_address_x;
    84672 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1137] Lines: 194174-194177
    194174 | always @ (posedge clk)
    194175 | begin
    194176 |     atomic_read_data_S1_f <= atomic_read_data_S1_next;
    194177 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12183, Match #12184, Match #12193, Match #12209, Match #12210, Match #12211, Match #12212] Lines: 42331-42359
    42331 | 	always @(negedge clk) begin
    42332 | 	  rst_tri_en_neg <= rst_tri_en;
    42333 | 	  if ((ecl_irf_wen_w & ecl_irf_wen_w2) & (thr_rd_w[6:0] ==
    42334 | 		  thr_rd_w2[6:0])) begin
    42335 | 	    active_win_thr_rd_w_neg <= {72 {1'bx}};
    42336 | 	    thr_rd_w_neg <= thr_rd_w;
    42337 | 	    active_win_thr_rd_w_neg_wr_en <= 1'b1;
    42338 | 	    active_win_thr_rd_w2_neg_wr_en <= 1'b0;
    42339 | 	  end
    42340 | 	  else
    42341 | 	    begin
    42342 | 	      if (ecl_irf_wen_w & (thr_rd_w[4:0] != 5'b0)) begin
    42343 | 		active_win_thr_rd_w_neg <= byp_irf_rd_data_w;
    42344 | 		thr_rd_w_neg <= thr_rd_w;
    42345 | 		active_win_thr_rd_w_neg_wr_en <= 1'b1;
    42346 | 	      end
    42347 | 	      else begin
    42348 | 		active_win_thr_rd_w_neg_wr_en <= 1'b0;
    42349 | 	      end
    42350 | 	      if (ecl_irf_wen_w2 & (thr_rd_w2[4:0] != 5'b0)) begin
    42351 | 		active_win_thr_rd_w2_neg <= byp_irf_rd_data_w2;
    42352 | 		thr_rd_w2_neg <= thr_rd_w2;
    42353 | 		active_win_thr_rd_w2_neg_wr_en <= 1'b1;
    42354 | 	      end
    42355 | 	      else begin
    42356 | 		active_win_thr_rd_w2_neg_wr_en <= 1'b0;
    42357 | 	      end
    42358 | 	    end
    42359 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10211] Lines: 3364-3370
    3364 |     always @ (posedge clk)
    3365 |     begin
    3366 |         if (~rst_n)
    3367 |             lfsr_state_f <= 16'b0;
    3368 |         else
    3369 |             lfsr_state_f <= lfsr_state_next;
    3370 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1206] Lines: 185325-185328
    185325 | always @ (posedge clk)
    185326 | begin
    185327 |     msg_int_state_f <= msg_int_state_next;
    185328 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6537, Match #6538, Match #6542] Lines: 130438-130477
    130438 | always @ (posedge clk)
    130439 | begin
    130440 |    if (!rst_n)
    130441 |    begin
    130442 |       refill_req_addr_buf[0] <= 0;
    130443 | refill_req_ticket_buf[0] <= 0;
    130444 | refill_req_val_buf[0] <= 0;
    130445 | refill_req_addr_buf[1] <= 0;
    130446 | refill_req_ticket_buf[1] <= 0;
    130447 | refill_req_val_buf[1] <= 0;
    130448 | refill_req_addr_buf[2] <= 0;
    130449 | refill_req_ticket_buf[2] <= 0;
    130450 | refill_req_val_buf[2] <= 0;
    130451 | refill_req_addr_buf[3] <= 0;
    130452 | refill_req_ticket_buf[3] <= 0;
    130453 | refill_req_val_buf[3] <= 0;
    130454 | refill_req_addr_buf[4] <= 0;
    130455 | refill_req_ticket_buf[4] <= 0;
    130456 | refill_req_val_buf[4] <= 0;
    130457 | refill_req_addr_buf[5] <= 0;
    130458 | refill_req_ticket_buf[5] <= 0;
    130459 | refill_req_val_buf[5] <= 0;
    130460 | refill_req_addr_buf[6] <= 0;
    130461 | refill_req_ticket_buf[6] <= 0;
    130462 | refill_req_val_buf[6] <= 0;
    130463 | refill_req_addr_buf[7] <= 0;
    130464 | refill_req_ticket_buf[7] <= 0;
    130465 | refill_req_val_buf[7] <= 0;
    130466 | 
    130467 |    end
    130468 |    else
    130469 |    begin
    130470 |       if (refill_req_val_s3)
    130471 |       begin
    130472 |         refill_req_addr_buf[refill_req_buf_wr_ptr] <= {l15_hmt_base_reg, addr_in_s3[15:2], 4'd0};
    130473 |         refill_req_ticket_buf[refill_req_buf_wr_ptr] <= l15_csm_req_ticket_s3;
    130474 |         refill_req_val_buf[refill_req_buf_wr_ptr] <= refill_req_val_s3;
    130475 |       end
    130476 |    end
    130477 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1212] Lines: 185649-185652
    185649 | always @ (posedge clk)
    185650 | begin
    185651 |     data_wr_ptr_f <= data_wr_ptr_next;
    185652 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1034] Lines: 205282-205430
    205282 | always @ (posedge clk)
    205283 | begin
    205284 |     if (!rst_n)
    205285 |     begin
    205286 |         data_mem_f[0] <= {138{1'b0}};
    205287 |         data_mem_f[1] <= {138{1'b0}};
    205288 |         data_mem_f[2] <= {138{1'b0}};
    205289 |         data_mem_f[3] <= {138{1'b0}};
    205290 |         data_mem_f[4] <= {138{1'b0}};
    205291 |         data_mem_f[5] <= {138{1'b0}};
    205292 |         data_mem_f[6] <= {138{1'b0}};
    205293 |         data_mem_f[7] <= {138{1'b0}};
    205294 |         data_mem_f[8] <= {138{1'b0}};
    205295 |         data_mem_f[9] <= {138{1'b0}};
    205296 |         data_mem_f[10] <= {138{1'b0}};
    205297 |         data_mem_f[11] <= {138{1'b0}};
    205298 |         data_mem_f[12] <= {138{1'b0}};
    205299 |         data_mem_f[13] <= {138{1'b0}};
    205300 |         data_mem_f[14] <= {138{1'b0}};
    205301 |         data_mem_f[15] <= {138{1'b0}};
    205302 | 
    205303 |     end
    205304 |     else if (flush_en)
    205305 |     begin
    205306 |         case (addr_op)
    205307 |         2'd0:
    205308 |         begin
    205309 |             data_mem_f[0][123:120] <= {4{1'b0}};
    205310 |             data_mem_f[1][123:120] <= {4{1'b0}};
    205311 |             data_mem_f[2][123:120] <= {4{1'b0}};
    205312 |             data_mem_f[3][123:120] <= {4{1'b0}};
    205313 |             data_mem_f[4][123:120] <= {4{1'b0}};
    205314 |             data_mem_f[5][123:120] <= {4{1'b0}};
    205315 |             data_mem_f[6][123:120] <= {4{1'b0}};
    205316 |             data_mem_f[7][123:120] <= {4{1'b0}};
    205317 |             data_mem_f[8][123:120] <= {4{1'b0}};
    205318 |             data_mem_f[9][123:120] <= {4{1'b0}};
    205319 |             data_mem_f[10][123:120] <= {4{1'b0}};
    205320 |             data_mem_f[11][123:120] <= {4{1'b0}};
    205321 |             data_mem_f[12][123:120] <= {4{1'b0}};
    205322 |             data_mem_f[13][123:120] <= {4{1'b0}};
    205323 |             data_mem_f[14][123:120] <= {4{1'b0}};
    205324 |             data_mem_f[15][123:120] <= {4{1'b0}};
    205325 | 
    205326 |         end
    205327 |         2'd1:
    205328 |         begin
    205329 |             if (wr_hit)
    205330 |             begin
    205331 |                 data_mem_f[wr_index][120+wr_offset_in] <= 1'b0;
    205332 | 
    205333 |             end
    205334 |         end
    205335 |         2'd2:
    205336 |         begin
    205337 |             if ((smc_sdid[0] == wr_sdid_in) && (smc_valid[0] != 0))
    205338 |                 data_mem_f[0][123:120] <= {4{1'b0}};
    205339 |             if ((smc_sdid[1] == wr_sdid_in) && (smc_valid[1] != 0))
    205340 |                 data_mem_f[1][123:120] <= {4{1'b0}};
    205341 |             if ((smc_sdid[2] == wr_sdid_in) && (smc_valid[2] != 0))
    205342 |                 data_mem_f[2][123:120] <= {4{1'b0}};
    205343 |             if ((smc_sdid[3] == wr_sdid_in) && (smc_valid[3] != 0))
    205344 |                 data_mem_f[3][123:120] <= {4{1'b0}};
    205345 |             if ((smc_sdid[4] == wr_sdid_in) && (smc_valid[4] != 0))
    205346 |                 data_mem_f[4][123:120] <= {4{1'b0}};
    205347 |             if ((smc_sdid[5] == wr_sdid_in) && (smc_valid[5] != 0))
    205348 |                 data_mem_f[5][123:120] <= {4{1'b0}};
    205349 |             if ((smc_sdid[6] == wr_sdid_in) && (smc_valid[6] != 0))
    205350 |                 data_mem_f[6][123:120] <= {4{1'b0}};
    205351 |             if ((smc_sdid[7] == wr_sdid_in) && (smc_valid[7] != 0))
    205352 |                 data_mem_f[7][123:120] <= {4{1'b0}};
    205353 |             if ((smc_sdid[8] == wr_sdid_in) && (smc_valid[8] != 0))
    205354 |                 data_mem_f[8][123:120] <= {4{1'b0}};
    205355 |             if ((smc_sdid[9] == wr_sdid_in) && (smc_valid[9] != 0))
    205356 |                 data_mem_f[9][123:120] <= {4{1'b0}};
    205357 |             if ((smc_sdid[10] == wr_sdid_in) && (smc_valid[10] != 0))
    205358 |                 data_mem_f[10][123:120] <= {4{1'b0}};
    205359 |             if ((smc_sdid[11] == wr_sdid_in) && (smc_valid[11] != 0))
    205360 |                 data_mem_f[11][123:120] <= {4{1'b0}};
    205361 |             if ((smc_sdid[12] == wr_sdid_in) && (smc_valid[12] != 0))
    205362 |                 data_mem_f[12][123:120] <= {4{1'b0}};
    205363 |             if ((smc_sdid[13] == wr_sdid_in) && (smc_valid[13] != 0))
    205364 |                 data_mem_f[13][123:120] <= {4{1'b0}};
    205365 |             if ((smc_sdid[14] == wr_sdid_in) && (smc_valid[14] != 0))
    205366 |                 data_mem_f[14][123:120] <= {4{1'b0}};
    205367 |             if ((smc_sdid[15] == wr_sdid_in) && (smc_valid[15] != 0))
    205368 |                 data_mem_f[15][123:120] <= {4{1'b0}};
    205369 | 
    205370 |         end
    205371 |         default:
    205372 |         begin
    205373 |             data_mem_f[wr_index] <= data_mem_f[wr_index];
    205374 |         end
    205375 |         endcase
    205376 |     end
    205377 |     else if (wr_en)
    205378 |     begin
    205379 |         if (wr_diag_en)
    205380 |         begin
    205381 |             case (addr_op)
    205382 |             2'd0:
    205383 |             begin
    205384 |                 case (wr_offset_in)
    205385 |                 2'd0:
    205386 |                 begin
    205387 |                     data_mem_f[wr_index][30-1:0] <=
    205388 |                     data_in[30-1:0];
    205389 |                 end
    205390 |                 2'd1:
    205391 |                 begin
    205392 |                     data_mem_f[wr_index][30*2-1:30] <=
    205393 |                     data_in[30-1:0];
    205394 |                 end
    205395 |                 2'd2:
    205396 |                 begin
    205397 |                     data_mem_f[wr_index][30*3-1:30*2] <=
    205398 |                     data_in[30-1:0];
    205399 |                 end
    205400 |                 2'd3:
    205401 |                 begin
    205402 |                     data_mem_f[wr_index][30*4-1:30*3] <=
    205403 |                     data_in[30-1:0];
    205404 |                 end
    205405 |                 default:
    205406 |                 begin
    205407 |                     data_mem_f[wr_index] <= data_mem_f[wr_index];
    205408 |                 end
    205409 |                 endcase
    205410 |             end
    205411 |             2'd1:
    205412 |             begin
    205413 |                 data_mem_f[wr_index][123:120] <= data_in[4-1:0];
    205414 |             end
    205415 |             2'd2:
    205416 |             begin
    205417 |                 data_mem_f[wr_index][137:124] <= data_in[14-1:0];
    205418 |             end
    205419 |             default:
    205420 |             begin
    205421 |                 data_mem_f[wr_index] <= data_mem_f[wr_index];
    205422 |             end
    205423 |             endcase
    205424 |         end
    205425 |         else
    205426 |         begin
    205427 |             data_mem_f[wr_index] <= {wr_tag_in, smc_valid_in, smc_data_in};
    205428 |         end
    205429 |     end
    205430 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10292, Match #10293, Match #10294, Match #10295, Match #10296, Match #10297, Match #11135, Match #11136] Lines: 22078-22080
    22078 |   always @ (rclk or en_l or tm_l)
    22079 |     if (!rclk)  //latch opens on rclk low phase
    22080 |       clken <= ~en_l | ~tm_l;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10139, Match #10140, Match #10141, Match #10142, Match #10143, Match #10144, Match #10145, Match #10146, Match #10147, Match #10148, Match #10149, Match #10150, Match #10153, Match #10154, Match #10155, Match #10156, Match #10157, Match #10158, Match #10159, Match #10161, Match #10162, Match #10163, Match #10164, Match #10165, Match #10166, Match #10167, Match #10168, Match #10169, Match #10170, Match #10171, Match #10173, Match #10174, Match #10175, Match #10176, Match #10177, Match #10178, Match #10180, Match #10181, Match #10182, Match #10183, Match #10184, Match #10185, Match #10186, Match #10189, Match #10190, Match #10191, Match #10192, Match #10193, Match #10194, Match #10195, Match #10196, Match #10197, Match #10198, Match #10200, Match #10201, Match #10202, Match #10203, Match #10204, Match #10206, Match #10207, Match #10217, Match #10218, Match #10224, Match #10225, Match #10226, Match #10266, Match #10267, Match #10268, Match #10269, Match #10270, Match #10271, Match #10272, Match #10273, Match #10274, Match #10275, Match #10276, Match #10277, Match #10278, Match #10279, Match #10280, Match #10281, Match #10282, Match #10283, Match #10284, Match #10285, Match #10286, Match #10287, Match #10288, Match #10289, Match #10290, Match #10291, Match #10298, Match #10299, Match #10301, Match #10302, Match #10303, Match #10304, Match #10305, Match #10306, Match #10307, Match #10308, Match #10309, Match #10310, Match #10312, Match #10313, Match #10314, Match #10315, Match #10316, Match #10317, Match #10319, Match #10320, Match #10323, Match #10328, Match #10333, Match #10338, Match #10343, Match #10344, Match #10345, Match #10346, Match #10347, Match #10348, Match #10349, Match #10351, Match #10352, Match #10353, Match #10354, Match #10355, Match #10356, Match #10357, Match #10358, Match #10359, Match #10360, Match #10361, Match #10362, Match #10363, Match #10364, Match #10367, Match #10368, Match #10369, Match #10370, Match #10371, Match #10372, Match #10373, Match #10374, Match #10375, Match #10376, Match #10377, Match #10378, Match #10379, Match #10380, Match #10381, Match #10382, Match #10383, Match #10384, Match #10385, Match #10386, Match #11107, Match #11108, Match #11109, Match #11110, Match #11111, Match #11112, Match #11113, Match #11114, Match #11115, Match #11116, Match #11117, Match #11118, Match #11119, Match #11120, Match #11121, Match #11122, Match #11123, Match #11124, Match #11125, Match #11126, Match #11127, Match #11128, Match #11129, Match #11130, Match #11131, Match #11132, Match #11133, Match #11134, Match #11141, Match #11142, Match #11143, Match #11145, Match #11146, Match #11148, Match #11149, Match #11150, Match #11151, Match #11152, Match #11153, Match #11154, Match #11155, Match #11157, Match #11158, Match #11159, Match #11160, Match #11161, Match #11162, Match #11163, Match #11165, Match #11166, Match #11167, Match #11168, Match #11169, Match #11170, Match #11173, Match #11175, Match #11176, Match #11177, Match #11178, Match #11179, Match #11180, Match #11181, Match #11184, Match #11185, Match #11186, Match #11187, Match #11188, Match #11190, Match #11191, Match #11192, Match #11193, Match #11194, Match #11195, Match #11196, Match #11197, Match #11198, Match #11199, Match #11202, Match #11205, Match #11206, Match #11207, Match #11209, Match #11210, Match #11211, Match #11212, Match #11213, Match #11214, Match #11215, Match #11216, Match #11217, Match #11218, Match #11224, Match #11225, Match #11226, Match #11227, Match #11228, Match #11229, Match #11230, Match #11232, Match #11233, Match #11234, Match #11235, Match #11237, Match #11238, Match #11239, Match #11240, Match #11241, Match #11242, Match #11244, Match #11245, Match #11246, Match #11247, Match #11249, Match #11251, Match #11252, Match #11253, Match #11254, Match #11255, Match #11256, Match #11257, Match #11258, Match #11259, Match #11261, Match #11262, Match #11263, Match #11264, Match #11265, Match #11267, Match #11268, Match #11269, Match #11270, Match #11271, Match #11272, Match #11273, Match #11274, Match #11275, Match #11276, Match #11278, Match #11279, Match #11280, Match #11281, Match #11282, Match #11283, Match #11284, Match #11285, Match #11286, Match #11287, Match #11288, Match #11290, Match #11291, Match #11292, Match #11293, Match #11294, Match #11295, Match #11296, Match #11297, Match #11299, Match #11301, Match #11302, Match #11303, Match #11304, Match #11305, Match #11306, Match #11307, Match #11308, Match #11309, Match #11310, Match #11311, Match #11312, Match #11313, Match #11314, Match #11315, Match #11316, Match #11317, Match #11318, Match #11319, Match #11324, Match #11325, Match #11326, Match #11327, Match #11328, Match #11329, Match #11330, Match #11331, Match #11332, Match #11333, Match #11334, Match #11335, Match #11336, Match #11337, Match #11338, Match #11339, Match #11340, Match #11341, Match #11342, Match #11343, Match #11344, Match #11345, Match #11346, Match #11347, Match #11348, Match #11349, Match #11350, Match #11351, Match #11352, Match #11353, Match #11354, Match #11355, Match #11356, Match #11357, Match #11358, Match #11359, Match #11360, Match #11361, Match #11362, Match #11363, Match #11364, Match #11365, Match #11366, Match #11367, Match #11368, Match #11369, Match #11370, Match #11371, Match #11372, Match #11373, Match #11374, Match #11375, Match #11376, Match #11377, Match #11378, Match #11379, Match #11380, Match #11381, Match #11382, Match #11383, Match #11384, Match #11385, Match #11386, Match #11389, Match #11390, Match #11391, Match #11392, Match #11393, Match #11394, Match #11395, Match #11396, Match #11397, Match #11398, Match #11399, Match #11400, Match #11401, Match #11402, Match #11404, Match #11551, Match #11552, Match #11553, Match #11554, Match #11559, Match #11560, Match #11561, Match #11562, Match #11563, Match #11564, Match #11565, Match #11566, Match #11567, Match #11568, Match #11569, Match #11574, Match #11576, Match #11577, Match #11578, Match #11579, Match #11580, Match #11581, Match #11582, Match #11583, Match #11584, Match #11585, Match #11586, Match #11587, Match #11588, Match #11589, Match #11590, Match #11591, Match #11592, Match #11593, Match #11594, Match #11595, Match #11596, Match #11597, Match #11598, Match #11599, Match #11600, Match #11601, Match #11602, Match #11603, Match #11605, Match #11606, Match #11607, Match #11608, Match #11610, Match #11612, Match #11613, Match #11614, Match #11615, Match #11616, Match #11617, Match #11618, Match #11619, Match #11620, Match #11621, Match #11622, Match #11623, Match #11624, Match #11625, Match #11626, Match #11627, Match #11628, Match #11629, Match #11630, Match #11631, Match #11632, Match #11633, Match #11634, Match #11635, Match #11636, Match #11637, Match #11638, Match #11639, Match #11640, Match #11641, Match #11642, Match #11643, Match #11645, Match #11646, Match #11647, Match #11648, Match #11649, Match #11650, Match #11651, Match #11652, Match #11653, Match #11654, Match #11655, Match #11656, Match #11658, Match #11659, Match #11660, Match #11662, Match #11663, Match #11664, Match #11665, Match #11666, Match #11667, Match #11668, Match #11669, Match #11670, Match #11671, Match #11672, Match #11673, Match #11674, Match #11675, Match #11676, Match #11677, Match #11678, Match #11679, Match #11680, Match #11681, Match #11682, Match #11683, Match #11684, Match #11685, Match #11686, Match #11687, Match #11688, Match #11689, Match #11690, Match #11691, Match #11693, Match #11694, Match #11695, Match #11696, Match #11697, Match #11698, Match #11699, Match #11700, Match #11702, Match #11704, Match #11706, Match #11707, Match #11708, Match #11709, Match #11710, Match #11711, Match #11712, Match #11713, Match #11715, Match #11716, Match #11717, Match #11718, Match #11719, Match #11720, Match #11721, Match #11722, Match #11723, Match #11724, Match #11725, Match #11726, Match #11727, Match #11728, Match #11729, Match #11730, Match #11731, Match #11732, Match #11733, Match #11734, Match #11735, Match #11736, Match #11737, Match #11738, Match #11739, Match #11740, Match #11741, Match #11742, Match #11743, Match #11744, Match #11745, Match #11746, Match #11747, Match #11752, Match #11753, Match #11754, Match #11755, Match #11756, Match #11757, Match #11758, Match #11759, Match #11761, Match #11763, Match #11764, Match #11765, Match #11766, Match #11767, Match #11768, Match #11769, Match #11770, Match #11771, Match #11772, Match #11773, Match #11774, Match #11775, Match #11776, Match #11777, Match #11778, Match #11779, Match #11780, Match #11781, Match #11782, Match #11783, Match #11784, Match #11785, Match #11786, Match #11787, Match #11788, Match #12213, Match #12214, Match #12215, Match #12217, Match #12219, Match #12220, Match #12221, Match #12222, Match #12223, Match #12224, Match #12225, Match #12226, Match #12227, Match #12228, Match #12229, Match #12230, Match #12232, Match #12233, Match #12234, Match #12235, Match #12236, Match #12237, Match #12238, Match #12239, Match #12240, Match #12241, Match #12242, Match #12243, Match #12244, Match #12245, Match #12246, Match #12247, Match #12248, Match #12250, Match #12251, Match #12252, Match #12253, Match #12254, Match #12255, Match #12256, Match #12258, Match #12259, Match #12260, Match #12261, Match #12262, Match #12263, Match #12264, Match #12265, Match #12266, Match #12267, Match #12268, Match #12270, Match #12271, Match #12272, Match #12273, Match #12274, Match #12275, Match #12276, Match #12277, Match #12278, Match #12279, Match #12280, Match #12281, Match #12282, Match #12283, Match #12284, Match #12285, Match #12286, Match #12287, Match #12288, Match #12289, Match #12290, Match #12291, Match #12292, Match #12293, Match #12294, Match #12295, Match #12296, Match #12297, Match #12298, Match #12299, Match #12300, Match #12301, Match #12302, Match #12303, Match #12304, Match #12305, Match #12306, Match #12307, Match #12308, Match #12310, Match #12311, Match #12312, Match #12313, Match #12314, Match #12315, Match #12316, Match #12317, Match #12318, Match #12319, Match #12320, Match #12321, Match #12322, Match #12323, Match #12324, Match #12325, Match #12326, Match #12327, Match #12328, Match #12329, Match #12330, Match #12331, Match #12332, Match #12333, Match #12334, Match #12335, Match #12336, Match #12337, Match #12338, Match #12339, Match #12340, Match #12341, Match #12342, Match #12343, Match #12344, Match #12345, Match #12346, Match #12347, Match #12348, Match #12349, Match #12350, Match #12351, Match #12352, Match #12353, Match #12354, Match #12355, Match #12356, Match #12357, Match #12358, Match #12359, Match #12360, Match #12361, Match #12362, Match #12363, Match #12364, Match #12365, Match #12366, Match #12367, Match #12368, Match #12369, Match #12370, Match #12371, Match #12372, Match #12373, Match #12374, Match #12375, Match #12376, Match #12377, Match #12378, Match #12379, Match #12380, Match #12381, Match #12382, Match #12383, Match #12384, Match #12385, Match #12386, Match #12387, Match #12388, Match #12389, Match #12390, Match #12391, Match #12392, Match #12393, Match #12394, Match #12395, Match #12396, Match #12397, Match #12398, Match #12399, Match #12400, Match #12401, Match #12402, Match #12403, Match #12404, Match #12405, Match #12406, Match #12407, Match #12408, Match #12409, Match #12410, Match #12411, Match #12412, Match #12413, Match #12414, Match #12415, Match #12416, Match #12417, Match #12418, Match #12419, Match #12420, Match #12421, Match #12422, Match #12423, Match #12424, Match #12425, Match #12426, Match #12427, Match #12428, Match #12429, Match #12430, Match #12431, Match #12432, Match #12433, Match #12434, Match #12435, Match #12436, Match #12437, Match #12438, Match #12439, Match #12440, Match #12441, Match #12442, Match #12443, Match #12444, Match #12445, Match #12446, Match #12447, Match #12448, Match #12449, Match #12450, Match #12451, Match #12452, Match #12453, Match #12454, Match #12455, Match #12456, Match #12457, Match #12458, Match #12459, Match #12460, Match #12461, Match #12462, Match #12463, Match #12464, Match #12465, Match #12466, Match #12467, Match #12468, Match #12469, Match #12470, Match #12471, Match #12472, Match #12473, Match #12474, Match #12475, Match #12476, Match #12477, Match #12478, Match #12479, Match #12480, Match #12481, Match #12482, Match #12483, Match #12485, Match #12486, Match #12487, Match #12488, Match #12489, Match #12490, Match #12491, Match #7748, Match #7749, Match #7751, Match #7752, Match #7753, Match #7754, Match #7755, Match #7757, Match #7762, Match #7763, Match #7764, Match #7765, Match #7766, Match #7770, Match #7773, Match #7774, Match #7775, Match #7776, Match #7777, Match #7778, Match #7779, Match #7780, Match #7781, Match #7782, Match #7783, Match #7784, Match #7785, Match #7786, Match #7787, Match #7788, Match #7789, Match #7790, Match #7791, Match #7794, Match #7795, Match #7796, Match #7797, Match #7798, Match #7799, Match #7804, Match #7805, Match #7806, Match #7807, Match #7810, Match #7811, Match #7812, Match #7813, Match #7906, Match #7907, Match #7913, Match #7915, Match #7916, Match #7917, Match #7918, Match #7919, Match #7923, Match #7924, Match #7925, Match #7926, Match #7927, Match #7947, Match #7948, Match #7949, Match #7951, Match #7952, Match #7956, Match #7958, Match #7959, Match #7986, Match #7999, Match #8000, Match #8014, Match #8018, Match #8019, Match #8020, Match #8021, Match #8022, Match #8023, Match #8025, Match #8026, Match #8027, Match #8028, Match #8029, Match #8030, Match #8031, Match #8032, Match #8033, Match #8034, Match #8051, Match #8052, Match #8053, Match #8055, Match #8070, Match #8071, Match #8072, Match #8073, Match #8098, Match #8206, Match #8207, Match #8216, Match #8221, Match #8222, Match #8223, Match #8224, Match #8225, Match #8226, Match #8227, Match #8228, Match #8229, Match #8230, Match #8231, Match #8232, Match #8277, Match #8278, Match #8295, Match #8296, Match #8297, Match #8298, Match #8299, Match #8300, Match #8301, Match #8302, Match #8303, Match #8304, Match #8305, Match #8306, Match #8307, Match #8308, Match #8309, Match #8310, Match #8311, Match #8312, Match #8313, Match #8314, Match #8315, Match #8316, Match #8317, Match #8318, Match #8319, Match #8320, Match #8321, Match #8322, Match #8323, Match #8324, Match #8325, Match #8326, Match #8327, Match #8328, Match #8329, Match #8330, Match #8331, Match #8332, Match #8333, Match #8334, Match #8335, Match #8336, Match #8340, Match #8341, Match #8342, Match #8343, Match #8344, Match #8345, Match #8378, Match #8379, Match #8380, Match #8381, Match #8382, Match #8383, Match #8384, Match #8385, Match #8386, Match #8387, Match #8388, Match #8389, Match #8390, Match #8391, Match #8392, Match #8393, Match #8394, Match #8395, Match #8396, Match #8517, Match #8518, Match #8519, Match #8520, Match #8521, Match #8522, Match #8523, Match #8524, Match #8525, Match #8526, Match #8527, Match #8528, Match #8529, Match #8530, Match #8531, Match #8532, Match #8533, Match #8535, Match #8536, Match #8537, Match #8538, Match #8539, Match #8540, Match #8541, Match #8542, Match #8543, Match #8544, Match #8545, Match #8546, Match #8547, Match #8548, Match #8549, Match #8550, Match #8551, Match #8552, Match #8553, Match #8554, Match #8555, Match #8556, Match #8557, Match #8558, Match #8559, Match #8560, Match #8561, Match #8562, Match #8563, Match #8564, Match #8565, Match #8566, Match #8567, Match #8568, Match #8569, Match #8570, Match #8571, Match #8572, Match #8573, Match #8574, Match #8575, Match #8576, Match #8577, Match #8578, Match #8579, Match #8580, Match #8581, Match #8582, Match #8583, Match #8584, Match #8585, Match #8586, Match #8587, Match #8588, Match #8589, Match #8590, Match #8591, Match #8592, Match #8593, Match #8594, Match #8595, Match #8596, Match #8597, Match #8598, Match #8599, Match #8600, Match #8601, Match #8602, Match #8603, Match #8604, Match #8605, Match #8606, Match #8607, Match #8608, Match #8609, Match #8610, Match #8611, Match #8612, Match #8613, Match #8614, Match #8615, Match #8616, Match #8617, Match #8618, Match #8619, Match #8620, Match #8621, Match #8622, Match #8623, Match #8624, Match #8625, Match #8626, Match #8627, Match #8628, Match #8629, Match #8630, Match #8631, Match #8632, Match #8633, Match #8634, Match #8637, Match #8638, Match #8639, Match #8640, Match #8641, Match #8642, Match #8643, Match #8644, Match #8646, Match #8647, Match #8648, Match #8649, Match #8651, Match #8652, Match #8657, Match #8658, Match #8659, Match #8660, Match #8661, Match #8662, Match #8664, Match #8666, Match #8668, Match #8670, Match #8671, Match #8672, Match #8673, Match #8674, Match #8675, Match #8696, Match #8697, Match #8698, Match #8699, Match #8701, Match #8709, Match #8710, Match #8711, Match #8712, Match #8713, Match #8714, Match #8715, Match #8716, Match #8717, Match #8718, Match #8719, Match #8720, Match #8721, Match #8722, Match #8723, Match #8724, Match #8725, Match #8726, Match #8727, Match #8728, Match #8729, Match #8730, Match #8731, Match #8732, Match #8733, Match #8734, Match #8735, Match #8736, Match #8738, Match #8739, Match #8740, Match #8741, Match #8746, Match #8747, Match #8753, Match #8754, Match #8755, Match #8766, Match #8767, Match #8770, Match #8771, Match #8778, Match #8779, Match #8780, Match #8781, Match #8782, Match #8783, Match #8784, Match #8785, Match #8786, Match #8787, Match #8788, Match #8789, Match #8790, Match #8791, Match #8793, Match #8794, Match #8796, Match #8797, Match #8798, Match #8799, Match #8801, Match #8804, Match #8805, Match #8806, Match #8816, Match #8817, Match #8818, Match #8819, Match #8820, Match #8824, Match #8827, Match #8828, Match #8829, Match #8830, Match #8831, Match #8832, Match #8833, Match #8834, Match #8835, Match #8836, Match #8837, Match #8838, Match #8839, Match #8840, Match #8841, Match #8842, Match #8843, Match #8844, Match #8845, Match #8848, Match #8849, Match #8850, Match #8851, Match #8852, Match #8853, Match #8854, Match #8870, Match #8871, Match #8872, Match #8873, Match #8874, Match #8875, Match #8876, Match #8877, Match #8879, Match #8880, Match #8881, Match #8882, Match #8883, Match #8884, Match #8885, Match #8886, Match #8887, Match #8888, Match #8889, Match #8890, Match #8891, Match #8892, Match #8893, Match #8894, Match #8895, Match #8896, Match #8898, Match #8909, Match #8910, Match #8911, Match #8912, Match #8913, Match #8914, Match #8915, Match #8916, Match #8925, Match #8926, Match #8927, Match #8928, Match #8929, Match #8930, Match #8931, Match #8932, Match #8933, Match #8934, Match #8936, Match #8937, Match #8939, Match #8940, Match #8942, Match #8943, Match #8944, Match #8945, Match #8946, Match #8947, Match #8948, Match #8950, Match #8951, Match #8952, Match #8953, Match #8954, Match #8955, Match #8956, Match #8957, Match #8959, Match #8960, Match #8962, Match #8963, Match #8965, Match #8966, Match #8968, Match #8969, Match #8970, Match #8971, Match #8972, Match #8973, Match #8974, Match #8976, Match #8977, Match #8978, Match #8979, Match #8980, Match #8981, Match #8982, Match #8983, Match #9064, Match #9065, Match #9067, Match #9069, Match #9071, Match #9073, Match #9074, Match #9076, Match #9077, Match #9079, Match #9080, Match #9081, Match #9082, Match #9083, Match #9084, Match #9085, Match #9086, Match #9087, Match #9088, Match #9089, Match #9090, Match #9091, Match #9093, Match #9095, Match #9096, Match #9098, Match #9100, Match #9101, Match #9102, Match #9108, Match #9110, Match #9111, Match #9112, Match #9113, Match #9115, Match #9116, Match #9117, Match #9118, Match #9120, Match #9121, Match #9122, Match #9123, Match #9128, Match #9129, Match #9130, Match #9132, Match #9133, Match #9134, Match #9139, Match #9143, Match #9146, Match #9147, Match #9148, Match #9149, Match #9150, Match #9151, Match #9152, Match #9153, Match #9154, Match #9155, Match #9156, Match #9157, Match #9158, Match #9159, Match #9160, Match #9161, Match #9162, Match #9163, Match #9164, Match #9165, Match #9166, Match #9167, Match #9168, Match #9169, Match #9170, Match #9171, Match #9172, Match #9173, Match #9174, Match #9175, Match #9176, Match #9177, Match #9178, Match #9179, Match #9180, Match #9181, Match #9182, Match #9183, Match #9185, Match #9186, Match #9187, Match #9188, Match #9189, Match #9190, Match #9191, Match #9192, Match #9193, Match #9195, Match #9196, Match #9197, Match #9198, Match #9200, Match #9201, Match #9202, Match #9203, Match #9212, Match #9214, Match #9215, Match #9244, Match #9246, Match #9248, Match #9249, Match #9250, Match #9251, Match #9252, Match #9253, Match #9254, Match #9255, Match #9257, Match #9261, Match #9262, Match #9263, Match #9264, Match #9265, Match #9266, Match #9267, Match #9268, Match #9269, Match #9270, Match #9271, Match #9272, Match #9273, Match #9274, Match #9281, Match #9282, Match #9283, Match #9284, Match #9285, Match #9286, Match #9287, Match #9288, Match #9289, Match #9290, Match #9291, Match #9293, Match #9294, Match #9295, Match #9301, Match #9302, Match #9306, Match #9307, Match #9308, Match #9309, Match #9311, Match #9312, Match #9313, Match #9314, Match #9315, Match #9316, Match #9317, Match #9318, Match #9319, Match #9320, Match #9321, Match #9322, Match #9324, Match #9325, Match #9326, Match #9327, Match #9328, Match #9329, Match #9330, Match #9331, Match #9332, Match #9333, Match #9334, Match #9335, Match #9336, Match #9337, Match #9338, Match #9339, Match #9340, Match #9341, Match #9342, Match #9347, Match #9348, Match #9349, Match #9350, Match #9351, Match #9352, Match #9353, Match #9354, Match #9355, Match #9580, Match #9581, Match #9586, Match #9587, Match #9588, Match #9589, Match #9594, Match #9599, Match #9600, Match #9601, Match #9602, Match #9603, Match #9604, Match #9605, Match #9606, Match #9611, Match #9613, Match #9614, Match #9616, Match #9617, Match #9618, Match #9619, Match #9620, Match #9621, Match #9622, Match #9623, Match #9624, Match #9625, Match #9626, Match #9627, Match #9628, Match #9629, Match #9630, Match #9632, Match #9634, Match #9636, Match #9643, Match #9644, Match #9645, Match #9646, Match #9648, Match #9649, Match #9650, Match #9651, Match #9652, Match #9653, Match #9654, Match #9655, Match #9656, Match #9657, Match #9658, Match #9659, Match #9660, Match #9661, Match #9662, Match #9663, Match #9664, Match #9665, Match #9666, Match #9667, Match #9668, Match #9669, Match #9670, Match #9671, Match #9672, Match #9673, Match #9674, Match #9675, Match #9676, Match #9677, Match #9678, Match #9679, Match #9680, Match #9681, Match #9682, Match #9683, Match #9684, Match #9685, Match #9686, Match #9687, Match #9688, Match #9689, Match #9690, Match #9691, Match #9692, Match #9693, Match #9694, Match #9695, Match #9696, Match #9697, Match #9698, Match #9699, Match #9700, Match #9701, Match #9702, Match #9703, Match #9704, Match #9705, Match #9706, Match #9708, Match #9709, Match #9710, Match #9715, Match #9716, Match #9717, Match #9718, Match #9719, Match #9720, Match #9721, Match #9722, Match #9723, Match #9724, Match #9725, Match #9726, Match #9727, Match #9728, Match #9729, Match #9730, Match #9731, Match #9732, Match #9739, Match #9740, Match #9741, Match #9742, Match #9743, Match #9744, Match #9745, Match #9746, Match #9747, Match #9748, Match #9749, Match #9750, Match #9751, Match #9752, Match #9753, Match #9766, Match #9767, Match #9768, Match #9769, Match #9770, Match #9771, Match #9772, Match #9773, Match #9774, Match #9775, Match #9776, Match #9777, Match #9778, Match #9779, Match #9780, Match #9781, Match #9782, Match #9783, Match #9784, Match #9785, Match #9786, Match #9787, Match #9788, Match #9789, Match #9790, Match #9791, Match #9792, Match #9793, Match #9794, Match #9795, Match #9797, Match #9798, Match #9799, Match #9800, Match #9801, Match #9802, Match #9803, Match #9804, Match #9805, Match #9806, Match #9807, Match #9808, Match #9809, Match #9810, Match #9811, Match #9812, Match #9813, Match #9818, Match #9819, Match #9823, Match #9824, Match #9826, Match #9827, Match #9828, Match #9829, Match #9830, Match #9831, Match #9832, Match #9841, Match #9850, Match #9851, Match #9852, Match #9853, Match #9858, Match #9859, Match #9860, Match #9861, Match #9862] Lines: 16647-16649
    16647 | always @ (posedge clk)
    16648 | 
    16649 | 	q[SIZE-1:0]  <= (se) ? si[SIZE-1:0]  : din[SIZE-1:0] ;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #433] Lines: 521-524
     521 | always @ (posedge clk)
     522 | begin
     523 |     q <= d;
     524 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6540] Lines: 130412-130415
    130412 | always @ (posedge clk)
    130413 | begin
    130414 |     refill_req_buf_rd_ptr <= refill_req_buf_rd_ptr_next;
    130415 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6501, Match #6505, Match #6508] Lines: 140273-140287
    140273 | always @ (posedge clk)
    140274 | begin
    140275 |     if (!rst_n)
    140276 |     begin
    140277 |         ld_val <= 0;
    140278 |         st_val <= 0;
    140279 |         ifill_val <= 0;
    140280 |     end
    140281 |     else
    140282 |     begin
    140283 |         ld_val <= ld_val_next;
    140284 |         st_val <= st_val_next;
    140285 |         ifill_val <= ifill_val_next;
    140286 |     end
    140287 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #122, Match #123, Match #151, Match #152, Match #177, Match #178, Match #203, Match #204, Match #241, Match #242, Match #267, Match #268, Match #296, Match #297, Match #32, Match #322, Match #323, Match #33, Match #348, Match #349, Match #386, Match #387, Match #412, Match #413, Match #58, Match #59, Match #6, Match #7, Match #96, Match #97] Lines: 1821-1833
    1821 | always @(posedge clk)
    1822 | begin
    1823 | 	if(reset)
    1824 | 	begin
    1825 | 		current_route_f <= 3'd0;
    1826 | 		planned_f <= 1'd0;
    1827 | 	end
    1828 | 	else
    1829 | 	begin
    1830 | 		current_route_f <= current_route_temp;
    1831 | 		planned_f <= planned_temp;
    1832 | 	end
    1833 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6532] Lines: 153280-153291
    153280 | always @ (posedge clk)
    153281 | begin
    153282 |    if (!rst_n)
    153283 |    begin
    153284 |       read_index_f <= 0;
    153285 |    end
    153286 |    else
    153287 |    if (read_valid)
    153288 |       read_index_f <= read_index;
    153289 |    else
    153290 |       read_index_f <= read_index_f;
    153291 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10229, Match #10230, Match #10231, Match #10246, Match #10247, Match #10251, Match #10252, Match #10253, Match #10255, Match #10256, Match #10257, Match #10258, Match #10259, Match #10260] Lines: 97479-97522
    97479 | always @ (posedge clk)
    97480 | 	begin
    97481 | 	if (hold)
    97482 | 		begin
    97483 | 		cam_pid[2:0]		<= cam_pid[2:0] ;
    97484 | 		cam_vld_tmp		<= cam_vld_tmp ;
    97485 | 		cam_data[53:0] 		<= cam_data[53:0] ;
    97486 | 		demap_other_tmp		<= demap_other_tmp ;
    97487 | 		demap_auto		<= demap_auto ;
    97488 | 		demap_all		<= demap_all ;
    97489 | 		wr_vld_tmp 		<= wr_vld_tmp ;
    97490 | 		rd_tag 			<= rd_tag ;
    97491 | 		rd_data			<= rd_data ;
    97492 | 		rw_index_vld		<= rw_index_vld ;
    97493 | 		rw_index[4-1:0]		<= rw_index[4-1:0] ;
    97494 | 
    97495 | 
    97496 |         rd_csm          <= rd_csm;
    97497 |         wr_csm_sel      <= wr_csm_sel;
    97498 |         wr_tte_csm_thrid <= wr_tte_csm_thrid;
    97499 | 
    97500 | 		end
    97501 | 	else
    97502 | 		begin
    97503 | 		cam_pid[2:0]		<= tlb_cam_pid[2:0] ;
    97504 | 		cam_vld_tmp		<= tlb_cam_vld ;
    97505 | 		cam_data[53:0] 		<= tlb_cam_data[53:0] ;
    97506 | 		demap_other_tmp		<= tlb_demap ;
    97507 | 		demap_auto		<= tlb_demap_auto ;
    97508 | 		demap_all		<= tlb_demap_all ;
    97509 | 		wr_vld_tmp 		<= tlb_wr_vld ;
    97510 | 		rd_tag 			<= tlb_rd_tag_vld ;
    97511 | 		rd_data			<= tlb_rd_data_vld ;
    97512 | 		rw_index_vld		<= tlb_rw_index_vld ;
    97513 | 		rw_index[4-1:0]		<= tlb_rw_index[4-1:0] ;
    97514 | 
    97515 | 
    97516 |         rd_csm          <= tlb_rd_csm_vld;
    97517 |         wr_csm_sel      <= tlb_wr_csm_sel;
    97518 |         wr_tte_csm_thrid <= tlb_wr_tte_csm_thrid;
    97519 | 
    97520 |         end
    97521 | 
    97522 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11860, Match #12000, Match #12092, Match #12166] Lines: 2391-2393
    2391 |   always @(posedge clk) begin
    2392 |     save_d <= save;
    2393 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6371, Match #6372] Lines: 160838-160857
    160838 | always @ (posedge clk)
    160839 | begin
    160840 |     if (!rst_n)
    160841 |     begin
    160842 |         l2_access_counter_reg_f <= 0;
    160843 |     end
    160844 |     else if (l2_access_counter_reg_wr_en)
    160845 |     begin
    160846 |         l2_access_counter_reg_f <= reg_data_in;
    160847 |     end
    160848 |     // else if (l2_access_counter_inc_en && l2_access_valid)
    160849 |     // begin
    160850 |     //     l2_access_counter_reg_f <= l2_access_counter_reg_f + 1;
    160851 |     // end
    160852 |     // trin: pipeline addition for timing
    160853 |     l2_access_counter_inc_en_f <= l2_access_counter_inc_en && l2_access_valid;
    160854 |     if (l2_access_counter_inc_en_f) begin
    160855 |         l2_access_counter_reg_f <= l2_access_counter_reg_f + 1;
    160856 |     end
    160857 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10233, Match #10234, Match #10235, Match #10242, Match #10245, Match #10248, Match #10249, Match #10250] Lines: 97828-99180
    97828 | always	@ (negedge clk)
    97829 | 	begin
    97830 |         if (((rw_index_vld & rw_wdline[0]) | (~rw_index_vld & tlb_entry_replace_d2[0])) & wr_vld_tmp & ~rw_disable)
    97831 | 		    begin
    97832 | 				if (~rst_tri_en)
    97833 | 					begin
    97834 |                     if (wr_csm_sel)
    97835 |                     begin
    97836 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    97837 |                     end
    97838 |                     else
    97839 |                     begin
    97840 |                         tte_csm_ram[0] <= tte_csm_buf[wr_tte_csm_thrid];
    97841 |                         tte_tag_ram[0] <= wr_tte_tag[58:0];	// CHANGE
    97842 |                         tte_data_ram[0] <= wr_tte_data[42:0];
    97843 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    97844 |                         tlb_entry_used[0] <= wr_tte_tag[24] ;
    97845 |                         tlb_entry_locked[0] = wr_tte_tag[25] ;
    97846 |                     end
    97847 | 					// write-thru
    97848 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    97849 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    97850 |                     rd_tte_csm <= wr_tte_csm;
    97851 | 					end
    97852 | 				else
    97853 | 					begin
    97854 | 					tmp_tag[58:0]=tte_tag_ram[0]; // use non-blocking
    97855 | 					tmp_data[42:0]=tte_data_ram[0];
    97856 |                     tmp_csm = tte_csm_ram[0];
    97857 | 					// INNO - read wins.
    97858 | 					rd_tte_tag[58:0] <=
    97859 | 					{tmp_tag[58:27], tlb_entry_vld[0],tlb_entry_locked[0],
    97860 | 					tlb_entry_used[0], tmp_tag[23:0]}  ;
    97861 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    97862 |                     rd_tte_csm <= tmp_csm;
    97863 | 					end
    97864 | 
    97865 | 			end
    97866 |         if (((rw_index_vld & rw_wdline[1]) | (~rw_index_vld & tlb_entry_replace_d2[1])) & wr_vld_tmp & ~rw_disable)
    97867 | 		    begin
    97868 | 				if (~rst_tri_en)
    97869 | 					begin
    97870 |                     if (wr_csm_sel)
    97871 |                     begin
    97872 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    97873 |                     end
    97874 |                     else
    97875 |                     begin
    97876 |                         tte_csm_ram[1] <= tte_csm_buf[wr_tte_csm_thrid];
    97877 |                         tte_tag_ram[1] <= wr_tte_tag[58:0];	// CHANGE
    97878 |                         tte_data_ram[1] <= wr_tte_data[42:0];
    97879 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    97880 |                         tlb_entry_used[1] <= wr_tte_tag[24] ;
    97881 |                         tlb_entry_locked[1] = wr_tte_tag[25] ;
    97882 |                     end
    97883 | 					// write-thru
    97884 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    97885 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    97886 |                     rd_tte_csm <= wr_tte_csm;
    97887 | 					end
    97888 | 				else
    97889 | 					begin
    97890 | 					tmp_tag[58:0]=tte_tag_ram[1]; // use non-blocking
    97891 | 					tmp_data[42:0]=tte_data_ram[1];
    97892 |                     tmp_csm = tte_csm_ram[1];
    97893 | 					// INNO - read wins.
    97894 | 					rd_tte_tag[58:0] <=
    97895 | 					{tmp_tag[58:27], tlb_entry_vld[1],tlb_entry_locked[1],
    97896 | 					tlb_entry_used[1], tmp_tag[23:0]}  ;
    97897 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    97898 |                     rd_tte_csm <= tmp_csm;
    97899 | 					end
    97900 | 
    97901 | 			end
    97902 |         if (((rw_index_vld & rw_wdline[2]) | (~rw_index_vld & tlb_entry_replace_d2[2])) & wr_vld_tmp & ~rw_disable)
    97903 | 		    begin
    97904 | 				if (~rst_tri_en)
    97905 | 					begin
    97906 |                     if (wr_csm_sel)
    97907 |                     begin
    97908 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    97909 |                     end
    97910 |                     else
    97911 |                     begin
    97912 |                         tte_csm_ram[2] <= tte_csm_buf[wr_tte_csm_thrid];
    97913 |                         tte_tag_ram[2] <= wr_tte_tag[58:0];	// CHANGE
    97914 |                         tte_data_ram[2] <= wr_tte_data[42:0];
    97915 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    97916 |                         tlb_entry_used[2] <= wr_tte_tag[24] ;
    97917 |                         tlb_entry_locked[2] = wr_tte_tag[25] ;
    97918 |                     end
    97919 | 					// write-thru
    97920 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    97921 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    97922 |                     rd_tte_csm <= wr_tte_csm;
    97923 | 					end
    97924 | 				else
    97925 | 					begin
    97926 | 					tmp_tag[58:0]=tte_tag_ram[2]; // use non-blocking
    97927 | 					tmp_data[42:0]=tte_data_ram[2];
    97928 |                     tmp_csm = tte_csm_ram[2];
    97929 | 					// INNO - read wins.
    97930 | 					rd_tte_tag[58:0] <=
    97931 | 					{tmp_tag[58:27], tlb_entry_vld[2],tlb_entry_locked[2],
    97932 | 					tlb_entry_used[2], tmp_tag[23:0]}  ;
    97933 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    97934 |                     rd_tte_csm <= tmp_csm;
    97935 | 					end
    97936 | 
    97937 | 			end
    97938 |         if (((rw_index_vld & rw_wdline[3]) | (~rw_index_vld & tlb_entry_replace_d2[3])) & wr_vld_tmp & ~rw_disable)
    97939 | 		    begin
    97940 | 				if (~rst_tri_en)
    97941 | 					begin
    97942 |                     if (wr_csm_sel)
    97943 |                     begin
    97944 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    97945 |                     end
    97946 |                     else
    97947 |                     begin
    97948 |                         tte_csm_ram[3] <= tte_csm_buf[wr_tte_csm_thrid];
    97949 |                         tte_tag_ram[3] <= wr_tte_tag[58:0];	// CHANGE
    97950 |                         tte_data_ram[3] <= wr_tte_data[42:0];
    97951 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    97952 |                         tlb_entry_used[3] <= wr_tte_tag[24] ;
    97953 |                         tlb_entry_locked[3] = wr_tte_tag[25] ;
    97954 |                     end
    97955 | 					// write-thru
    97956 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    97957 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    97958 |                     rd_tte_csm <= wr_tte_csm;
    97959 | 					end
    97960 | 				else
    97961 | 					begin
    97962 | 					tmp_tag[58:0]=tte_tag_ram[3]; // use non-blocking
    97963 | 					tmp_data[42:0]=tte_data_ram[3];
    97964 |                     tmp_csm = tte_csm_ram[3];
    97965 | 					// INNO - read wins.
    97966 | 					rd_tte_tag[58:0] <=
    97967 | 					{tmp_tag[58:27], tlb_entry_vld[3],tlb_entry_locked[3],
    97968 | 					tlb_entry_used[3], tmp_tag[23:0]}  ;
    97969 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    97970 |                     rd_tte_csm <= tmp_csm;
    97971 | 					end
    97972 | 
    97973 | 			end
    97974 |         if (((rw_index_vld & rw_wdline[4]) | (~rw_index_vld & tlb_entry_replace_d2[4])) & wr_vld_tmp & ~rw_disable)
    97975 | 		    begin
    97976 | 				if (~rst_tri_en)
    97977 | 					begin
    97978 |                     if (wr_csm_sel)
    97979 |                     begin
    97980 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    97981 |                     end
    97982 |                     else
    97983 |                     begin
    97984 |                         tte_csm_ram[4] <= tte_csm_buf[wr_tte_csm_thrid];
    97985 |                         tte_tag_ram[4] <= wr_tte_tag[58:0];	// CHANGE
    97986 |                         tte_data_ram[4] <= wr_tte_data[42:0];
    97987 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    97988 |                         tlb_entry_used[4] <= wr_tte_tag[24] ;
    97989 |                         tlb_entry_locked[4] = wr_tte_tag[25] ;
    97990 |                     end
    97991 | 					// write-thru
    97992 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    97993 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    97994 |                     rd_tte_csm <= wr_tte_csm;
    97995 | 					end
    97996 | 				else
    97997 | 					begin
    97998 | 					tmp_tag[58:0]=tte_tag_ram[4]; // use non-blocking
    97999 | 					tmp_data[42:0]=tte_data_ram[4];
    98000 |                     tmp_csm = tte_csm_ram[4];
    98001 | 					// INNO - read wins.
    98002 | 					rd_tte_tag[58:0] <=
    98003 | 					{tmp_tag[58:27], tlb_entry_vld[4],tlb_entry_locked[4],
    98004 | 					tlb_entry_used[4], tmp_tag[23:0]}  ;
    98005 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98006 |                     rd_tte_csm <= tmp_csm;
    98007 | 					end
    98008 | 
    98009 | 			end
    98010 |         if (((rw_index_vld & rw_wdline[5]) | (~rw_index_vld & tlb_entry_replace_d2[5])) & wr_vld_tmp & ~rw_disable)
    98011 | 		    begin
    98012 | 				if (~rst_tri_en)
    98013 | 					begin
    98014 |                     if (wr_csm_sel)
    98015 |                     begin
    98016 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98017 |                     end
    98018 |                     else
    98019 |                     begin
    98020 |                         tte_csm_ram[5] <= tte_csm_buf[wr_tte_csm_thrid];
    98021 |                         tte_tag_ram[5] <= wr_tte_tag[58:0];	// CHANGE
    98022 |                         tte_data_ram[5] <= wr_tte_data[42:0];
    98023 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98024 |                         tlb_entry_used[5] <= wr_tte_tag[24] ;
    98025 |                         tlb_entry_locked[5] = wr_tte_tag[25] ;
    98026 |                     end
    98027 | 					// write-thru
    98028 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98029 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98030 |                     rd_tte_csm <= wr_tte_csm;
    98031 | 					end
    98032 | 				else
    98033 | 					begin
    98034 | 					tmp_tag[58:0]=tte_tag_ram[5]; // use non-blocking
    98035 | 					tmp_data[42:0]=tte_data_ram[5];
    98036 |                     tmp_csm = tte_csm_ram[5];
    98037 | 					// INNO - read wins.
    98038 | 					rd_tte_tag[58:0] <=
    98039 | 					{tmp_tag[58:27], tlb_entry_vld[5],tlb_entry_locked[5],
    98040 | 					tlb_entry_used[5], tmp_tag[23:0]}  ;
    98041 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98042 |                     rd_tte_csm <= tmp_csm;
    98043 | 					end
    98044 | 
    98045 | 			end
    98046 |         if (((rw_index_vld & rw_wdline[6]) | (~rw_index_vld & tlb_entry_replace_d2[6])) & wr_vld_tmp & ~rw_disable)
    98047 | 		    begin
    98048 | 				if (~rst_tri_en)
    98049 | 					begin
    98050 |                     if (wr_csm_sel)
    98051 |                     begin
    98052 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98053 |                     end
    98054 |                     else
    98055 |                     begin
    98056 |                         tte_csm_ram[6] <= tte_csm_buf[wr_tte_csm_thrid];
    98057 |                         tte_tag_ram[6] <= wr_tte_tag[58:0];	// CHANGE
    98058 |                         tte_data_ram[6] <= wr_tte_data[42:0];
    98059 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98060 |                         tlb_entry_used[6] <= wr_tte_tag[24] ;
    98061 |                         tlb_entry_locked[6] = wr_tte_tag[25] ;
    98062 |                     end
    98063 | 					// write-thru
    98064 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98065 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98066 |                     rd_tte_csm <= wr_tte_csm;
    98067 | 					end
    98068 | 				else
    98069 | 					begin
    98070 | 					tmp_tag[58:0]=tte_tag_ram[6]; // use non-blocking
    98071 | 					tmp_data[42:0]=tte_data_ram[6];
    98072 |                     tmp_csm = tte_csm_ram[6];
    98073 | 					// INNO - read wins.
    98074 | 					rd_tte_tag[58:0] <=
    98075 | 					{tmp_tag[58:27], tlb_entry_vld[6],tlb_entry_locked[6],
    98076 | 					tlb_entry_used[6], tmp_tag[23:0]}  ;
    98077 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98078 |                     rd_tte_csm <= tmp_csm;
    98079 | 					end
    98080 | 
    98081 | 			end
    98082 |         if (((rw_index_vld & rw_wdline[7]) | (~rw_index_vld & tlb_entry_replace_d2[7])) & wr_vld_tmp & ~rw_disable)
    98083 | 		    begin
    98084 | 				if (~rst_tri_en)
    98085 | 					begin
    98086 |                     if (wr_csm_sel)
    98087 |                     begin
    98088 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98089 |                     end
    98090 |                     else
    98091 |                     begin
    98092 |                         tte_csm_ram[7] <= tte_csm_buf[wr_tte_csm_thrid];
    98093 |                         tte_tag_ram[7] <= wr_tte_tag[58:0];	// CHANGE
    98094 |                         tte_data_ram[7] <= wr_tte_data[42:0];
    98095 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98096 |                         tlb_entry_used[7] <= wr_tte_tag[24] ;
    98097 |                         tlb_entry_locked[7] = wr_tte_tag[25] ;
    98098 |                     end
    98099 | 					// write-thru
    98100 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98101 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98102 |                     rd_tte_csm <= wr_tte_csm;
    98103 | 					end
    98104 | 				else
    98105 | 					begin
    98106 | 					tmp_tag[58:0]=tte_tag_ram[7]; // use non-blocking
    98107 | 					tmp_data[42:0]=tte_data_ram[7];
    98108 |                     tmp_csm = tte_csm_ram[7];
    98109 | 					// INNO - read wins.
    98110 | 					rd_tte_tag[58:0] <=
    98111 | 					{tmp_tag[58:27], tlb_entry_vld[7],tlb_entry_locked[7],
    98112 | 					tlb_entry_used[7], tmp_tag[23:0]}  ;
    98113 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98114 |                     rd_tte_csm <= tmp_csm;
    98115 | 					end
    98116 | 
    98117 | 			end
    98118 |         if (((rw_index_vld & rw_wdline[8]) | (~rw_index_vld & tlb_entry_replace_d2[8])) & wr_vld_tmp & ~rw_disable)
    98119 | 		    begin
    98120 | 				if (~rst_tri_en)
    98121 | 					begin
    98122 |                     if (wr_csm_sel)
    98123 |                     begin
    98124 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98125 |                     end
    98126 |                     else
    98127 |                     begin
    98128 |                         tte_csm_ram[8] <= tte_csm_buf[wr_tte_csm_thrid];
    98129 |                         tte_tag_ram[8] <= wr_tte_tag[58:0];	// CHANGE
    98130 |                         tte_data_ram[8] <= wr_tte_data[42:0];
    98131 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98132 |                         tlb_entry_used[8] <= wr_tte_tag[24] ;
    98133 |                         tlb_entry_locked[8] = wr_tte_tag[25] ;
    98134 |                     end
    98135 | 					// write-thru
    98136 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98137 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98138 |                     rd_tte_csm <= wr_tte_csm;
    98139 | 					end
    98140 | 				else
    98141 | 					begin
    98142 | 					tmp_tag[58:0]=tte_tag_ram[8]; // use non-blocking
    98143 | 					tmp_data[42:0]=tte_data_ram[8];
    98144 |                     tmp_csm = tte_csm_ram[8];
    98145 | 					// INNO - read wins.
    98146 | 					rd_tte_tag[58:0] <=
    98147 | 					{tmp_tag[58:27], tlb_entry_vld[8],tlb_entry_locked[8],
    98148 | 					tlb_entry_used[8], tmp_tag[23:0]}  ;
    98149 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98150 |                     rd_tte_csm <= tmp_csm;
    98151 | 					end
    98152 | 
    98153 | 			end
    98154 |         if (((rw_index_vld & rw_wdline[9]) | (~rw_index_vld & tlb_entry_replace_d2[9])) & wr_vld_tmp & ~rw_disable)
    98155 | 		    begin
    98156 | 				if (~rst_tri_en)
    98157 | 					begin
    98158 |                     if (wr_csm_sel)
    98159 |                     begin
    98160 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98161 |                     end
    98162 |                     else
    98163 |                     begin
    98164 |                         tte_csm_ram[9] <= tte_csm_buf[wr_tte_csm_thrid];
    98165 |                         tte_tag_ram[9] <= wr_tte_tag[58:0];	// CHANGE
    98166 |                         tte_data_ram[9] <= wr_tte_data[42:0];
    98167 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98168 |                         tlb_entry_used[9] <= wr_tte_tag[24] ;
    98169 |                         tlb_entry_locked[9] = wr_tte_tag[25] ;
    98170 |                     end
    98171 | 					// write-thru
    98172 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98173 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98174 |                     rd_tte_csm <= wr_tte_csm;
    98175 | 					end
    98176 | 				else
    98177 | 					begin
    98178 | 					tmp_tag[58:0]=tte_tag_ram[9]; // use non-blocking
    98179 | 					tmp_data[42:0]=tte_data_ram[9];
    98180 |                     tmp_csm = tte_csm_ram[9];
    98181 | 					// INNO - read wins.
    98182 | 					rd_tte_tag[58:0] <=
    98183 | 					{tmp_tag[58:27], tlb_entry_vld[9],tlb_entry_locked[9],
    98184 | 					tlb_entry_used[9], tmp_tag[23:0]}  ;
    98185 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98186 |                     rd_tte_csm <= tmp_csm;
    98187 | 					end
    98188 | 
    98189 | 			end
    98190 |         if (((rw_index_vld & rw_wdline[10]) | (~rw_index_vld & tlb_entry_replace_d2[10])) & wr_vld_tmp & ~rw_disable)
    98191 | 		    begin
    98192 | 				if (~rst_tri_en)
    98193 | 					begin
    98194 |                     if (wr_csm_sel)
    98195 |                     begin
    98196 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98197 |                     end
    98198 |                     else
    98199 |                     begin
    98200 |                         tte_csm_ram[10] <= tte_csm_buf[wr_tte_csm_thrid];
    98201 |                         tte_tag_ram[10] <= wr_tte_tag[58:0];	// CHANGE
    98202 |                         tte_data_ram[10] <= wr_tte_data[42:0];
    98203 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98204 |                         tlb_entry_used[10] <= wr_tte_tag[24] ;
    98205 |                         tlb_entry_locked[10] = wr_tte_tag[25] ;
    98206 |                     end
    98207 | 					// write-thru
    98208 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98209 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98210 |                     rd_tte_csm <= wr_tte_csm;
    98211 | 					end
    98212 | 				else
    98213 | 					begin
    98214 | 					tmp_tag[58:0]=tte_tag_ram[10]; // use non-blocking
    98215 | 					tmp_data[42:0]=tte_data_ram[10];
    98216 |                     tmp_csm = tte_csm_ram[10];
    98217 | 					// INNO - read wins.
    98218 | 					rd_tte_tag[58:0] <=
    98219 | 					{tmp_tag[58:27], tlb_entry_vld[10],tlb_entry_locked[10],
    98220 | 					tlb_entry_used[10], tmp_tag[23:0]}  ;
    98221 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98222 |                     rd_tte_csm <= tmp_csm;
    98223 | 					end
    98224 | 
    98225 | 			end
    98226 |         if (((rw_index_vld & rw_wdline[11]) | (~rw_index_vld & tlb_entry_replace_d2[11])) & wr_vld_tmp & ~rw_disable)
    98227 | 		    begin
    98228 | 				if (~rst_tri_en)
    98229 | 					begin
    98230 |                     if (wr_csm_sel)
    98231 |                     begin
    98232 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98233 |                     end
    98234 |                     else
    98235 |                     begin
    98236 |                         tte_csm_ram[11] <= tte_csm_buf[wr_tte_csm_thrid];
    98237 |                         tte_tag_ram[11] <= wr_tte_tag[58:0];	// CHANGE
    98238 |                         tte_data_ram[11] <= wr_tte_data[42:0];
    98239 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98240 |                         tlb_entry_used[11] <= wr_tte_tag[24] ;
    98241 |                         tlb_entry_locked[11] = wr_tte_tag[25] ;
    98242 |                     end
    98243 | 					// write-thru
    98244 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98245 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98246 |                     rd_tte_csm <= wr_tte_csm;
    98247 | 					end
    98248 | 				else
    98249 | 					begin
    98250 | 					tmp_tag[58:0]=tte_tag_ram[11]; // use non-blocking
    98251 | 					tmp_data[42:0]=tte_data_ram[11];
    98252 |                     tmp_csm = tte_csm_ram[11];
    98253 | 					// INNO - read wins.
    98254 | 					rd_tte_tag[58:0] <=
    98255 | 					{tmp_tag[58:27], tlb_entry_vld[11],tlb_entry_locked[11],
    98256 | 					tlb_entry_used[11], tmp_tag[23:0]}  ;
    98257 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98258 |                     rd_tte_csm <= tmp_csm;
    98259 | 					end
    98260 | 
    98261 | 			end
    98262 |         if (((rw_index_vld & rw_wdline[12]) | (~rw_index_vld & tlb_entry_replace_d2[12])) & wr_vld_tmp & ~rw_disable)
    98263 | 		    begin
    98264 | 				if (~rst_tri_en)
    98265 | 					begin
    98266 |                     if (wr_csm_sel)
    98267 |                     begin
    98268 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98269 |                     end
    98270 |                     else
    98271 |                     begin
    98272 |                         tte_csm_ram[12] <= tte_csm_buf[wr_tte_csm_thrid];
    98273 |                         tte_tag_ram[12] <= wr_tte_tag[58:0];	// CHANGE
    98274 |                         tte_data_ram[12] <= wr_tte_data[42:0];
    98275 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98276 |                         tlb_entry_used[12] <= wr_tte_tag[24] ;
    98277 |                         tlb_entry_locked[12] = wr_tte_tag[25] ;
    98278 |                     end
    98279 | 					// write-thru
    98280 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98281 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98282 |                     rd_tte_csm <= wr_tte_csm;
    98283 | 					end
    98284 | 				else
    98285 | 					begin
    98286 | 					tmp_tag[58:0]=tte_tag_ram[12]; // use non-blocking
    98287 | 					tmp_data[42:0]=tte_data_ram[12];
    98288 |                     tmp_csm = tte_csm_ram[12];
    98289 | 					// INNO - read wins.
    98290 | 					rd_tte_tag[58:0] <=
    98291 | 					{tmp_tag[58:27], tlb_entry_vld[12],tlb_entry_locked[12],
    98292 | 					tlb_entry_used[12], tmp_tag[23:0]}  ;
    98293 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98294 |                     rd_tte_csm <= tmp_csm;
    98295 | 					end
    98296 | 
    98297 | 			end
    98298 |         if (((rw_index_vld & rw_wdline[13]) | (~rw_index_vld & tlb_entry_replace_d2[13])) & wr_vld_tmp & ~rw_disable)
    98299 | 		    begin
    98300 | 				if (~rst_tri_en)
    98301 | 					begin
    98302 |                     if (wr_csm_sel)
    98303 |                     begin
    98304 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98305 |                     end
    98306 |                     else
    98307 |                     begin
    98308 |                         tte_csm_ram[13] <= tte_csm_buf[wr_tte_csm_thrid];
    98309 |                         tte_tag_ram[13] <= wr_tte_tag[58:0];	// CHANGE
    98310 |                         tte_data_ram[13] <= wr_tte_data[42:0];
    98311 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98312 |                         tlb_entry_used[13] <= wr_tte_tag[24] ;
    98313 |                         tlb_entry_locked[13] = wr_tte_tag[25] ;
    98314 |                     end
    98315 | 					// write-thru
    98316 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98317 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98318 |                     rd_tte_csm <= wr_tte_csm;
    98319 | 					end
    98320 | 				else
    98321 | 					begin
    98322 | 					tmp_tag[58:0]=tte_tag_ram[13]; // use non-blocking
    98323 | 					tmp_data[42:0]=tte_data_ram[13];
    98324 |                     tmp_csm = tte_csm_ram[13];
    98325 | 					// INNO - read wins.
    98326 | 					rd_tte_tag[58:0] <=
    98327 | 					{tmp_tag[58:27], tlb_entry_vld[13],tlb_entry_locked[13],
    98328 | 					tlb_entry_used[13], tmp_tag[23:0]}  ;
    98329 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98330 |                     rd_tte_csm <= tmp_csm;
    98331 | 					end
    98332 | 
    98333 | 			end
    98334 |         if (((rw_index_vld & rw_wdline[14]) | (~rw_index_vld & tlb_entry_replace_d2[14])) & wr_vld_tmp & ~rw_disable)
    98335 | 		    begin
    98336 | 				if (~rst_tri_en)
    98337 | 					begin
    98338 |                     if (wr_csm_sel)
    98339 |                     begin
    98340 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98341 |                     end
    98342 |                     else
    98343 |                     begin
    98344 |                         tte_csm_ram[14] <= tte_csm_buf[wr_tte_csm_thrid];
    98345 |                         tte_tag_ram[14] <= wr_tte_tag[58:0];	// CHANGE
    98346 |                         tte_data_ram[14] <= wr_tte_data[42:0];
    98347 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98348 |                         tlb_entry_used[14] <= wr_tte_tag[24] ;
    98349 |                         tlb_entry_locked[14] = wr_tte_tag[25] ;
    98350 |                     end
    98351 | 					// write-thru
    98352 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98353 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98354 |                     rd_tte_csm <= wr_tte_csm;
    98355 | 					end
    98356 | 				else
    98357 | 					begin
    98358 | 					tmp_tag[58:0]=tte_tag_ram[14]; // use non-blocking
    98359 | 					tmp_data[42:0]=tte_data_ram[14];
    98360 |                     tmp_csm = tte_csm_ram[14];
    98361 | 					// INNO - read wins.
    98362 | 					rd_tte_tag[58:0] <=
    98363 | 					{tmp_tag[58:27], tlb_entry_vld[14],tlb_entry_locked[14],
    98364 | 					tlb_entry_used[14], tmp_tag[23:0]}  ;
    98365 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98366 |                     rd_tte_csm <= tmp_csm;
    98367 | 					end
    98368 | 
    98369 | 			end
    98370 |         if (((rw_index_vld & rw_wdline[15]) | (~rw_index_vld & tlb_entry_replace_d2[15])) & wr_vld_tmp & ~rw_disable)
    98371 | 		    begin
    98372 | 				if (~rst_tri_en)
    98373 | 					begin
    98374 |                     if (wr_csm_sel)
    98375 |                     begin
    98376 |                         tte_csm_buf[wr_tte_csm_thrid] <= wr_tte_csm;
    98377 |                     end
    98378 |                     else
    98379 |                     begin
    98380 |                         tte_csm_ram[15] <= tte_csm_buf[wr_tte_csm_thrid];
    98381 |                         tte_tag_ram[15] <= wr_tte_tag[58:0];	// CHANGE
    98382 |                         tte_data_ram[15] <= wr_tte_data[42:0];
    98383 |                         //tlb_entry_vld[j] <= wr_tte_tag[`STLB_TAG_V] ;
    98384 |                         tlb_entry_used[15] <= wr_tte_tag[24] ;
    98385 |                         tlb_entry_locked[15] = wr_tte_tag[25] ;
    98386 |                     end
    98387 | 					// write-thru
    98388 | 					rd_tte_tag[58:0]  <= wr_tte_tag[58:0] ;	// CHANGE
    98389 | 					rd_tte_data[42:0] <=  wr_tte_data[42:0];
    98390 |                     rd_tte_csm <= wr_tte_csm;
    98391 | 					end
    98392 | 				else
    98393 | 					begin
    98394 | 					tmp_tag[58:0]=tte_tag_ram[15]; // use non-blocking
    98395 | 					tmp_data[42:0]=tte_data_ram[15];
    98396 |                     tmp_csm = tte_csm_ram[15];
    98397 | 					// INNO - read wins.
    98398 | 					rd_tte_tag[58:0] <=
    98399 | 					{tmp_tag[58:27], tlb_entry_vld[15],tlb_entry_locked[15],
    98400 | 					tlb_entry_used[15], tmp_tag[23:0]}  ;
    98401 | 					rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98402 |                     rd_tte_csm <= tmp_csm;
    98403 | 					end
    98404 | 
    98405 | 			end
    98406 | 
    98407 | //=========================================================================================
    98408 | //	Read STLB
    98409 | //=========================================================================================
    98410 | 
    98411 |         if (rw_wdline[0] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98412 | 				begin
    98413 | 					tmp_tag  = tte_tag_ram[0] ;
    98414 | 					tmp_data = tte_data_ram[0] ;
    98415 |                     tmp_csm = tte_csm_ram[0];
    98416 | 					if (rd_tag)
    98417 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98418 | 						{tmp_tag[58:27], tlb_entry_vld[0],tlb_entry_locked[0],
    98419 | 						tlb_entry_used[0], tmp_tag[23:0]}  ;
    98420 | 					if (rd_data) begin
    98421 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98422 | 					end
    98423 | 					if (rd_csm) begin
    98424 | 						rd_tte_csm <= tmp_csm ;
    98425 | 					end
    98426 | 
    98427 | 				end
    98428 |         if (rw_wdline[1] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98429 | 				begin
    98430 | 					tmp_tag  = tte_tag_ram[1] ;
    98431 | 					tmp_data = tte_data_ram[1] ;
    98432 |                     tmp_csm = tte_csm_ram[1];
    98433 | 					if (rd_tag)
    98434 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98435 | 						{tmp_tag[58:27], tlb_entry_vld[1],tlb_entry_locked[1],
    98436 | 						tlb_entry_used[1], tmp_tag[23:0]}  ;
    98437 | 					if (rd_data) begin
    98438 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98439 | 					end
    98440 | 					if (rd_csm) begin
    98441 | 						rd_tte_csm <= tmp_csm ;
    98442 | 					end
    98443 | 
    98444 | 				end
    98445 |         if (rw_wdline[2] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98446 | 				begin
    98447 | 					tmp_tag  = tte_tag_ram[2] ;
    98448 | 					tmp_data = tte_data_ram[2] ;
    98449 |                     tmp_csm = tte_csm_ram[2];
    98450 | 					if (rd_tag)
    98451 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98452 | 						{tmp_tag[58:27], tlb_entry_vld[2],tlb_entry_locked[2],
    98453 | 						tlb_entry_used[2], tmp_tag[23:0]}  ;
    98454 | 					if (rd_data) begin
    98455 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98456 | 					end
    98457 | 					if (rd_csm) begin
    98458 | 						rd_tte_csm <= tmp_csm ;
    98459 | 					end
    98460 | 
    98461 | 				end
    98462 |         if (rw_wdline[3] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98463 | 				begin
    98464 | 					tmp_tag  = tte_tag_ram[3] ;
    98465 | 					tmp_data = tte_data_ram[3] ;
    98466 |                     tmp_csm = tte_csm_ram[3];
    98467 | 					if (rd_tag)
    98468 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98469 | 						{tmp_tag[58:27], tlb_entry_vld[3],tlb_entry_locked[3],
    98470 | 						tlb_entry_used[3], tmp_tag[23:0]}  ;
    98471 | 					if (rd_data) begin
    98472 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98473 | 					end
    98474 | 					if (rd_csm) begin
    98475 | 						rd_tte_csm <= tmp_csm ;
    98476 | 					end
    98477 | 
    98478 | 				end
    98479 |         if (rw_wdline[4] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98480 | 				begin
    98481 | 					tmp_tag  = tte_tag_ram[4] ;
    98482 | 					tmp_data = tte_data_ram[4] ;
    98483 |                     tmp_csm = tte_csm_ram[4];
    98484 | 					if (rd_tag)
    98485 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98486 | 						{tmp_tag[58:27], tlb_entry_vld[4],tlb_entry_locked[4],
    98487 | 						tlb_entry_used[4], tmp_tag[23:0]}  ;
    98488 | 					if (rd_data) begin
    98489 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98490 | 					end
    98491 | 					if (rd_csm) begin
    98492 | 						rd_tte_csm <= tmp_csm ;
    98493 | 					end
    98494 | 
    98495 | 				end
    98496 |         if (rw_wdline[5] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98497 | 				begin
    98498 | 					tmp_tag  = tte_tag_ram[5] ;
    98499 | 					tmp_data = tte_data_ram[5] ;
    98500 |                     tmp_csm = tte_csm_ram[5];
    98501 | 					if (rd_tag)
    98502 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98503 | 						{tmp_tag[58:27], tlb_entry_vld[5],tlb_entry_locked[5],
    98504 | 						tlb_entry_used[5], tmp_tag[23:0]}  ;
    98505 | 					if (rd_data) begin
    98506 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98507 | 					end
    98508 | 					if (rd_csm) begin
    98509 | 						rd_tte_csm <= tmp_csm ;
    98510 | 					end
    98511 | 
    98512 | 				end
    98513 |         if (rw_wdline[6] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98514 | 				begin
    98515 | 					tmp_tag  = tte_tag_ram[6] ;
    98516 | 					tmp_data = tte_data_ram[6] ;
    98517 |                     tmp_csm = tte_csm_ram[6];
    98518 | 					if (rd_tag)
    98519 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98520 | 						{tmp_tag[58:27], tlb_entry_vld[6],tlb_entry_locked[6],
    98521 | 						tlb_entry_used[6], tmp_tag[23:0]}  ;
    98522 | 					if (rd_data) begin
    98523 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98524 | 					end
    98525 | 					if (rd_csm) begin
    98526 | 						rd_tte_csm <= tmp_csm ;
    98527 | 					end
    98528 | 
    98529 | 				end
    98530 |         if (rw_wdline[7] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98531 | 				begin
    98532 | 					tmp_tag  = tte_tag_ram[7] ;
    98533 | 					tmp_data = tte_data_ram[7] ;
    98534 |                     tmp_csm = tte_csm_ram[7];
    98535 | 					if (rd_tag)
    98536 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98537 | 						{tmp_tag[58:27], tlb_entry_vld[7],tlb_entry_locked[7],
    98538 | 						tlb_entry_used[7], tmp_tag[23:0]}  ;
    98539 | 					if (rd_data) begin
    98540 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98541 | 					end
    98542 | 					if (rd_csm) begin
    98543 | 						rd_tte_csm <= tmp_csm ;
    98544 | 					end
    98545 | 
    98546 | 				end
    98547 |         if (rw_wdline[8] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98548 | 				begin
    98549 | 					tmp_tag  = tte_tag_ram[8] ;
    98550 | 					tmp_data = tte_data_ram[8] ;
    98551 |                     tmp_csm = tte_csm_ram[8];
    98552 | 					if (rd_tag)
    98553 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98554 | 						{tmp_tag[58:27], tlb_entry_vld[8],tlb_entry_locked[8],
    98555 | 						tlb_entry_used[8], tmp_tag[23:0]}  ;
    98556 | 					if (rd_data) begin
    98557 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98558 | 					end
    98559 | 					if (rd_csm) begin
    98560 | 						rd_tte_csm <= tmp_csm ;
    98561 | 					end
    98562 | 
    98563 | 				end
    98564 |         if (rw_wdline[9] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98565 | 				begin
    98566 | 					tmp_tag  = tte_tag_ram[9] ;
    98567 | 					tmp_data = tte_data_ram[9] ;
    98568 |                     tmp_csm = tte_csm_ram[9];
    98569 | 					if (rd_tag)
    98570 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98571 | 						{tmp_tag[58:27], tlb_entry_vld[9],tlb_entry_locked[9],
    98572 | 						tlb_entry_used[9], tmp_tag[23:0]}  ;
    98573 | 					if (rd_data) begin
    98574 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98575 | 					end
    98576 | 					if (rd_csm) begin
    98577 | 						rd_tte_csm <= tmp_csm ;
    98578 | 					end
    98579 | 
    98580 | 				end
    98581 |         if (rw_wdline[10] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98582 | 				begin
    98583 | 					tmp_tag  = tte_tag_ram[10] ;
    98584 | 					tmp_data = tte_data_ram[10] ;
    98585 |                     tmp_csm = tte_csm_ram[10];
    98586 | 					if (rd_tag)
    98587 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98588 | 						{tmp_tag[58:27], tlb_entry_vld[10],tlb_entry_locked[10],
    98589 | 						tlb_entry_used[10], tmp_tag[23:0]}  ;
    98590 | 					if (rd_data) begin
    98591 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98592 | 					end
    98593 | 					if (rd_csm) begin
    98594 | 						rd_tte_csm <= tmp_csm ;
    98595 | 					end
    98596 | 
    98597 | 				end
    98598 |         if (rw_wdline[11] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98599 | 				begin
    98600 | 					tmp_tag  = tte_tag_ram[11] ;
    98601 | 					tmp_data = tte_data_ram[11] ;
    98602 |                     tmp_csm = tte_csm_ram[11];
    98603 | 					if (rd_tag)
    98604 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98605 | 						{tmp_tag[58:27], tlb_entry_vld[11],tlb_entry_locked[11],
    98606 | 						tlb_entry_used[11], tmp_tag[23:0]}  ;
    98607 | 					if (rd_data) begin
    98608 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98609 | 					end
    98610 | 					if (rd_csm) begin
    98611 | 						rd_tte_csm <= tmp_csm ;
    98612 | 					end
    98613 | 
    98614 | 				end
    98615 |         if (rw_wdline[12] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98616 | 				begin
    98617 | 					tmp_tag  = tte_tag_ram[12] ;
    98618 | 					tmp_data = tte_data_ram[12] ;
    98619 |                     tmp_csm = tte_csm_ram[12];
    98620 | 					if (rd_tag)
    98621 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98622 | 						{tmp_tag[58:27], tlb_entry_vld[12],tlb_entry_locked[12],
    98623 | 						tlb_entry_used[12], tmp_tag[23:0]}  ;
    98624 | 					if (rd_data) begin
    98625 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98626 | 					end
    98627 | 					if (rd_csm) begin
    98628 | 						rd_tte_csm <= tmp_csm ;
    98629 | 					end
    98630 | 
    98631 | 				end
    98632 |         if (rw_wdline[13] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98633 | 				begin
    98634 | 					tmp_tag  = tte_tag_ram[13] ;
    98635 | 					tmp_data = tte_data_ram[13] ;
    98636 |                     tmp_csm = tte_csm_ram[13];
    98637 | 					if (rd_tag)
    98638 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98639 | 						{tmp_tag[58:27], tlb_entry_vld[13],tlb_entry_locked[13],
    98640 | 						tlb_entry_used[13], tmp_tag[23:0]}  ;
    98641 | 					if (rd_data) begin
    98642 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98643 | 					end
    98644 | 					if (rd_csm) begin
    98645 | 						rd_tte_csm <= tmp_csm ;
    98646 | 					end
    98647 | 
    98648 | 				end
    98649 |         if (rw_wdline[14] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98650 | 				begin
    98651 | 					tmp_tag  = tte_tag_ram[14] ;
    98652 | 					tmp_data = tte_data_ram[14] ;
    98653 |                     tmp_csm = tte_csm_ram[14];
    98654 | 					if (rd_tag)
    98655 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98656 | 						{tmp_tag[58:27], tlb_entry_vld[14],tlb_entry_locked[14],
    98657 | 						tlb_entry_used[14], tmp_tag[23:0]}  ;
    98658 | 					if (rd_data) begin
    98659 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98660 | 					end
    98661 | 					if (rd_csm) begin
    98662 | 						rd_tte_csm <= tmp_csm ;
    98663 | 					end
    98664 | 
    98665 | 				end
    98666 |         if (rw_wdline[15] & (rd_tag | rd_data | rd_csm) & ~rw_disable)
    98667 | 				begin
    98668 | 					tmp_tag  = tte_tag_ram[15] ;
    98669 | 					tmp_data = tte_data_ram[15] ;
    98670 |                     tmp_csm = tte_csm_ram[15];
    98671 | 					if (rd_tag)
    98672 | 						rd_tte_tag[58:0] <=	// CHANGE - Bug 2185
    98673 | 						{tmp_tag[58:27], tlb_entry_vld[15],tlb_entry_locked[15],
    98674 | 						tlb_entry_used[15], tmp_tag[23:0]}  ;
    98675 | 					if (rd_data) begin
    98676 | 						rd_tte_data[42:0] <= {tmp_data[42:12],tmp_data[11:0]} ;
    98677 | 					end
    98678 | 					if (rd_csm) begin
    98679 | 						rd_tte_csm <= tmp_csm ;
    98680 | 					end
    98681 | 
    98682 | 				end
    98683 | 
    98684 | 		if (cam_vld & ~rw_disable)
    98685 |   		begin
    98686 |     			//Checking for no hit and multiple hits
    98687 |     			sat = {16{1'b0}};
    98688 |              begin
    98689 |       				if(cam_hit[0])
    98690 |       				begin
    98691 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98692 |       				end
    98693 |     			end
    98694 |              begin
    98695 |       				if(cam_hit[1])
    98696 |       				begin
    98697 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98698 |       				end
    98699 |     			end
    98700 |              begin
    98701 |       				if(cam_hit[2])
    98702 |       				begin
    98703 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98704 |       				end
    98705 |     			end
    98706 |              begin
    98707 |       				if(cam_hit[3])
    98708 |       				begin
    98709 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98710 |       				end
    98711 |     			end
    98712 |              begin
    98713 |       				if(cam_hit[4])
    98714 |       				begin
    98715 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98716 |       				end
    98717 |     			end
    98718 |              begin
    98719 |       				if(cam_hit[5])
    98720 |       				begin
    98721 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98722 |       				end
    98723 |     			end
    98724 |              begin
    98725 |       				if(cam_hit[6])
    98726 |       				begin
    98727 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98728 |       				end
    98729 |     			end
    98730 |              begin
    98731 |       				if(cam_hit[7])
    98732 |       				begin
    98733 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98734 |       				end
    98735 |     			end
    98736 |              begin
    98737 |       				if(cam_hit[8])
    98738 |       				begin
    98739 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98740 |       				end
    98741 |     			end
    98742 |              begin
    98743 |       				if(cam_hit[9])
    98744 |       				begin
    98745 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98746 |       				end
    98747 |     			end
    98748 |              begin
    98749 |       				if(cam_hit[10])
    98750 |       				begin
    98751 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98752 |       				end
    98753 |     			end
    98754 |              begin
    98755 |       				if(cam_hit[11])
    98756 |       				begin
    98757 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98758 |       				end
    98759 |     			end
    98760 |              begin
    98761 |       				if(cam_hit[12])
    98762 |       				begin
    98763 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98764 |       				end
    98765 |     			end
    98766 |              begin
    98767 |       				if(cam_hit[13])
    98768 |       				begin
    98769 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98770 |       				end
    98771 |     			end
    98772 |              begin
    98773 |       				if(cam_hit[14])
    98774 |       				begin
    98775 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98776 |       				end
    98777 |     			end
    98778 |              begin
    98779 |       				if(cam_hit[15])
    98780 |       				begin
    98781 |         				sat = sat + {{(16-1){1'b0}}, 1'b1};
    98782 |       				end
    98783 |     			end
    98784 | 
    98785 | 			// Only one hit occur read the data
    98786 |     			if(sat == {{(16-1){1'b0}}, 1'b1})
    98787 |     			begin
    98788 |                    begin
    98789 |                     if (cam_hit[0])
    98790 |                     begin
    98791 |                             rd_tte_data[42:0] <= tte_data_ram[0] ;
    98792 |                             rd_tte_csm <= tte_csm_ram[0] ;
    98793 |                     end
    98794 | 				end
    98795 |                    begin
    98796 |                     if (cam_hit[1])
    98797 |                     begin
    98798 |                             rd_tte_data[42:0] <= tte_data_ram[1] ;
    98799 |                             rd_tte_csm <= tte_csm_ram[1] ;
    98800 |                     end
    98801 | 				end
    98802 |                    begin
    98803 |                     if (cam_hit[2])
    98804 |                     begin
    98805 |                             rd_tte_data[42:0] <= tte_data_ram[2] ;
    98806 |                             rd_tte_csm <= tte_csm_ram[2] ;
    98807 |                     end
    98808 | 				end
    98809 |                    begin
    98810 |                     if (cam_hit[3])
    98811 |                     begin
    98812 |                             rd_tte_data[42:0] <= tte_data_ram[3] ;
    98813 |                             rd_tte_csm <= tte_csm_ram[3] ;
    98814 |                     end
    98815 | 				end
    98816 |                    begin
    98817 |                     if (cam_hit[4])
    98818 |                     begin
    98819 |                             rd_tte_data[42:0] <= tte_data_ram[4] ;
    98820 |                             rd_tte_csm <= tte_csm_ram[4] ;
    98821 |                     end
    98822 | 				end
    98823 |                    begin
    98824 |                     if (cam_hit[5])
    98825 |                     begin
    98826 |                             rd_tte_data[42:0] <= tte_data_ram[5] ;
    98827 |                             rd_tte_csm <= tte_csm_ram[5] ;
    98828 |                     end
    98829 | 				end
    98830 |                    begin
    98831 |                     if (cam_hit[6])
    98832 |                     begin
    98833 |                             rd_tte_data[42:0] <= tte_data_ram[6] ;
    98834 |                             rd_tte_csm <= tte_csm_ram[6] ;
    98835 |                     end
    98836 | 				end
    98837 |                    begin
    98838 |                     if (cam_hit[7])
    98839 |                     begin
    98840 |                             rd_tte_data[42:0] <= tte_data_ram[7] ;
    98841 |                             rd_tte_csm <= tte_csm_ram[7] ;
    98842 |                     end
    98843 | 				end
    98844 |                    begin
    98845 |                     if (cam_hit[8])
    98846 |                     begin
    98847 |                             rd_tte_data[42:0] <= tte_data_ram[8] ;
    98848 |                             rd_tte_csm <= tte_csm_ram[8] ;
    98849 |                     end
    98850 | 				end
    98851 |                    begin
    98852 |                     if (cam_hit[9])
    98853 |                     begin
    98854 |                             rd_tte_data[42:0] <= tte_data_ram[9] ;
    98855 |                             rd_tte_csm <= tte_csm_ram[9] ;
    98856 |                     end
    98857 | 				end
    98858 |                    begin
    98859 |                     if (cam_hit[10])
    98860 |                     begin
    98861 |                             rd_tte_data[42:0] <= tte_data_ram[10] ;
    98862 |                             rd_tte_csm <= tte_csm_ram[10] ;
    98863 |                     end
    98864 | 				end
    98865 |                    begin
    98866 |                     if (cam_hit[11])
    98867 |                     begin
    98868 |                             rd_tte_data[42:0] <= tte_data_ram[11] ;
    98869 |                             rd_tte_csm <= tte_csm_ram[11] ;
    98870 |                     end
    98871 | 				end
    98872 |                    begin
    98873 |                     if (cam_hit[12])
    98874 |                     begin
    98875 |                             rd_tte_data[42:0] <= tte_data_ram[12] ;
    98876 |                             rd_tte_csm <= tte_csm_ram[12] ;
    98877 |                     end
    98878 | 				end
    98879 |                    begin
    98880 |                     if (cam_hit[13])
    98881 |                     begin
    98882 |                             rd_tte_data[42:0] <= tte_data_ram[13] ;
    98883 |                             rd_tte_csm <= tte_csm_ram[13] ;
    98884 |                     end
    98885 | 				end
    98886 |                    begin
    98887 |                     if (cam_hit[14])
    98888 |                     begin
    98889 |                             rd_tte_data[42:0] <= tte_data_ram[14] ;
    98890 |                             rd_tte_csm <= tte_csm_ram[14] ;
    98891 |                     end
    98892 | 				end
    98893 |                    begin
    98894 |                     if (cam_hit[15])
    98895 |                     begin
    98896 |                             rd_tte_data[42:0] <= tte_data_ram[15] ;
    98897 |                             rd_tte_csm <= tte_csm_ram[15] ;
    98898 |                     end
    98899 | 				end
    98900 | 
    98901 | 			end
    98902 | 			else
    98903 | 			begin
    98904 | 				// INNO - just to keep the tool happy.
    98905 | 				// ram cell will not be corrupted.
    98906 |                begin
    98907 | 					if (cam_hit[0])
    98908 |                     begin
    98909 |                         		tte_data_ram[0] <= 43'bx ;
    98910 |                         		tte_csm_ram[0] <= {33{1'bx}} ;
    98911 |                     end
    98912 | 				end
    98913 |                begin
    98914 | 					if (cam_hit[1])
    98915 |                     begin
    98916 |                         		tte_data_ram[1] <= 43'bx ;
    98917 |                         		tte_csm_ram[1] <= {33{1'bx}} ;
    98918 |                     end
    98919 | 				end
    98920 |                begin
    98921 | 					if (cam_hit[2])
    98922 |                     begin
    98923 |                         		tte_data_ram[2] <= 43'bx ;
    98924 |                         		tte_csm_ram[2] <= {33{1'bx}} ;
    98925 |                     end
    98926 | 				end
    98927 |                begin
    98928 | 					if (cam_hit[3])
    98929 |                     begin
    98930 |                         		tte_data_ram[3] <= 43'bx ;
    98931 |                         		tte_csm_ram[3] <= {33{1'bx}} ;
    98932 |                     end
    98933 | 				end
    98934 |                begin
    98935 | 					if (cam_hit[4])
    98936 |                     begin
    98937 |                         		tte_data_ram[4] <= 43'bx ;
    98938 |                         		tte_csm_ram[4] <= {33{1'bx}} ;
    98939 |                     end
    98940 | 				end
    98941 |                begin
    98942 | 					if (cam_hit[5])
    98943 |                     begin
    98944 |                         		tte_data_ram[5] <= 43'bx ;
    98945 |                         		tte_csm_ram[5] <= {33{1'bx}} ;
    98946 |                     end
    98947 | 				end
    98948 |                begin
    98949 | 					if (cam_hit[6])
    98950 |                     begin
    98951 |                         		tte_data_ram[6] <= 43'bx ;
    98952 |                         		tte_csm_ram[6] <= {33{1'bx}} ;
    98953 |                     end
    98954 | 				end
    98955 |                begin
    98956 | 					if (cam_hit[7])
    98957 |                     begin
    98958 |                         		tte_data_ram[7] <= 43'bx ;
    98959 |                         		tte_csm_ram[7] <= {33{1'bx}} ;
    98960 |                     end
    98961 | 				end
    98962 |                begin
    98963 | 					if (cam_hit[8])
    98964 |                     begin
    98965 |                         		tte_data_ram[8] <= 43'bx ;
    98966 |                         		tte_csm_ram[8] <= {33{1'bx}} ;
    98967 |                     end
    98968 | 				end
    98969 |                begin
    98970 | 					if (cam_hit[9])
    98971 |                     begin
    98972 |                         		tte_data_ram[9] <= 43'bx ;
    98973 |                         		tte_csm_ram[9] <= {33{1'bx}} ;
    98974 |                     end
    98975 | 				end
    98976 |                begin
    98977 | 					if (cam_hit[10])
    98978 |                     begin
    98979 |                         		tte_data_ram[10] <= 43'bx ;
    98980 |                         		tte_csm_ram[10] <= {33{1'bx}} ;
    98981 |                     end
    98982 | 				end
    98983 |                begin
    98984 | 					if (cam_hit[11])
    98985 |                     begin
    98986 |                         		tte_data_ram[11] <= 43'bx ;
    98987 |                         		tte_csm_ram[11] <= {33{1'bx}} ;
    98988 |                     end
    98989 | 				end
    98990 |                begin
    98991 | 					if (cam_hit[12])
    98992 |                     begin
    98993 |                         		tte_data_ram[12] <= 43'bx ;
    98994 |                         		tte_csm_ram[12] <= {33{1'bx}} ;
    98995 |                     end
    98996 | 				end
    98997 |                begin
    98998 | 					if (cam_hit[13])
    98999 |                     begin
    99000 |                         		tte_data_ram[13] <= 43'bx ;
    99001 |                         		tte_csm_ram[13] <= {33{1'bx}} ;
    99002 |                     end
    99003 | 				end
    99004 |                begin
    99005 | 					if (cam_hit[14])
    99006 |                     begin
    99007 |                         		tte_data_ram[14] <= 43'bx ;
    99008 |                         		tte_csm_ram[14] <= {33{1'bx}} ;
    99009 |                     end
    99010 | 				end
    99011 |                begin
    99012 | 					if (cam_hit[15])
    99013 |                     begin
    99014 |                         		tte_data_ram[15] <= 43'bx ;
    99015 |                         		tte_csm_ram[15] <= {33{1'bx}} ;
    99016 |                     end
    99017 | 				end
    99018 | 
    99019 |                 rd_tte_data[42:0] <= 43'bx ;
    99020 |                 rd_tte_csm <= {33{1'bx}};
    99021 | 			end
    99022 | 		end
    99023 | 
    99024 |                    begin
    99025 |                                 if (cam_hit[0])
    99026 |                                         tlb_entry_used[0] <= 1'b1;
    99027 |                         end
    99028 |                    begin
    99029 |                                 if (cam_hit[1])
    99030 |                                         tlb_entry_used[1] <= 1'b1;
    99031 |                         end
    99032 |                    begin
    99033 |                                 if (cam_hit[2])
    99034 |                                         tlb_entry_used[2] <= 1'b1;
    99035 |                         end
    99036 |                    begin
    99037 |                                 if (cam_hit[3])
    99038 |                                         tlb_entry_used[3] <= 1'b1;
    99039 |                         end
    99040 |                    begin
    99041 |                                 if (cam_hit[4])
    99042 |                                         tlb_entry_used[4] <= 1'b1;
    99043 |                         end
    99044 |                    begin
    99045 |                                 if (cam_hit[5])
    99046 |                                         tlb_entry_used[5] <= 1'b1;
    99047 |                         end
    99048 |                    begin
    99049 |                                 if (cam_hit[6])
    99050 |                                         tlb_entry_used[6] <= 1'b1;
    99051 |                         end
    99052 |                    begin
    99053 |                                 if (cam_hit[7])
    99054 |                                         tlb_entry_used[7] <= 1'b1;
    99055 |                         end
    99056 |                    begin
    99057 |                                 if (cam_hit[8])
    99058 |                                         tlb_entry_used[8] <= 1'b1;
    99059 |                         end
    99060 |                    begin
    99061 |                                 if (cam_hit[9])
    99062 |                                         tlb_entry_used[9] <= 1'b1;
    99063 |                         end
    99064 |                    begin
    99065 |                                 if (cam_hit[10])
    99066 |                                         tlb_entry_used[10] <= 1'b1;
    99067 |                         end
    99068 |                    begin
    99069 |                                 if (cam_hit[11])
    99070 |                                         tlb_entry_used[11] <= 1'b1;
    99071 |                         end
    99072 |                    begin
    99073 |                                 if (cam_hit[12])
    99074 |                                         tlb_entry_used[12] <= 1'b1;
    99075 |                         end
    99076 |                    begin
    99077 |                                 if (cam_hit[13])
    99078 |                                         tlb_entry_used[13] <= 1'b1;
    99079 |                         end
    99080 |                    begin
    99081 |                                 if (cam_hit[14])
    99082 |                                         tlb_entry_used[14] <= 1'b1;
    99083 |                         end
    99084 |                    begin
    99085 |                                 if (cam_hit[15])
    99086 |                                         tlb_entry_used[15] <= 1'b1;
    99087 |                         end
    99088 | 
    99089 | // Clear on following edge if necessary.
    99090 | // CHANGE(SATYA) : tlb_entry_used qualified with valid needs to be used to determine
    99091 | // whether the Used bits are to be cleared. This allows invalid entries created
    99092 | // by a demap to be used for replacement. Else we will ignore these entries
    99093 | // for replacement
    99094 | 
    99095 |                 //if (tlb_not_writeable)
    99096 |                 if (~tlb_writeable & ~cam_vld & ~wr_vld & ~rd_tag & ~rst_tri_en)
    99097 |                         begin
    99098 |                            begin
    99099 |                                                 //if (~tlb_entry_locked[t])
    99100 |                                                 if (~tlb_entry_locked[0] & ~cam_vld & ~wr_vld)
    99101 |                                                         tlb_entry_used[0] <= 1'b0;
    99102 |                                         end
    99103 |                            begin
    99104 |                                                 //if (~tlb_entry_locked[t])
    99105 |                                                 if (~tlb_entry_locked[1] & ~cam_vld & ~wr_vld)
    99106 |                                                         tlb_entry_used[1] <= 1'b0;
    99107 |                                         end
    99108 |                            begin
    99109 |                                                 //if (~tlb_entry_locked[t])
    99110 |                                                 if (~tlb_entry_locked[2] & ~cam_vld & ~wr_vld)
    99111 |                                                         tlb_entry_used[2] <= 1'b0;
    99112 |                                         end
    99113 |                            begin
    99114 |                                                 //if (~tlb_entry_locked[t])
    99115 |                                                 if (~tlb_entry_locked[3] & ~cam_vld & ~wr_vld)
    99116 |                                                         tlb_entry_used[3] <= 1'b0;
    99117 |                                         end
    99118 |                            begin
    99119 |                                                 //if (~tlb_entry_locked[t])
    99120 |                                                 if (~tlb_entry_locked[4] & ~cam_vld & ~wr_vld)
    99121 |                                                         tlb_entry_used[4] <= 1'b0;
    99122 |                                         end
    99123 |                            begin
    99124 |                                                 //if (~tlb_entry_locked[t])
    99125 |                                                 if (~tlb_entry_locked[5] & ~cam_vld & ~wr_vld)
    99126 |                                                         tlb_entry_used[5] <= 1'b0;
    99127 |                                         end
    99128 |                            begin
    99129 |                                                 //if (~tlb_entry_locked[t])
    99130 |                                                 if (~tlb_entry_locked[6] & ~cam_vld & ~wr_vld)
    99131 |                                                         tlb_entry_used[6] <= 1'b0;
    99132 |                                         end
    99133 |                            begin
    99134 |                                                 //if (~tlb_entry_locked[t])
    99135 |                                                 if (~tlb_entry_locked[7] & ~cam_vld & ~wr_vld)
    99136 |                                                         tlb_entry_used[7] <= 1'b0;
    99137 |                                         end
    99138 |                            begin
    99139 |                                                 //if (~tlb_entry_locked[t])
    99140 |                                                 if (~tlb_entry_locked[8] & ~cam_vld & ~wr_vld)
    99141 |                                                         tlb_entry_used[8] <= 1'b0;
    99142 |                                         end
    99143 |                            begin
    99144 |                                                 //if (~tlb_entry_locked[t])
    99145 |                                                 if (~tlb_entry_locked[9] & ~cam_vld & ~wr_vld)
    99146 |                                                         tlb_entry_used[9] <= 1'b0;
    99147 |                                         end
    99148 |                            begin
    99149 |                                                 //if (~tlb_entry_locked[t])
    99150 |                                                 if (~tlb_entry_locked[10] & ~cam_vld & ~wr_vld)
    99151 |                                                         tlb_entry_used[10] <= 1'b0;
    99152 |                                         end
    99153 |                            begin
    99154 |                                                 //if (~tlb_entry_locked[t])
    99155 |                                                 if (~tlb_entry_locked[11] & ~cam_vld & ~wr_vld)
    99156 |                                                         tlb_entry_used[11] <= 1'b0;
    99157 |                                         end
    99158 |                            begin
    99159 |                                                 //if (~tlb_entry_locked[t])
    99160 |                                                 if (~tlb_entry_locked[12] & ~cam_vld & ~wr_vld)
    99161 |                                                         tlb_entry_used[12] <= 1'b0;
    99162 |                                         end
    99163 |                            begin
    99164 |                                                 //if (~tlb_entry_locked[t])
    99165 |                                                 if (~tlb_entry_locked[13] & ~cam_vld & ~wr_vld)
    99166 |                                                         tlb_entry_used[13] <= 1'b0;
    99167 |                                         end
    99168 |                            begin
    99169 |                                                 //if (~tlb_entry_locked[t])
    99170 |                                                 if (~tlb_entry_locked[14] & ~cam_vld & ~wr_vld)
    99171 |                                                         tlb_entry_used[14] <= 1'b0;
    99172 |                                         end
    99173 |                            begin
    99174 |                                                 //if (~tlb_entry_locked[t])
    99175 |                                                 if (~tlb_entry_locked[15] & ~cam_vld & ~wr_vld)
    99176 |                                                         tlb_entry_used[15] <= 1'b0;
    99177 |                                         end
    99178 | 
    99179 |                         end
    99180 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6535] Lines: 134385-134533
    134385 | always @ (posedge clk)
    134386 | begin
    134387 |     if (!rst_n)
    134388 |     begin
    134389 |         data_mem_f[0] <= {138{1'b0}};
    134390 |         data_mem_f[1] <= {138{1'b0}};
    134391 |         data_mem_f[2] <= {138{1'b0}};
    134392 |         data_mem_f[3] <= {138{1'b0}};
    134393 |         data_mem_f[4] <= {138{1'b0}};
    134394 |         data_mem_f[5] <= {138{1'b0}};
    134395 |         data_mem_f[6] <= {138{1'b0}};
    134396 |         data_mem_f[7] <= {138{1'b0}};
    134397 |         data_mem_f[8] <= {138{1'b0}};
    134398 |         data_mem_f[9] <= {138{1'b0}};
    134399 |         data_mem_f[10] <= {138{1'b0}};
    134400 |         data_mem_f[11] <= {138{1'b0}};
    134401 |         data_mem_f[12] <= {138{1'b0}};
    134402 |         data_mem_f[13] <= {138{1'b0}};
    134403 |         data_mem_f[14] <= {138{1'b0}};
    134404 |         data_mem_f[15] <= {138{1'b0}};
    134405 | 
    134406 |     end
    134407 |     else if (flush_en)
    134408 |     begin
    134409 |         case (addr_op)
    134410 |         2'd0:
    134411 |         begin
    134412 |             data_mem_f[0][123:120] <= {4{1'b0}};
    134413 |             data_mem_f[1][123:120] <= {4{1'b0}};
    134414 |             data_mem_f[2][123:120] <= {4{1'b0}};
    134415 |             data_mem_f[3][123:120] <= {4{1'b0}};
    134416 |             data_mem_f[4][123:120] <= {4{1'b0}};
    134417 |             data_mem_f[5][123:120] <= {4{1'b0}};
    134418 |             data_mem_f[6][123:120] <= {4{1'b0}};
    134419 |             data_mem_f[7][123:120] <= {4{1'b0}};
    134420 |             data_mem_f[8][123:120] <= {4{1'b0}};
    134421 |             data_mem_f[9][123:120] <= {4{1'b0}};
    134422 |             data_mem_f[10][123:120] <= {4{1'b0}};
    134423 |             data_mem_f[11][123:120] <= {4{1'b0}};
    134424 |             data_mem_f[12][123:120] <= {4{1'b0}};
    134425 |             data_mem_f[13][123:120] <= {4{1'b0}};
    134426 |             data_mem_f[14][123:120] <= {4{1'b0}};
    134427 |             data_mem_f[15][123:120] <= {4{1'b0}};
    134428 | 
    134429 |         end
    134430 |         2'd1:
    134431 |         begin
    134432 |             if (wr_hit)
    134433 |             begin
    134434 |                 data_mem_f[wr_index][120+wr_offset_in] <= 1'b0;
    134435 | 
    134436 |             end
    134437 |         end
    134438 |         2'd2:
    134439 |         begin
    134440 |             if ((smc_sdid[0] == wr_sdid_in) && (smc_valid[0] != 0))
    134441 |                 data_mem_f[0][123:120] <= {4{1'b0}};
    134442 |             if ((smc_sdid[1] == wr_sdid_in) && (smc_valid[1] != 0))
    134443 |                 data_mem_f[1][123:120] <= {4{1'b0}};
    134444 |             if ((smc_sdid[2] == wr_sdid_in) && (smc_valid[2] != 0))
    134445 |                 data_mem_f[2][123:120] <= {4{1'b0}};
    134446 |             if ((smc_sdid[3] == wr_sdid_in) && (smc_valid[3] != 0))
    134447 |                 data_mem_f[3][123:120] <= {4{1'b0}};
    134448 |             if ((smc_sdid[4] == wr_sdid_in) && (smc_valid[4] != 0))
    134449 |                 data_mem_f[4][123:120] <= {4{1'b0}};
    134450 |             if ((smc_sdid[5] == wr_sdid_in) && (smc_valid[5] != 0))
    134451 |                 data_mem_f[5][123:120] <= {4{1'b0}};
    134452 |             if ((smc_sdid[6] == wr_sdid_in) && (smc_valid[6] != 0))
    134453 |                 data_mem_f[6][123:120] <= {4{1'b0}};
    134454 |             if ((smc_sdid[7] == wr_sdid_in) && (smc_valid[7] != 0))
    134455 |                 data_mem_f[7][123:120] <= {4{1'b0}};
    134456 |             if ((smc_sdid[8] == wr_sdid_in) && (smc_valid[8] != 0))
    134457 |                 data_mem_f[8][123:120] <= {4{1'b0}};
    134458 |             if ((smc_sdid[9] == wr_sdid_in) && (smc_valid[9] != 0))
    134459 |                 data_mem_f[9][123:120] <= {4{1'b0}};
    134460 |             if ((smc_sdid[10] == wr_sdid_in) && (smc_valid[10] != 0))
    134461 |                 data_mem_f[10][123:120] <= {4{1'b0}};
    134462 |             if ((smc_sdid[11] == wr_sdid_in) && (smc_valid[11] != 0))
    134463 |                 data_mem_f[11][123:120] <= {4{1'b0}};
    134464 |             if ((smc_sdid[12] == wr_sdid_in) && (smc_valid[12] != 0))
    134465 |                 data_mem_f[12][123:120] <= {4{1'b0}};
    134466 |             if ((smc_sdid[13] == wr_sdid_in) && (smc_valid[13] != 0))
    134467 |                 data_mem_f[13][123:120] <= {4{1'b0}};
    134468 |             if ((smc_sdid[14] == wr_sdid_in) && (smc_valid[14] != 0))
    134469 |                 data_mem_f[14][123:120] <= {4{1'b0}};
    134470 |             if ((smc_sdid[15] == wr_sdid_in) && (smc_valid[15] != 0))
    134471 |                 data_mem_f[15][123:120] <= {4{1'b0}};
    134472 | 
    134473 |         end
    134474 |         default:
    134475 |         begin
    134476 |             data_mem_f[wr_index] <= data_mem_f[wr_index];
    134477 |         end
    134478 |         endcase
    134479 |     end
    134480 |     else if (wr_en)
    134481 |     begin
    134482 |         if (wr_diag_en)
    134483 |         begin
    134484 |             case (addr_op)
    134485 |             2'd0:
    134486 |             begin
    134487 |                 case (wr_offset_in)
    134488 |                 2'd0:
    134489 |                 begin
    134490 |                     data_mem_f[wr_index][30-1:0] <=
    134491 |                     data_in[30-1:0];
    134492 |                 end
    134493 |                 2'd1:
    134494 |                 begin
    134495 |                     data_mem_f[wr_index][30*2-1:30] <=
    134496 |                     data_in[30-1:0];
    134497 |                 end
    134498 |                 2'd2:
    134499 |                 begin
    134500 |                     data_mem_f[wr_index][30*3-1:30*2] <=
    134501 |                     data_in[30-1:0];
    134502 |                 end
    134503 |                 2'd3:
    134504 |                 begin
    134505 |                     data_mem_f[wr_index][30*4-1:30*3] <=
    134506 |                     data_in[30-1:0];
    134507 |                 end
    134508 |                 default:
    134509 |                 begin
    134510 |                     data_mem_f[wr_index] <= data_mem_f[wr_index];
    134511 |                 end
    134512 |                 endcase
    134513 |             end
    134514 |             2'd1:
    134515 |             begin
    134516 |                 data_mem_f[wr_index][123:120] <= data_in[4-1:0];
    134517 |             end
    134518 |             2'd2:
    134519 |             begin
    134520 |                 data_mem_f[wr_index][137:124] <= data_in[14-1:0];
    134521 |             end
    134522 |             default:
    134523 |             begin
    134524 |                 data_mem_f[wr_index] <= data_mem_f[wr_index];
    134525 |             end
    134526 |             endcase
    134527 |         end
    134528 |         else
    134529 |         begin
    134530 |             data_mem_f[wr_index] <= {wr_tag_in, smc_valid_in, smc_data_in};
    134531 |         end
    134532 |     end
    134533 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1065] Lines: 197487-197490
    197487 | always @ (posedge clk)
    197488 | begin
    197489 |     header_wr_ptr_f <= header_wr_ptr_next;
    197490 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9375] Lines: 94471-94474
    94471 | always @(posedge clk)
    94472 | 	begin
    94473 | 		tlb_writeable <= ~tlb_not_writeable_d1 ;
    94474 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1033] Lines: 205073-205076
    205073 | always @ (posedge clk)
    205074 | begin
    205075 |     entry_locked_f <= entry_locked_next;
    205076 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6524] Lines: 153762-153773
    153762 | always @ (posedge clk)
    153763 | begin
    153764 |    if (!rst_n)
    153765 |    begin
    153766 |       read_index_f <= 0;
    153767 |    end
    153768 |    else
    153769 |    if (read_valid)
    153770 |       read_index_f <= read_index;
    153771 |    else
    153772 |       read_index_f <= read_index_f;
    153773 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6503, Match #6506] Lines: 140349-140368
    140349 | always @ (posedge clk)
    140350 | begin
    140351 |     if (!rst_n)
    140352 |     begin
    140353 |         st_homeid[0] <= 0;
    140354 |         st_homeid[1] <= 0;
    140355 |         ld_homeid[0] <= 0;
    140356 |         ld_homeid[1] <= 0;
    140357 |     end
    140358 |     else
    140359 |     begin
    140360 |         if (noc1buffer_mshr_homeid_write_val_s4)
    140361 |         begin
    140362 |             if (noc1buffer_mshr_homeid_write_mshrid_s4 == 2'd2)
    140363 |                 ld_homeid[noc1buffer_mshr_homeid_write_threadid_s4] <= noc1buffer_mshr_homeid_write_data_s4;
    140364 |             else if (noc1buffer_mshr_homeid_write_mshrid_s4 == 2'd3)
    140365 |                 st_homeid[noc1buffer_mshr_homeid_write_threadid_s4] <= noc1buffer_mshr_homeid_write_data_s4;
    140366 |         end
    140367 |     end
    140368 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12554, Match #12555, Match #12556, Match #12557, Match #12558, Match #12559, Match #12560, Match #12561, Match #12562, Match #12563] Lines: 12699-12752
    12699 | always @ (posedge clk)
    12700 | begin
    12701 |     if (rst) begin
    12702 |         curCredit_0 <= 1;
    12703 |         curCredit_1 <= 1;
    12704 |         curCredit_2 <= 1;
    12705 |         curCredit_3 <= 1;
    12706 |         curCredit_4 <= 1;
    12707 |         curCredit_5 <= 1;
    12708 |         curCredit_6 <= 1;
    12709 |         curCredit_7 <= 1;
    12710 |         curCredit_8 <= 1;
    12711 |         curCredit_9 <= 1;
    12712 | /*        curCredit_0 <= 2;
    12713 |         curCredit_1 <= 2;
    12714 |         curCredit_2 <= 2;
    12715 |         curCredit_3 <= 2;
    12716 |         curCredit_4 <= 2;
    12717 |         curCredit_5 <= 2;
    12718 |         curCredit_6 <= 2;
    12719 |         curCredit_7 <= 2;
    12720 |         curCredit_8 <= 2;
    12721 |         curCredit_9 <= 2;*/
    12722 | 
    12723 | 
    12724 | 
    12725 |     end
    12726 |     else if (proc_ld && func_en) begin
    12727 |         curCredit_0 <= creditIn_0;
    12728 |         curCredit_1 <= creditIn_1;
    12729 |         curCredit_2 <= creditIn_2;
    12730 |         curCredit_3 <= creditIn_3;
    12731 |         curCredit_4 <= creditIn_4;
    12732 |         curCredit_5 <= creditIn_5;
    12733 |         curCredit_6 <= creditIn_6;
    12734 |         curCredit_7 <= creditIn_7;
    12735 |         curCredit_8 <= creditIn_8;
    12736 |         curCredit_9 <= creditIn_9;
    12737 | 
    12738 |     end
    12739 |     else if (func_en) begin
    12740 |         curCredit_0 <= next_credit_0;
    12741 |         curCredit_1 <= next_credit_1;
    12742 |         curCredit_2 <= next_credit_2;
    12743 |         curCredit_3 <= next_credit_3;
    12744 |         curCredit_4 <= next_credit_4;
    12745 |         curCredit_5 <= next_credit_5;
    12746 |         curCredit_6 <= next_credit_6;
    12747 |         curCredit_7 <= next_credit_7;
    12748 |         curCredit_8 <= next_credit_8;
    12749 |         curCredit_9 <= next_credit_9;
    12750 | 
    12751 |     end
    12752 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #0] Lines: 375468-375471
    375468 |     always @ (posedge clk)
    375469 |     begin
    375470 |       rst_n_f <= rst_n;
    375471 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1036, Match #1037, Match #1040, Match #1046] Lines: 201944-201962
    201944 | always @ (posedge clk)
    201945 | begin
    201946 |     if (!rst_n)
    201947 |     begin
    201948 |         addr_S3_f <= 0;
    201949 |         state_data_in_S3_f <= 0;
    201950 |         state_data_mask_in_S3_f <= 0;
    201951 |         mshrid_S3_f <= 0;
    201952 |         mshr_miss_lsid_S3_f <= 0;
    201953 |     end
    201954 |     else if (!stall_S3)
    201955 |     begin
    201956 |         addr_S3_f <= addr_S2_f;
    201957 |         state_data_in_S3_f <= state_data_in_S2;
    201958 |         state_data_mask_in_S3_f <= state_data_mask_in_S2;
    201959 |         mshrid_S3_f <= mshrid_S2_f;
    201960 |         mshr_miss_lsid_S3_f <= mshr_miss_lsid_S2_f;
    201961 |     end
    201962 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #8985, Match #8988, Match #8989, Match #8991, Match #8992, Match #8993, Match #8994, Match #8997, Match #8998, Match #8999] Lines: 83784-83803
    83784 | always @(posedge rclk)
    83785 | 	begin
    83786 | 		pipe_wr_data[44:15] <= stb_cam_data[44:15];
    83787 | 		alt_wr_data[44:15] <= stb_alt_wr_data[44:15];
    83788 | 		camwr_data[14:0] <= stb_camwr_data[14:0];
    83789 | 		wptr_vld 	<= stb_cam_wptr_vld ;
    83790 | 		rptr_vld_tmp 	<= stb_cam_rptr_vld ;
    83791 | 		cam_tid[1:0]	<= stb_cam_cm_tid[1:0] ;
    83792 | 		//cam_tid[1:0]	<= cam_tid_tmp[1:0] ;
    83793 |  		//ldq 		<=  stb_quad_ld_cam ; Bug 2870
    83794 | 		alt_wsel 	<= stb_alt_wsel ;
    83795 | 
    83796 | 
    83797 | 		pipe_wr_csm <= stb_cam_csm;
    83798 |         alt_wr_csm  <= stb_alt_wr_csm;
    83799 | 
    83800 | 
    83801 |                 stb_addr	<= {stb_cam_rw_tid[1:0],stb_cam_rw_ptr[2:0]};
    83802 | 
    83803 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1210] Lines: 185539-185561
    185539 | always @ (posedge clk)
    185540 | begin
    185541 |     if (!rst_n)
    185542 |     begin
    185543 |         header_buf_mem_f[0] <= 0;
    185544 |         header_buf_mem_f[1] <= 0;
    185545 |         header_buf_mem_f[2] <= 0;
    185546 |         header_buf_mem_f[3] <= 0;
    185547 |         header_buf_mem_f[4] <= 0;
    185548 |         header_buf_mem_f[5] <= 0;
    185549 |         header_buf_mem_f[6] <= 0;
    185550 |         header_buf_mem_f[7] <= 0;
    185551 | 
    185552 |     end
    185553 |     else if (msg_header_valid_in && msg_header_ready_in)
    185554 |     begin
    185555 |         header_buf_mem_f[header_wr_ptr_f] <= msg_header_in;
    185556 |     end
    185557 |     else
    185558 |     begin
    185559 |         header_buf_mem_f[header_wr_ptr_f] <= header_buf_mem_f[header_wr_ptr_f];
    185560 |     end
    185561 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #8863, Match #8864, Match #8865, Match #8866, Match #8867, Match #8868, Match #8869] Lines: 80781-80792
    80781 | always @(posedge clk)
    80782 |   begin
    80783 | 	acc_reg_shf <= rst_l & acc_reg_shf_in ;		// latch ACCUM reg shift control
    80784 | 
    80785 | 	acc_reg_rst <=  spu_mul_areg_rst ;		// latch input control of ACCUM reg reset
    80786 | 
    80787 |         acc_actc1 <= rst_l & (spick & spu_mul_acc) ;	// SPU MAC in cycle 1
    80788 |         acc_actc2 <= rst_l & acc_actc1 ;			// SPU MAC in cycle 2
    80789 |         acc_actc3 <= rst_l & acc_actc2 ;			// SPU MAC in cycle 3
    80790 |         acc_actc4 <= rst_l & acc_actc3 ;			// SPU MAC in cycle 4
    80791 |         acc_actc5 <= rst_l & acc_actc4 ;			// SPU MAC in cycle 5
    80792 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10435, Match #10438, Match #10574, Match #10577, Match #10839, Match #10842, Match #11414, Match #11417, Match #1230, Match #1233, Match #2265, Match #2268, Match #496, Match #499, Match #6562, Match #6565, Match #7084, Match #7087, Match #7223, Match #7226, Match #9411, Match #9414] Lines: 4479-4491
    4479 | always @ (posedge MEMCLK)
    4480 | begin
    4481 |    if (!RESET_N)
    4482 |    begin
    4483 |       bist_index <= 0;
    4484 |       init_done <= 0;
    4485 |    end
    4486 |    else
    4487 |    begin
    4488 |       bist_index <= bist_index_next;
    4489 |       init_done <= init_done_next;
    4490 |    end
    4491 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1142, Match #1145, Match #1147, Match #1151, Match #1160, Match #1162, Match #1164, Match #1166, Match #1168, Match #1171, Match #1175, Match #1180, Match #1185, Match #1188, Match #1194, Match #1197] Lines: 190470-190514
    190470 | always @ (posedge clk)
    190471 | begin
    190472 |     if (!rst_n)
    190473 |     begin
    190474 |         valid_S3_f <= 1'b0;
    190475 |         msg_type_S3_f <= 0;
    190476 |         data_size_S3_f <= 0;
    190477 |         cache_type_S3_f <= 0;
    190478 |         msg_from_mshr_S3_f <= 0;
    190479 |         l2_load_data_subline_S3_f <= 0;
    190480 |         state_mesi_S3_f <= 0;
    190481 |         l2_miss_S3_f <= 0;
    190482 | 
    190483 |         mshr_smc_miss_S3_f <= 0;
    190484 | 
    190485 |         state_wr_en_S3_f <= 0;
    190486 |         mshr_wr_data_en_S3_f <= 0;
    190487 |         mshr_wr_state_en_S3_f <= 0;
    190488 |         mshr_state_in_S3_f <= 0;
    190489 |         mshr_pending_index_S3_f <= 0;
    190490 |         special_addr_type_S3_f <= 0;
    190491 |         req_recycle_S3_f <= 0;
    190492 |     end
    190493 |     else if (!stall_S3)
    190494 |     begin
    190495 |         valid_S3_f <= valid_S2_next;
    190496 |         msg_type_S3_f <= msg_type_S2_f;
    190497 |         data_size_S3_f <= data_size_S2_f;
    190498 |         cache_type_S3_f <= cache_type_S2_f;
    190499 |         msg_from_mshr_S3_f <= msg_from_mshr_S2_f;
    190500 |         l2_load_data_subline_S3_f <= l2_load_data_subline_S2_f;
    190501 |         state_mesi_S3_f <= state_mesi_S2;
    190502 |         l2_miss_S3_f <= l2_miss_S2;
    190503 | 
    190504 |         mshr_smc_miss_S3_f <= mshr_smc_miss_S2_f;
    190505 | 
    190506 |         state_wr_en_S3_f <= state_wr_en_S2;
    190507 |         mshr_wr_data_en_S3_f <= mshr_wr_data_en_S2;
    190508 |         mshr_wr_state_en_S3_f <= mshr_wr_state_en_S2;
    190509 |         mshr_state_in_S3_f <= mshr_state_in_S2;
    190510 |         mshr_pending_index_S3_f <= mshr_pending_index_S2_f;
    190511 |         special_addr_type_S3_f <= special_addr_type_S2_f;
    190512 |         req_recycle_S3_f <= req_recycle_S2;
    190513 |     end
    190514 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11409, Match #11410] Lines: 291765-291777
    291765 |    always @ (posedge rclk)
    291766 |    begin
    291767 |       if (!arst_l)
    291768 |       begin
    291769 |          lsu_ifu_icache_en_locked = 1'b0;
    291770 |          lsu_ifu_icache_en_jtag = 0;
    291771 |       end
    291772 |       else
    291773 |       begin
    291774 |          lsu_ifu_icache_en_locked = lsu_ifu_icache_en_locked_next;
    291775 |          lsu_ifu_icache_en_jtag = lsu_ifu_icache_en_jtag_next;
    291776 |       end
    291777 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6442] Lines: 143643-143653
    143643 | always @ (posedge clk)
    143644 | begin
    143645 |     if (!rst_n)
    143646 |     begin
    143647 |         fetch_state_s1 <= 3'd0;
    143648 |     end
    143649 |     else
    143650 |     begin
    143651 |         fetch_state_s1 <= fetch_state_next_s1;
    143652 |     end
    143653 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11105] Lines: 82692-82697
    82692 |     always @ (posedge clk)
    82693 |     begin
    82694 |         wrway_f <= ifq_icd_wrway_bf;
    82695 |         index_f <= index_bf;
    82696 |         index_s1 <= index_f;
    82697 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6385, Match #6388, Match #6390, Match #6392, Match #6394, Match #6395, Match #6396, Match #6397, Match #6399, Match #6402, Match #6404, Match #6406, Match #6408, Match #6410, Match #6412, Match #6413, Match #6415, Match #6418, Match #6420, Match #6421, Match #6423, Match #6426, Match #6428, Match #6429, Match #6430, Match #6431, Match #6433, Match #6435, Match #6439, Match #6440, Match #6441, Match #6443, Match #6446, Match #6447, Match #6453, Match #6454, Match #6457, Match #6459, Match #6461] Lines: 146041-146133
    146041 | always @ (posedge clk)
    146042 | begin
    146043 |     if (!rst_n)
    146044 |     begin
    146045 |         cpxencoder_req_staled_s3 <= 0;
    146046 |         noc1encoder_req_staled_s3 <= 0;
    146047 |         noc3encoder_req_staled_s3 <= 0;
    146048 |         val_s3 <= 0;
    146049 |         lru_data_s3 <= 0;
    146050 |         tagcheck_way_s3 <= 0;
    146051 | tagcheck_state_s3 <= 0;
    146052 | tagcheck_lrsc_flag_s3 <= 0;
    146053 | flush_way_s3 <= 0;
    146054 | flush_state_s3 <= 0;
    146055 | lru_way_s3 <= 0;
    146056 | lru_state_s3 <= 0;
    146057 | mshrid_s3 <= 0;
    146058 | address_s3 <= 0;
    146059 | threadid_s3 <= 0;
    146060 | non_cacheable_s3 <= 0;
    146061 | size_s3 <= 0;
    146062 | prefetch_s3 <= 0;
    146063 | l1_replacement_way_s3 <= 0;
    146064 | l2_miss_s3 <= 0;
    146065 | f4b_s3 <= 0;
    146066 | blockstore_s3 <= 0;
    146067 | blockstoreinit_s3 <= 0;
    146068 | noc2_src_homeid_s3 <= 0;
    146069 | lruarray_write_op_s3 <= 0;
    146070 | predecode_noc2_inval_s3 <= 0;
    146071 | predecode_fwd_subcacheline_vector_s3 <= 0;
    146072 | predecode_reqtype_s3 <= 0;
    146073 | wmt_write_op_s3 <= 0;
    146074 | wmt_compare_op_s3 <= 0;
    146075 | csm_ticket_s3 <= 0;
    146076 | s3_mshr_operation_s3 <= 0;
    146077 | cpx_operation_s3 <= 0;
    146078 | noc1_operation_s3 <= 0;
    146079 | noc3_operations_s3 <= 0;
    146080 | pcx_ack_stage_s3 <= 0;
    146081 | noc2_ack_stage_s3 <= 0;
    146082 | noc2_ack_state_s3 <= 0;
    146083 | lru_way_tag_s3 <= 0;
    146084 | flush_way_tag_s3 <= 0;
    146085 | csm_pcx_data_s3 <= 0;
    146086 | 
    146087 |     end
    146088 |     else
    146089 |     begin
    146090 |         cpxencoder_req_staled_s3 <= cpxencoder_req_staled_s3_next;
    146091 |         noc1encoder_req_staled_s3 <= noc1encoder_req_staled_s3_next;
    146092 |         noc3encoder_req_staled_s3 <= noc3encoder_req_staled_s3_next;
    146093 |         val_s3 <= val_s3_next;
    146094 |         lru_data_s3 <= lruarray_l15_dout_s2;
    146095 |         tagcheck_way_s3 <= tagcheck_way_s3_next;
    146096 | tagcheck_state_s3 <= tagcheck_state_s3_next;
    146097 | tagcheck_lrsc_flag_s3 <= tagcheck_lrsc_flag_s3_next;
    146098 | flush_way_s3 <= flush_way_s3_next;
    146099 | flush_state_s3 <= flush_state_s3_next;
    146100 | lru_way_s3 <= lru_way_s3_next;
    146101 | lru_state_s3 <= lru_state_s3_next;
    146102 | mshrid_s3 <= mshrid_s3_next;
    146103 | address_s3 <= address_s3_next;
    146104 | threadid_s3 <= threadid_s3_next;
    146105 | non_cacheable_s3 <= non_cacheable_s3_next;
    146106 | size_s3 <= size_s3_next;
    146107 | prefetch_s3 <= prefetch_s3_next;
    146108 | l1_replacement_way_s3 <= l1_replacement_way_s3_next;
    146109 | l2_miss_s3 <= l2_miss_s3_next;
    146110 | f4b_s3 <= f4b_s3_next;
    146111 | blockstore_s3 <= blockstore_s3_next;
    146112 | blockstoreinit_s3 <= blockstoreinit_s3_next;
    146113 | noc2_src_homeid_s3 <= noc2_src_homeid_s3_next;
    146114 | lruarray_write_op_s3 <= lruarray_write_op_s3_next;
    146115 | predecode_noc2_inval_s3 <= predecode_noc2_inval_s3_next;
    146116 | predecode_fwd_subcacheline_vector_s3 <= predecode_fwd_subcacheline_vector_s3_next;
    146117 | predecode_reqtype_s3 <= predecode_reqtype_s3_next;
    146118 | wmt_write_op_s3 <= wmt_write_op_s3_next;
    146119 | wmt_compare_op_s3 <= wmt_compare_op_s3_next;
    146120 | csm_ticket_s3 <= csm_ticket_s3_next;
    146121 | s3_mshr_operation_s3 <= s3_mshr_operation_s3_next;
    146122 | cpx_operation_s3 <= cpx_operation_s3_next;
    146123 | noc1_operation_s3 <= noc1_operation_s3_next;
    146124 | noc3_operations_s3 <= noc3_operations_s3_next;
    146125 | pcx_ack_stage_s3 <= pcx_ack_stage_s3_next;
    146126 | noc2_ack_stage_s3 <= noc2_ack_stage_s3_next;
    146127 | noc2_ack_state_s3 <= noc2_ack_state_s3_next;
    146128 | lru_way_tag_s3 <= lru_way_tag_s3_next;
    146129 | flush_way_tag_s3 <= flush_way_tag_s3_next;
    146130 | csm_pcx_data_s3 <= csm_pcx_data_s3_next;
    146131 | 
    146132 |     end
    146133 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11550] Lines: 81764-81767
    81764 |    always @ (posedge rclk)
    81765 |    begin
    81766 |       frf_dp_data_f <= read_data;
    81767 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6536, Match #6543, Match #6544, Match #6545, Match #6546, Match #6547, Match #6548, Match #6549, Match #6550, Match #6551, Match #6555, Match #6556, Match #6557, Match #6558] Lines: 130167-130208
    130167 | always @ (posedge clk)
    130168 | begin
    130169 |    if (!rst_n)
    130170 |    begin
    130171 |       l15_csm_req_address_s3 <= 0;
    130172 |       l15_csm_req_clump_id_s3 <= 0;
    130173 |       l15_csm_req_val_s3 <= 0;
    130174 |       l15_csm_req_ticket_s3 <= 0;
    130175 |       addr_in_s3 <= 0;
    130176 |       data_in_s3 <= 0;
    130177 |       lhid_s3 <= 0;
    130178 |       diag_en_s3 <= 0;
    130179 |       flush_en_s3 <= 0;
    130180 |       rd_en_s3 <= 0;
    130181 |       wr_en_s3 <= 0;
    130182 |       l15_csm_chipid_s3 <= 0;
    130183 |       l15_csm_x_s3 <= 0;
    130184 |       l15_csm_y_s3 <= 0;
    130185 |       l15_csm_clump_sel_s3 <= 0;
    130186 |    end
    130187 |    else
    130188 |    begin
    130189 |       if (!l15_csm_stall_s3)
    130190 |       begin
    130191 |          l15_csm_req_address_s3 <= l15_csm_req_address_s2;
    130192 |          l15_csm_req_clump_id_s3 <= l15_csm_req_clump_id_s2;
    130193 |          l15_csm_req_val_s3 <= l15_csm_req_val_s2;
    130194 |          l15_csm_req_ticket_s3 <= l15_csm_req_ticket_s2;
    130195 |          addr_in_s3 <= addr_in_s2_next;
    130196 |          data_in_s3 <= l15_csm_req_data_s2;
    130197 |          lhid_s3 <= lhid_s2;
    130198 |          diag_en_s3 <= diag_en_s2;
    130199 |          flush_en_s3 <= flush_en_s2;
    130200 |          rd_en_s3 <= rd_en_s2;
    130201 |          wr_en_s3 <= wr_en_s2;
    130202 |          l15_csm_chipid_s3 <= l15_csm_chipid_s2;
    130203 |          l15_csm_x_s3 <= l15_csm_x_s2;
    130204 |          l15_csm_y_s3 <= l15_csm_y_s2;
    130205 |          l15_csm_clump_sel_s3 <= l15_csm_clump_sel_s2;
    130206 |       end
    130207 |    end
    130208 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6476, Match #6477, Match #6478, Match #6479, Match #6480, Match #6481, Match #6482, Match #6483, Match #6484, Match #6485, Match #6486, Match #6487] Lines: 117052-117076
    117052 | always @ (posedge clk)
    117053 | begin
    117054 |     if (!rst_n)
    117055 |     begin
    117056 |         buffer_val <= 1'b0;
    117057 |     end
    117058 |     else
    117059 |     begin
    117060 |         buffer_val <= buffer_val_next;
    117061 |         if (new_buffer)
    117062 |         begin
    117063 |             l15_noc3encoder_req_type_buf <= l15_noc3encoder_req_type;
    117064 |             l15_noc3encoder_req_data_0_buf <= l15_noc3encoder_req_data_0;
    117065 |             l15_noc3encoder_req_data_1_buf <= l15_noc3encoder_req_data_1;
    117066 |             l15_noc3encoder_req_mshrid_buf <= l15_noc3encoder_req_mshrid;
    117067 |             l15_noc3encoder_req_threadid_buf <= l15_noc3encoder_req_threadid;
    117068 |             l15_noc3encoder_req_sequenceid_buf <= l15_noc3encoder_req_sequenceid;
    117069 |             l15_noc3encoder_req_address_buf <= l15_noc3encoder_req_address;
    117070 |             l15_noc3encoder_req_with_data_buf <= l15_noc3encoder_req_with_data;
    117071 |             l15_noc3encoder_req_was_inval_buf <= l15_noc3encoder_req_was_inval;
    117072 |             l15_noc3encoder_req_fwdack_vector_buf <= l15_noc3encoder_req_fwdack_vector;
    117073 |             l15_noc3encoder_req_homeid_buf <= l15_noc3encoder_req_homeid;
    117074 |         end
    117075 |     end
    117076 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #462] Lines: 16704-16706
    16704 | always @ (posedge clk)
    16705 | 
    16706 | 	q[SIZE-1:0]  <= din[SIZE-1:0] ;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6526] Lines: 153524-153535
    153524 | always @ (posedge clk)
    153525 | begin
    153526 |    if (!rst_n)
    153527 |    begin
    153528 |       read_index_f <= 0;
    153529 |    end
    153530 |    else
    153531 |    if (read_valid)
    153532 |       read_index_f <= read_index;
    153533 |    else
    153534 |       read_index_f <= read_index_f;
    153535 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12181] Lines: 42984-43051
    42984 | 	always @(negedge clk) if (ifu_exu_ren2_d) begin
    42985 | 	  case (thr_rs2[4:0])
    42986 | 	    5'b0:
    42987 | 	      irf_byp_rs2_data_d <= rd_data00;
    42988 | 	    5'b1:
    42989 | 	      irf_byp_rs2_data_d <= rd_data01;
    42990 | 	    5'b00010:
    42991 | 	      irf_byp_rs2_data_d <= rd_data02;
    42992 | 	    5'b00011:
    42993 | 	      irf_byp_rs2_data_d <= rd_data03;
    42994 | 	    5'b00100:
    42995 | 	      irf_byp_rs2_data_d <= rd_data04;
    42996 | 	    5'b00101:
    42997 | 	      irf_byp_rs2_data_d <= rd_data05;
    42998 | 	    5'b00110:
    42999 | 	      irf_byp_rs2_data_d <= rd_data06;
    43000 | 	    5'b00111:
    43001 | 	      irf_byp_rs2_data_d <= rd_data07;
    43002 | 	    5'b01000:
    43003 | 	      irf_byp_rs2_data_d <= rd_data08;
    43004 | 	    5'b01001:
    43005 | 	      irf_byp_rs2_data_d <= rd_data09;
    43006 | 	    5'b01010:
    43007 | 	      irf_byp_rs2_data_d <= rd_data10;
    43008 | 	    5'b01011:
    43009 | 	      irf_byp_rs2_data_d <= rd_data11;
    43010 | 	    5'b01100:
    43011 | 	      irf_byp_rs2_data_d <= rd_data12;
    43012 | 	    5'b01101:
    43013 | 	      irf_byp_rs2_data_d <= rd_data13;
    43014 | 	    5'b01110:
    43015 | 	      irf_byp_rs2_data_d <= rd_data14;
    43016 | 	    5'b01111:
    43017 | 	      irf_byp_rs2_data_d <= rd_data15;
    43018 | 	    5'b10000:
    43019 | 	      irf_byp_rs2_data_d <= rd_data16;
    43020 | 	    5'b10001:
    43021 | 	      irf_byp_rs2_data_d <= rd_data17;
    43022 | 	    5'b10010:
    43023 | 	      irf_byp_rs2_data_d <= rd_data18;
    43024 | 	    5'b10011:
    43025 | 	      irf_byp_rs2_data_d <= rd_data19;
    43026 | 	    5'b10100:
    43027 | 	      irf_byp_rs2_data_d <= rd_data20;
    43028 | 	    5'b10101:
    43029 | 	      irf_byp_rs2_data_d <= rd_data21;
    43030 | 	    5'b10110:
    43031 | 	      irf_byp_rs2_data_d <= rd_data22;
    43032 | 	    5'b10111:
    43033 | 	      irf_byp_rs2_data_d <= rd_data23;
    43034 | 	    5'b11000:
    43035 | 	      irf_byp_rs2_data_d <= rd_data24;
    43036 | 	    5'b11001:
    43037 | 	      irf_byp_rs2_data_d <= rd_data25;
    43038 | 	    5'b11010:
    43039 | 	      irf_byp_rs2_data_d <= rd_data26;
    43040 | 	    5'b11011:
    43041 | 	      irf_byp_rs2_data_d <= rd_data27;
    43042 | 	    5'b11100:
    43043 | 	      irf_byp_rs2_data_d <= rd_data28;
    43044 | 	    5'b11101:
    43045 | 	      irf_byp_rs2_data_d <= rd_data29;
    43046 | 	    5'b11110:
    43047 | 	      irf_byp_rs2_data_d <= rd_data30;
    43048 | 	    5'b11111:
    43049 | 	      irf_byp_rs2_data_d <= rd_data31;
    43050 | 	  endcase
    43051 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6369, Match #6370] Lines: 160861-160880
    160861 | always @ (posedge clk)
    160862 | begin
    160863 |     if (!rst_n)
    160864 |     begin
    160865 |         l2_miss_counter_reg_f <= 0;
    160866 |     end
    160867 |     else if (l2_miss_counter_reg_wr_en)
    160868 |     begin
    160869 |         l2_miss_counter_reg_f <= reg_data_in;
    160870 |     end
    160871 |     // else if (l2_miss_counter_inc_en && l2_miss_valid)
    160872 |     // begin
    160873 |     //     l2_miss_counter_reg_f <= l2_miss_counter_reg_f + 1;
    160874 |     // end
    160875 |     // trin: pipeline addition for timing
    160876 |     l2_miss_counter_inc_en_f <= l2_miss_counter_inc_en && l2_miss_valid;
    160877 |     if (l2_miss_counter_inc_en_f) begin
    160878 |         l2_miss_counter_reg_f <= l2_miss_counter_reg_f + 1;
    160879 |     end
    160880 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12584] Lines: 12972-12973
    12972 |   always @ (clk or clk_en_sync)
    12973 |       if (~clk) clk_en_sync_latch = clk_en_sync;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10179, Match #10311, Match #11200, Match #11298, Match #11604, Match #11714, Match #12249, Match #7758, Match #7912, Match #7955, Match #8045, Match #8175, Match #8181, Match #8233, Match #8423, Match #8650, Match #8737, Match #8807, Match #8812, Match #8938, Match #8964, Match #9114, Match #9184, Match #9194, Match #9199, Match #9213, Match #9232, Match #9235, Match #9238, Match #9241, Match #9258, Match #9310, Match #9323, Match #9707] Lines: 17083
    17083 |   q[SIZE-1:0]  <= (!rst_l) ? {SIZE{1'b0}} : ((se) ? si[SIZE-1:0]  : din[SIZE-1:0] );

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10254, Match #10261, Match #10262] Lines: 102106-102112
    102106 | always @(posedge clk)
    102107 | 		begin
    102108 | 			pgnum_g[29:0] <= pgnum_m[29:0];
    102109 | 			// rm hold on these inputs.
    102110 | 			cache_set_vld_g[4-1:0]  	<= cache_set_vld[4-1:0] ;
    102111 | 			cache_ptag_g[((((39 - (6 + 5))+1) * 4)-1):0] 	<= cache_ptag[((((39 - (6 + 5))+1) * 4)-1):0] ;
    102112 | 		end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1035] Lines: 201480-201483
    201480 | always @ (posedge clk)
    201481 | begin
    201482 |     tag_data_buf_S2_f <= tag_data_buf_S2_next;
    201483 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #108, Match #109, Match #110, Match #111, Match #12597, Match #12598, Match #12599, Match #12600, Match #12606, Match #12607, Match #12608, Match #12609, Match #12615, Match #12616, Match #12617, Match #12618, Match #134, Match #135, Match #136, Match #137, Match #163, Match #164, Match #165, Match #166, Match #18, Match #189, Match #19, Match #190, Match #191, Match #192, Match #20, Match #21, Match #215, Match #216, Match #217, Match #218, Match #253, Match #254, Match #255, Match #256, Match #279, Match #280, Match #281, Match #282, Match #308, Match #309, Match #310, Match #311, Match #334, Match #335, Match #336, Match #337, Match #360, Match #361, Match #362, Match #363, Match #398, Match #399, Match #400, Match #401, Match #424, Match #425, Match #426, Match #427, Match #44, Match #45, Match #46, Match #47, Match #70, Match #71, Match #72, Match #73] Lines: 155-175
     155 | always @ (posedge clk)
     156 | begin
     157 |    if (reset)
     158 |    begin
     159 |       yummy_out_f <= 0;
     160 |       head_ptr_f <= 0;
     161 |       tail_ptr_f <= 0;
     162 |       elements_in_array_f <= 0;
     163 |    end
     164 |    else
     165 |    begin
     166 |       yummy_out_f <= thanks_in; // this is just a feed through via a flip flop
     167 |       head_ptr_f <= head_ptr_next;
     168 |       tail_ptr_f <= tail_ptr_next;
     169 |       elements_in_array_f <= elements_in_array_next;
     170 |       if(valid_in)
     171 |       begin
     172 |          storage_data_f[tail_ptr_f] <= data_in;
     173 |       end
     174 |    end
     175 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1201] Lines: 186986-186989
    186986 | always @ (posedge clk)
    186987 | begin
    186988 |     wr_ptr_f <= wr_ptr_next;
    186989 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1070] Lines: 197627-197630
    197627 | always @ (posedge clk)
    197628 | begin
    197629 |     data_rd_ptr_f <= data_rd_ptr_next;
    197630 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6552, Match #6553] Lines: 130087-130134
    130087 | always @ (posedge clk)
    130088 | begin
    130089 |    if (!rst_n)
    130090 |    begin
    130091 |       ghid_ticketed_cache_val[0] <= 0;
    130092 | ghid_ticketed_cache[0] <= 0;
    130093 | ghid_ticketed_cache_val[1] <= 0;
    130094 | ghid_ticketed_cache[1] <= 0;
    130095 | ghid_ticketed_cache_val[2] <= 0;
    130096 | ghid_ticketed_cache[2] <= 0;
    130097 | ghid_ticketed_cache_val[3] <= 0;
    130098 | ghid_ticketed_cache[3] <= 0;
    130099 | ghid_ticketed_cache_val[4] <= 0;
    130100 | ghid_ticketed_cache[4] <= 0;
    130101 | ghid_ticketed_cache_val[5] <= 0;
    130102 | ghid_ticketed_cache[5] <= 0;
    130103 | ghid_ticketed_cache_val[6] <= 0;
    130104 | ghid_ticketed_cache[6] <= 0;
    130105 | ghid_ticketed_cache_val[7] <= 0;
    130106 | ghid_ticketed_cache[7] <= 0;
    130107 | 
    130108 |    end
    130109 |    else
    130110 |    begin
    130111 |       if (write_val_s2)
    130112 |       begin
    130113 |          ghid_ticketed_cache[write_index_s2] <= ghid_s2;
    130114 |          ghid_ticketed_cache_val[write_index_s2] <= ghid_val_s2;
    130115 |          if (l15_csm_clear_ticket_val && (l15_csm_clear_ticket != write_index_s2))
    130116 |          begin
    130117 |             ghid_ticketed_cache_val[l15_csm_clear_ticket] <= 1'b0;
    130118 |          end
    130119 |       end
    130120 |       else if (read_val_s2)
    130121 |       begin
    130122 |          ghid_ticketed_cache[read_index_s2] <= 0;
    130123 |          ghid_ticketed_cache_val[read_index_s2] <=1'b0;
    130124 |          if (l15_csm_clear_ticket_val && (l15_csm_clear_ticket != read_index_s2))
    130125 |          begin
    130126 |             ghid_ticketed_cache_val[l15_csm_clear_ticket] <= 1'b0;
    130127 |          end
    130128 |       end
    130129 |       else if (l15_csm_clear_ticket_val)
    130130 |       begin
    130131 |           ghid_ticketed_cache_val[l15_csm_clear_ticket] <= 1'b0;
    130132 |       end
    130133 |    end
    130134 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1141, Match #1144, Match #1146, Match #1150, Match #1159, Match #1161, Match #1163, Match #1165, Match #1167, Match #1170, Match #1174, Match #1179, Match #1184, Match #1187, Match #1192, Match #1193, Match #1196] Lines: 190652-190698
    190652 | always @ (posedge clk)
    190653 | begin
    190654 |     if (!rst_n)
    190655 |     begin
    190656 |         valid_S4_f <= 1'b0;
    190657 |         msg_type_S4_f <= 0;
    190658 |         data_size_S4_f <= 0;
    190659 |         cache_type_S4_f <= 0;
    190660 |         msg_from_mshr_S4_f <= 0;
    190661 |         l2_load_data_subline_S4_f <= 0;
    190662 |         state_mesi_S4_f <= 0;
    190663 |         l2_miss_S4_f <= 0;
    190664 | 
    190665 |         mshr_smc_miss_S4_f <= 0;
    190666 | 
    190667 |         state_wr_en_S4_f <= 0;
    190668 |         mshr_wr_data_en_S4_f <= 0;
    190669 |         mshr_wr_state_en_S4_f <= 0;
    190670 |         mshr_state_in_S4_f <= 0;
    190671 |         mshr_pending_index_S4_f <= 0;
    190672 |         special_addr_type_S4_f <= 0;
    190673 |         dir_data_S4_f <= 0;
    190674 |         req_recycle_S4_f <= 0;
    190675 |     end
    190676 |     else if (!stall_S4)
    190677 |     begin
    190678 |         valid_S4_f <= valid_S3_next;
    190679 |         msg_type_S4_f <= msg_type_S3_f;
    190680 |         data_size_S4_f <= data_size_S3_f;
    190681 |         cache_type_S4_f <= cache_type_S3_f;
    190682 |         msg_from_mshr_S4_f <= msg_from_mshr_S3_f;
    190683 |         l2_load_data_subline_S4_f <= l2_load_data_subline_S3_f;
    190684 |         state_mesi_S4_f <= state_mesi_S3_f;
    190685 |         l2_miss_S4_f <= l2_miss_S3_f;
    190686 | 
    190687 |         mshr_smc_miss_S4_f <= mshr_smc_miss_S3_f;
    190688 | 
    190689 |         state_wr_en_S4_f <= state_wr_en_S3_f;
    190690 |         mshr_wr_data_en_S4_f <= mshr_wr_data_en_S3_f;
    190691 |         mshr_wr_state_en_S4_f <= mshr_wr_state_en_S3_f;
    190692 |         mshr_state_in_S4_f <= mshr_state_in_S3_f;
    190693 |         mshr_pending_index_S4_f <= mshr_pending_index_S3_f;
    190694 |         special_addr_type_S4_f <= special_addr_type_S3_f;
    190695 |         dir_data_S4_f <= dir_data_S3;
    190696 |         req_recycle_S4_f <= req_recycle_S3;
    190697 |     end
    190698 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12182] Lines: 42916-42983
    42916 | 	always @(negedge clk) if (ifu_exu_ren1_d) begin
    42917 | 	  case (thr_rs1[4:0])
    42918 | 	    5'b0:
    42919 | 	      irf_byp_rs1_data_d <= rd_data00;
    42920 | 	    5'b1:
    42921 | 	      irf_byp_rs1_data_d <= rd_data01;
    42922 | 	    5'b00010:
    42923 | 	      irf_byp_rs1_data_d <= rd_data02;
    42924 | 	    5'b00011:
    42925 | 	      irf_byp_rs1_data_d <= rd_data03;
    42926 | 	    5'b00100:
    42927 | 	      irf_byp_rs1_data_d <= rd_data04;
    42928 | 	    5'b00101:
    42929 | 	      irf_byp_rs1_data_d <= rd_data05;
    42930 | 	    5'b00110:
    42931 | 	      irf_byp_rs1_data_d <= rd_data06;
    42932 | 	    5'b00111:
    42933 | 	      irf_byp_rs1_data_d <= rd_data07;
    42934 | 	    5'b01000:
    42935 | 	      irf_byp_rs1_data_d <= rd_data08;
    42936 | 	    5'b01001:
    42937 | 	      irf_byp_rs1_data_d <= rd_data09;
    42938 | 	    5'b01010:
    42939 | 	      irf_byp_rs1_data_d <= rd_data10;
    42940 | 	    5'b01011:
    42941 | 	      irf_byp_rs1_data_d <= rd_data11;
    42942 | 	    5'b01100:
    42943 | 	      irf_byp_rs1_data_d <= rd_data12;
    42944 | 	    5'b01101:
    42945 | 	      irf_byp_rs1_data_d <= rd_data13;
    42946 | 	    5'b01110:
    42947 | 	      irf_byp_rs1_data_d <= rd_data14;
    42948 | 	    5'b01111:
    42949 | 	      irf_byp_rs1_data_d <= rd_data15;
    42950 | 	    5'b10000:
    42951 | 	      irf_byp_rs1_data_d <= rd_data16;
    42952 | 	    5'b10001:
    42953 | 	      irf_byp_rs1_data_d <= rd_data17;
    42954 | 	    5'b10010:
    42955 | 	      irf_byp_rs1_data_d <= rd_data18;
    42956 | 	    5'b10011:
    42957 | 	      irf_byp_rs1_data_d <= rd_data19;
    42958 | 	    5'b10100:
    42959 | 	      irf_byp_rs1_data_d <= rd_data20;
    42960 | 	    5'b10101:
    42961 | 	      irf_byp_rs1_data_d <= rd_data21;
    42962 | 	    5'b10110:
    42963 | 	      irf_byp_rs1_data_d <= rd_data22;
    42964 | 	    5'b10111:
    42965 | 	      irf_byp_rs1_data_d <= rd_data23;
    42966 | 	    5'b11000:
    42967 | 	      irf_byp_rs1_data_d <= rd_data24;
    42968 | 	    5'b11001:
    42969 | 	      irf_byp_rs1_data_d <= rd_data25;
    42970 | 	    5'b11010:
    42971 | 	      irf_byp_rs1_data_d <= rd_data26;
    42972 | 	    5'b11011:
    42973 | 	      irf_byp_rs1_data_d <= rd_data27;
    42974 | 	    5'b11100:
    42975 | 	      irf_byp_rs1_data_d <= rd_data28;
    42976 | 	    5'b11101:
    42977 | 	      irf_byp_rs1_data_d <= rd_data29;
    42978 | 	    5'b11110:
    42979 | 	      irf_byp_rs1_data_d <= rd_data30;
    42980 | 	    5'b11111:
    42981 | 	      irf_byp_rs1_data_d <= rd_data31;
    42982 | 	  endcase
    42983 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #8645, Match #8653, Match #8654, Match #8655, Match #8656, Match #8663, Match #8665, Match #8667, Match #8669] Lines: 16767-16769
    16767 | always @ (posedge clk)
    16768 | 
    16769 | 	q[SIZE-1:0]  <= rst_l ? ((se) ? si[SIZE-1:0]  : din[SIZE-1:0] ) : {SIZE{1'b0}};

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6450, Match #6451, Match #6452] Lines: 143523-143537
    143523 | always @ (posedge clk)
    143524 | begin
    143525 |     if (!rst_n)
    143526 |     begin
    143527 |         creditman_noc1_avail <= 8;
    143528 |         creditman_noc1_data_avail <= 2;
    143529 |         creditman_noc1_reserve <= 0;
    143530 |     end
    143531 |     else
    143532 |     begin
    143533 |         creditman_noc1_avail <= creditman_noc1_avail_next;
    143534 |         creditman_noc1_data_avail <= creditman_noc1_data_avail_next;
    143535 |         creditman_noc1_reserve <= creditman_noc1_reserve_next;
    143536 |     end
    143537 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1072] Lines: 197602-197608
    197602 | always @ (posedge clk)
    197603 | begin
    197604 |     if (!rst_n)
    197605 |         data_buf_counter_f <= 0;
    197606 |     else
    197607 |         data_buf_counter_f <= data_buf_counter_next;
    197608 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12179] Lines: 43120-43155
    43120 | 	always @(negedge clk) if (ifu_exu_ren3_d) begin
    43121 | 	  case (thr_rs3h[4:1])
    43122 | 	    4'b0:
    43123 | 	      irf_byp_rs3h_data_d <= rd_data01;
    43124 | 	    4'b1:
    43125 | 	      irf_byp_rs3h_data_d <= rd_data03;
    43126 | 	    4'b0010:
    43127 | 	      irf_byp_rs3h_data_d <= rd_data05;
    43128 | 	    4'b0011:
    43129 | 	      irf_byp_rs3h_data_d <= rd_data07;
    43130 | 	    4'b0100:
    43131 | 	      irf_byp_rs3h_data_d <= rd_data09;
    43132 | 	    4'b0101:
    43133 | 	      irf_byp_rs3h_data_d <= rd_data11;
    43134 | 	    4'b0110:
    43135 | 	      irf_byp_rs3h_data_d <= rd_data13;
    43136 | 	    4'b0111:
    43137 | 	      irf_byp_rs3h_data_d <= rd_data15;
    43138 | 	    4'b1000:
    43139 | 	      irf_byp_rs3h_data_d <= rd_data17;
    43140 | 	    4'b1001:
    43141 | 	      irf_byp_rs3h_data_d <= rd_data19;
    43142 | 	    4'b1010:
    43143 | 	      irf_byp_rs3h_data_d <= rd_data21;
    43144 | 	    4'b1011:
    43145 | 	      irf_byp_rs3h_data_d <= rd_data23;
    43146 | 	    4'b1100:
    43147 | 	      irf_byp_rs3h_data_d <= rd_data25;
    43148 | 	    4'b1101:
    43149 | 	      irf_byp_rs3h_data_d <= rd_data27;
    43150 | 	    4'b1110:
    43151 | 	      irf_byp_rs3h_data_d <= rd_data29;
    43152 | 	    4'b1111:
    43153 | 	      irf_byp_rs3h_data_d <= rd_data31;
    43154 | 	  endcase
    43155 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #760, Match #761, Match #762, Match #763, Match #767, Match #769, Match #770, Match #772] Lines: 4245-4255
    4245 | always @(posedge MEMCLK) begin
    4246 |   write_enable_in_reg <= write_enable_in;
    4247 |   WRITE_ADDRESS_REG   <= WRITE_ADDRESS;
    4248 |   WRITE_BIT_MASK_REG  <= WRITE_BIT_MASK;
    4249 |   DIN_r <= DINB;
    4250 |   read_enable_in_reg  <= read_enable_in;
    4251 |   bram_data_in_r <= bram_data_in;
    4252 |   rw_conflict_r  <= rw_conflict;
    4253 |   ww_conflict_r  <= ww_conflict;
    4254 |   // DOUTB_r  <= DOUTB;
    4255 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1177] Lines: 191503-191506
    191503 | always @ (posedge clk)
    191504 | begin
    191505 |     msg_state_S4_f <= msg_state_S4_next;
    191506 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1203] Lines: 187015-187082
    187015 | always @ (posedge clk)
    187016 | begin
    187017 |     if (!rst_n)
    187018 |     begin
    187019 |         buf_mem_f[0] <= 0;
    187020 |         buf_mem_f[1] <= 0;
    187021 |         buf_mem_f[2] <= 0;
    187022 |         buf_mem_f[3] <= 0;
    187023 |         buf_mem_f[4] <= 0;
    187024 |         buf_mem_f[5] <= 0;
    187025 |         buf_mem_f[6] <= 0;
    187026 |         buf_mem_f[7] <= 0;
    187027 |         buf_mem_f[8] <= 0;
    187028 |         buf_mem_f[9] <= 0;
    187029 |         buf_mem_f[10] <= 0;
    187030 |         buf_mem_f[11] <= 0;
    187031 |         buf_mem_f[12] <= 0;
    187032 |         buf_mem_f[13] <= 0;
    187033 |         buf_mem_f[14] <= 0;
    187034 |         buf_mem_f[15] <= 0;
    187035 | 
    187036 |     end
    187037 |     else if (valid_in && ready_in)
    187038 |     begin
    187039 |         if (mode_in == 3'd1)
    187040 |         begin
    187041 |             buf_mem_f[wr_ptr_f] <= data_in[64-1:0];
    187042 |         end
    187043 |         else if (mode_in == 3'd2)
    187044 |         begin
    187045 |             buf_mem_f[wr_ptr_f] <= data_in[64-1:0];
    187046 |             buf_mem_f[wr_ptr_plus1] <= data_in[64*4-1:64*3];
    187047 |         end
    187048 |         else if (mode_in == 3'd7)
    187049 |         begin
    187050 |             buf_mem_f[wr_ptr_f] <= data_in[64*4-1:64*3];
    187051 |             buf_mem_f[wr_ptr_plus1] <= data_in[64*5-1:64*4];
    187052 |         end
    187053 |         else if (mode_in == 3'd4)
    187054 |         begin
    187055 |             buf_mem_f[wr_ptr_f] <= data_in[64-1:0];
    187056 |             buf_mem_f[wr_ptr_plus1] <= data_in[64*2-1:64];
    187057 |             buf_mem_f[wr_ptr_plus2] <= data_in[64*3-1:64*2];
    187058 |         end
    187059 |         else if (mode_in == 3'd3)
    187060 |         begin
    187061 |             buf_mem_f[wr_ptr_f] <= data_in[64-1:0];
    187062 |             buf_mem_f[wr_ptr_plus1] <= data_in[64*4-1:64*3];
    187063 |             buf_mem_f[wr_ptr_plus2] <= data_in[64*5-1:64*4];
    187064 |         end
    187065 |         else if (mode_in == 3'd5)
    187066 |         begin
    187067 |             buf_mem_f[wr_ptr_f] <= data_in[64-1:0];
    187068 |             buf_mem_f[wr_ptr_plus1] <= data_in[64*2-1:64];
    187069 |             buf_mem_f[wr_ptr_plus2] <= data_in[64*3-1:64*2];
    187070 |             buf_mem_f[wr_ptr_plus3] <= data_in[64*4-1:64*3];
    187071 |         end
    187072 |         else if (mode_in == 3'd6)
    187073 |         begin
    187074 |             buf_mem_f[wr_ptr_f] <= data_in[64-1:0];
    187075 |             buf_mem_f[wr_ptr_plus1] <= data_in[64*2-1:64];
    187076 |             buf_mem_f[wr_ptr_plus2] <= data_in[64*3-1:64*2];
    187077 |             buf_mem_f[wr_ptr_plus3] <= data_in[64*4-1:64*3];
    187078 |             buf_mem_f[wr_ptr_plus4] <= data_in[64*5-1:64*4];
    187079 |         end
    187080 |     end
    187081 | 
    187082 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6539] Lines: 130433-130436
    130433 | always @ (posedge clk)
    130434 | begin
    130435 |     refill_req_buf_wr_ptr <= refill_req_buf_wr_ptr_next;
    130436 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #8857, Match #8858, Match #8859, Match #8860, Match #8861, Match #8862] Lines: 80752-80761
    80752 | always @(posedge clk)
    80753 |   begin
    80754 | 	mul_ecl_ack_d <= rst_l & epick ;
    80755 | 	mul_spu_ack_d <= rst_l & spick ;
    80756 | 	c1_act <= rst_l & c0_act ;
    80757 | 	c2_act <= rst_l & c1_act ;
    80758 | 	c3_act <= rst_l & c2_act ;
    80759 | 
    80760 | 	favor_e <= rst_l & (mul_spu_ack_d & ~mul_ecl_ack_d);
    80761 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1200] Lines: 188653-188656
    188653 | always @ (posedge clk)
    188654 | begin
    188655 |     atomic_state_S1_f <= atomic_state_S1_next;
    188656 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10160, Match #10172, Match #10187, Match #10188, Match #10199, Match #10205, Match #10219, Match #10220, Match #10221, Match #10222, Match #10223, Match #10300, Match #10318, Match #10321, Match #10322, Match #10324, Match #10325, Match #10326, Match #10327, Match #10329, Match #10330, Match #10331, Match #10332, Match #10334, Match #10335, Match #10336, Match #10337, Match #10339, Match #10340, Match #10341, Match #10342, Match #10350, Match #11144, Match #11147, Match #11156, Match #11164, Match #11171, Match #11172, Match #11174, Match #11182, Match #11183, Match #11189, Match #11201, Match #11203, Match #11204, Match #11208, Match #11219, Match #11220, Match #11221, Match #11222, Match #11223, Match #11231, Match #11236, Match #11243, Match #11248, Match #11250, Match #11260, Match #11266, Match #11289, Match #11300, Match #11320, Match #11321, Match #11322, Match #11323, Match #11387, Match #11388, Match #11403, Match #11555, Match #11556, Match #11557, Match #11558, Match #11570, Match #11571, Match #11572, Match #11573, Match #11609, Match #11611, Match #11644, Match #11657, Match #11661, Match #11692, Match #11701, Match #11703, Match #11748, Match #11749, Match #11750, Match #11751, Match #11760, Match #11762, Match #12231, Match #12257, Match #12269, Match #7759, Match #7760, Match #7761, Match #7767, Match #7768, Match #7769, Match #7953, Match #7998, Match #8009, Match #8012, Match #8016, Match #8017, Match #8024, Match #8035, Match #8040, Match #8042, Match #8202, Match #8203, Match #8204, Match #8205, Match #8234, Match #8235, Match #8236, Match #8237, Match #8238, Match #8239, Match #8240, Match #8241, Match #8242, Match #8243, Match #8244, Match #8245, Match #8246, Match #8247, Match #8248, Match #8249, Match #8250, Match #8251, Match #8252, Match #8253, Match #8254, Match #8337, Match #8338, Match #8339, Match #8356, Match #8357, Match #8358, Match #8359, Match #8360, Match #8361, Match #8362, Match #8363, Match #8422, Match #8444, Match #8445, Match #8446, Match #8451, Match #8452, Match #8453, Match #8454, Match #8455, Match #8456, Match #8457, Match #8458, Match #8459, Match #8460, Match #8461, Match #8462, Match #8463, Match #8464, Match #8465, Match #8466, Match #8467, Match #8468, Match #8469, Match #8470, Match #8471, Match #8472, Match #8473, Match #8474, Match #8475, Match #8476, Match #8477, Match #8478, Match #8479, Match #8480, Match #8481, Match #8482, Match #8483, Match #8484, Match #8485, Match #8486, Match #8487, Match #8488, Match #8489, Match #8490, Match #8491, Match #8492, Match #8493, Match #8494, Match #8495, Match #8496, Match #8497, Match #8498, Match #8499, Match #8500, Match #8534, Match #8772, Match #8773, Match #8792, Match #8795, Match #8800, Match #8802, Match #8803, Match #8808, Match #8809, Match #8810, Match #8813, Match #8814, Match #8815, Match #8821, Match #8822, Match #8823, Match #8856] Lines: 16734-16736
    16734 | always @ (posedge clk)
    16735 | 
    16736 | 	q[SIZE-1:0]  <= se ? si[SIZE-1:0] : ((rst) ? {SIZE{1'b0}}  : din[SIZE-1:0] );

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6489, Match #6490, Match #6491] Lines: 114008-114022
    114008 | always @ (posedge clk)
    114009 | begin
    114010 |     if (!rst_n)
    114011 |     begin
    114012 |         dmbr_response_val = 0;
    114013 |         dmbr_l2_miss = 0;
    114014 |         dmbr_l2_miss_mshrid = 0;
    114015 |     end
    114016 |     else
    114017 |     begin
    114018 |         dmbr_response_val = dmbr_response_val_next;
    114019 |         dmbr_l2_miss = dmbr_l2_miss_next;
    114020 |         dmbr_l2_miss_mshrid = dmbr_l2_miss_mshrid_next;
    114021 |     end
    114022 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10214, Match #10215] Lines: 65772-65784
    65772 |     always @ (posedge clk)
    65773 |     begin
    65774 |         if (~rst_n)
    65775 |         begin
    65776 |             state_f <= DIVERGED;
    65777 |             state_prev_f <= DIVERGED;
    65778 |         end
    65779 |         else
    65780 |         begin
    65781 |             state_f <= state_next;
    65782 |             state_prev_f <= state_f;
    65783 |         end
    65784 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1091] Lines: 195460-195463
    195460 | always @ (posedge clk)
    195461 | begin
    195462 |     smc_rd_addr_in_buf_S4_f <= smc_rd_addr_in_buf_S4_next;
    195463 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1031] Lines: 206635-206638
    206635 | always @ (posedge clk)
    206636 | begin
    206637 |     bypass_f <= bypass_next;
    206638 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11103] Lines: 82721-82724
    82721 |     always @ (posedge clk)
    82722 |     begin
    82723 |         wrdata_f <= next_wrdata_bf;
    82724 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9867, Match #9996] Lines: 32018-32027
    32018 |    always @ (posedge MEMCLK)
    32019 |    begin
    32020 |       if (CE)
    32021 |       begin
    32022 |          if (RDWEN == 1'b0)
    32023 |             cache[A] <= (DIN & BW) | (cache[A] & ~BW);
    32024 |          else
    32025 |             dout_f <= cache[A];
    32026 |       end
    32027 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #476, Match #477, Match #490] Lines: 6458-6471
    6458 | always @ (posedge clk)
    6459 | begin
    6460 |     if (!rst_n)
    6461 |     begin
    6462 |         state <= 4'd0;
    6463 |         res_op <= 0;
    6464 |     end
    6465 |     else
    6466 |     begin
    6467 |         state <= state_next;
    6468 |         state_counter <= state_counter_next;
    6469 |         res_op <= res_op_next;
    6470 |     end
    6471 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12585, Match #12586, Match #12587, Match #12588, Match #12589, Match #12590, Match #12591, Match #12592, Match #12593, Match #12594, Match #12595, Match #12596] Lines: 23379-23397
    23379 | always @ (posedge clk)
    23380 | begin
    23381 | 	if(reset)
    23382 | 	begin
    23383 | 	   count_f <= BUFFER_SIZE;
    23384 | 	   yummy_out_f <= 1'b0;
    23385 | 	   valid_temp_f <= 1'b0;
    23386 | 	   is_one_f <= (BUFFER_SIZE == 1);
    23387 | 	   is_two_or_more_f <= (BUFFER_SIZE >= 2);
    23388 | 	end
    23389 | 	else
    23390 | 	begin
    23391 | 	   count_f <= count_temp;
    23392 | 	   yummy_out_f <= yummy_out;
    23393 | 	   valid_temp_f <= valid_temp;
    23394 | 	   is_one_f         <= top_bits_zero_temp & count_temp[0];
    23395 |    	   is_two_or_more_f <= ~top_bits_zero_temp;
    23396 | 	end
    23397 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11705] Lines: 369419-369422
    369419 | always @(posedge rclk) begin
    369420 |    cpx_spc_data_cx3     <= cpx_spc_data_cx2;
    369421 |    cpx_spc_data_rdy_cx3 <= cpx_spc_data_rdy_cx2;
    369422 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6504, Match #6507] Lines: 140223-140253
    140223 | always @ (posedge clk)
    140224 | begin
    140225 |     if (pipe_mshr_writereq_val_s1 && (op_s1 == 3'b001))
    140226 |     begin
    140227 |         case (mshrid_s1)
    140228 |             2'd1:
    140229 |             begin
    140230 |                 // ifill_address[threadid_s1] <= pipe_mshr_writereq_address_s1;
    140231 |                 ifill_control[threadid_s1] <= pipe_mshr_writereq_control_s1;
    140232 |             end
    140233 |             2'd2:
    140234 |             begin
    140235 |                 ld_address[threadid_s1] <= pipe_mshr_writereq_address_s1;
    140236 |                 ld_control[threadid_s1] <= pipe_mshr_writereq_control_s1;
    140237 |             end
    140238 |             2'd3:
    140239 |             begin
    140240 |                 st_address[threadid_s1] <= pipe_mshr_writereq_address_s1;
    140241 |                 st_control[threadid_s1] <= pipe_mshr_writereq_control_s1;
    140242 |                 st_write_buffer[threadid_s1] <= (pipe_mshr_writereq_write_buffer_data_s1 & bit_write_mask_s1);
    140243 |                 st_write_buffer_byte_mask[threadid_s1] <= pipe_mshr_writereq_write_buffer_byte_mask_s1;
    140244 |             end
    140245 |         endcase
    140246 |     end // address and control allocation
    140247 | 
    140248 |     else if (pipe_mshr_writereq_val_s1 && op_s1 == 3'b100)
    140249 |     begin
    140250 |         st_write_buffer[threadid_s1] <= ((st_write_buffer[threadid_s1] & ~bit_write_mask_s1) | (pipe_mshr_writereq_write_buffer_data_s1 & bit_write_mask_s1));
    140251 |         st_write_buffer_byte_mask[threadid_s1] <= (st_write_buffer_byte_mask[threadid_s1] | pipe_mshr_writereq_write_buffer_byte_mask_s1);
    140252 |     end // update write-buffer
    140253 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1029, Match #1030] Lines: 206613-206617
    206613 | always @ (posedge clk)
    206614 | begin
    206615 |     data_in_buf <= data_in;
    206616 |     data_mask_in_buf <= data_mask_in;
    206617 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11138] Lines: 303819-303825
    303819 |   always @ (posedge clk)
    303820 |   begin
    303821 |     if (rtap_ifu_pc_wr_en[0])
    303822 |       t0pc_f <= rtap_ifu_pc_data;
    303823 |     else
    303824 |       t0pc_f <= t0npc_bf;
    303825 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11863, Match #12003, Match #12095, Match #12169] Lines: 2382-2384
    2382 |   always @(negedge clk) begin
    2383 |     rd_addr = restore_addr;
    2384 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10432, Match #10440, Match #10441, Match #10442, Match #10571, Match #10579, Match #10836, Match #10844, Match #10845, Match #10846, Match #11411, Match #11419, Match #11420, Match #11421, Match #1227, Match #1235, Match #1236, Match #1237, Match #2262, Match #2270, Match #2271, Match #2272, Match #493, Match #501, Match #502, Match #503, Match #6559, Match #6567, Match #6568, Match #7081, Match #7089, Match #7090, Match #7091, Match #7220, Match #7228, Match #7229, Match #7230, Match #9408, Match #9416, Match #9417, Match #9418] Lines: 4424-4429
    4424 | always @(posedge MEMCLK) begin
    4425 |    wen_r <= write_en;
    4426 |    A_r   <= A;
    4427 |    BW_r  <= BW;
    4428 |    DIN_r <= DIN;
    4429 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10243] Lines: 102375-102379
    102375 | 	always @(posedge clk)
    102376 | 	begin
    102377 | 	  // named in this manner to keep arch model happy.
    102378 |   	  tlb_entry_replace <= tlb_entry_replace_d1 ;
    102379 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1064] Lines: 197252-197255
    197252 | always @ (posedge clk)
    197253 | begin
    197254 |     msg_data_state_f <= msg_data_state_next;
    197255 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #7747, Match #8636] Lines: 5097-5126
    5097 |    always @ (posedge wr_clk)
    5098 |    begin
    5099 |       if (!reset_l)
    5100 |       begin
    5101 |          // assume flops
    5102 |          inq_ary[00] <= 160'b0;
    5103 |          inq_ary[01] <= 160'b0;
    5104 |          inq_ary[02] <= 160'b0;
    5105 |          inq_ary[03] <= 160'b0;
    5106 |          inq_ary[04] <= 160'b0;
    5107 |          inq_ary[05] <= 160'b0;
    5108 |          inq_ary[06] <= 160'b0;
    5109 |          inq_ary[07] <= 160'b0;
    5110 |          inq_ary[08] <= 160'b0;
    5111 |          inq_ary[09] <= 160'b0;
    5112 |          inq_ary[10] <= 160'b0;
    5113 |          inq_ary[11] <= 160'b0;
    5114 |          inq_ary[12] <= 160'b0;
    5115 |          inq_ary[13] <= 160'b0;
    5116 |          inq_ary[14] <= 160'b0;
    5117 |          inq_ary[15] <= 160'b0;
    5118 |       end
    5119 |       else
    5120 |       begin
    5121 |          if (wr_en)
    5122 |          begin
    5123 |             inq_ary[wr_adr] <= (din & bit_en) | (inq_ary[wr_adr] & ~bit_en);
    5124 |          end
    5125 |       end
    5126 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1148] Lines: 190971-190974
    190971 | always @ (posedge clk)
    190972 | begin
    190973 |     stall_before_S4_f <= stall_before_S4_next;
    190974 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6531] Lines: 153308-153449
    153308 | always @ (posedge clk)
    153309 | begin
    153310 |    if (!rst_n)
    153311 |    begin
    153312 |       regfile[0] <= 4'b0;
    153313 | regfile[1] <= 4'b0;
    153314 | regfile[2] <= 4'b0;
    153315 | regfile[3] <= 4'b0;
    153316 | regfile[4] <= 4'b0;
    153317 | regfile[5] <= 4'b0;
    153318 | regfile[6] <= 4'b0;
    153319 | regfile[7] <= 4'b0;
    153320 | regfile[8] <= 4'b0;
    153321 | regfile[9] <= 4'b0;
    153322 | regfile[10] <= 4'b0;
    153323 | regfile[11] <= 4'b0;
    153324 | regfile[12] <= 4'b0;
    153325 | regfile[13] <= 4'b0;
    153326 | regfile[14] <= 4'b0;
    153327 | regfile[15] <= 4'b0;
    153328 | regfile[16] <= 4'b0;
    153329 | regfile[17] <= 4'b0;
    153330 | regfile[18] <= 4'b0;
    153331 | regfile[19] <= 4'b0;
    153332 | regfile[20] <= 4'b0;
    153333 | regfile[21] <= 4'b0;
    153334 | regfile[22] <= 4'b0;
    153335 | regfile[23] <= 4'b0;
    153336 | regfile[24] <= 4'b0;
    153337 | regfile[25] <= 4'b0;
    153338 | regfile[26] <= 4'b0;
    153339 | regfile[27] <= 4'b0;
    153340 | regfile[28] <= 4'b0;
    153341 | regfile[29] <= 4'b0;
    153342 | regfile[30] <= 4'b0;
    153343 | regfile[31] <= 4'b0;
    153344 | regfile[32] <= 4'b0;
    153345 | regfile[33] <= 4'b0;
    153346 | regfile[34] <= 4'b0;
    153347 | regfile[35] <= 4'b0;
    153348 | regfile[36] <= 4'b0;
    153349 | regfile[37] <= 4'b0;
    153350 | regfile[38] <= 4'b0;
    153351 | regfile[39] <= 4'b0;
    153352 | regfile[40] <= 4'b0;
    153353 | regfile[41] <= 4'b0;
    153354 | regfile[42] <= 4'b0;
    153355 | regfile[43] <= 4'b0;
    153356 | regfile[44] <= 4'b0;
    153357 | regfile[45] <= 4'b0;
    153358 | regfile[46] <= 4'b0;
    153359 | regfile[47] <= 4'b0;
    153360 | regfile[48] <= 4'b0;
    153361 | regfile[49] <= 4'b0;
    153362 | regfile[50] <= 4'b0;
    153363 | regfile[51] <= 4'b0;
    153364 | regfile[52] <= 4'b0;
    153365 | regfile[53] <= 4'b0;
    153366 | regfile[54] <= 4'b0;
    153367 | regfile[55] <= 4'b0;
    153368 | regfile[56] <= 4'b0;
    153369 | regfile[57] <= 4'b0;
    153370 | regfile[58] <= 4'b0;
    153371 | regfile[59] <= 4'b0;
    153372 | regfile[60] <= 4'b0;
    153373 | regfile[61] <= 4'b0;
    153374 | regfile[62] <= 4'b0;
    153375 | regfile[63] <= 4'b0;
    153376 | regfile[64] <= 4'b0;
    153377 | regfile[65] <= 4'b0;
    153378 | regfile[66] <= 4'b0;
    153379 | regfile[67] <= 4'b0;
    153380 | regfile[68] <= 4'b0;
    153381 | regfile[69] <= 4'b0;
    153382 | regfile[70] <= 4'b0;
    153383 | regfile[71] <= 4'b0;
    153384 | regfile[72] <= 4'b0;
    153385 | regfile[73] <= 4'b0;
    153386 | regfile[74] <= 4'b0;
    153387 | regfile[75] <= 4'b0;
    153388 | regfile[76] <= 4'b0;
    153389 | regfile[77] <= 4'b0;
    153390 | regfile[78] <= 4'b0;
    153391 | regfile[79] <= 4'b0;
    153392 | regfile[80] <= 4'b0;
    153393 | regfile[81] <= 4'b0;
    153394 | regfile[82] <= 4'b0;
    153395 | regfile[83] <= 4'b0;
    153396 | regfile[84] <= 4'b0;
    153397 | regfile[85] <= 4'b0;
    153398 | regfile[86] <= 4'b0;
    153399 | regfile[87] <= 4'b0;
    153400 | regfile[88] <= 4'b0;
    153401 | regfile[89] <= 4'b0;
    153402 | regfile[90] <= 4'b0;
    153403 | regfile[91] <= 4'b0;
    153404 | regfile[92] <= 4'b0;
    153405 | regfile[93] <= 4'b0;
    153406 | regfile[94] <= 4'b0;
    153407 | regfile[95] <= 4'b0;
    153408 | regfile[96] <= 4'b0;
    153409 | regfile[97] <= 4'b0;
    153410 | regfile[98] <= 4'b0;
    153411 | regfile[99] <= 4'b0;
    153412 | regfile[100] <= 4'b0;
    153413 | regfile[101] <= 4'b0;
    153414 | regfile[102] <= 4'b0;
    153415 | regfile[103] <= 4'b0;
    153416 | regfile[104] <= 4'b0;
    153417 | regfile[105] <= 4'b0;
    153418 | regfile[106] <= 4'b0;
    153419 | regfile[107] <= 4'b0;
    153420 | regfile[108] <= 4'b0;
    153421 | regfile[109] <= 4'b0;
    153422 | regfile[110] <= 4'b0;
    153423 | regfile[111] <= 4'b0;
    153424 | regfile[112] <= 4'b0;
    153425 | regfile[113] <= 4'b0;
    153426 | regfile[114] <= 4'b0;
    153427 | regfile[115] <= 4'b0;
    153428 | regfile[116] <= 4'b0;
    153429 | regfile[117] <= 4'b0;
    153430 | regfile[118] <= 4'b0;
    153431 | regfile[119] <= 4'b0;
    153432 | regfile[120] <= 4'b0;
    153433 | regfile[121] <= 4'b0;
    153434 | regfile[122] <= 4'b0;
    153435 | regfile[123] <= 4'b0;
    153436 | regfile[124] <= 4'b0;
    153437 | regfile[125] <= 4'b0;
    153438 | regfile[126] <= 4'b0;
    153439 | regfile[127] <= 4'b0;
    153440 | 
    153441 |       // regfile <= 1024'b0;
    153442 |    end
    153443 |    else
    153444 |    if (write_valid_f)
    153445 |    begin
    153446 |       // regfile[write_index] <= (write_data & write_mask) | (regfile[write_index] & ~write_mask);
    153447 |       regfile[write_index_f] <= (write_data_f & write_mask_f) | (regfile[write_index_f] & ~write_mask_f);
    153448 |    end
    153449 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #8176, Match #8178, Match #8180, Match #8900] Lines: 85276-85321
    85276 |    always @ (posedge rclk)
    85277 |    begin
    85278 |       if (!reset_l)
    85279 |       begin
    85280 |          // assume flops
    85281 |          inq_ary[00] <= 80'b0;
    85282 |          inq_ary[01] <= 80'b0;
    85283 |          inq_ary[02] <= 80'b0;
    85284 |          inq_ary[03] <= 80'b0;
    85285 |          inq_ary[04] <= 80'b0;
    85286 |          inq_ary[05] <= 80'b0;
    85287 |          inq_ary[06] <= 80'b0;
    85288 |          inq_ary[07] <= 80'b0;
    85289 |          inq_ary[08] <= 80'b0;
    85290 |          inq_ary[09] <= 80'b0;
    85291 |          inq_ary[10] <= 80'b0;
    85292 |          inq_ary[11] <= 80'b0;
    85293 |          inq_ary[12] <= 80'b0;
    85294 |          inq_ary[13] <= 80'b0;
    85295 |          inq_ary[14] <= 80'b0;
    85296 |          inq_ary[15] <= 80'b0;
    85297 |          inq_ary[16] <= 80'b0;
    85298 |          inq_ary[17] <= 80'b0;
    85299 |          inq_ary[18] <= 80'b0;
    85300 |          inq_ary[19] <= 80'b0;
    85301 |          inq_ary[20] <= 80'b0;
    85302 |          inq_ary[21] <= 80'b0;
    85303 |          inq_ary[22] <= 80'b0;
    85304 |          inq_ary[23] <= 80'b0;
    85305 |          inq_ary[24] <= 80'b0;
    85306 |          inq_ary[25] <= 80'b0;
    85307 |          inq_ary[26] <= 80'b0;
    85308 |          inq_ary[27] <= 80'b0;
    85309 |          inq_ary[28] <= 80'b0;
    85310 |          inq_ary[29] <= 80'b0;
    85311 |          inq_ary[30] <= 80'b0;
    85312 |          inq_ary[31] <= 80'b0;
    85313 |       end
    85314 |       else
    85315 |       begin
    85316 |          if (wr_en)
    85317 |          begin
    85318 |             inq_ary[wr_adr] <= (din & write_mask) | (inq_ary[wr_adr] & ~write_mask);
    85319 |          end
    85320 |       end
    85321 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12492, Match #12493, Match #12494, Match #12495, Match #12496, Match #12497, Match #12499, Match #12500, Match #12501, Match #12502, Match #12503] Lines: 371698-371731
    371698 |     always @(posedge clk) begin
    371699 |         if (~rst_n) begin
    371700 |             asi_ld_m  <= 1'b0;
    371701 |             asi_ld_w  <= 1'b0;
    371702 |             asi_ld_w2 <= 1'b0;
    371703 | 
    371704 |             asi_st_m  <= 1'b0;
    371705 |             asi_st_g  <= 1'b0;
    371706 | 
    371707 |             ifu_tlu_thrid_m  <= 2'b00;
    371708 |             ifu_tlu_thrid_w  <= 2'b00;
    371709 |             ifu_tlu_thrid_w2 <= 2'b00;
    371710 | 
    371711 |             exu_lsu_ldst_va_m <= 48'b0;
    371712 |             exu_lsu_ldst_va_w <= 48'b0;
    371713 |             exu_lsu_ldst_va_w2 <= 48'b0;
    371714 |         end
    371715 |         else begin
    371716 |             asi_ld_m  <= asi_ld_e;
    371717 |             asi_ld_w  <= asi_ld_m;
    371718 |             asi_ld_w2 <= asi_ld_w;
    371719 | 
    371720 |             asi_st_m  <= asi_st_e;
    371721 |             asi_st_g  <= asi_st_m;
    371722 | 
    371723 |             ifu_tlu_thrid_m  <= ifu_tlu_thrid_e;
    371724 |             ifu_tlu_thrid_w  <= ifu_tlu_thrid_m;
    371725 |             ifu_tlu_thrid_w2 <= ifu_tlu_thrid_w;
    371726 | 
    371727 |             exu_lsu_ldst_va_m <= exu_lsu_ldst_va_e;
    371728 |             exu_lsu_ldst_va_w <= exu_lsu_ldst_va_m;
    371729 |             exu_lsu_ldst_va_w2 <= exu_lsu_ldst_va_w;
    371730 |         end
    371731 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1067] Lines: 197526-197544
    197526 | always @ (posedge clk)
    197527 | begin
    197528 |     if (!rst_n)
    197529 |     begin
    197530 |         header_buf_mem_f[0] <= 0;
    197531 |         header_buf_mem_f[1] <= 0;
    197532 |         header_buf_mem_f[2] <= 0;
    197533 |         header_buf_mem_f[3] <= 0;
    197534 | 
    197535 |     end
    197536 |     else if (msg_header_valid_in && msg_header_ready_in)
    197537 |     begin
    197538 |         header_buf_mem_f[header_wr_ptr_f] <= msg_header_in;
    197539 |     end
    197540 |     else
    197541 |     begin
    197542 |         header_buf_mem_f[header_wr_ptr_f] <= header_buf_mem_f[header_wr_ptr_f];
    197543 |     end
    197544 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12509] Lines: 122424-122430
    122424 | always @ (posedge clk)
    122425 | begin
    122426 |    if (!rst_n)
    122427 |       is_message_new <= 1'b1;
    122428 |    else
    122429 |       is_message_new <= is_message_new_next;
    122430 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1219] Lines: 183989-184015
    183989 | always @ (posedge clk)
    183990 | begin
    183991 |     if (!rst_n)
    183992 |     begin
    183993 |         counter_mem_f[0] <= {6{1'b0}};
    183994 |         counter_mem_f[1] <= {6{1'b0}};
    183995 |         counter_mem_f[2] <= {6{1'b0}};
    183996 |         counter_mem_f[3] <= {6{1'b0}};
    183997 |         counter_mem_f[4] <= {6{1'b0}};
    183998 |         counter_mem_f[5] <= {6{1'b0}};
    183999 |         counter_mem_f[6] <= {6{1'b0}};
    184000 |         counter_mem_f[7] <= {6{1'b0}};
    184001 | 
    184002 |     end
    184003 |     else if (pending && pending_ready1)
    184004 |     begin
    184005 |         counter_mem_f[pending_index] <= {6{1'b0}};
    184006 |         if (inc_counter_en2 && (pending_index != wr_index_in))
    184007 |         begin
    184008 |             counter_mem_f[wr_index_in] <= counter_mem_f[wr_index_in] + 1;
    184009 |         end
    184010 |     end
    184011 |     else if (inc_counter_en2)
    184012 |     begin
    184013 |         counter_mem_f[wr_index_in] <= counter_mem_f[wr_index_in] + 1;
    184014 |     end
    184015 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10208] Lines: 3691-3697
    3691 |     always @ (posedge clk)
    3692 |     begin
    3693 |         if (~rst_n)
    3694 |             shift_reg_f <= {SHIFT_REG_BIT_WIDTH{1'b0}};
    3695 |         else
    3696 |             shift_reg_f <= shift_reg_next;
    3697 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6525] Lines: 153541-153681
    153541 | always @ (posedge clk)
    153542 | begin
    153543 |    if (!rst_n)
    153544 |    begin
    153545 |       regfile[0] <= 6'b0;
    153546 | regfile[1] <= 6'b0;
    153547 | regfile[2] <= 6'b0;
    153548 | regfile[3] <= 6'b0;
    153549 | regfile[4] <= 6'b0;
    153550 | regfile[5] <= 6'b0;
    153551 | regfile[6] <= 6'b0;
    153552 | regfile[7] <= 6'b0;
    153553 | regfile[8] <= 6'b0;
    153554 | regfile[9] <= 6'b0;
    153555 | regfile[10] <= 6'b0;
    153556 | regfile[11] <= 6'b0;
    153557 | regfile[12] <= 6'b0;
    153558 | regfile[13] <= 6'b0;
    153559 | regfile[14] <= 6'b0;
    153560 | regfile[15] <= 6'b0;
    153561 | regfile[16] <= 6'b0;
    153562 | regfile[17] <= 6'b0;
    153563 | regfile[18] <= 6'b0;
    153564 | regfile[19] <= 6'b0;
    153565 | regfile[20] <= 6'b0;
    153566 | regfile[21] <= 6'b0;
    153567 | regfile[22] <= 6'b0;
    153568 | regfile[23] <= 6'b0;
    153569 | regfile[24] <= 6'b0;
    153570 | regfile[25] <= 6'b0;
    153571 | regfile[26] <= 6'b0;
    153572 | regfile[27] <= 6'b0;
    153573 | regfile[28] <= 6'b0;
    153574 | regfile[29] <= 6'b0;
    153575 | regfile[30] <= 6'b0;
    153576 | regfile[31] <= 6'b0;
    153577 | regfile[32] <= 6'b0;
    153578 | regfile[33] <= 6'b0;
    153579 | regfile[34] <= 6'b0;
    153580 | regfile[35] <= 6'b0;
    153581 | regfile[36] <= 6'b0;
    153582 | regfile[37] <= 6'b0;
    153583 | regfile[38] <= 6'b0;
    153584 | regfile[39] <= 6'b0;
    153585 | regfile[40] <= 6'b0;
    153586 | regfile[41] <= 6'b0;
    153587 | regfile[42] <= 6'b0;
    153588 | regfile[43] <= 6'b0;
    153589 | regfile[44] <= 6'b0;
    153590 | regfile[45] <= 6'b0;
    153591 | regfile[46] <= 6'b0;
    153592 | regfile[47] <= 6'b0;
    153593 | regfile[48] <= 6'b0;
    153594 | regfile[49] <= 6'b0;
    153595 | regfile[50] <= 6'b0;
    153596 | regfile[51] <= 6'b0;
    153597 | regfile[52] <= 6'b0;
    153598 | regfile[53] <= 6'b0;
    153599 | regfile[54] <= 6'b0;
    153600 | regfile[55] <= 6'b0;
    153601 | regfile[56] <= 6'b0;
    153602 | regfile[57] <= 6'b0;
    153603 | regfile[58] <= 6'b0;
    153604 | regfile[59] <= 6'b0;
    153605 | regfile[60] <= 6'b0;
    153606 | regfile[61] <= 6'b0;
    153607 | regfile[62] <= 6'b0;
    153608 | regfile[63] <= 6'b0;
    153609 | regfile[64] <= 6'b0;
    153610 | regfile[65] <= 6'b0;
    153611 | regfile[66] <= 6'b0;
    153612 | regfile[67] <= 6'b0;
    153613 | regfile[68] <= 6'b0;
    153614 | regfile[69] <= 6'b0;
    153615 | regfile[70] <= 6'b0;
    153616 | regfile[71] <= 6'b0;
    153617 | regfile[72] <= 6'b0;
    153618 | regfile[73] <= 6'b0;
    153619 | regfile[74] <= 6'b0;
    153620 | regfile[75] <= 6'b0;
    153621 | regfile[76] <= 6'b0;
    153622 | regfile[77] <= 6'b0;
    153623 | regfile[78] <= 6'b0;
    153624 | regfile[79] <= 6'b0;
    153625 | regfile[80] <= 6'b0;
    153626 | regfile[81] <= 6'b0;
    153627 | regfile[82] <= 6'b0;
    153628 | regfile[83] <= 6'b0;
    153629 | regfile[84] <= 6'b0;
    153630 | regfile[85] <= 6'b0;
    153631 | regfile[86] <= 6'b0;
    153632 | regfile[87] <= 6'b0;
    153633 | regfile[88] <= 6'b0;
    153634 | regfile[89] <= 6'b0;
    153635 | regfile[90] <= 6'b0;
    153636 | regfile[91] <= 6'b0;
    153637 | regfile[92] <= 6'b0;
    153638 | regfile[93] <= 6'b0;
    153639 | regfile[94] <= 6'b0;
    153640 | regfile[95] <= 6'b0;
    153641 | regfile[96] <= 6'b0;
    153642 | regfile[97] <= 6'b0;
    153643 | regfile[98] <= 6'b0;
    153644 | regfile[99] <= 6'b0;
    153645 | regfile[100] <= 6'b0;
    153646 | regfile[101] <= 6'b0;
    153647 | regfile[102] <= 6'b0;
    153648 | regfile[103] <= 6'b0;
    153649 | regfile[104] <= 6'b0;
    153650 | regfile[105] <= 6'b0;
    153651 | regfile[106] <= 6'b0;
    153652 | regfile[107] <= 6'b0;
    153653 | regfile[108] <= 6'b0;
    153654 | regfile[109] <= 6'b0;
    153655 | regfile[110] <= 6'b0;
    153656 | regfile[111] <= 6'b0;
    153657 | regfile[112] <= 6'b0;
    153658 | regfile[113] <= 6'b0;
    153659 | regfile[114] <= 6'b0;
    153660 | regfile[115] <= 6'b0;
    153661 | regfile[116] <= 6'b0;
    153662 | regfile[117] <= 6'b0;
    153663 | regfile[118] <= 6'b0;
    153664 | regfile[119] <= 6'b0;
    153665 | regfile[120] <= 6'b0;
    153666 | regfile[121] <= 6'b0;
    153667 | regfile[122] <= 6'b0;
    153668 | regfile[123] <= 6'b0;
    153669 | regfile[124] <= 6'b0;
    153670 | regfile[125] <= 6'b0;
    153671 | regfile[126] <= 6'b0;
    153672 | regfile[127] <= 6'b0;
    153673 | 
    153674 |       // regfile <= 1024'b0;
    153675 |    end
    153676 |    else
    153677 |    if (write_valid)
    153678 |    begin
    153679 |       regfile[write_index] <= (write_data & write_mask) | (regfile[write_index] & ~write_mask);
    153680 |    end
    153681 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1189] Lines: 190391-190394
    190391 | always @ (posedge clk)
    190392 | begin
    190393 |     l2_load_data_subline_S2_f <= l2_load_data_subline_S2_next;
    190394 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6373] Lines: 160882-160915
    160882 | always @ (posedge clk)
    160883 | begin
    160884 |     if (!rst_n)
    160885 |     begin
    160886 |         error_status_reg_f <= 0;
    160887 |     end
    160888 |     else if (error_status_reg_wr_en)
    160889 |     begin
    160890 |         error_status_reg_f <= reg_data_in;
    160891 |     end
    160892 |     else if (error_status_en && data_ecc_corr_error)
    160893 |     begin
    160894 |         if (|error_status_reg_f[1:0])
    160895 |         begin
    160896 |             error_status_reg_f <= {error_status_reg_f[63:55], error_addr, data_ecc_addr, 1'b1, 1'b0, 1'b1};
    160897 |         end
    160898 |         else
    160899 |         begin
    160900 |             error_status_reg_f <= {error_status_reg_f[63:55], error_addr, data_ecc_addr, 1'b0, 1'b0, 1'b1};
    160901 |         end
    160902 |     end
    160903 |     else if (error_status_en && data_ecc_uncorr_error)
    160904 |     begin
    160905 |         if (|error_status_reg_f[1:0])
    160906 |         begin
    160907 |             error_status_reg_f <= {error_status_reg_f[63:55], error_addr, data_ecc_addr, 1'b1, 1'b1, 1'b0};
    160908 |         end
    160909 |         else
    160910 |         begin
    160911 |             error_status_reg_f <= {error_status_reg_f[63:55], error_addr, data_ecc_addr, 1'b0, 1'b1, 1'b0};
    160912 |         end
    160913 |     end
    160914 | 
    160915 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10436, Match #10575, Match #10840, Match #11415, Match #1231, Match #2266, Match #497, Match #6563, Match #7085, Match #7224, Match #9412] Lines: 4458-4465
    4458 | always @(posedge MEMCLK) begin
    4459 |   if (bram_write_en_muxed) begin
    4460 |       ram[WRITE_ADDRESS_REG_muxed] <= bram_data_in_muxed;
    4461 |   end
    4462 |   if (bram_ren) begin
    4463 |     bram_data_out <= ram[A];
    4464 |   end
    4465 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #8878] Lines: 285002-285009
    285002 | always @ (posedge clk)
    285003 | begin
    285004 | dtag_rdata_parity_g[0] <= dtag_rdata_w0_m[(29+1)-1];
    285005 | dtag_rdata_parity_g[1] <= dtag_rdata_w1_m[(29+1)-1];
    285006 | dtag_rdata_parity_g[2] <= dtag_rdata_w2_m[(29+1)-1];
    285007 | dtag_rdata_parity_g[3] <= dtag_rdata_w3_m[(29+1)-1];
    285008 | 
    285009 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1216] Lines: 183977-183987
    183977 | always @ (posedge clk)
    183978 | begin
    183979 |     if (!rst_n)
    183980 |     begin
    183981 |         wbg_counter_f <= 0;
    183982 |     end
    183983 |     else
    183984 |     begin
    183985 |         wbg_counter_f <= wbg_counter_next;
    183986 |     end
    183987 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1049, Match #1052, Match #1056, Match #1057, Match #1058, Match #1059, Match #1061, Match #1062] Lines: 199237-199269
    199237 | always @ (posedge clk)
    199238 | begin
    199239 |     if (!rst_n)
    199240 |     begin
    199241 |         valid_S2_f <= 1'b0;
    199242 |         msg_type_S2_f <= 0;
    199243 |         msg_length_S2_f <= 0;
    199244 |         msg_last_subline_S2_f <= 0;
    199245 |         data_size_S2_f <= 0;
    199246 |         cache_type_S2_f <= 0;
    199247 |         msg_from_mshr_S2_f <= 1'b0;
    199248 |         msg_mesi_S2_f <= 0;
    199249 | 
    199250 |         smc_miss_S2_f <= 0;
    199251 | 
    199252 |         inv_fwd_pending_S2_f <= 0;
    199253 |     end
    199254 |     else if (!stall_S2)
    199255 |     begin
    199256 |         valid_S2_f <= valid_next_S1;
    199257 |         msg_type_S2_f <= msg_type_S1;
    199258 |         msg_length_S2_f <= msg_length_S1;
    199259 |         msg_last_subline_S2_f <= msg_last_subline_S1;
    199260 |         data_size_S2_f <= data_size_S1;
    199261 |         cache_type_S2_f <= cache_type_S1;
    199262 |         msg_from_mshr_S2_f <= msg_from_mshr_S1;
    199263 |         msg_mesi_S2_f <= msg_mesi_S1;
    199264 | 
    199265 |         smc_miss_S2_f <= smc_miss_S1;
    199266 | 
    199267 |         inv_fwd_pending_S2_f <= inv_fwd_pending_S1;
    199268 |     end
    199269 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1178] Lines: 188998-189001
    188998 | always @ (posedge clk)
    188999 | begin
    189000 |     msg_input_en_S1_f <= msg_input_en_S1_next;
    189001 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9383] Lines: 94454-94457
    94454 | 	always @(posedge clk)
    94455 | 	begin
    94456 |   	  tlb_entry_replace_d2 <= tlb_entry_replace ;
    94457 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1183] Lines: 189058-189061
    189058 | always @ (posedge clk)
    189059 | begin
    189060 |     msg_cas_cmp_S1_f <= msg_cas_cmp_S1_next;
    189061 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10240] Lines: 102391-102394
    102391 | always @(posedge clk)
    102392 | 	begin
    102393 | 		tlb_not_writeable_d1 <= tlb_not_writeable ;
    102394 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #8421] Lines: 357302-357313
    357302 | always @ (posedge clk)
    357303 | begin
    357304 |    if (local_rst)
    357305 |       tlu_rstvaddr_base <= 34'h3_ffff_c000;
    357306 |    else
    357307 |    begin
    357308 |       if (rtap_tlu_rstvbase_wr_en)
    357309 |       begin
    357310 |          tlu_rstvaddr_base <= rtap_ifu_pc_data;
    357311 |       end
    357312 |    end
    357313 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10433, Match #10572, Match #10837, Match #11412, Match #1228, Match #2263, Match #494, Match #6560, Match #7082, Match #7221, Match #9409] Lines: 4438-4439
    4438 | always @(posedge MEMCLK)
    4439 |    rw_conflict_r  <= rw_conflict;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9379] Lines: 94466-94469
    94466 | always @(posedge clk)
    94467 | 	begin
    94468 | 		tlb_not_writeable_d1 <= tlb_not_writeable ;
    94469 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6493] Lines: 112527-112537
    112527 | always @ (posedge clk)
    112528 | begin
    112529 |    if (!rst_n)
    112530 |    begin
    112531 |       flit_state <= 0;
    112532 |    end
    112533 |    else
    112534 |    begin
    112535 |       flit_state <= flit_state_next;
    112536 |    end
    112537 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1226] Lines: 159568-159571
    159568 | always @ (posedge clk)
    159569 | begin
    159570 |     state_f <= state_next;
    159571 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12582, Match #12583] Lines: 4615-4619
    4615 | always @ (posedge clk)
    4616 | begin
    4617 |     presyncdata_tmp <= presyncdata;
    4618 |     syncdata        <= presyncdata_tmp;
    4619 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6554] Lines: 130324-130345
    130324 | always @ (posedge clk)
    130325 | begin
    130326 |    if (!rst_n)
    130327 |    begin
    130328 |       ghid_ticketed_cache_addr[0] <= 0;
    130329 | ghid_ticketed_cache_addr[1] <= 0;
    130330 | ghid_ticketed_cache_addr[2] <= 0;
    130331 | ghid_ticketed_cache_addr[3] <= 0;
    130332 | ghid_ticketed_cache_addr[4] <= 0;
    130333 | ghid_ticketed_cache_addr[5] <= 0;
    130334 | ghid_ticketed_cache_addr[6] <= 0;
    130335 | ghid_ticketed_cache_addr[7] <= 0;
    130336 | 
    130337 |    end
    130338 |    else
    130339 |    begin
    130340 |       if (refill_req_val_s3)
    130341 |       begin
    130342 |          ghid_ticketed_cache_addr[l15_csm_req_ticket_s3] <= addr_in_s3;
    130343 |       end
    130344 |    end
    130345 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #765, Match #766] Lines: 4288-4298
    4288 | always @(posedge MEMCLK) begin
    4289 |   if (bram_write_en_muxed) begin
    4290 |     ram[WRITE_ADDRESS_REG_muxed] <= bram_data_in_muxed;
    4291 |   end
    4292 |   if (bram_read_en) begin
    4293 |     bram_data_read_out_reg <= ram[READ_ADDRESS];
    4294 |   end
    4295 |   if (bram_write_read_en) begin
    4296 |     bram_data_write_read_out_reg <= ram[WRITE_ADDRESS];
    4297 |   end
    4298 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12194] Lines: 42211
    42211 | 	always @ (posedge clk) ren1_s_muxed_f <= ren1_s_muxed;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10151, Match #10152] Lines: 317090-317103
    317090 |    always @ (posedge clk)
    317091 |    begin
    317092 |       if (reset)
    317093 |       begin
    317094 |          thr_state <= 5'b00000;
    317095 |       end
    317096 |       else
    317097 |       begin
    317098 |          if (rtap_ifu_thrfsm_wr_en)
    317099 |             thr_state <= rtap_ifu_thrfsm_wr_data;
    317100 |          else
    317101 |             thr_state <= next_state;
    317102 |       end
    317103 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9364, Match #9365, Match #9366, Match #9367] Lines: 84798-84814
    84798 | always @ (posedge clk)
    84799 | begin
    84800 |    if (!reset_l)
    84801 |    begin
    84802 |       // only resetting important variables
    84803 |       bist_id_reg <= 0;
    84804 |       bist_state <= BIST_STATE_INIT;
    84805 |    end
    84806 |    else
    84807 |    begin
    84808 |       bist_data_reg <= bist_data_reg_next;
    84809 |       bist_state <= bist_state_next;
    84810 |       bist_address_reg <= bist_address_reg_next;
    84811 |       bist_bsel_reg <= bist_bsel_reg_next;
    84812 |       bist_id_reg <= bist_id_reg_next;
    84813 |    end
    84814 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12498] Lines: 371735-371745
    371735 |     always @(posedge clk) begin
    371736 |         if (~rst_n) begin
    371737 |             cfg_regs[0] <= {28'b0, 16'd32, 1'b0, 16'b0, 2'b00, 1'b0};
    371738 |             cfg_regs[1] <= {14'b0, 50'd100};
    371739 |             cfg_regs[2] <= 64'b0;
    371740 |             cfg_regs[3] <= 64'b0;
    371741 |         end
    371742 |         else if (asi_st_g) begin
    371743 |             cfg_regs[exu_lsu_ldst_va_w[(2-1)+3:3]] <= lsu_tlu_rs3_data_g;
    371744 |         end
    371745 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #461, Match #466, Match #467, Match #468, Match #469] Lines: 16811-16812
    16811 | always @ (posedge clk)
    16812 |   q[SIZE-1:0] <= rst_l ? din[SIZE-1:0] : {SIZE{1'b0}};

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #472, Match #473, Match #474, Match #475] Lines: 16871-16872
    16871 | always @ (posedge clk)
    16872 |   q[SIZE-1:0] <= en ? din[SIZE-1:0] : q[SIZE-1:0];

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1208] Lines: 185511-185514
    185511 | always @ (posedge clk)
    185512 | begin
    185513 |     header_wr_ptr_f <= header_wr_ptr_next;
    185514 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10125, Match #10126, Match #10127, Match #10128, Match #10131, Match #10132, Match #10133, Match #10134] Lines: 86144-86183
    86144 | always  @(posedge clk)
    86145 |   begin
    86146 |     // dcache_rdata_w0_wb[63:0] <= rdata_w0_m[63:0] ;
    86147 |     // dcache_rdata_w1_wb[63:0] <= rdata_w1_m[63:0] ;
    86148 |     // dcache_rdata_w2_wb[63:0] <= rdata_w2_m[63:0] ;
    86149 |     // dcache_rdata_w3_wb[63:0] <= rdata_w3_m[63:0] ;
    86150 | 
    86151 |     // dcache_rparity_w0_wb[7:0] <=  dcache_rparity_w0_m[7:0];
    86152 |     // dcache_rparity_w1_wb[7:0] <=  dcache_rparity_w1_m[7:0];
    86153 |     // dcache_rparity_w2_wb[7:0] <=  dcache_rparity_w2_m[7:0];
    86154 |     // dcache_rparity_w3_wb[7:0] <=  dcache_rparity_w3_m[7:0];
    86155 | 
    86156 |     // rd_parity_err_w0_wb [7:0] <= rd_parity_err_w0_m[7:0];
    86157 |     // rd_parity_err_w1_wb [7:0] <= rd_parity_err_w1_m[7:0];
    86158 |     // rd_parity_err_w2_wb [7:0] <= rd_parity_err_w2_m[7:0];
    86159 |     // rd_parity_err_w3_wb [7:0] <= rd_parity_err_w3_m[7:0];
    86160 | 
    86161 | 
    86162 |   dcache_rdata_w0_wb[63:0] <= rdata_w0_m[63:0] ;
    86163 |   dcache_rparity_w0_wb[7:0] <=  dcache_rparity_w0_m[7:0];
    86164 |   rd_parity_err_w0_wb [7:0] <= rd_parity_err_w0_m[7:0];
    86165 | 
    86166 | 
    86167 |   dcache_rdata_w1_wb[63:0] <= rdata_w1_m[63:0] ;
    86168 |   dcache_rparity_w1_wb[7:0] <=  dcache_rparity_w1_m[7:0];
    86169 |   rd_parity_err_w1_wb [7:0] <= rd_parity_err_w1_m[7:0];
    86170 | 
    86171 | 
    86172 |   dcache_rdata_w2_wb[63:0] <= rdata_w2_m[63:0] ;
    86173 |   dcache_rparity_w2_wb[7:0] <=  dcache_rparity_w2_m[7:0];
    86174 |   rd_parity_err_w2_wb [7:0] <= rd_parity_err_w2_m[7:0];
    86175 | 
    86176 | 
    86177 |   dcache_rdata_w3_wb[63:0] <= rdata_w3_m[63:0] ;
    86178 |   dcache_rparity_w3_wb[7:0] <=  dcache_rparity_w3_m[7:0];
    86179 |   rd_parity_err_w3_wb [7:0] <= rd_parity_err_w3_m[7:0];
    86180 | 
    86181 | 
    86182 | 
    86183 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #7743, Match #7744, Match #7745] Lines: 52081-52095
    52081 | always @(posedge clk)
    52082 | begin
    52083 |     if (~rst_n)
    52084 |     begin
    52085 |         fp_cpx_req_d1 <= 1'b0;
    52086 |         buffer_val <= 1'b0;
    52087 |         buffer <= 145'b0;
    52088 |     end
    52089 |     else
    52090 |     begin
    52091 |         fp_cpx_req_d1 <= fp_cpx_req;
    52092 |         buffer_val <= buffer_val_next;
    52093 |         buffer <= buffer_next;
    52094 |     end
    52095 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1051] Lines: 199305-199308
    199305 | always @ (posedge clk)
    199306 | begin
    199307 |     stall_before_S2_f <= stall_before_S2_next;
    199308 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1205] Lines: 185295-185298
    185295 | always @ (posedge clk)
    185296 | begin
    185297 |     msg_state_f <= msg_state_next;
    185298 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #103, Match #104, Match #105, Match #106, Match #129, Match #13, Match #130, Match #131, Match #132, Match #14, Match #15, Match #158, Match #159, Match #16, Match #160, Match #161, Match #184, Match #185, Match #186, Match #187, Match #210, Match #211, Match #212, Match #213, Match #248, Match #249, Match #250, Match #251, Match #274, Match #275, Match #276, Match #277, Match #303, Match #304, Match #305, Match #306, Match #329, Match #330, Match #331, Match #332, Match #355, Match #356, Match #357, Match #358, Match #39, Match #393, Match #394, Match #395, Match #396, Match #40, Match #41, Match #419, Match #42, Match #420, Match #421, Match #422, Match #65, Match #66, Match #67, Match #68] Lines: 765-785
     765 | always @ (posedge clk)
     766 | begin
     767 |         if(reset)
     768 |         begin
     769 |                 count_f <= 5'd0;
     770 |                 header_last_f <= 1'b1;
     771 |                 thanks_all_f <= 1'b0;
     772 |                 count_zero_f <= 1'b1; //I think that this must reset to 1 to work!
     773 |                 count_one_f <= 1'b0;
     774 |                 tail_last_f <= 1'b0;
     775 |         end
     776 |         else
     777 |         begin
     778 |                 count_f <= count_temp;
     779 |                 header_last_f <= header_last_temp;
     780 |                 thanks_all_f <= thanks_all_temp;
     781 |                 count_zero_f <= count_zero_temp;
     782 |                 count_one_f <= count_one_temp;
     783 |                 tail_last_f <= tail_last_temp;
     784 |         end
     785 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10244] Lines: 102381-102384
    102381 | 	always @(posedge clk)
    102382 | 	begin
    102383 |   	  tlb_entry_replace_d2 <= tlb_entry_replace ;
    102384 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9382] Lines: 94448-94452
    94448 | 	always @(posedge clk)
    94449 | 	begin
    94450 | 	  // named in this manner to keep arch model happy.
    94451 |   	  tlb_entry_replace <= tlb_entry_replace_d1 ;
    94452 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10437, Match #10576, Match #10841, Match #11416, Match #1232, Match #2267, Match #498, Match #6564, Match #7086, Match #7225, Match #9413] Lines: 4435-4436
    4435 | always @(posedge MEMCLK)
    4436 |    bram_data_in_r <= bram_data_in;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12504, Match #12505, Match #12506, Match #12507] Lines: 367504-367511
    367504 |    always @ (posedge gclk)
    367505 |    begin
    367506 |       reset_l_f <= cmp_arst_l;
    367507 |       reset_l_ff <= reset_l_f;
    367508 |       reset_l_fff <= reset_l_ff;
    367509 |       spc_dbginit_l <= reset_l_fff;
    367510 |       spc_grst_l <= reset_l_fff;
    367511 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6519, Match #6520, Match #6521, Match #6522] Lines: 153779-153788
    153779 | always @ (posedge clk)
    153780 | begin
    153781 |    write_valid_f <= write_valid;
    153782 |    if (write_valid)
    153783 |    begin
    153784 |       write_data_f <= write_data;
    153785 |       write_index_f <= write_index;
    153786 |       write_mask_f <= write_mask;
    153787 |    end
    153788 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6375] Lines: 160825-160835
    160825 | always @ (posedge clk)
    160826 | begin
    160827 |     if (!rst_n)
    160828 |     begin
    160829 |         coreid_reg_f <= {{(64-34){1'b0}},chipid, coreid_x, coreid_y, 4'd0};
    160830 |     end
    160831 |     else if (coreid_reg_wr_en)
    160832 |     begin
    160833 |         coreid_reg_f <= reg_data_in;
    160834 |     end
    160835 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6380] Lines: 154044-154568
    154044 | always @ (posedge clk)
    154045 | begin
    154046 |    if (!rst_n)
    154047 |    begin
    154048 |       regfile[0][(0+1)*((2+0)+1)-1] <= 1'b0;
    154049 | regfile[0][(1+1)*((2+0)+1)-1] <= 1'b0;
    154050 | regfile[0][(2+1)*((2+0)+1)-1] <= 1'b0;
    154051 | regfile[0][(3+1)*((2+0)+1)-1] <= 1'b0;
    154052 | regfile[1][(0+1)*((2+0)+1)-1] <= 1'b0;
    154053 | regfile[1][(1+1)*((2+0)+1)-1] <= 1'b0;
    154054 | regfile[1][(2+1)*((2+0)+1)-1] <= 1'b0;
    154055 | regfile[1][(3+1)*((2+0)+1)-1] <= 1'b0;
    154056 | regfile[2][(0+1)*((2+0)+1)-1] <= 1'b0;
    154057 | regfile[2][(1+1)*((2+0)+1)-1] <= 1'b0;
    154058 | regfile[2][(2+1)*((2+0)+1)-1] <= 1'b0;
    154059 | regfile[2][(3+1)*((2+0)+1)-1] <= 1'b0;
    154060 | regfile[3][(0+1)*((2+0)+1)-1] <= 1'b0;
    154061 | regfile[3][(1+1)*((2+0)+1)-1] <= 1'b0;
    154062 | regfile[3][(2+1)*((2+0)+1)-1] <= 1'b0;
    154063 | regfile[3][(3+1)*((2+0)+1)-1] <= 1'b0;
    154064 | regfile[4][(0+1)*((2+0)+1)-1] <= 1'b0;
    154065 | regfile[4][(1+1)*((2+0)+1)-1] <= 1'b0;
    154066 | regfile[4][(2+1)*((2+0)+1)-1] <= 1'b0;
    154067 | regfile[4][(3+1)*((2+0)+1)-1] <= 1'b0;
    154068 | regfile[5][(0+1)*((2+0)+1)-1] <= 1'b0;
    154069 | regfile[5][(1+1)*((2+0)+1)-1] <= 1'b0;
    154070 | regfile[5][(2+1)*((2+0)+1)-1] <= 1'b0;
    154071 | regfile[5][(3+1)*((2+0)+1)-1] <= 1'b0;
    154072 | regfile[6][(0+1)*((2+0)+1)-1] <= 1'b0;
    154073 | regfile[6][(1+1)*((2+0)+1)-1] <= 1'b0;
    154074 | regfile[6][(2+1)*((2+0)+1)-1] <= 1'b0;
    154075 | regfile[6][(3+1)*((2+0)+1)-1] <= 1'b0;
    154076 | regfile[7][(0+1)*((2+0)+1)-1] <= 1'b0;
    154077 | regfile[7][(1+1)*((2+0)+1)-1] <= 1'b0;
    154078 | regfile[7][(2+1)*((2+0)+1)-1] <= 1'b0;
    154079 | regfile[7][(3+1)*((2+0)+1)-1] <= 1'b0;
    154080 | regfile[8][(0+1)*((2+0)+1)-1] <= 1'b0;
    154081 | regfile[8][(1+1)*((2+0)+1)-1] <= 1'b0;
    154082 | regfile[8][(2+1)*((2+0)+1)-1] <= 1'b0;
    154083 | regfile[8][(3+1)*((2+0)+1)-1] <= 1'b0;
    154084 | regfile[9][(0+1)*((2+0)+1)-1] <= 1'b0;
    154085 | regfile[9][(1+1)*((2+0)+1)-1] <= 1'b0;
    154086 | regfile[9][(2+1)*((2+0)+1)-1] <= 1'b0;
    154087 | regfile[9][(3+1)*((2+0)+1)-1] <= 1'b0;
    154088 | regfile[10][(0+1)*((2+0)+1)-1] <= 1'b0;
    154089 | regfile[10][(1+1)*((2+0)+1)-1] <= 1'b0;
    154090 | regfile[10][(2+1)*((2+0)+1)-1] <= 1'b0;
    154091 | regfile[10][(3+1)*((2+0)+1)-1] <= 1'b0;
    154092 | regfile[11][(0+1)*((2+0)+1)-1] <= 1'b0;
    154093 | regfile[11][(1+1)*((2+0)+1)-1] <= 1'b0;
    154094 | regfile[11][(2+1)*((2+0)+1)-1] <= 1'b0;
    154095 | regfile[11][(3+1)*((2+0)+1)-1] <= 1'b0;
    154096 | regfile[12][(0+1)*((2+0)+1)-1] <= 1'b0;
    154097 | regfile[12][(1+1)*((2+0)+1)-1] <= 1'b0;
    154098 | regfile[12][(2+1)*((2+0)+1)-1] <= 1'b0;
    154099 | regfile[12][(3+1)*((2+0)+1)-1] <= 1'b0;
    154100 | regfile[13][(0+1)*((2+0)+1)-1] <= 1'b0;
    154101 | regfile[13][(1+1)*((2+0)+1)-1] <= 1'b0;
    154102 | regfile[13][(2+1)*((2+0)+1)-1] <= 1'b0;
    154103 | regfile[13][(3+1)*((2+0)+1)-1] <= 1'b0;
    154104 | regfile[14][(0+1)*((2+0)+1)-1] <= 1'b0;
    154105 | regfile[14][(1+1)*((2+0)+1)-1] <= 1'b0;
    154106 | regfile[14][(2+1)*((2+0)+1)-1] <= 1'b0;
    154107 | regfile[14][(3+1)*((2+0)+1)-1] <= 1'b0;
    154108 | regfile[15][(0+1)*((2+0)+1)-1] <= 1'b0;
    154109 | regfile[15][(1+1)*((2+0)+1)-1] <= 1'b0;
    154110 | regfile[15][(2+1)*((2+0)+1)-1] <= 1'b0;
    154111 | regfile[15][(3+1)*((2+0)+1)-1] <= 1'b0;
    154112 | regfile[16][(0+1)*((2+0)+1)-1] <= 1'b0;
    154113 | regfile[16][(1+1)*((2+0)+1)-1] <= 1'b0;
    154114 | regfile[16][(2+1)*((2+0)+1)-1] <= 1'b0;
    154115 | regfile[16][(3+1)*((2+0)+1)-1] <= 1'b0;
    154116 | regfile[17][(0+1)*((2+0)+1)-1] <= 1'b0;
    154117 | regfile[17][(1+1)*((2+0)+1)-1] <= 1'b0;
    154118 | regfile[17][(2+1)*((2+0)+1)-1] <= 1'b0;
    154119 | regfile[17][(3+1)*((2+0)+1)-1] <= 1'b0;
    154120 | regfile[18][(0+1)*((2+0)+1)-1] <= 1'b0;
    154121 | regfile[18][(1+1)*((2+0)+1)-1] <= 1'b0;
    154122 | regfile[18][(2+1)*((2+0)+1)-1] <= 1'b0;
    154123 | regfile[18][(3+1)*((2+0)+1)-1] <= 1'b0;
    154124 | regfile[19][(0+1)*((2+0)+1)-1] <= 1'b0;
    154125 | regfile[19][(1+1)*((2+0)+1)-1] <= 1'b0;
    154126 | regfile[19][(2+1)*((2+0)+1)-1] <= 1'b0;
    154127 | regfile[19][(3+1)*((2+0)+1)-1] <= 1'b0;
    154128 | regfile[20][(0+1)*((2+0)+1)-1] <= 1'b0;
    154129 | regfile[20][(1+1)*((2+0)+1)-1] <= 1'b0;
    154130 | regfile[20][(2+1)*((2+0)+1)-1] <= 1'b0;
    154131 | regfile[20][(3+1)*((2+0)+1)-1] <= 1'b0;
    154132 | regfile[21][(0+1)*((2+0)+1)-1] <= 1'b0;
    154133 | regfile[21][(1+1)*((2+0)+1)-1] <= 1'b0;
    154134 | regfile[21][(2+1)*((2+0)+1)-1] <= 1'b0;
    154135 | regfile[21][(3+1)*((2+0)+1)-1] <= 1'b0;
    154136 | regfile[22][(0+1)*((2+0)+1)-1] <= 1'b0;
    154137 | regfile[22][(1+1)*((2+0)+1)-1] <= 1'b0;
    154138 | regfile[22][(2+1)*((2+0)+1)-1] <= 1'b0;
    154139 | regfile[22][(3+1)*((2+0)+1)-1] <= 1'b0;
    154140 | regfile[23][(0+1)*((2+0)+1)-1] <= 1'b0;
    154141 | regfile[23][(1+1)*((2+0)+1)-1] <= 1'b0;
    154142 | regfile[23][(2+1)*((2+0)+1)-1] <= 1'b0;
    154143 | regfile[23][(3+1)*((2+0)+1)-1] <= 1'b0;
    154144 | regfile[24][(0+1)*((2+0)+1)-1] <= 1'b0;
    154145 | regfile[24][(1+1)*((2+0)+1)-1] <= 1'b0;
    154146 | regfile[24][(2+1)*((2+0)+1)-1] <= 1'b0;
    154147 | regfile[24][(3+1)*((2+0)+1)-1] <= 1'b0;
    154148 | regfile[25][(0+1)*((2+0)+1)-1] <= 1'b0;
    154149 | regfile[25][(1+1)*((2+0)+1)-1] <= 1'b0;
    154150 | regfile[25][(2+1)*((2+0)+1)-1] <= 1'b0;
    154151 | regfile[25][(3+1)*((2+0)+1)-1] <= 1'b0;
    154152 | regfile[26][(0+1)*((2+0)+1)-1] <= 1'b0;
    154153 | regfile[26][(1+1)*((2+0)+1)-1] <= 1'b0;
    154154 | regfile[26][(2+1)*((2+0)+1)-1] <= 1'b0;
    154155 | regfile[26][(3+1)*((2+0)+1)-1] <= 1'b0;
    154156 | regfile[27][(0+1)*((2+0)+1)-1] <= 1'b0;
    154157 | regfile[27][(1+1)*((2+0)+1)-1] <= 1'b0;
    154158 | regfile[27][(2+1)*((2+0)+1)-1] <= 1'b0;
    154159 | regfile[27][(3+1)*((2+0)+1)-1] <= 1'b0;
    154160 | regfile[28][(0+1)*((2+0)+1)-1] <= 1'b0;
    154161 | regfile[28][(1+1)*((2+0)+1)-1] <= 1'b0;
    154162 | regfile[28][(2+1)*((2+0)+1)-1] <= 1'b0;
    154163 | regfile[28][(3+1)*((2+0)+1)-1] <= 1'b0;
    154164 | regfile[29][(0+1)*((2+0)+1)-1] <= 1'b0;
    154165 | regfile[29][(1+1)*((2+0)+1)-1] <= 1'b0;
    154166 | regfile[29][(2+1)*((2+0)+1)-1] <= 1'b0;
    154167 | regfile[29][(3+1)*((2+0)+1)-1] <= 1'b0;
    154168 | regfile[30][(0+1)*((2+0)+1)-1] <= 1'b0;
    154169 | regfile[30][(1+1)*((2+0)+1)-1] <= 1'b0;
    154170 | regfile[30][(2+1)*((2+0)+1)-1] <= 1'b0;
    154171 | regfile[30][(3+1)*((2+0)+1)-1] <= 1'b0;
    154172 | regfile[31][(0+1)*((2+0)+1)-1] <= 1'b0;
    154173 | regfile[31][(1+1)*((2+0)+1)-1] <= 1'b0;
    154174 | regfile[31][(2+1)*((2+0)+1)-1] <= 1'b0;
    154175 | regfile[31][(3+1)*((2+0)+1)-1] <= 1'b0;
    154176 | regfile[32][(0+1)*((2+0)+1)-1] <= 1'b0;
    154177 | regfile[32][(1+1)*((2+0)+1)-1] <= 1'b0;
    154178 | regfile[32][(2+1)*((2+0)+1)-1] <= 1'b0;
    154179 | regfile[32][(3+1)*((2+0)+1)-1] <= 1'b0;
    154180 | regfile[33][(0+1)*((2+0)+1)-1] <= 1'b0;
    154181 | regfile[33][(1+1)*((2+0)+1)-1] <= 1'b0;
    154182 | regfile[33][(2+1)*((2+0)+1)-1] <= 1'b0;
    154183 | regfile[33][(3+1)*((2+0)+1)-1] <= 1'b0;
    154184 | regfile[34][(0+1)*((2+0)+1)-1] <= 1'b0;
    154185 | regfile[34][(1+1)*((2+0)+1)-1] <= 1'b0;
    154186 | regfile[34][(2+1)*((2+0)+1)-1] <= 1'b0;
    154187 | regfile[34][(3+1)*((2+0)+1)-1] <= 1'b0;
    154188 | regfile[35][(0+1)*((2+0)+1)-1] <= 1'b0;
    154189 | regfile[35][(1+1)*((2+0)+1)-1] <= 1'b0;
    154190 | regfile[35][(2+1)*((2+0)+1)-1] <= 1'b0;
    154191 | regfile[35][(3+1)*((2+0)+1)-1] <= 1'b0;
    154192 | regfile[36][(0+1)*((2+0)+1)-1] <= 1'b0;
    154193 | regfile[36][(1+1)*((2+0)+1)-1] <= 1'b0;
    154194 | regfile[36][(2+1)*((2+0)+1)-1] <= 1'b0;
    154195 | regfile[36][(3+1)*((2+0)+1)-1] <= 1'b0;
    154196 | regfile[37][(0+1)*((2+0)+1)-1] <= 1'b0;
    154197 | regfile[37][(1+1)*((2+0)+1)-1] <= 1'b0;
    154198 | regfile[37][(2+1)*((2+0)+1)-1] <= 1'b0;
    154199 | regfile[37][(3+1)*((2+0)+1)-1] <= 1'b0;
    154200 | regfile[38][(0+1)*((2+0)+1)-1] <= 1'b0;
    154201 | regfile[38][(1+1)*((2+0)+1)-1] <= 1'b0;
    154202 | regfile[38][(2+1)*((2+0)+1)-1] <= 1'b0;
    154203 | regfile[38][(3+1)*((2+0)+1)-1] <= 1'b0;
    154204 | regfile[39][(0+1)*((2+0)+1)-1] <= 1'b0;
    154205 | regfile[39][(1+1)*((2+0)+1)-1] <= 1'b0;
    154206 | regfile[39][(2+1)*((2+0)+1)-1] <= 1'b0;
    154207 | regfile[39][(3+1)*((2+0)+1)-1] <= 1'b0;
    154208 | regfile[40][(0+1)*((2+0)+1)-1] <= 1'b0;
    154209 | regfile[40][(1+1)*((2+0)+1)-1] <= 1'b0;
    154210 | regfile[40][(2+1)*((2+0)+1)-1] <= 1'b0;
    154211 | regfile[40][(3+1)*((2+0)+1)-1] <= 1'b0;
    154212 | regfile[41][(0+1)*((2+0)+1)-1] <= 1'b0;
    154213 | regfile[41][(1+1)*((2+0)+1)-1] <= 1'b0;
    154214 | regfile[41][(2+1)*((2+0)+1)-1] <= 1'b0;
    154215 | regfile[41][(3+1)*((2+0)+1)-1] <= 1'b0;
    154216 | regfile[42][(0+1)*((2+0)+1)-1] <= 1'b0;
    154217 | regfile[42][(1+1)*((2+0)+1)-1] <= 1'b0;
    154218 | regfile[42][(2+1)*((2+0)+1)-1] <= 1'b0;
    154219 | regfile[42][(3+1)*((2+0)+1)-1] <= 1'b0;
    154220 | regfile[43][(0+1)*((2+0)+1)-1] <= 1'b0;
    154221 | regfile[43][(1+1)*((2+0)+1)-1] <= 1'b0;
    154222 | regfile[43][(2+1)*((2+0)+1)-1] <= 1'b0;
    154223 | regfile[43][(3+1)*((2+0)+1)-1] <= 1'b0;
    154224 | regfile[44][(0+1)*((2+0)+1)-1] <= 1'b0;
    154225 | regfile[44][(1+1)*((2+0)+1)-1] <= 1'b0;
    154226 | regfile[44][(2+1)*((2+0)+1)-1] <= 1'b0;
    154227 | regfile[44][(3+1)*((2+0)+1)-1] <= 1'b0;
    154228 | regfile[45][(0+1)*((2+0)+1)-1] <= 1'b0;
    154229 | regfile[45][(1+1)*((2+0)+1)-1] <= 1'b0;
    154230 | regfile[45][(2+1)*((2+0)+1)-1] <= 1'b0;
    154231 | regfile[45][(3+1)*((2+0)+1)-1] <= 1'b0;
    154232 | regfile[46][(0+1)*((2+0)+1)-1] <= 1'b0;
    154233 | regfile[46][(1+1)*((2+0)+1)-1] <= 1'b0;
    154234 | regfile[46][(2+1)*((2+0)+1)-1] <= 1'b0;
    154235 | regfile[46][(3+1)*((2+0)+1)-1] <= 1'b0;
    154236 | regfile[47][(0+1)*((2+0)+1)-1] <= 1'b0;
    154237 | regfile[47][(1+1)*((2+0)+1)-1] <= 1'b0;
    154238 | regfile[47][(2+1)*((2+0)+1)-1] <= 1'b0;
    154239 | regfile[47][(3+1)*((2+0)+1)-1] <= 1'b0;
    154240 | regfile[48][(0+1)*((2+0)+1)-1] <= 1'b0;
    154241 | regfile[48][(1+1)*((2+0)+1)-1] <= 1'b0;
    154242 | regfile[48][(2+1)*((2+0)+1)-1] <= 1'b0;
    154243 | regfile[48][(3+1)*((2+0)+1)-1] <= 1'b0;
    154244 | regfile[49][(0+1)*((2+0)+1)-1] <= 1'b0;
    154245 | regfile[49][(1+1)*((2+0)+1)-1] <= 1'b0;
    154246 | regfile[49][(2+1)*((2+0)+1)-1] <= 1'b0;
    154247 | regfile[49][(3+1)*((2+0)+1)-1] <= 1'b0;
    154248 | regfile[50][(0+1)*((2+0)+1)-1] <= 1'b0;
    154249 | regfile[50][(1+1)*((2+0)+1)-1] <= 1'b0;
    154250 | regfile[50][(2+1)*((2+0)+1)-1] <= 1'b0;
    154251 | regfile[50][(3+1)*((2+0)+1)-1] <= 1'b0;
    154252 | regfile[51][(0+1)*((2+0)+1)-1] <= 1'b0;
    154253 | regfile[51][(1+1)*((2+0)+1)-1] <= 1'b0;
    154254 | regfile[51][(2+1)*((2+0)+1)-1] <= 1'b0;
    154255 | regfile[51][(3+1)*((2+0)+1)-1] <= 1'b0;
    154256 | regfile[52][(0+1)*((2+0)+1)-1] <= 1'b0;
    154257 | regfile[52][(1+1)*((2+0)+1)-1] <= 1'b0;
    154258 | regfile[52][(2+1)*((2+0)+1)-1] <= 1'b0;
    154259 | regfile[52][(3+1)*((2+0)+1)-1] <= 1'b0;
    154260 | regfile[53][(0+1)*((2+0)+1)-1] <= 1'b0;
    154261 | regfile[53][(1+1)*((2+0)+1)-1] <= 1'b0;
    154262 | regfile[53][(2+1)*((2+0)+1)-1] <= 1'b0;
    154263 | regfile[53][(3+1)*((2+0)+1)-1] <= 1'b0;
    154264 | regfile[54][(0+1)*((2+0)+1)-1] <= 1'b0;
    154265 | regfile[54][(1+1)*((2+0)+1)-1] <= 1'b0;
    154266 | regfile[54][(2+1)*((2+0)+1)-1] <= 1'b0;
    154267 | regfile[54][(3+1)*((2+0)+1)-1] <= 1'b0;
    154268 | regfile[55][(0+1)*((2+0)+1)-1] <= 1'b0;
    154269 | regfile[55][(1+1)*((2+0)+1)-1] <= 1'b0;
    154270 | regfile[55][(2+1)*((2+0)+1)-1] <= 1'b0;
    154271 | regfile[55][(3+1)*((2+0)+1)-1] <= 1'b0;
    154272 | regfile[56][(0+1)*((2+0)+1)-1] <= 1'b0;
    154273 | regfile[56][(1+1)*((2+0)+1)-1] <= 1'b0;
    154274 | regfile[56][(2+1)*((2+0)+1)-1] <= 1'b0;
    154275 | regfile[56][(3+1)*((2+0)+1)-1] <= 1'b0;
    154276 | regfile[57][(0+1)*((2+0)+1)-1] <= 1'b0;
    154277 | regfile[57][(1+1)*((2+0)+1)-1] <= 1'b0;
    154278 | regfile[57][(2+1)*((2+0)+1)-1] <= 1'b0;
    154279 | regfile[57][(3+1)*((2+0)+1)-1] <= 1'b0;
    154280 | regfile[58][(0+1)*((2+0)+1)-1] <= 1'b0;
    154281 | regfile[58][(1+1)*((2+0)+1)-1] <= 1'b0;
    154282 | regfile[58][(2+1)*((2+0)+1)-1] <= 1'b0;
    154283 | regfile[58][(3+1)*((2+0)+1)-1] <= 1'b0;
    154284 | regfile[59][(0+1)*((2+0)+1)-1] <= 1'b0;
    154285 | regfile[59][(1+1)*((2+0)+1)-1] <= 1'b0;
    154286 | regfile[59][(2+1)*((2+0)+1)-1] <= 1'b0;
    154287 | regfile[59][(3+1)*((2+0)+1)-1] <= 1'b0;
    154288 | regfile[60][(0+1)*((2+0)+1)-1] <= 1'b0;
    154289 | regfile[60][(1+1)*((2+0)+1)-1] <= 1'b0;
    154290 | regfile[60][(2+1)*((2+0)+1)-1] <= 1'b0;
    154291 | regfile[60][(3+1)*((2+0)+1)-1] <= 1'b0;
    154292 | regfile[61][(0+1)*((2+0)+1)-1] <= 1'b0;
    154293 | regfile[61][(1+1)*((2+0)+1)-1] <= 1'b0;
    154294 | regfile[61][(2+1)*((2+0)+1)-1] <= 1'b0;
    154295 | regfile[61][(3+1)*((2+0)+1)-1] <= 1'b0;
    154296 | regfile[62][(0+1)*((2+0)+1)-1] <= 1'b0;
    154297 | regfile[62][(1+1)*((2+0)+1)-1] <= 1'b0;
    154298 | regfile[62][(2+1)*((2+0)+1)-1] <= 1'b0;
    154299 | regfile[62][(3+1)*((2+0)+1)-1] <= 1'b0;
    154300 | regfile[63][(0+1)*((2+0)+1)-1] <= 1'b0;
    154301 | regfile[63][(1+1)*((2+0)+1)-1] <= 1'b0;
    154302 | regfile[63][(2+1)*((2+0)+1)-1] <= 1'b0;
    154303 | regfile[63][(3+1)*((2+0)+1)-1] <= 1'b0;
    154304 | regfile[64][(0+1)*((2+0)+1)-1] <= 1'b0;
    154305 | regfile[64][(1+1)*((2+0)+1)-1] <= 1'b0;
    154306 | regfile[64][(2+1)*((2+0)+1)-1] <= 1'b0;
    154307 | regfile[64][(3+1)*((2+0)+1)-1] <= 1'b0;
    154308 | regfile[65][(0+1)*((2+0)+1)-1] <= 1'b0;
    154309 | regfile[65][(1+1)*((2+0)+1)-1] <= 1'b0;
    154310 | regfile[65][(2+1)*((2+0)+1)-1] <= 1'b0;
    154311 | regfile[65][(3+1)*((2+0)+1)-1] <= 1'b0;
    154312 | regfile[66][(0+1)*((2+0)+1)-1] <= 1'b0;
    154313 | regfile[66][(1+1)*((2+0)+1)-1] <= 1'b0;
    154314 | regfile[66][(2+1)*((2+0)+1)-1] <= 1'b0;
    154315 | regfile[66][(3+1)*((2+0)+1)-1] <= 1'b0;
    154316 | regfile[67][(0+1)*((2+0)+1)-1] <= 1'b0;
    154317 | regfile[67][(1+1)*((2+0)+1)-1] <= 1'b0;
    154318 | regfile[67][(2+1)*((2+0)+1)-1] <= 1'b0;
    154319 | regfile[67][(3+1)*((2+0)+1)-1] <= 1'b0;
    154320 | regfile[68][(0+1)*((2+0)+1)-1] <= 1'b0;
    154321 | regfile[68][(1+1)*((2+0)+1)-1] <= 1'b0;
    154322 | regfile[68][(2+1)*((2+0)+1)-1] <= 1'b0;
    154323 | regfile[68][(3+1)*((2+0)+1)-1] <= 1'b0;
    154324 | regfile[69][(0+1)*((2+0)+1)-1] <= 1'b0;
    154325 | regfile[69][(1+1)*((2+0)+1)-1] <= 1'b0;
    154326 | regfile[69][(2+1)*((2+0)+1)-1] <= 1'b0;
    154327 | regfile[69][(3+1)*((2+0)+1)-1] <= 1'b0;
    154328 | regfile[70][(0+1)*((2+0)+1)-1] <= 1'b0;
    154329 | regfile[70][(1+1)*((2+0)+1)-1] <= 1'b0;
    154330 | regfile[70][(2+1)*((2+0)+1)-1] <= 1'b0;
    154331 | regfile[70][(3+1)*((2+0)+1)-1] <= 1'b0;
    154332 | regfile[71][(0+1)*((2+0)+1)-1] <= 1'b0;
    154333 | regfile[71][(1+1)*((2+0)+1)-1] <= 1'b0;
    154334 | regfile[71][(2+1)*((2+0)+1)-1] <= 1'b0;
    154335 | regfile[71][(3+1)*((2+0)+1)-1] <= 1'b0;
    154336 | regfile[72][(0+1)*((2+0)+1)-1] <= 1'b0;
    154337 | regfile[72][(1+1)*((2+0)+1)-1] <= 1'b0;
    154338 | regfile[72][(2+1)*((2+0)+1)-1] <= 1'b0;
    154339 | regfile[72][(3+1)*((2+0)+1)-1] <= 1'b0;
    154340 | regfile[73][(0+1)*((2+0)+1)-1] <= 1'b0;
    154341 | regfile[73][(1+1)*((2+0)+1)-1] <= 1'b0;
    154342 | regfile[73][(2+1)*((2+0)+1)-1] <= 1'b0;
    154343 | regfile[73][(3+1)*((2+0)+1)-1] <= 1'b0;
    154344 | regfile[74][(0+1)*((2+0)+1)-1] <= 1'b0;
    154345 | regfile[74][(1+1)*((2+0)+1)-1] <= 1'b0;
    154346 | regfile[74][(2+1)*((2+0)+1)-1] <= 1'b0;
    154347 | regfile[74][(3+1)*((2+0)+1)-1] <= 1'b0;
    154348 | regfile[75][(0+1)*((2+0)+1)-1] <= 1'b0;
    154349 | regfile[75][(1+1)*((2+0)+1)-1] <= 1'b0;
    154350 | regfile[75][(2+1)*((2+0)+1)-1] <= 1'b0;
    154351 | regfile[75][(3+1)*((2+0)+1)-1] <= 1'b0;
    154352 | regfile[76][(0+1)*((2+0)+1)-1] <= 1'b0;
    154353 | regfile[76][(1+1)*((2+0)+1)-1] <= 1'b0;
    154354 | regfile[76][(2+1)*((2+0)+1)-1] <= 1'b0;
    154355 | regfile[76][(3+1)*((2+0)+1)-1] <= 1'b0;
    154356 | regfile[77][(0+1)*((2+0)+1)-1] <= 1'b0;
    154357 | regfile[77][(1+1)*((2+0)+1)-1] <= 1'b0;
    154358 | regfile[77][(2+1)*((2+0)+1)-1] <= 1'b0;
    154359 | regfile[77][(3+1)*((2+0)+1)-1] <= 1'b0;
    154360 | regfile[78][(0+1)*((2+0)+1)-1] <= 1'b0;
    154361 | regfile[78][(1+1)*((2+0)+1)-1] <= 1'b0;
    154362 | regfile[78][(2+1)*((2+0)+1)-1] <= 1'b0;
    154363 | regfile[78][(3+1)*((2+0)+1)-1] <= 1'b0;
    154364 | regfile[79][(0+1)*((2+0)+1)-1] <= 1'b0;
    154365 | regfile[79][(1+1)*((2+0)+1)-1] <= 1'b0;
    154366 | regfile[79][(2+1)*((2+0)+1)-1] <= 1'b0;
    154367 | regfile[79][(3+1)*((2+0)+1)-1] <= 1'b0;
    154368 | regfile[80][(0+1)*((2+0)+1)-1] <= 1'b0;
    154369 | regfile[80][(1+1)*((2+0)+1)-1] <= 1'b0;
    154370 | regfile[80][(2+1)*((2+0)+1)-1] <= 1'b0;
    154371 | regfile[80][(3+1)*((2+0)+1)-1] <= 1'b0;
    154372 | regfile[81][(0+1)*((2+0)+1)-1] <= 1'b0;
    154373 | regfile[81][(1+1)*((2+0)+1)-1] <= 1'b0;
    154374 | regfile[81][(2+1)*((2+0)+1)-1] <= 1'b0;
    154375 | regfile[81][(3+1)*((2+0)+1)-1] <= 1'b0;
    154376 | regfile[82][(0+1)*((2+0)+1)-1] <= 1'b0;
    154377 | regfile[82][(1+1)*((2+0)+1)-1] <= 1'b0;
    154378 | regfile[82][(2+1)*((2+0)+1)-1] <= 1'b0;
    154379 | regfile[82][(3+1)*((2+0)+1)-1] <= 1'b0;
    154380 | regfile[83][(0+1)*((2+0)+1)-1] <= 1'b0;
    154381 | regfile[83][(1+1)*((2+0)+1)-1] <= 1'b0;
    154382 | regfile[83][(2+1)*((2+0)+1)-1] <= 1'b0;
    154383 | regfile[83][(3+1)*((2+0)+1)-1] <= 1'b0;
    154384 | regfile[84][(0+1)*((2+0)+1)-1] <= 1'b0;
    154385 | regfile[84][(1+1)*((2+0)+1)-1] <= 1'b0;
    154386 | regfile[84][(2+1)*((2+0)+1)-1] <= 1'b0;
    154387 | regfile[84][(3+1)*((2+0)+1)-1] <= 1'b0;
    154388 | regfile[85][(0+1)*((2+0)+1)-1] <= 1'b0;
    154389 | regfile[85][(1+1)*((2+0)+1)-1] <= 1'b0;
    154390 | regfile[85][(2+1)*((2+0)+1)-1] <= 1'b0;
    154391 | regfile[85][(3+1)*((2+0)+1)-1] <= 1'b0;
    154392 | regfile[86][(0+1)*((2+0)+1)-1] <= 1'b0;
    154393 | regfile[86][(1+1)*((2+0)+1)-1] <= 1'b0;
    154394 | regfile[86][(2+1)*((2+0)+1)-1] <= 1'b0;
    154395 | regfile[86][(3+1)*((2+0)+1)-1] <= 1'b0;
    154396 | regfile[87][(0+1)*((2+0)+1)-1] <= 1'b0;
    154397 | regfile[87][(1+1)*((2+0)+1)-1] <= 1'b0;
    154398 | regfile[87][(2+1)*((2+0)+1)-1] <= 1'b0;
    154399 | regfile[87][(3+1)*((2+0)+1)-1] <= 1'b0;
    154400 | regfile[88][(0+1)*((2+0)+1)-1] <= 1'b0;
    154401 | regfile[88][(1+1)*((2+0)+1)-1] <= 1'b0;
    154402 | regfile[88][(2+1)*((2+0)+1)-1] <= 1'b0;
    154403 | regfile[88][(3+1)*((2+0)+1)-1] <= 1'b0;
    154404 | regfile[89][(0+1)*((2+0)+1)-1] <= 1'b0;
    154405 | regfile[89][(1+1)*((2+0)+1)-1] <= 1'b0;
    154406 | regfile[89][(2+1)*((2+0)+1)-1] <= 1'b0;
    154407 | regfile[89][(3+1)*((2+0)+1)-1] <= 1'b0;
    154408 | regfile[90][(0+1)*((2+0)+1)-1] <= 1'b0;
    154409 | regfile[90][(1+1)*((2+0)+1)-1] <= 1'b0;
    154410 | regfile[90][(2+1)*((2+0)+1)-1] <= 1'b0;
    154411 | regfile[90][(3+1)*((2+0)+1)-1] <= 1'b0;
    154412 | regfile[91][(0+1)*((2+0)+1)-1] <= 1'b0;
    154413 | regfile[91][(1+1)*((2+0)+1)-1] <= 1'b0;
    154414 | regfile[91][(2+1)*((2+0)+1)-1] <= 1'b0;
    154415 | regfile[91][(3+1)*((2+0)+1)-1] <= 1'b0;
    154416 | regfile[92][(0+1)*((2+0)+1)-1] <= 1'b0;
    154417 | regfile[92][(1+1)*((2+0)+1)-1] <= 1'b0;
    154418 | regfile[92][(2+1)*((2+0)+1)-1] <= 1'b0;
    154419 | regfile[92][(3+1)*((2+0)+1)-1] <= 1'b0;
    154420 | regfile[93][(0+1)*((2+0)+1)-1] <= 1'b0;
    154421 | regfile[93][(1+1)*((2+0)+1)-1] <= 1'b0;
    154422 | regfile[93][(2+1)*((2+0)+1)-1] <= 1'b0;
    154423 | regfile[93][(3+1)*((2+0)+1)-1] <= 1'b0;
    154424 | regfile[94][(0+1)*((2+0)+1)-1] <= 1'b0;
    154425 | regfile[94][(1+1)*((2+0)+1)-1] <= 1'b0;
    154426 | regfile[94][(2+1)*((2+0)+1)-1] <= 1'b0;
    154427 | regfile[94][(3+1)*((2+0)+1)-1] <= 1'b0;
    154428 | regfile[95][(0+1)*((2+0)+1)-1] <= 1'b0;
    154429 | regfile[95][(1+1)*((2+0)+1)-1] <= 1'b0;
    154430 | regfile[95][(2+1)*((2+0)+1)-1] <= 1'b0;
    154431 | regfile[95][(3+1)*((2+0)+1)-1] <= 1'b0;
    154432 | regfile[96][(0+1)*((2+0)+1)-1] <= 1'b0;
    154433 | regfile[96][(1+1)*((2+0)+1)-1] <= 1'b0;
    154434 | regfile[96][(2+1)*((2+0)+1)-1] <= 1'b0;
    154435 | regfile[96][(3+1)*((2+0)+1)-1] <= 1'b0;
    154436 | regfile[97][(0+1)*((2+0)+1)-1] <= 1'b0;
    154437 | regfile[97][(1+1)*((2+0)+1)-1] <= 1'b0;
    154438 | regfile[97][(2+1)*((2+0)+1)-1] <= 1'b0;
    154439 | regfile[97][(3+1)*((2+0)+1)-1] <= 1'b0;
    154440 | regfile[98][(0+1)*((2+0)+1)-1] <= 1'b0;
    154441 | regfile[98][(1+1)*((2+0)+1)-1] <= 1'b0;
    154442 | regfile[98][(2+1)*((2+0)+1)-1] <= 1'b0;
    154443 | regfile[98][(3+1)*((2+0)+1)-1] <= 1'b0;
    154444 | regfile[99][(0+1)*((2+0)+1)-1] <= 1'b0;
    154445 | regfile[99][(1+1)*((2+0)+1)-1] <= 1'b0;
    154446 | regfile[99][(2+1)*((2+0)+1)-1] <= 1'b0;
    154447 | regfile[99][(3+1)*((2+0)+1)-1] <= 1'b0;
    154448 | regfile[100][(0+1)*((2+0)+1)-1] <= 1'b0;
    154449 | regfile[100][(1+1)*((2+0)+1)-1] <= 1'b0;
    154450 | regfile[100][(2+1)*((2+0)+1)-1] <= 1'b0;
    154451 | regfile[100][(3+1)*((2+0)+1)-1] <= 1'b0;
    154452 | regfile[101][(0+1)*((2+0)+1)-1] <= 1'b0;
    154453 | regfile[101][(1+1)*((2+0)+1)-1] <= 1'b0;
    154454 | regfile[101][(2+1)*((2+0)+1)-1] <= 1'b0;
    154455 | regfile[101][(3+1)*((2+0)+1)-1] <= 1'b0;
    154456 | regfile[102][(0+1)*((2+0)+1)-1] <= 1'b0;
    154457 | regfile[102][(1+1)*((2+0)+1)-1] <= 1'b0;
    154458 | regfile[102][(2+1)*((2+0)+1)-1] <= 1'b0;
    154459 | regfile[102][(3+1)*((2+0)+1)-1] <= 1'b0;
    154460 | regfile[103][(0+1)*((2+0)+1)-1] <= 1'b0;
    154461 | regfile[103][(1+1)*((2+0)+1)-1] <= 1'b0;
    154462 | regfile[103][(2+1)*((2+0)+1)-1] <= 1'b0;
    154463 | regfile[103][(3+1)*((2+0)+1)-1] <= 1'b0;
    154464 | regfile[104][(0+1)*((2+0)+1)-1] <= 1'b0;
    154465 | regfile[104][(1+1)*((2+0)+1)-1] <= 1'b0;
    154466 | regfile[104][(2+1)*((2+0)+1)-1] <= 1'b0;
    154467 | regfile[104][(3+1)*((2+0)+1)-1] <= 1'b0;
    154468 | regfile[105][(0+1)*((2+0)+1)-1] <= 1'b0;
    154469 | regfile[105][(1+1)*((2+0)+1)-1] <= 1'b0;
    154470 | regfile[105][(2+1)*((2+0)+1)-1] <= 1'b0;
    154471 | regfile[105][(3+1)*((2+0)+1)-1] <= 1'b0;
    154472 | regfile[106][(0+1)*((2+0)+1)-1] <= 1'b0;
    154473 | regfile[106][(1+1)*((2+0)+1)-1] <= 1'b0;
    154474 | regfile[106][(2+1)*((2+0)+1)-1] <= 1'b0;
    154475 | regfile[106][(3+1)*((2+0)+1)-1] <= 1'b0;
    154476 | regfile[107][(0+1)*((2+0)+1)-1] <= 1'b0;
    154477 | regfile[107][(1+1)*((2+0)+1)-1] <= 1'b0;
    154478 | regfile[107][(2+1)*((2+0)+1)-1] <= 1'b0;
    154479 | regfile[107][(3+1)*((2+0)+1)-1] <= 1'b0;
    154480 | regfile[108][(0+1)*((2+0)+1)-1] <= 1'b0;
    154481 | regfile[108][(1+1)*((2+0)+1)-1] <= 1'b0;
    154482 | regfile[108][(2+1)*((2+0)+1)-1] <= 1'b0;
    154483 | regfile[108][(3+1)*((2+0)+1)-1] <= 1'b0;
    154484 | regfile[109][(0+1)*((2+0)+1)-1] <= 1'b0;
    154485 | regfile[109][(1+1)*((2+0)+1)-1] <= 1'b0;
    154486 | regfile[109][(2+1)*((2+0)+1)-1] <= 1'b0;
    154487 | regfile[109][(3+1)*((2+0)+1)-1] <= 1'b0;
    154488 | regfile[110][(0+1)*((2+0)+1)-1] <= 1'b0;
    154489 | regfile[110][(1+1)*((2+0)+1)-1] <= 1'b0;
    154490 | regfile[110][(2+1)*((2+0)+1)-1] <= 1'b0;
    154491 | regfile[110][(3+1)*((2+0)+1)-1] <= 1'b0;
    154492 | regfile[111][(0+1)*((2+0)+1)-1] <= 1'b0;
    154493 | regfile[111][(1+1)*((2+0)+1)-1] <= 1'b0;
    154494 | regfile[111][(2+1)*((2+0)+1)-1] <= 1'b0;
    154495 | regfile[111][(3+1)*((2+0)+1)-1] <= 1'b0;
    154496 | regfile[112][(0+1)*((2+0)+1)-1] <= 1'b0;
    154497 | regfile[112][(1+1)*((2+0)+1)-1] <= 1'b0;
    154498 | regfile[112][(2+1)*((2+0)+1)-1] <= 1'b0;
    154499 | regfile[112][(3+1)*((2+0)+1)-1] <= 1'b0;
    154500 | regfile[113][(0+1)*((2+0)+1)-1] <= 1'b0;
    154501 | regfile[113][(1+1)*((2+0)+1)-1] <= 1'b0;
    154502 | regfile[113][(2+1)*((2+0)+1)-1] <= 1'b0;
    154503 | regfile[113][(3+1)*((2+0)+1)-1] <= 1'b0;
    154504 | regfile[114][(0+1)*((2+0)+1)-1] <= 1'b0;
    154505 | regfile[114][(1+1)*((2+0)+1)-1] <= 1'b0;
    154506 | regfile[114][(2+1)*((2+0)+1)-1] <= 1'b0;
    154507 | regfile[114][(3+1)*((2+0)+1)-1] <= 1'b0;
    154508 | regfile[115][(0+1)*((2+0)+1)-1] <= 1'b0;
    154509 | regfile[115][(1+1)*((2+0)+1)-1] <= 1'b0;
    154510 | regfile[115][(2+1)*((2+0)+1)-1] <= 1'b0;
    154511 | regfile[115][(3+1)*((2+0)+1)-1] <= 1'b0;
    154512 | regfile[116][(0+1)*((2+0)+1)-1] <= 1'b0;
    154513 | regfile[116][(1+1)*((2+0)+1)-1] <= 1'b0;
    154514 | regfile[116][(2+1)*((2+0)+1)-1] <= 1'b0;
    154515 | regfile[116][(3+1)*((2+0)+1)-1] <= 1'b0;
    154516 | regfile[117][(0+1)*((2+0)+1)-1] <= 1'b0;
    154517 | regfile[117][(1+1)*((2+0)+1)-1] <= 1'b0;
    154518 | regfile[117][(2+1)*((2+0)+1)-1] <= 1'b0;
    154519 | regfile[117][(3+1)*((2+0)+1)-1] <= 1'b0;
    154520 | regfile[118][(0+1)*((2+0)+1)-1] <= 1'b0;
    154521 | regfile[118][(1+1)*((2+0)+1)-1] <= 1'b0;
    154522 | regfile[118][(2+1)*((2+0)+1)-1] <= 1'b0;
    154523 | regfile[118][(3+1)*((2+0)+1)-1] <= 1'b0;
    154524 | regfile[119][(0+1)*((2+0)+1)-1] <= 1'b0;
    154525 | regfile[119][(1+1)*((2+0)+1)-1] <= 1'b0;
    154526 | regfile[119][(2+1)*((2+0)+1)-1] <= 1'b0;
    154527 | regfile[119][(3+1)*((2+0)+1)-1] <= 1'b0;
    154528 | regfile[120][(0+1)*((2+0)+1)-1] <= 1'b0;
    154529 | regfile[120][(1+1)*((2+0)+1)-1] <= 1'b0;
    154530 | regfile[120][(2+1)*((2+0)+1)-1] <= 1'b0;
    154531 | regfile[120][(3+1)*((2+0)+1)-1] <= 1'b0;
    154532 | regfile[121][(0+1)*((2+0)+1)-1] <= 1'b0;
    154533 | regfile[121][(1+1)*((2+0)+1)-1] <= 1'b0;
    154534 | regfile[121][(2+1)*((2+0)+1)-1] <= 1'b0;
    154535 | regfile[121][(3+1)*((2+0)+1)-1] <= 1'b0;
    154536 | regfile[122][(0+1)*((2+0)+1)-1] <= 1'b0;
    154537 | regfile[122][(1+1)*((2+0)+1)-1] <= 1'b0;
    154538 | regfile[122][(2+1)*((2+0)+1)-1] <= 1'b0;
    154539 | regfile[122][(3+1)*((2+0)+1)-1] <= 1'b0;
    154540 | regfile[123][(0+1)*((2+0)+1)-1] <= 1'b0;
    154541 | regfile[123][(1+1)*((2+0)+1)-1] <= 1'b0;
    154542 | regfile[123][(2+1)*((2+0)+1)-1] <= 1'b0;
    154543 | regfile[123][(3+1)*((2+0)+1)-1] <= 1'b0;
    154544 | regfile[124][(0+1)*((2+0)+1)-1] <= 1'b0;
    154545 | regfile[124][(1+1)*((2+0)+1)-1] <= 1'b0;
    154546 | regfile[124][(2+1)*((2+0)+1)-1] <= 1'b0;
    154547 | regfile[124][(3+1)*((2+0)+1)-1] <= 1'b0;
    154548 | regfile[125][(0+1)*((2+0)+1)-1] <= 1'b0;
    154549 | regfile[125][(1+1)*((2+0)+1)-1] <= 1'b0;
    154550 | regfile[125][(2+1)*((2+0)+1)-1] <= 1'b0;
    154551 | regfile[125][(3+1)*((2+0)+1)-1] <= 1'b0;
    154552 | regfile[126][(0+1)*((2+0)+1)-1] <= 1'b0;
    154553 | regfile[126][(1+1)*((2+0)+1)-1] <= 1'b0;
    154554 | regfile[126][(2+1)*((2+0)+1)-1] <= 1'b0;
    154555 | regfile[126][(3+1)*((2+0)+1)-1] <= 1'b0;
    154556 | regfile[127][(0+1)*((2+0)+1)-1] <= 1'b0;
    154557 | regfile[127][(1+1)*((2+0)+1)-1] <= 1'b0;
    154558 | regfile[127][(2+1)*((2+0)+1)-1] <= 1'b0;
    154559 | regfile[127][(3+1)*((2+0)+1)-1] <= 1'b0;
    154560 | 
    154561 |    end
    154562 |    else
    154563 |    if (write_valid_f)
    154564 |    begin
    154565 |       // regfile[write_index] <= (write_data & write_mask) | (regfile[write_index] & ~write_mask);
    154566 |       regfile[write_index_f] <= (write_data_f & write_mask_f) | (regfile[write_index_f] & ~write_mask_f);
    154567 |    end
    154568 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9405] Lines: 92356-92536
    92356 | always  @ ( negedge clk )
    92357 | 	begin
    92358 | 
    92359 |            begin
    92360 |                         /*if (demap_all)  begin
    92361 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92362 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92363 |                                                 & tlb_entry_vld[n]) ;
    92364 |                                 end
    92365 |                         else    begin */
    92366 |                                 if (demap_auto & demap_other) ademap_hit[0]    =
    92367 |                                         (~mismatch[0] & demap_other & tlb_entry_vld[0]) ;
    92368 |                                 //end
    92369 | 			end
    92370 |            begin
    92371 |                         /*if (demap_all)  begin
    92372 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92373 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92374 |                                                 & tlb_entry_vld[n]) ;
    92375 |                                 end
    92376 |                         else    begin */
    92377 |                                 if (demap_auto & demap_other) ademap_hit[1]    =
    92378 |                                         (~mismatch[1] & demap_other & tlb_entry_vld[1]) ;
    92379 |                                 //end
    92380 | 			end
    92381 |            begin
    92382 |                         /*if (demap_all)  begin
    92383 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92384 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92385 |                                                 & tlb_entry_vld[n]) ;
    92386 |                                 end
    92387 |                         else    begin */
    92388 |                                 if (demap_auto & demap_other) ademap_hit[2]    =
    92389 |                                         (~mismatch[2] & demap_other & tlb_entry_vld[2]) ;
    92390 |                                 //end
    92391 | 			end
    92392 |            begin
    92393 |                         /*if (demap_all)  begin
    92394 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92395 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92396 |                                                 & tlb_entry_vld[n]) ;
    92397 |                                 end
    92398 |                         else    begin */
    92399 |                                 if (demap_auto & demap_other) ademap_hit[3]    =
    92400 |                                         (~mismatch[3] & demap_other & tlb_entry_vld[3]) ;
    92401 |                                 //end
    92402 | 			end
    92403 |            begin
    92404 |                         /*if (demap_all)  begin
    92405 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92406 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92407 |                                                 & tlb_entry_vld[n]) ;
    92408 |                                 end
    92409 |                         else    begin */
    92410 |                                 if (demap_auto & demap_other) ademap_hit[4]    =
    92411 |                                         (~mismatch[4] & demap_other & tlb_entry_vld[4]) ;
    92412 |                                 //end
    92413 | 			end
    92414 |            begin
    92415 |                         /*if (demap_all)  begin
    92416 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92417 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92418 |                                                 & tlb_entry_vld[n]) ;
    92419 |                                 end
    92420 |                         else    begin */
    92421 |                                 if (demap_auto & demap_other) ademap_hit[5]    =
    92422 |                                         (~mismatch[5] & demap_other & tlb_entry_vld[5]) ;
    92423 |                                 //end
    92424 | 			end
    92425 |            begin
    92426 |                         /*if (demap_all)  begin
    92427 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92428 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92429 |                                                 & tlb_entry_vld[n]) ;
    92430 |                                 end
    92431 |                         else    begin */
    92432 |                                 if (demap_auto & demap_other) ademap_hit[6]    =
    92433 |                                         (~mismatch[6] & demap_other & tlb_entry_vld[6]) ;
    92434 |                                 //end
    92435 | 			end
    92436 |            begin
    92437 |                         /*if (demap_all)  begin
    92438 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92439 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92440 |                                                 & tlb_entry_vld[n]) ;
    92441 |                                 end
    92442 |                         else    begin */
    92443 |                                 if (demap_auto & demap_other) ademap_hit[7]    =
    92444 |                                         (~mismatch[7] & demap_other & tlb_entry_vld[7]) ;
    92445 |                                 //end
    92446 | 			end
    92447 |            begin
    92448 |                         /*if (demap_all)  begin
    92449 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92450 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92451 |                                                 & tlb_entry_vld[n]) ;
    92452 |                                 end
    92453 |                         else    begin */
    92454 |                                 if (demap_auto & demap_other) ademap_hit[8]    =
    92455 |                                         (~mismatch[8] & demap_other & tlb_entry_vld[8]) ;
    92456 |                                 //end
    92457 | 			end
    92458 |            begin
    92459 |                         /*if (demap_all)  begin
    92460 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92461 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92462 |                                                 & tlb_entry_vld[n]) ;
    92463 |                                 end
    92464 |                         else    begin */
    92465 |                                 if (demap_auto & demap_other) ademap_hit[9]    =
    92466 |                                         (~mismatch[9] & demap_other & tlb_entry_vld[9]) ;
    92467 |                                 //end
    92468 | 			end
    92469 |            begin
    92470 |                         /*if (demap_all)  begin
    92471 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92472 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92473 |                                                 & tlb_entry_vld[n]) ;
    92474 |                                 end
    92475 |                         else    begin */
    92476 |                                 if (demap_auto & demap_other) ademap_hit[10]    =
    92477 |                                         (~mismatch[10] & demap_other & tlb_entry_vld[10]) ;
    92478 |                                 //end
    92479 | 			end
    92480 |            begin
    92481 |                         /*if (demap_all)  begin
    92482 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92483 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92484 |                                                 & tlb_entry_vld[n]) ;
    92485 |                                 end
    92486 |                         else    begin */
    92487 |                                 if (demap_auto & demap_other) ademap_hit[11]    =
    92488 |                                         (~mismatch[11] & demap_other & tlb_entry_vld[11]) ;
    92489 |                                 //end
    92490 | 			end
    92491 |            begin
    92492 |                         /*if (demap_all)  begin
    92493 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92494 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92495 |                                                 & tlb_entry_vld[n]) ;
    92496 |                                 end
    92497 |                         else    begin */
    92498 |                                 if (demap_auto & demap_other) ademap_hit[12]    =
    92499 |                                         (~mismatch[12] & demap_other & tlb_entry_vld[12]) ;
    92500 |                                 //end
    92501 | 			end
    92502 |            begin
    92503 |                         /*if (demap_all)  begin
    92504 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92505 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92506 |                                                 & tlb_entry_vld[n]) ;
    92507 |                                 end
    92508 |                         else    begin */
    92509 |                                 if (demap_auto & demap_other) ademap_hit[13]    =
    92510 |                                         (~mismatch[13] & demap_other & tlb_entry_vld[13]) ;
    92511 |                                 //end
    92512 | 			end
    92513 |            begin
    92514 |                         /*if (demap_all)  begin
    92515 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92516 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92517 |                                                 & tlb_entry_vld[n]) ;
    92518 |                                 end
    92519 |                         else    begin */
    92520 |                                 if (demap_auto & demap_other) ademap_hit[14]    =
    92521 |                                         (~mismatch[14] & demap_other & tlb_entry_vld[14]) ;
    92522 |                                 //end
    92523 | 			end
    92524 |            begin
    92525 |                         /*if (demap_all)  begin
    92526 |                                 if (demap_auto & demap_other) ademap_hit[n]   =
    92527 |                                         (~mismatch[n] & demap_all_but_locked_hit[n] & demap_other
    92528 |                                                 & tlb_entry_vld[n]) ;
    92529 |                                 end
    92530 |                         else    begin */
    92531 |                                 if (demap_auto & demap_other) ademap_hit[15]    =
    92532 |                                         (~mismatch[15] & demap_other & tlb_entry_vld[15]) ;
    92533 |                                 //end
    92534 | 			end
    92535 | 
    92536 | 	end  // always

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6381] Lines: 154022-154026
    154022 | always @ (posedge clk)
    154023 | begin
    154024 |    if (read_valid)
    154025 |       data_out_f <= regfile[read_index];
    154026 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11789, Match #11790, Match #11799, Match #11800, Match #11809, Match #11810, Match #11819, Match #11820, Match #11829, Match #11830, Match #11839, Match #11840, Match #11849, Match #11850, Match #11861, Match #11862, Match #11873, Match #11874, Match #11891, Match #11892, Match #11909, Match #11910, Match #11927, Match #11928, Match #11945, Match #11946, Match #11963, Match #11964, Match #11981, Match #11982, Match #12001, Match #12002, Match #12021, Match #12022, Match #12031, Match #12032, Match #12041, Match #12042, Match #12051, Match #12052, Match #12061, Match #12062, Match #12071, Match #12072, Match #12081, Match #12082, Match #12093, Match #12094, Match #12105, Match #12106, Match #12115, Match #12116, Match #12125, Match #12126, Match #12135, Match #12136, Match #12145, Match #12146, Match #12155, Match #12156, Match #12167, Match #12168] Lines: 2434-2445
    2434 |   always @(posedge clk) begin
    2435 |     if(!reset_l)
    2436 |     begin
    2437 |       reg_th0 <= 72'd0;
    2438 |       reg_th1 <= 72'd0;
    2439 |     end
    2440 |     else
    2441 |     begin
    2442 |       if(wr_en[0]) reg_th0 <= wrdata0;
    2443 |       if(wr_en[1]) reg_th1 <= wrdata1;
    2444 |     end
    2445 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9380] Lines: 93794-93809
    93794 | always @ (negedge clk)
    93795 | 	begin
    93796 |         if (async_reset)
    93797 |         begin
    93798 |             tlb_entry_vld[15] <= 1'b0 ;
    93799 |         end
    93800 |         else if ((demap_hit[15] & ~demap_auto) | sync_reset)   // non-auto-demap, reset
    93801 |             tlb_entry_vld[15] <= 1'b0 ;
    93802 |         else if (((rw_index_vld & rw_wdline[15]) | (~rw_index_vld & tlb_entry_replace_d2[15])) &
    93803 |             wr_vld & ~ wr_csm_sel & ~rw_disable)
    93804 |                 tlb_entry_vld[15] <= wr_tte_tag[26] ;	// write
    93805 |         else	begin
    93806 |             if (ademap_hit[15] & wr_vld & ~wr_csm_sel)			// autodemap specifically
    93807 |                 tlb_entry_vld[15] <= 1'b0 ;
    93808 |             end
    93809 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12521] Lines: 106712-106722
    106712 | always @ (posedge clk)
    106713 | begin
    106714 |     if (!rst_n)
    106715 |     begin
    106716 |         state <= 1'b0;
    106717 |     end
    106718 |     else
    106719 |     begin
    106720 |         state <= next_state;
    106721 |     end
    106722 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1191] Lines: 191984-191987
    191984 | always @ (posedge clk)
    191985 | begin
    191986 |     dir_data_buf_S4_f <= dir_data_buf_S4_next;
    191987 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1211] Lines: 185461-185471
    185461 | always @ (posedge clk)
    185462 | begin
    185463 |     if (!rst_n)
    185464 |     begin
    185465 |         header_buf_counter_f <= 0;
    185466 |     end
    185467 |     else
    185468 |     begin
    185469 |         header_buf_counter_f <= header_buf_counter_next;
    185470 |     end
    185471 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1202] Lines: 186965-186968
    186965 | always @ (posedge clk)
    186966 | begin
    186967 |     rd_ptr_f <= rd_ptr_next;
    186968 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #8177, Match #8179, Match #8899] Lines: 85324-85335
    85324 |    always @ (posedge rclk)
    85325 |    begin
    85326 |       // din_d1 <= din;
    85327 |       rd_adr_d1 <= rd_adr;
    85328 |       rd_adr_d2 <= rd_adr_d1;
    85329 |       // wr_adr_d1 <= wr_adr;
    85330 |       // wr_en_d1 <= wr_en;
    85331 |       // word_wen_d1 <= word_wen;
    85332 |       // byte_wen_d1 <= byte_wen;
    85333 |       read_en_d1 <= rd_en;
    85334 |       read_en_d2 <= read_en_d1;
    85335 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9368, Match #9369, Match #9370, Match #9385, Match #9386, Match #9390, Match #9391, Match #9392, Match #9394, Match #9395, Match #9396, Match #9397, Match #9398, Match #9399] Lines: 89528-89571
    89528 | always @ (posedge clk)
    89529 | 	begin
    89530 | 	if (hold)
    89531 | 		begin
    89532 | 		cam_pid[2:0]		<= cam_pid[2:0] ;
    89533 | 		cam_vld_tmp		<= cam_vld_tmp ;
    89534 | 		cam_data[53:0] 		<= cam_data[53:0] ;
    89535 | 		demap_other_tmp		<= demap_other_tmp ;
    89536 | 		demap_auto		<= demap_auto ;
    89537 | 		demap_all		<= demap_all ;
    89538 | 		wr_vld_tmp 		<= wr_vld_tmp ;
    89539 | 		rd_tag 			<= rd_tag ;
    89540 | 		rd_data			<= rd_data ;
    89541 | 		rw_index_vld		<= rw_index_vld ;
    89542 | 		rw_index[4-1:0]		<= rw_index[4-1:0] ;
    89543 | 
    89544 | 
    89545 |         rd_csm          <= rd_csm;
    89546 |         wr_csm_sel      <= wr_csm_sel;
    89547 |         wr_tte_csm_thrid <= wr_tte_csm_thrid;
    89548 | 
    89549 | 		end
    89550 | 	else
    89551 | 		begin
    89552 | 		cam_pid[2:0]		<= tlb_cam_pid[2:0] ;
    89553 | 		cam_vld_tmp		<= tlb_cam_vld ;
    89554 | 		cam_data[53:0] 		<= tlb_cam_data[53:0] ;
    89555 | 		demap_other_tmp		<= tlb_demap ;
    89556 | 		demap_auto		<= tlb_demap_auto ;
    89557 | 		demap_all		<= tlb_demap_all ;
    89558 | 		wr_vld_tmp 		<= tlb_wr_vld ;
    89559 | 		rd_tag 			<= tlb_rd_tag_vld ;
    89560 | 		rd_data			<= tlb_rd_data_vld ;
    89561 | 		rw_index_vld		<= tlb_rw_index_vld ;
    89562 | 		rw_index[4-1:0]		<= tlb_rw_index[4-1:0] ;
    89563 | 
    89564 | 
    89565 |         rd_csm          <= tlb_rd_csm_vld;
    89566 |         wr_csm_sel      <= tlb_wr_csm_sel;
    89567 |         wr_tte_csm_thrid <= tlb_wr_tte_csm_thrid;
    89568 | 
    89569 |         end
    89570 | 
    89571 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6382, Match #6383, Match #6384] Lines: 126785-126813
    126785 | always @ (posedge clk)
    126786 | begin
    126787 |    if (~rst_n)
    126788 |    begin
    126789 |       buffer[0] <= 1'b0;
    126790 |       buffer[1] <= 1'b0;
    126791 |       buffer[2] <= 1'b0;
    126792 |       buffer[3] <= 1'b0;
    126793 |       buffer[4] <= 1'b0;
    126794 |       buffer[5] <= 1'b0;
    126795 |       buffer[6] <= 1'b0;
    126796 |       buffer[7] <= 1'b0;
    126797 |       index <= 0;
    126798 |       state <= 0;
    126799 |    end
    126800 |    else
    126801 |    begin
    126802 |       buffer[0] <= buffer_next[0];
    126803 |       buffer[1] <= buffer_next[1];
    126804 |       buffer[2] <= buffer_next[2];
    126805 |       buffer[3] <= buffer_next[3];
    126806 |       buffer[4] <= buffer_next[4];
    126807 |       buffer[5] <= buffer_next[5];
    126808 |       buffer[6] <= buffer_next[6];
    126809 |       buffer[7] <= buffer_next[7];
    126810 |       index <= index_next;
    126811 |       state <= state_next;
    126812 |    end
    126813 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6500, Match #6502] Lines: 140258-140265
    140258 | always @ (posedge clk)
    140259 | begin
    140260 |     if (pipe_mshr_val_s3 && op_s3 == 3'b011)
    140261 |     begin
    140262 |         st_state[threadid_s3] <= pipe_mshr_write_update_state_s3;
    140263 |         st_way[threadid_s3] <= pipe_mshr_write_update_way_s3;
    140264 |     end // update store mshr state
    140265 | end // mshr write

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10241] Lines: 101746-101761
    101746 | always @ (negedge clk)
    101747 | 	begin
    101748 |         if (async_reset)
    101749 |         begin
    101750 |             tlb_entry_vld[15] <= 1'b0 ;
    101751 |         end
    101752 |         else if ((demap_hit[15] & ~demap_auto) | sync_reset)   // non-auto-demap, reset
    101753 |             tlb_entry_vld[15] <= 1'b0 ;
    101754 |         else if (((rw_index_vld & rw_wdline[15]) | (~rw_index_vld & tlb_entry_replace_d2[15])) &
    101755 |             wr_vld & ~ wr_csm_sel & ~rw_disable)
    101756 |                 tlb_entry_vld[15] <= wr_tte_tag[26] ;	// write
    101757 |         else	begin
    101758 |             if (ademap_hit[15] & wr_vld & ~wr_csm_sel)			// autodemap specifically
    101759 |                 tlb_entry_vld[15] <= 1'b0 ;
    101760 |             end
    101761 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1156] Lines: 190803-190806
    190803 | always @ (posedge clk)
    190804 | begin
    190805 |     req_recycle_buf_S4_f <= req_recycle_buf_S4_next;
    190806 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #771] Lines: 4263-4279
    4263 | always @ * begin
    4264 |   bram_data_in = (DIN_r & WRITE_BIT_MASK_REG);
    4265 |   if (ww_conflict_r)
    4266 |     bram_data_in = bram_data_in | (bram_data_in_r & ~WRITE_BIT_MASK_REG);
    4267 |   else
    4268 |     bram_data_in = bram_data_in | (bram_data_write_read_out_reg & ~WRITE_BIT_MASK_REG);
    4269 | 
    4270 | 
    4271 |   // note: DOUT retains value if read enable is not asserted
    4272 |   // which is why default value is not set for DOUT
    4273 |   if (read_enable_in_reg) begin
    4274 |     DOUTA = bram_data_read_out_reg;
    4275 |     if (rw_conflict_r) begin
    4276 |       DOUTA = bram_data_in_r;
    4277 |     end
    4278 |   end
    4279 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #484, Match #485] Lines: 6385-6397
    6385 | always @ (posedge clk)
    6386 | begin
    6387 |     if (!rst_n)
    6388 |     begin
    6389 |         rtap_srams_bist_command <= 4'd0;
    6390 |     end
    6391 |     else
    6392 |     begin
    6393 |         rtap_srams_bist_command <= sram_req_op;
    6394 |     end
    6395 | 
    6396 |     rtap_srams_bist_data <= sram_req_dataout;
    6397 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1081, Match #1084, Match #1087, Match #1090, Match #1094, Match #1099, Match #1102, Match #1105, Match #1110, Match #1136, Match #1140] Lines: 194215-194253
    194215 | always @ (posedge clk)
    194216 | begin
    194217 |     if (!rst_n)
    194218 |     begin
    194219 |         addr_S2_f <= 0;
    194220 |         mshrid_S2_f <= 0;
    194221 |         src_chipid_S2_f <= 0;
    194222 |         src_x_S2_f <= 0;
    194223 |         src_y_S2_f <= 0;
    194224 |         src_fbits_S2_f <= 0;
    194225 |         sdid_S2_f <= 0;
    194226 |         lsid_S2_f <= 0;
    194227 |         mshr_way_S2_f <= 0;
    194228 |         mshr_miss_lsid_S2_f <= 0;
    194229 |         atomic_read_data_S2_f <= 0;
    194230 |         recycled_S2_f <= 0;
    194231 |     end
    194232 |     else if (!stall_S2)
    194233 |     begin
    194234 |         addr_S2_f <= addr_trans_S1;
    194235 |         mshrid_S2_f <= mshrid_S1;
    194236 |         src_chipid_S2_f <= src_chipid_S1;
    194237 |         src_x_S2_f <= src_x_S1;
    194238 |         src_y_S2_f <= src_y_S1;
    194239 |         src_fbits_S2_f <= src_fbits_S1;
    194240 |         sdid_S2_f <= sdid_S1;
    194241 |         lsid_S2_f <= lsid_S1;
    194242 | 
    194243 | 
    194244 | 
    194245 | 
    194246 |         // trin: ambiguous??
    194247 |         mshr_way_S2_f <= (mshr_pending_S1 == 1'b1) ? pending_mshr_way_S1 : cam_mshr_way_S1;
    194248 |         mshr_miss_lsid_S2_f <= (mshr_pending_S1 == 1'b1) ? pending_mshr_miss_lsid_S1 : cam_mshr_miss_lsid_S1;
    194249 |  // L2_CAM_MSHR
    194250 |         atomic_read_data_S2_f <= atomic_read_data_S1_f;
    194251 |         recycled_S2_f <= recycled_S1;
    194252 |     end
    194253 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6527, Match #6528, Match #6529, Match #6530] Lines: 153297-153306
    153297 | always @ (posedge clk)
    153298 | begin
    153299 |    write_valid_f <= write_valid;
    153300 |    if (write_valid)
    153301 |    begin
    153302 |       write_data_f <= write_data;
    153303 |       write_index_f <= write_index;
    153304 |       write_mask_f <= write_mask;
    153305 |    end
    153306 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10135, Match #10137] Lines: 85885-85893
    85885 | always @ (posedge clk)
    85886 |   begin
    85887 | // JC modified begin
    85888 | //    dcache_alt_mx_sel_wb <= dcache_alt_mx_sel_m;
    85889 | //    dcache_alt_rsel_way_wb  <= dcache_alt_rsel_way_m;
    85890 |     dcache_alt_mx_sel_wb <= sehold ? dcache_alt_mx_sel_wb :dcache_alt_mx_sel_m;
    85891 |     dcache_alt_rsel_way_wb  <= sehold ? dcache_alt_rsel_way_wb :dcache_alt_rsel_way_m;
    85892 | // JC modified end
    85893 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11104, Match #11106] Lines: 82851-82855
    82851 |     always @ (posedge clk)
    82852 |     begin
    82853 |         fetdata_s1 <= fetdata_f;
    82854 |         topdata_s1 <= topdata_f;
    82855 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10387, Match #10388, Match #10389, Match #10390, Match #10391, Match #10392, Match #10393] Lines: 83303-83312
    83303 | always @ (posedge clk)
    83304 | begin
    83305 |    write_en_y <= write_en_x;
    83306 |    write_bit_y <= write_bit_x;
    83307 |    write_mask_y <= write_mask_x;
    83308 |    write_address_y <= write_address_x;
    83309 |    read_en_y <= read_en_x;
    83310 |    debug_en_y <= debug_en_x;
    83311 |    read_address_y <= read_address_x;
    83312 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1204] Lines: 186941-186944
    186941 | always @ (posedge clk)
    186942 | begin
    186943 |     buf_counter_f <= buf_counter_next;
    186944 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10232] Lines: 102072-102080
    102072 | always @(posedge clk)
    102073 | 		begin
    102074 | 		// INNO - add hold to this input
    102075 | 		if (hold)
    102076 | 			va_tag_plus[30:0] <= va_tag_plus[30:0] ;
    102077 | 		else
    102078 | 			va_tag_plus[30:0]
    102079 | 			<= {tlb_cam_comp_key[26:0],tlb_bypass_va[12:10],tlb_bypass};
    102080 | 		end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11575, Match #7756, Match #7825, Match #7845, Match #7849, Match #7853, Match #7857, Match #7864, Match #7870, Match #7877, Match #7892, Match #7921, Match #7922, Match #7928, Match #7929, Match #7930, Match #7931, Match #7932, Match #7933, Match #7934, Match #7935, Match #7936, Match #7937, Match #7938, Match #7939, Match #7940, Match #7941, Match #7942, Match #7943, Match #7944, Match #7945, Match #7946, Match #7950, Match #7954, Match #7972, Match #7973, Match #7974, Match #7975, Match #7979, Match #8006, Match #8007, Match #8013, Match #8015, Match #8093, Match #8101, Match #8102, Match #8108, Match #8120, Match #8128, Match #8139, Match #8156, Match #8182, Match #8183, Match #8184, Match #8185, Match #8186, Match #8187, Match #8188, Match #8189, Match #8190, Match #8191, Match #8192, Match #8193, Match #8194, Match #8195, Match #8196, Match #8197, Match #8198, Match #8199, Match #8200, Match #8201, Match #8346, Match #8347, Match #8348, Match #8349, Match #8350, Match #8351, Match #8352, Match #8353, Match #8354, Match #8355, Match #8424, Match #8425, Match #8426, Match #8427, Match #8428, Match #8429, Match #8430, Match #8431, Match #8432, Match #8433, Match #8434, Match #8435, Match #8436, Match #8437, Match #8438, Match #8439, Match #8440, Match #8441, Match #8442, Match #8443, Match #8447, Match #8448, Match #8449, Match #8450, Match #8700, Match #8702, Match #8703, Match #8704, Match #8705, Match #8706, Match #8707, Match #8708, Match #8748, Match #8756, Match #8762, Match #8763, Match #8764, Match #8765, Match #8768, Match #8769, Match #8935, Match #8941, Match #8949, Match #8958, Match #8961, Match #8967, Match #8975, Match #8984, Match #9119, Match #9131, Match #9135, Match #9136, Match #9137, Match #9138, Match #9140, Match #9141, Match #9142, Match #9204, Match #9206, Match #9208, Match #9210, Match #9216, Match #9217, Match #9218, Match #9220, Match #9221, Match #9222, Match #9224, Match #9225, Match #9226, Match #9228, Match #9229, Match #9230, Match #9233, Match #9234, Match #9236, Match #9237, Match #9239, Match #9240, Match #9242, Match #9243, Match #9245, Match #9256, Match #9259, Match #9260, Match #9296, Match #9297, Match #9298, Match #9299, Match #9303, Match #9304, Match #9305, Match #9343, Match #9344, Match #9345, Match #9346, Match #9642, Match #9647, Match #9711, Match #9712, Match #9713, Match #9714, Match #9754, Match #9756, Match #9757, Match #9759, Match #9760, Match #9762, Match #9763, Match #9765, Match #9814, Match #9815, Match #9816, Match #9817, Match #9825, Match #9834, Match #9836, Match #9838, Match #9840, Match #9842, Match #9843, Match #9844, Match #9845, Match #9854, Match #9855, Match #9856, Match #9857] Lines: 16910-16913
    16910 | always @ (posedge clk)
    16911 | 
    16912 | //	q[SIZE-1:0]  <= rst ? {SIZE{1'b0}} : ((se) ? si[SIZE-1:0]  : ((en) ? din[SIZE-1:0] : q[SIZE-1:0])) ;
    16913 | 	q[SIZE-1:0]  <= se ? si[SIZE-1:0]  : (rst ? {SIZE{1'b0}} : ((en) ? din[SIZE-1:0] : q[SIZE-1:0])) ;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10236] Lines: 102396-102399
    102396 | always @(posedge clk)
    102397 | 	begin
    102398 | 		tlb_writeable <= ~tlb_not_writeable_d1 ;
    102399 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #7746, Match #8635] Lines: 5130-5141
    5130 |    always @ (posedge rd_clk)
    5131 |    begin
    5132 |       // din_d1 <= din;
    5133 |       rd_adr_d1 <= rd_adr;
    5134 |       rd_adr_d2 <= rd_adr_d1;
    5135 |       wr_adr_d1 <= wr_adr;
    5136 |       wr_en_d1 <= wr_en;
    5137 |       word_wen_d1 <= word_wen;
    5138 |       byte_wen_d1 <= byte_wen;
    5139 |       read_en_d1 <= read_en;
    5140 |       read_en_d2 <= read_en_d1;
    5141 |    end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1068] Lines: 197444-197447
    197444 | always @ (posedge clk)
    197445 | begin
    197446 |     header_buf_counter_f <= header_buf_counter_next;
    197447 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #463, Match #464, Match #465, Match #470, Match #471] Lines: 17020-17021
    17020 | always @ (posedge clk)
    17021 |   q[SIZE-1:0] <= rst_l ? ((en) ? din[SIZE-1:0] : q[SIZE-1:0]) : {SIZE{1'b0}} ;

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #479, Match #480, Match #481, Match #482, Match #483] Lines: 6783-6790
    6783 | always @ (posedge clk)
    6784 | begin
    6785 |     sram_req_address_reg <= sram_req_address_reg_next;
    6786 |     sram_req_sramid_reg <= sram_req_sramid_reg_next;
    6787 |     sram_data_reg <= sram_data_reg_next;
    6788 |     sram_req_bsel_reg <= sram_req_bsel_reg_next;
    6789 |     sram_req_rw <= sram_req_rw_next;
    6790 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10227, Match #10228] Lines: 305810-305814
    305810 | always @ (posedge rclk)
    305811 | begin
    305812 |     snap_data <= snap_data_next;
    305813 |     rtap_sscan_snap_f <= rtap_sscan_snap;
    305814 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10394, Match #10395, Match #10396, Match #10397] Lines: 83449-83465
    83449 | always @ (posedge clk)
    83450 | begin
    83451 |    if (!reset_l)
    83452 |    begin
    83453 |       // only resetting important variables
    83454 |       bist_id_reg <= 0;
    83455 |       bist_state <= BIST_STATE_INIT;
    83456 |    end
    83457 |    else
    83458 |    begin
    83459 |       bist_data_reg <= bist_data_reg_next;
    83460 |       bist_state <= bist_state_next;
    83461 |       bist_address_reg <= bist_address_reg_next;
    83462 |       bist_bsel_reg <= bist_bsel_reg_next;
    83463 |       bist_id_reg <= bist_id_reg_next;
    83464 |    end
    83465 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1154, Match #1155] Lines: 190841-190845
    190841 | always @ (posedge clk)
    190842 | begin
    190843 |     smc_rd_diag_en_buf_S4_f <= smc_rd_diag_en_buf_S4_next;
    190844 |     smc_rd_en_buf_S4_f <= smc_rd_en_buf_S4_next;
    190845 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1063] Lines: 197309-197312
    197309 | always @ (posedge clk)
    197310 | begin
    197311 |     msg_state_f <= msg_state_next;
    197312 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #764, Match #768] Lines: 4311-4323
    4311 | always @ (posedge MEMCLK)
    4312 | begin
    4313 |    if (!RESET_N)
    4314 |    begin
    4315 |       bist_index <= 0;
    4316 |       init_done <= 0;
    4317 |    end
    4318 |    else
    4319 |    begin
    4320 |       bist_index <= bist_index_next;
    4321 |       init_done <= init_done_next;
    4322 |    end
    4323 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1073] Lines: 194294-194297
    194294 | always @ (posedge clk)
    194295 | begin
    194296 |     tag_data_buf_S2_f <= tag_data_buf_S2_next;
    194297 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1, Match #117, Match #118, Match #119, Match #120, Match #121, Match #146, Match #147, Match #148, Match #149, Match #150, Match #172, Match #173, Match #174, Match #175, Match #176, Match #198, Match #199, Match #2, Match #200, Match #201, Match #202, Match #236, Match #237, Match #238, Match #239, Match #240, Match #262, Match #263, Match #264, Match #265, Match #266, Match #27, Match #28, Match #29, Match #291, Match #292, Match #293, Match #294, Match #295, Match #3, Match #30, Match #31, Match #317, Match #318, Match #319, Match #320, Match #321, Match #343, Match #344, Match #345, Match #346, Match #347, Match #381, Match #382, Match #383, Match #384, Match #385, Match #4, Match #407, Match #408, Match #409, Match #410, Match #411, Match #5, Match #53, Match #54, Match #55, Match #56, Match #57, Match #91, Match #92, Match #93, Match #94, Match #95] Lines: 294-312
     294 | always @ (posedge clk)
     295 | begin
     296 | 	if(reset)
     297 | 	begin
     298 | 	   count_f <= BUFFER_SIZE;
     299 | 	   yummy_f <= 1'b0;
     300 | 	   valid_f <= 1'b0;
     301 | 	   is_one_f <= (BUFFER_SIZE == 1);
     302 | 	   is_two_or_more_f <= (BUFFER_SIZE >= 2);
     303 | 	end
     304 | 	else
     305 | 	begin
     306 | 	   count_f <= count_temp;
     307 | 	   yummy_f <= yummy;
     308 | 	   valid_f <= valid;
     309 | 	   is_one_f         <= top_bits_zero_temp & count_temp[0];
     310 |    	   is_two_or_more_f <= ~top_bits_zero_temp;
     311 | 	end
     312 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10212] Lines: 2822-2828
    2822 |     always @ (posedge clk)
    2823 |     begin
    2824 |         if (~rst_n)
    2825 |             esl_htsm_sliding_thread_f <= 1'b0;
    2826 |         else
    2827 |             esl_htsm_sliding_thread_f <= esl_htsm_sliding_thread_next;
    2828 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1038] Lines: 201517-201520
    201517 | always @ (posedge clk)
    201518 | begin
    201519 |     state_data_buf_S2_f <= state_data_buf_S2_next;
    201520 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1071] Lines: 197679-197720
    197679 | always @ (posedge clk)
    197680 | begin
    197681 |     if (!rst_n)
    197682 |     begin
    197683 |         data_buf_mem_f[0] <= 0;
    197684 |         data_buf_mem_f[1] <= 0;
    197685 |         data_buf_mem_f[2] <= 0;
    197686 |         data_buf_mem_f[3] <= 0;
    197687 |         data_buf_mem_f[4] <= 0;
    197688 |         data_buf_mem_f[5] <= 0;
    197689 |         data_buf_mem_f[6] <= 0;
    197690 |         data_buf_mem_f[7] <= 0;
    197691 |         data_buf_mem_f[8] <= 0;
    197692 |         data_buf_mem_f[9] <= 0;
    197693 |         data_buf_mem_f[10] <= 0;
    197694 |         data_buf_mem_f[11] <= 0;
    197695 |         data_buf_mem_f[12] <= 0;
    197696 |         data_buf_mem_f[13] <= 0;
    197697 |         data_buf_mem_f[14] <= 0;
    197698 |         data_buf_mem_f[15] <= 0;
    197699 | 
    197700 |     end
    197701 |     else if (msg_data_valid_in && msg_data_ready_in)
    197702 |     begin
    197703 |         data_buf_mem_f[data_wr_ptr_f] <= msg_data_in;
    197704 | 
    197705 | 
    197706 | 
    197707 | 
    197708 | 
    197709 | 
    197710 | 
    197711 | 
    197712 |     end
    197713 |     else
    197714 |     begin
    197715 |         data_buf_mem_f[data_wr_ptr_f] <=  data_buf_mem_f[data_wr_ptr_f];
    197716 | 
    197717 | 
    197718 | 
    197719 |     end
    197720 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #491] Lines: 6445-6448
    6445 | always @ (posedge clk)
    6446 | begin
    6447 |     judi_op_val_ff <= judi_op_val_f;
    6448 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1032] Lines: 205118-205121
    205118 | always @ (posedge clk)
    205119 | begin
    205120 |     entry_used_f <= entry_used_next;
    205121 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1149] Lines: 189282-189285
    189282 | always @ (posedge clk)
    189283 | begin
    189284 |     stall_before_S2_f <= stall_before_S2_next;
    189285 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9638, Match #9639, Match #9640, Match #9641] Lines: 249107-249143
    249107 | always @ (posedge clk)
    249108 | begin
    249109 |   // if (!rst_l)
    249110 |   // begin
    249111 |   //   lsu_ctl_reg0 <= 0;
    249112 |   // end
    249113 |   // else
    249114 |   begin
    249115 |     if (rtap_lsu_ctlbits_wr_en[0])
    249116 |       lsu_ctl_reg0[13:0] <= rtap_lsu_ctlbits_data[13:0];
    249117 |     if (lsuctl_ctlbits_wr_en[0])
    249118 |       lsu_ctl_reg0[3:0] <= lsuctl_ctlbits0_wr_data_din[3:0];
    249119 |     if (lsu_ctl_state_wr_en[0])
    249120 |       lsu_ctl_reg0[13:4] <= lsu_ctl_reg0_din[9:0];
    249121 | 
    249122 |     if (rtap_lsu_ctlbits_wr_en[1])
    249123 |       lsu_ctl_reg1[13:0] <= rtap_lsu_ctlbits_data[13:0];
    249124 |     if (lsuctl_ctlbits_wr_en[1])
    249125 |       lsu_ctl_reg1[3:0] <= lsuctl_ctlbits1_wr_data_din[3:0];
    249126 |     if (lsu_ctl_state_wr_en[1])
    249127 |       lsu_ctl_reg1[13:4] <= lsu_ctl_reg1_din[9:0];
    249128 | 
    249129 |     if (rtap_lsu_ctlbits_wr_en[2])
    249130 |       lsu_ctl_reg2[13:0] <= rtap_lsu_ctlbits_data[13:0];
    249131 |     if (lsuctl_ctlbits_wr_en[2])
    249132 |       lsu_ctl_reg2[3:0] <= lsuctl_ctlbits2_wr_data_din[3:0];
    249133 |     if (lsu_ctl_state_wr_en[2])
    249134 |       lsu_ctl_reg2[13:4] <= lsu_ctl_reg2_din[9:0];
    249135 | 
    249136 |     if (rtap_lsu_ctlbits_wr_en[3])
    249137 |       lsu_ctl_reg3[13:0] <= rtap_lsu_ctlbits_data[13:0];
    249138 |     if (lsuctl_ctlbits_wr_en[3])
    249139 |       lsu_ctl_reg3[3:0] <= lsuctl_ctlbits3_wr_data_din[3:0];
    249140 |     if (lsu_ctl_state_wr_en[3])
    249141 |       lsu_ctl_reg3[13:4] <= lsu_ctl_reg3_din[9:0];
    249142 |   end
    249143 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11859, Match #11999, Match #12091, Match #12165] Lines: 2388-2390
    2388 |   always @(posedge clk) begin
    2389 |     wr_addr <= save_addr;
    2390 |   end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #12189, Match #12190, Match #12197, Match #12202, Match #12203, Match #12205, Match #12206] Lines: 42385-42395
    42385 | 	always @(posedge clk) begin
    42386 | 	  swap_global_d1 <= (sehold ? (swap_global_d1 & rst_tri_en) :
    42387 | 		  rml_irf_swap_global);
    42388 | 	  swap_global_d2 <= swap_global_d1_vld;
    42389 | 	  global_tid_d1[1:0] <= (sehold ? global_tid_d1[1:0] :
    42390 | 		  rml_irf_global_tid[1:0]);
    42391 | 	  global_tid_d2[1:0] <= global_tid_d1[1:0];
    42392 | 	  old_agp_d1[1:0] <= (sehold ? old_agp_d1[1:0] : rml_irf_old_agp[1:0]);
    42393 | 	  new_agp_d1[1:0] <= (sehold ? new_agp_d1[1:0] : rml_irf_new_agp[1:0]);
    42394 | 	  new_agp_d2[1:0] <= new_agp_d1[1:0];
    42395 | 	end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #478] Lines: 6367-6373
    6367 | always @ (posedge clk)
    6368 | begin
    6369 |     if (!rst_n)
    6370 |         sram_res_val_f <= 1'b0;
    6371 |     else
    6372 |         sram_res_val_f <= sram_res_val;
    6373 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1078] Lines: 194343-194346
    194343 | always @ (posedge clk)
    194344 | begin
    194345 |     state_data_buf_S2_f <= state_data_buf_S2_next;
    194346 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9863, Match #9864, Match #9865, Match #9866] Lines: 272093-272108
    272093 | always @ (posedge clk)
    272094 | begin
    272095 | 
    272096 |   ld_data_msb_w0_g[7:0] <= ld_data_msb_w0_m[7:0];
    272097 | 
    272098 | 
    272099 |   ld_data_msb_w1_g[7:0] <= ld_data_msb_w1_m[7:0];
    272100 | 
    272101 | 
    272102 |   ld_data_msb_w2_g[7:0] <= ld_data_msb_w2_m[7:0];
    272103 | 
    272104 | 
    272105 |   ld_data_msb_w3_g[7:0] <= ld_data_msb_w3_m[7:0];
    272106 | 
    272107 | 
    272108 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1220, Match #1221, Match #1222, Match #1223, Match #1224, Match #1225] Lines: 158341-158346
    158341 | always @ (posedge clk)
    158342 | begin
    158343 |     chipid_f <= chipid_next;
    158344 |     x_f <= x_next;
    158345 |     y_f <= y_next;
    158346 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1039, Match #1041, Match #1042, Match #1043, Match #1044, Match #1045, Match #1047] Lines: 201412-201442
    201412 | always @ (posedge clk)
    201413 | begin
    201414 |     if (!rst_n)
    201415 |     begin
    201416 |         addr_S2_f <= 0;
    201417 |         mshrid_S2_f <= 0;
    201418 |         src_chipid_S2_f <= 0;
    201419 |         src_x_S2_f <= 0;
    201420 |         src_y_S2_f <= 0;
    201421 |         src_fbits_S2_f <= 0;
    201422 |         sdid_S2_f <= 0;
    201423 |         lsid_S2_f <= 0;
    201424 |         mshr_way_S2_f <= 0;
    201425 |         msg_subline_id_S2_f <= 0;
    201426 |         mshr_miss_lsid_S2_f <= 0;
    201427 |     end
    201428 |     else if (!stall_S2)
    201429 |     begin
    201430 |         addr_S2_f <= addr_S1;
    201431 |         mshrid_S2_f <= mshrid_S1;
    201432 |         src_chipid_S2_f <= src_chipid_S1;
    201433 |         src_x_S2_f <= src_x_S1;
    201434 |         src_y_S2_f <= src_y_S1;
    201435 |         src_fbits_S2_f <= src_fbits_S1;
    201436 |         sdid_S2_f <= sdid_S1;
    201437 |         lsid_S2_f <= lsid_S1;
    201438 |         mshr_way_S2_f <= mshr_way_S1;
    201439 |         msg_subline_id_S2_f <= msg_subline_id_S1;
    201440 |         mshr_miss_lsid_S2_f <= mshr_miss_lsid_S1;
    201441 |     end
    201442 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6541] Lines: 130391-130394
    130391 | always @ (posedge clk)
    130392 | begin
    130393 |     refill_req_buf_counter <= refill_req_buf_counter_next;
    130394 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #9393, Match #9400, Match #9401, Match #9402, Match #9403, Match #9404] Lines: 94154-94176
    94154 | always @(posedge clk)
    94155 | 		begin
    94156 | 			pgnum_g[29:0] <= pgnum_m[29:0];
    94157 | 			// rm hold on these inputs.
    94158 | 			cache_set_vld_g[4-1:0]  	<= cache_set_vld[4-1:0] ;
    94159 | 			// cache_ptag_w0_g[29:0] 	<= cache_ptag_w0[29:0] ;
    94160 | 			// cache_ptag_w1_g[29:0] 	<= cache_ptag_w1[29:0] ;
    94161 | 			// cache_ptag_w2_g[29:0] 	<= cache_ptag_w2[29:0] ;
    94162 | 			// cache_ptag_w3_g[29:0] 	<= cache_ptag_w3[29:0] ;
    94163 | 
    94164 |  cache_ptag_w0_g[(29+1)-1:0]   <= cache_ptag_w0[(29+1)-1:0];
    94165 | 
    94166 | 
    94167 |  cache_ptag_w1_g[(29+1)-1:0]   <= cache_ptag_w1[(29+1)-1:0];
    94168 | 
    94169 | 
    94170 |  cache_ptag_w2_g[(29+1)-1:0]   <= cache_ptag_w2[(29+1)-1:0];
    94171 | 
    94172 | 
    94173 |  cache_ptag_w3_g[(29+1)-1:0]   <= cache_ptag_w3[(29+1)-1:0];
    94174 | 
    94175 | 
    94176 | 		end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #11140] Lines: 303571-303577
    303571 |     always @ (posedge rclk)
    303572 |     begin
    303573 |         if (rtap_ifu_pc_wr_en[1])
    303574 |             brtrp_target_pc_f[1] <= 1'b1;
    303575 |         else
    303576 |             brtrp_target_pc_f[1] <= brtrp_target_pc_bf[1];
    303577 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6488] Lines: 113941-113947
    113941 | always @ (posedge clk)
    113942 | begin
    113943 |     if (!rst_n)
    113944 |       is_message_new <= 1'b1;
    113945 |     else
    113946 |       is_message_new <= is_message_new_next;
    113947 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10210] Lines: 3492-3629
    3492 |     always @ *
    3493 |     begin
    3494 |         // LFSR should always be running
    3495 |         esl_rtsm_lfsr_step = 1'b1;
    3496 | 
    3497 |         // Counter should never be running (always clear)
    3498 |         esl_rtsm_timeout_counter_step = 1'b0;
    3499 |         esl_rtsm_timeout_counter_clear = 1'b1;
    3500 |         esl_rtsm_timeout_counter_set = 1'b0;
    3501 | 
    3502 |         // Never use offset register
    3503 |         esl_rtsm_pc_va_diff_offset_we = 1'b0;
    3504 |         esl_rtsm_pc_va_diff_offset_clear = 1'b1;
    3505 | 
    3506 |         // Never use shift register
    3507 |         esl_rtsm_timeout_shiftreg_step = 1'b0;
    3508 |         esl_rtsm_timeout_shiftreg_set = 1'b1;
    3509 | 
    3510 |         // Doesn't really matter what we set this to
    3511 |         // as we never check whether counter times out
    3512 |         esl_rtsm_timeout_counter_cmp_config = 1'b1;
    3513 | 
    3514 |         // Look for trigger in diverged state
    3515 |         if (esl_rtsm_trigger && (esl_state_f == DIVERGED))
    3516 |         begin
    3517 |             // If at least one thread is not ready, we will just wait
    3518 |             // TODO: We may want to change this
    3519 |             if (!(swl_esl_thr_sprdy_or_urdy[0] && swl_esl_thr_sprdy_or_urdy[1]))
    3520 |             begin
    3521 |                 esl_rtsm_state_next = DIVERGED;
    3522 |                 esl_rtsm_fcl_nextthr_bf = 4'b0000;
    3523 |                 esl_rtsm_fcl_switch_bf = 1'b0;
    3524 |                 esl_rtsm_fcl_ntr_s = 1'b1; // Note: this switches out any running threads
    3525 |             end
    3526 |             // Otherwise, both threads are ready
    3527 |             else
    3528 |             begin
    3529 |                 // If both instructions are not ready, we will just wait
    3530 |                 // TODO: We may want to change this
    3531 |                 if (!(fcl_esl_tinst_vld_s[0] && fcl_esl_tinst_vld_s[1]))
    3532 |                 begin
    3533 |                     esl_rtsm_state_next = DIVERGED;
    3534 |                     // If both instructions are not ready, alternate fetching threads
    3535 |                     if (!fcl_esl_tinst_vld_s[0] && !fcl_esl_tinst_vld_s[1])
    3536 |                     begin
    3537 |                         if (fcl_esl_thr_f == 4'b0001)
    3538 |                             esl_rtsm_fcl_nextthr_bf = 4'b0010;
    3539 |                         else
    3540 |                             esl_rtsm_fcl_nextthr_bf = 4'b0001;
    3541 |                     end
    3542 |                     // If only thr0 instruction is not ready, select it
    3543 |                     else if(!fcl_esl_tinst_vld_s[0])
    3544 |                     begin
    3545 |                         esl_rtsm_fcl_nextthr_bf = 4'b0001;
    3546 |                     end
    3547 |                     // If only thr1 instruction is not ready, select it
    3548 |                     else if (!fcl_esl_tinst_vld_s[1])
    3549 |                     begin
    3550 |                         esl_rtsm_fcl_nextthr_bf = 4'b0010;
    3551 |                     end
    3552 |                     esl_rtsm_fcl_switch_bf = 1'b1;
    3553 |                     esl_rtsm_fcl_ntr_s = 1'b1;
    3554 |                 end
    3555 |                 // Otherwise, both threads are ready and both instructions are ready
    3556 |                 else
    3557 |                 begin
    3558 |                     // Check if instructions match or opcodes match
    3559 |                     if (esl_tirs_eql_s || esl_ops_eql_s)
    3560 |                     begin
    3561 |                         // If phys address of PCs are equal,
    3562 |                         // we have converged
    3563 |                         if (esl_pcs_pa_eql_s && !esl_unresolved_br && !esl_brtrp_target_pc_bf_f)
    3564 |                             esl_rtsm_state_next = CONVERGED_DRAFT;
    3565 |                         // Otherwise, we will just draft these
    3566 |                         // instructions and come back to diverged
    3567 |                         else
    3568 |                             esl_rtsm_state_next = DIVERGED_DRAFT;
    3569 | 
    3570 |                         // Select thr0 for next cycle
    3571 |                         esl_rtsm_fcl_nextthr_bf = 4'b0001;
    3572 |                         esl_rtsm_fcl_switch_bf = 1'b1;
    3573 |                         esl_rtsm_fcl_ntr_s = 1'b1;
    3574 |                     end
    3575 |                     else
    3576 |                     begin
    3577 |                         // Always stay in diverged state
    3578 |                         esl_rtsm_state_next = DIVERGED;
    3579 |                         // Select random thread
    3580 |                         if (pseudo_rand_f)
    3581 |                             esl_rtsm_fcl_nextthr_bf = 4'b0010;
    3582 |                         else
    3583 |                             esl_rtsm_fcl_nextthr_bf = 4'b0001;
    3584 |                         esl_rtsm_fcl_switch_bf = 1'b1;
    3585 |                         esl_rtsm_fcl_ntr_s = 1'b1;
    3586 |                     end
    3587 |                 end
    3588 |             end
    3589 |         end
    3590 |         else if (esl_rtsm_trigger && (esl_state_f == DIVERGED_DIFFERENT_CODE_RCFG0))
    3591 |         begin
    3592 |             // Try to recover
    3593 |             esl_rtsm_state_next = DIVERGED;
    3594 |             esl_rtsm_fcl_nextthr_bf = 4'b0000;
    3595 |             esl_rtsm_fcl_switch_bf = 1'b0;
    3596 |             esl_rtsm_fcl_ntr_s = 1'b0;
    3597 |         end
    3598 |         else if (esl_rtsm_trigger && (esl_state_f == RCFG1))
    3599 |         begin
    3600 |             // Try to recover
    3601 |             esl_rtsm_state_next = DIVERGED;
    3602 |             esl_rtsm_fcl_nextthr_bf = 4'b0000;
    3603 |             esl_rtsm_fcl_switch_bf = 1'b0;
    3604 |             esl_rtsm_fcl_ntr_s = 1'b0;
    3605 |         end
    3606 |         else if (esl_rtsm_trigger && (esl_state_f == RCFG2))
    3607 |         begin
    3608 |             // Try to recover
    3609 |             esl_rtsm_state_next = DIVERGED;
    3610 |             esl_rtsm_fcl_nextthr_bf = 4'b0000;
    3611 |             esl_rtsm_fcl_switch_bf = 1'b0;
    3612 |             esl_rtsm_fcl_ntr_s = 1'b0;
    3613 |         end
    3614 |         else if (esl_rtsm_trigger && (esl_state_f == RCFG3))
    3615 |         begin
    3616 |             // Try to recover
    3617 |             esl_rtsm_state_next = DIVERGED;
    3618 |             esl_rtsm_fcl_nextthr_bf = 4'b0000;
    3619 |             esl_rtsm_fcl_switch_bf = 1'b0;
    3620 |             esl_rtsm_fcl_ntr_s = 1'b0;
    3621 |         end
    3622 |         else
    3623 |         begin
    3624 |             esl_rtsm_state_next = 3'bx;
    3625 |             esl_rtsm_fcl_nextthr_bf = 4'bxxxx;
    3626 |             esl_rtsm_fcl_switch_bf = 1'bx;
    3627 |             esl_rtsm_fcl_ntr_s = 1'bx;
    3628 |         end
    3629 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1218] Lines: 184018-184041
    184018 | always @ (posedge clk)
    184019 | begin
    184020 |     if (!rst_n)
    184021 |     begin
    184022 |         data_mem_f[0] <= {120+2{1'b0}};
    184023 |         data_mem_f[1] <= {120+2{1'b0}};
    184024 |         data_mem_f[2] <= {120+2{1'b0}};
    184025 |         data_mem_f[3] <= {120+2{1'b0}};
    184026 |         data_mem_f[4] <= {120+2{1'b0}};
    184027 |         data_mem_f[5] <= {120+2{1'b0}};
    184028 |         data_mem_f[6] <= {120+2{1'b0}};
    184029 |         data_mem_f[7] <= {120+2{1'b0}};
    184030 | 
    184031 |     end
    184032 |     else if (wr_data_en)
    184033 |     begin
    184034 |         data_mem_f[wr_index_in] <= (data_mem_f[wr_index_in] & (~data_mask_in))
    184035 |                                  | (data_in & data_mask_in);
    184036 |     end
    184037 |     else
    184038 |     begin
    184039 |         data_mem_f[wr_index_in] <= data_mem_f[wr_index_in];
    184040 |     end
    184041 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6386, Match #6387, Match #6389, Match #6391, Match #6393, Match #6398, Match #6400, Match #6401, Match #6403, Match #6405, Match #6407, Match #6409, Match #6411, Match #6414, Match #6416, Match #6417, Match #6419, Match #6422, Match #6424, Match #6425, Match #6427, Match #6432, Match #6434, Match #6436, Match #6437, Match #6438, Match #6444, Match #6445, Match #6448, Match #6449, Match #6455, Match #6456, Match #6458, Match #6460, Match #6462] Lines: 144975-145061
    144975 | always @ (posedge clk)
    144976 | begin
    144977 |     if (!rst_n)
    144978 |     begin
    144979 |         val_s2 <= 1'b0;
    144980 |         threadid_s2 <= 0;
    144981 | mshrid_s2 <= 0;
    144982 | address_s2 <= 0;
    144983 | non_cacheable_s2 <= 0;
    144984 | size_s2 <= 0;
    144985 | prefetch_s2 <= 0;
    144986 | l1_replacement_way_s2 <= 0;
    144987 | l2_miss_s2 <= 0;
    144988 | f4b_s2 <= 0;
    144989 | predecode_noc2_inval_s2 <= 0;
    144990 | predecode_fwd_subcacheline_vector_s2 <= 0;
    144991 | lrsc_flag_write_op_s2 <= 0;
    144992 | blockstore_s2 <= 0;
    144993 | blockstoreinit_s2 <= 0;
    144994 | predecode_reqtype_s2 <= 0;
    144995 | decoder_dtag_operation_s2 <= 0;
    144996 | wmt_write_op_s2 <= 0;
    144997 | wmt_compare_op_s2 <= 0;
    144998 | lruarray_write_op_s2 <= 0;
    144999 | csm_op_s2 <= 0;
    145000 | config_op_s2 <= 0;
    145001 | wmt_read_op_s2 <= 0;
    145002 | noc2_src_homeid_s2 <= 0;
    145003 | hmt_fill_homeid_s2 <= 0;
    145004 | s3_mshr_operation_s2 <= 0;
    145005 | cpx_operation_s2 <= 0;
    145006 | noc1_operation_s2 <= 0;
    145007 | noc3_operations_s2 <= 0;
    145008 | mesi_read_op_s2 <= 0;
    145009 | mesi_write_op_s2 <= 0;
    145010 | dcache_operation_s2 <= 0;
    145011 | s2_mshr_operation_s2 <= 0;
    145012 | pcx_ack_stage_s2 <= 0;
    145013 | noc2_ack_stage_s2 <= 0;
    145014 | noc2_ack_state_s2 <= 0;
    145015 | csm_pcx_data_s2 <= 0;
    145016 | hmt_op_s2 <= 0;
    145017 | 
    145018 |     end
    145019 |     else
    145020 |     begin
    145021 |         val_s2 <= val_s2_next;
    145022 |         threadid_s2 <= threadid_s2_next;
    145023 | mshrid_s2 <= mshrid_s2_next;
    145024 | address_s2 <= address_s2_next;
    145025 | non_cacheable_s2 <= non_cacheable_s2_next;
    145026 | size_s2 <= size_s2_next;
    145027 | prefetch_s2 <= prefetch_s2_next;
    145028 | l1_replacement_way_s2 <= l1_replacement_way_s2_next;
    145029 | l2_miss_s2 <= l2_miss_s2_next;
    145030 | f4b_s2 <= f4b_s2_next;
    145031 | predecode_noc2_inval_s2 <= predecode_noc2_inval_s2_next;
    145032 | predecode_fwd_subcacheline_vector_s2 <= predecode_fwd_subcacheline_vector_s2_next;
    145033 | lrsc_flag_write_op_s2 <= lrsc_flag_write_op_s2_next;
    145034 | blockstore_s2 <= blockstore_s2_next;
    145035 | blockstoreinit_s2 <= blockstoreinit_s2_next;
    145036 | predecode_reqtype_s2 <= predecode_reqtype_s2_next;
    145037 | decoder_dtag_operation_s2 <= decoder_dtag_operation_s2_next;
    145038 | wmt_write_op_s2 <= wmt_write_op_s2_next;
    145039 | wmt_compare_op_s2 <= wmt_compare_op_s2_next;
    145040 | lruarray_write_op_s2 <= lruarray_write_op_s2_next;
    145041 | csm_op_s2 <= csm_op_s2_next;
    145042 | config_op_s2 <= config_op_s2_next;
    145043 | wmt_read_op_s2 <= wmt_read_op_s2_next;
    145044 | noc2_src_homeid_s2 <= noc2_src_homeid_s2_next;
    145045 | hmt_fill_homeid_s2 <= hmt_fill_homeid_s2_next;
    145046 | s3_mshr_operation_s2 <= s3_mshr_operation_s2_next;
    145047 | cpx_operation_s2 <= cpx_operation_s2_next;
    145048 | noc1_operation_s2 <= noc1_operation_s2_next;
    145049 | noc3_operations_s2 <= noc3_operations_s2_next;
    145050 | mesi_read_op_s2 <= mesi_read_op_s2_next;
    145051 | mesi_write_op_s2 <= mesi_write_op_s2_next;
    145052 | dcache_operation_s2 <= dcache_operation_s2_next;
    145053 | s2_mshr_operation_s2 <= s2_mshr_operation_s2_next;
    145054 | pcx_ack_stage_s2 <= pcx_ack_stage_s2_next;
    145055 | noc2_ack_stage_s2 <= noc2_ack_stage_s2_next;
    145056 | noc2_ack_state_s2 <= noc2_ack_state_s2_next;
    145057 | csm_pcx_data_s2 <= csm_pcx_data_s2_next;
    145058 | hmt_op_s2 <= hmt_op_s2_next;
    145059 | 
    145060 |     end
    145061 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #10216] Lines: 102673-102679
    102673 |     always @ (posedge clk)
    102674 |     begin
    102675 |         if (~rst_n | esl_pc_va_diff_offset_clear)
    102676 |             esl_pc_va_diff_offset_f <= 50'b0;
    102677 |         else if (esl_pc_va_diff_offset_we)
    102678 |             esl_pc_va_diff_offset_f <= esl_pc_va_diff_s;
    102679 |     end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #6494, Match #6495, Match #6496, Match #6497, Match #6498, Match #6499] Lines: 152907-152968
    152907 | always @ (posedge clk)
    152908 | begin
    152909 |    if (!rst_n)
    152910 |    begin
    152911 |       command_buffer[0] <= 0;
    152912 | command_buffer_val[0] <= 0;
    152913 | command_buffer[1] <= 0;
    152914 | command_buffer_val[1] <= 0;
    152915 | command_buffer[2] <= 0;
    152916 | command_buffer_val[2] <= 0;
    152917 | command_buffer[3] <= 0;
    152918 | command_buffer_val[3] <= 0;
    152919 | command_buffer[4] <= 0;
    152920 | command_buffer_val[4] <= 0;
    152921 | command_buffer[5] <= 0;
    152922 | command_buffer_val[5] <= 0;
    152923 | command_buffer[6] <= 0;
    152924 | command_buffer_val[6] <= 0;
    152925 | command_buffer[7] <= 0;
    152926 | command_buffer_val[7] <= 0;
    152927 | data_buffer[0] <= 0;
    152928 | data_buffer[1] <= 0;
    152929 | 
    152930 |       data_wrindex <= 0;
    152931 |       command_wrindex <= 0;
    152932 |       command_rdindex <= 0;
    152933 |    end
    152934 |    else
    152935 |    begin
    152936 |       // for (i = 0; i < `NOC1_BUFFER_NUM_SLOTS; i = i + 1)
    152937 |       // begin
    152938 |       //     command_buffer[i] <= command_buffer_next[i];
    152939 |       //     command_buffer_val[i] <= command_buffer_val_next[i];
    152940 |       // end
    152941 |       // for (i = 0; i < `NOC1_BUFFER_NUM_DATA_SLOTS; i = i + 1)
    152942 |       // begin
    152943 |       //     data_buffer[i] <= data_buffer_next[i];
    152944 |       // end
    152945 |       command_buffer[0] <= command_buffer_next[0];
    152946 | command_buffer_val[0] <= command_buffer_val_next[0];
    152947 | command_buffer[1] <= command_buffer_next[1];
    152948 | command_buffer_val[1] <= command_buffer_val_next[1];
    152949 | command_buffer[2] <= command_buffer_next[2];
    152950 | command_buffer_val[2] <= command_buffer_val_next[2];
    152951 | command_buffer[3] <= command_buffer_next[3];
    152952 | command_buffer_val[3] <= command_buffer_val_next[3];
    152953 | command_buffer[4] <= command_buffer_next[4];
    152954 | command_buffer_val[4] <= command_buffer_val_next[4];
    152955 | command_buffer[5] <= command_buffer_next[5];
    152956 | command_buffer_val[5] <= command_buffer_val_next[5];
    152957 | command_buffer[6] <= command_buffer_next[6];
    152958 | command_buffer_val[6] <= command_buffer_val_next[6];
    152959 | command_buffer[7] <= command_buffer_next[7];
    152960 | command_buffer_val[7] <= command_buffer_val_next[7];
    152961 | data_buffer[0] <= data_buffer_next[0];
    152962 | data_buffer[1] <= data_buffer_next[1];
    152963 | 
    152964 |       data_wrindex <= data_wrindex_next;
    152965 |       command_wrindex <= command_wrindex_next;
    152966 |       command_rdindex <= command_rdindex_next;
    152967 |    end
    152968 | end

=== Merged Finding: Cwe1271 | tile ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-components: Match #1214] Lines: 185669-185687
    185669 | always @ (posedge clk)
    185670 | begin
    185671 |     if (!rst_n)
    185672 |     begin
    185673 |         data_buf_mem_f[0] <= 0;
    185674 |         data_buf_mem_f[1] <= 0;
    185675 |         data_buf_mem_f[2] <= 0;
    185676 |         data_buf_mem_f[3] <= 0;
    185677 | 
    185678 |     end
    185679 |     else if (msg_data_valid_in && msg_data_ready_in)
    185680 |     begin
    185681 |         data_buf_mem_f[data_wr_ptr_f] <= msg_data_in;
    185682 |     end
    185683 |     else
    185684 |     begin
    185685 |         data_buf_mem_f[data_wr_ptr_f] <= data_buf_mem_f[data_wr_ptr_f];
    185686 |     end
    185687 | end

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #150] Lines: 63222-63223
    63222 |   always @(posedge lfextclk)
    63223 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_14  <= _06755_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #504] Lines: 57275-57276
    57275 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.counter_trgt  <= 16'h0008;
    57276 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.counter_trgt  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.counter_trgt_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #78] Lines: 65165-65166
    65165 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.scale  <= 4'h0;
    65166 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.scale  <= _06935_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1139] Lines: 40324-40325
    40324 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ir_muldiv_b2b_dfflr.qout_r  <= 1'h0;
    40325 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ir_muldiv_b2b_dfflr.qout_r  <= _01805_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #553] Lines: 55862-55863
    55862 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.do_rx  <= 1'h0;
    55863 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.do_rx  <= _04773_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #452] Lines: 58017-58018
    58017 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_fifo_i.pointer_in  <= 4'h0;
    58018 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_fifo_i.pointer_in  <= _05666_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #848] Lines: 43863-43864
    43863 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sda_oen  <= 1'h1;
    43864 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sda_oen  <= _02993_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1218] Lines: 38781-38782
    38781 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    38782 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.fifo_rf[3].fifo_rf_dffl.qout_r  <= _01021_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #220] Lines: 62857-62858
    62857 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[5].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62858 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[5].u_LevelGateway_1_1.inFlight  <= _06534_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #602] Lines: 54940-54941
    54940 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch1.r_comp  <= 16'h0000;
    54941 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch1.r_comp  <= _04374_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #803] Lines: 44223-44224
    44223 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch2_mode  <= 3'h0;
    44224 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch2_mode  <= _03266_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #608] Lines: 54850-54851
    54850 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_prescaler.r_presc  <= 8'h00;
    54851 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_prescaler.r_presc  <= _04299_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #341] Lines: 59765-59766
    59765 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.rxen  <= 1'h0;
    59766 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.rxen  <= _06235_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #575] Lines: 55279-55280
    55279 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_prescaler.r_presc  <= 8'h00;
    55280 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_prescaler.r_presc  <= _04612_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1118] Lines: 40815-40816
    40815 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.dly_flush_dfflr.clk )
    40816 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.u_e203_ifetch_rsp_bypbuf.u_bypbuf_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02047_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #357] Lines: 59028-59029
    59028 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_cs_id  <= 1'h0;
    59029 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_cs_id  <= _06210_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1008] Lines: 42054-42055
    42054 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= 1'h0;
    42055 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= _02480_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #92] Lines: 65108-65109
    65108 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wantSleep  <= 1'h0;
    65109 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wantSleep  <= _06926_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #678] Lines: 53966-53967
    53966 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_oldval  <= 1'h0;
    53967 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_oldval  <= _03653_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1155] Lines: 40137-40138
    40137 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40138 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[30].rfno0.rf_dffl.qout_r  <= _01719_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #808] Lines: 44208-44209
    44208 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch1_lut  <= 16'h0000;
    44209 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch1_lut  <= _03263_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1065] Lines: 41512-41513
    41512 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.sbuf_cnt_dfflr.qout_r  <= 2'h0;
    41513 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.sbuf_cnt_dfflr.qout_r  <= _02294_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1000] Lines: 42095-42096
    42095 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= 1'h0;
    42096 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= _02490_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #798] Lines: 44238-44239
    44238 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch3_th  <= 16'h0000;
    44239 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch3_th  <= _03269_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #839] Lines: 43596-43597
    43596 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.ld  <= 1'h0;
    43597 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.ld  <= _02960_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #689] Lines: 53811-53812
    53811 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_counter  <= 16'h0000;
    53812 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_counter  <= _03534_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1129] Lines: 40403-40404
    40403 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.u_e203_ifu_litebpu.rs1xn_rdrf_dfflrs.qout_r  <= 1'h0;
    40404 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.u_e203_ifu_litebpu.rs1xn_rdrf_dfflrs.qout_r  <= _01842_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1122] Lines: 40786-40787
    40786 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.req_lane_cross_dfflr.qout_r  <= 1'h0;
    40787 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.req_lane_cross_dfflr.qout_r  <= _02040_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #130] Lines: 64850-64851
    64850 |   always @(posedge lfextclk)
    64851 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_queue_1.ram_mask[0]  <= _06898_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1256] Lines: 37823-37824
    37823 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.qout_r  <= 1'h0;
    37824 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #986] Lines: 42252-42253
    42252 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.dat_dfflr.qout_r  <= 65'h00000000000000000;
    42253 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.dat_dfflr.qout_r  <= _02514_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #897] Lines: 43157-43158
    43157 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.fSCL  <= 3'h7;
    43158 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.fSCL  <= _02809_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #276] Lines: 60323-60324
    60323 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.apb_enable_dfflr.qout_r  <= 1'h0;
    60324 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.apb_enable_dfflr.qout_r  <= _06392_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #449] Lines: 58029-58030
    58029 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.baud_cnt  <= 16'h0000;
    58030 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.baud_cnt  <= _05677_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #47] Lines: 65522-65523
    65522 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.buf_dat_dfflr.qout_r  <= 41'h00000000000;
    65523 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.buf_dat_dfflr.qout_r  <= _07053_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #363] Lines: 59015-59016
    59015 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.a_address  <= 30'h00000000;
    59016 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.a_address  <= _06171_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #862] Lines: 43729-43730
    43729 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cmd_ack  <= 1'h0;
    43730 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cmd_ack  <= _02991_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1269] Lines: 55675-55676
    55675 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _16315_ <= 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
    55676 |     else _16315_ <= _04707_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1001] Lines: 42091-42092
    42091 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= 1'h0;
    42092 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= _02489_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1099] Lines: 41103-41104
    41103 |   always @*
    41104 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_dtcm_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_sirv_1cyc_sram_ctrl.u_ram_clkgate.enb  = _02160_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #336] Lines: 59796-59797
    59796 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.txq.T_29  <= 3'h0;
    59797 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.txq.T_29  <= _06242_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1023] Lines: 41831-41832
    41831 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_wdata_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    41832 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_wdata_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02355_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #279] Lines: 60302-60303
    60302 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    60303 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _06385_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #679] Lines: 53963-53964
    53963 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_mode  <= 3'h0;
    53964 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_mode  <= _03655_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #676] Lines: 53975-53976
    53975 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_prescaler.event_o  <= 1'h0;
    53976 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_prescaler.event_o  <= _03672_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #882] Lines: 42954-42955
    42954 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.dcnt  <= 3'h0;
    42955 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.dcnt  <= _02701_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #503] Lines: 57278-57279
    57278 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.data_int  <= 32'd0;
    57279 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.data_int  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.data_int_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #253] Lines: 62681-62682
    62681 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62682 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.inFlight  <= _06490_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #103] Lines: 65075-65076
    65075 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_7  <= 9'h1c0;
    65076 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_7  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_34 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #559] Lines: 55661-55662
    55661 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_rd  <= 1'h0;
    55662 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_rd  <= _04653_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #713] Lines: 44493-44494
    44493 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_presc  <= 8'h00;
    44494 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_presc  <= _03337_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #498] Lines: 57357-57358
    57357 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.tx_CS  <= 1'h0;
    57358 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.tx_CS  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.tx_NS ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1060] Lines: 41539-41540
    41539 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_aon_rtctoggle_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    41540 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_aon_rtctoggle_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.io_rtc_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1224] Lines: 38729-38730
    38729 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_muldiv.part_remd_sft1_dfflr.qout_r  <= 1'h0;
    38730 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_muldiv.part_remd_sft1_dfflr.qout_r  <= _01006_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1075] Lines: 41472-41473
    41472 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.gen_rowbuf[2].rowbuf_dfflr.qout_r  <= 32'd0;
    41473 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.gen_rowbuf[2].rowbuf_dfflr.qout_r  <= _02284_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #338] Lines: 59787-59788
    59787 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.rxq.maybe_full  <= 1'h0;
    59788 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.rxq.maybe_full  <= _06239_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #139] Lines: 64821-64822
    64821 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.AsyncResetRegVec_1.reg_0.q  <= 1'h0;
    64822 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.AsyncResetRegVec_1.reg_0.q  <= _06886_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #977] Lines: 42319-42320
    42319 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42320 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02528_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1167] Lines: 40101-40102
    40101 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40102 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[1].rfno0.rf_dffl.qout_r  <= _01707_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #597] Lines: 54991-54992
    54991 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch2.r_is_2nd_event  <= 1'h0;
    54992 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch2.r_is_2nd_event  <= _04408_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1009] Lines: 42050-42051
    42050 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= 1'h0;
    42051 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= _02479_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #426] Lines: 58345-58346
    58345 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_fifo_i.pointer_out  <= 4'h0;
    58346 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_fifo_i.pointer_out  <= _05860_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #461] Lines: 57906-57907
    57906 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.CS  <= 3'h0;
    57907 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.CS  <= _05597_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1257] Lines: 58294-58295
    58294 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _17658_ <= 128'h00000000000000000000000000000000;
    58295 |     else _17658_ <= _05842_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #206] Lines: 62927-62928
    62927 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_wdg_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    62928 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_wdg_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_wdg_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1113] Lines: 40924-40925
    40924 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.excl_addr_dffl.qout_r  <= 32'd0;
    40925 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.excl_addr_dffl.qout_r  <= _02100_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #215] Lines: 62881-62882
    62881 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[7].irq_prio_dfflr.qout_r  <= 3'h0;
    62882 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[7].irq_prio_dfflr.qout_r  <= _06540_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1033] Lines: 41777-41778
    41777 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    41778 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02343_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1258] Lines: 58176-58177
    58176 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _17566_ <= 144'h000000000000000000000000000000000000;
    58177 |     else _17566_ <= _05760_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #365] Lines: 58960-58961
    58960 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.T_1512  <= 24'h000000;
    58961 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.T_1512  <= _06163_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #694] Lines: 53746-53747
    53746 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch3.r_comp_op  <= 3'h0;
    53747 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch3.r_comp_op  <= _03508_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #132] Lines: 64846-64847
    64846 |   always @(posedge lfextclk)
    64847 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_queue_1.ram_data[0]  <= _06895_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #663] Lines: 54133-54134
    54133 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch2.r_is_2nd_event  <= 1'h0;
    54134 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch2.r_is_2nd_event  <= _03782_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #712] Lines: 44496-44497
    44496 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_rst  <= 1'h0;
    44497 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_rst  <= _03331_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #409] Lines: 58458-58459
    58458 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_2_dfflr.qout_r  <= 1'h0;
    58459 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_2_dfflr.qout_r  <= _05910_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #658] Lines: 54184-54185
    54184 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch3.r_value  <= 1'h0;
    54185 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch3.r_value  <= _03817_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #355] Lines: 59034-59035
    59034 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_dla_cssck  <= 8'h01;
    59035 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_dla_cssck  <= _06213_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #382] Lines: 58865-58866
    58865 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    58866 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _06142_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1226] Lines: 38721-38722
    38721 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_muldiv.muldiv_state_dfflr.qout_r  <= 3'h0;
    38722 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_muldiv.muldiv_state_dfflr.qout_r  <= _01004_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1133] Lines: 40348-40349
    40348 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.pc_dfflr.qout_r  <= 32'd0;
    40349 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.pc_dfflr.qout_r  <= _01811_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #203] Lines: 62941-62942
    62941 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_10.q  <= 1'h0;
    62942 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_10.q  <= _06553_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1061] Lines: 41529-41530
    41529 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_srams.u_e203_itcm_ram.u_e203_itcm_gnrl_ram.u_sirv_sim_ram.clk )
    41530 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_srams.u_e203_itcm_ram.u_e203_itcm_gnrl_ram.u_sirv_sim_ram.addr_r  <= _02300_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1003] Lines: 42072-42073
    42072 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    42073 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02485_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #14] Lines: 65664-65665
    65664 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_jtag_ResetCatchAndSync_3_1.reset_n_catch_reg.reg_1.q  <= 1'h0;
    65665 |     else \u_e203_subsys_top.u_sirv_debug_module.u_jtag_ResetCatchAndSync_3_1.reset_n_catch_reg.reg_1.q  <= _07084_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #257] Lines: 62661-62662
    62661 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_o_irq.plic_irq_o_dffr.qout_r  <= 1'h0;
    62662 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_o_irq.plic_irq_o_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_o_irq.plic_irq_o_dffr.dnxt ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #443] Lines: 58123-58124
    58123 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.rx_fifo_clr_q  <= 1'h0;
    58124 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.rx_fifo_clr_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.rx_fifo_clr_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #50] Lines: 65497-65498
    65497 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    65498 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #978] Lines: 42310-42311
    42310 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_aw_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    42311 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_aw_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02527_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1180] Lines: 40029-40030
    40029 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40030 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[1].rdidx_dfflrs.qout_r  <= _01663_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1260] Lines: 57969-57970
    57969 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _17432_ <= 128'h00000000000000000000000000000000;
    57970 |     else _17432_ <= _05647_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #362] Lines: 59018-59019
    59018 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.a_size  <= 3'h0;
    59019 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.a_size  <= _06230_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #392] Lines: 58817-58818
    58817 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= 1'h0;
    58818 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= _06130_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #62] Lines: 65431-65432
    65431 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.stickyBusyReg  <= 1'h0;
    65432 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.stickyBusyReg  <= _07003_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #324] Lines: 59603-59604
    59603 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_data_proto  <= 2'h0;
    59604 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_data_proto  <= _06228_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #836] Lines: 43350-43351
    43350 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.interrupt_o  <= 1'h0;
    43351 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.interrupt_o  <= _02894_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #684] Lines: 53826-53827
    53826 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_sawtooth  <= 1'h1;
    53827 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_sawtooth  <= _03542_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #455] Lines: 57958-57959
    57958 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.reg_data  <= 8'hff;
    57959 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.reg_data  <= _05596_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #207] Lines: 62924-62925
    62924 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_wdg_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    62925 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_wdg_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.ip ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #824] Lines: 43950-43951
    43950 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.r_event_sync_0  <= 2'h0;
    43951 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.r_event_sync_0  <= _03068_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1] Lines: 65730-65731
    65730 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[5].ram_dfflr.qout_r  <= 32'd0;
    65731 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[5].ram_dfflr.qout_r  <= _07107_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #976] Lines: 42323-42324
    42323 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    42324 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02529_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #718] Lines: 44478-44479
    44478 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch3_mode  <= 3'h0;
    44479 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch3_mode  <= _03351_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #514] Lines: 56786-56787
    56786 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_rxfifo.pointer_out  <= 4'h0;
    56787 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_rxfifo.pointer_out  <= _05023_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #199] Lines: 62957-62958
    62957 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_14.q  <= 1'h0;
    62958 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_14.q  <= _06557_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #984] Lines: 42258-42259
    42258 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    42259 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.i_rdy_dfflr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #399] Lines: 58498-58499
    58498 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_OD_1_dfflrs.qout_r  <= 1'h1;
    58499 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_OD_1_dfflrs.qout_r  <= _05920_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #240] Lines: 62749-62750
    62749 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[15].irq_pend_dfflr.qout_r  <= 1'h0;
    62750 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[15].irq_pend_dfflr.qout_r  <= _06507_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #396] Lines: 58510-58511
    58510 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.plloutdiv_dfflr.qout_r  <= 6'h00;
    58511 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.plloutdiv_dfflr.qout_r  <= _05923_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1031] Lines: 41796-41797
    41796 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= 1'h0;
    41797 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= _02347_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #584] Lines: 55116-55117
    55116 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_start  <= 16'h0000;
    55117 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_start  <= _04477_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #567] Lines: 55637-55638
    55637 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_data_len  <= 16'h0000;
    55638 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_data_len  <= _04664_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #37] Lines: 65568-65569
    65568 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    65569 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #599] Lines: 54985-54986
    54985 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch2.r_comp_op  <= 3'h0;
    54986 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch2.r_comp_op  <= _04411_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1174] Lines: 40080-40081
    40080 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40081 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[13].rfno0.rf_dffl.qout_r  <= _01700_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #596] Lines: 54994-54995
    54994 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch2.r_value  <= 1'h0;
    54995 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch2.r_value  <= _04407_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #558] Lines: 55664-55665
    55664 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_swrst  <= 1'h0;
    55665 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_swrst  <= _04652_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1042] Lines: 41727-41728
    41727 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_ar_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    41728 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_ar_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02332_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #346] Lines: 59061-59062
    59061 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_sck_pha  <= 1'h0;
    59062 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_sck_pha  <= _06209_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #97] Lines: 65093-65094
    65093 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_3  <= 9'h030;
    65094 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_3  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_22 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #361] Lines: 59021-59022
    59021 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.a_source  <= 7'h00;
    59022 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.a_source  <= _06231_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #833] Lines: 43365-43366
    43365 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.r_ctrl  <= 8'h00;
    43366 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.r_ctrl  <= _02882_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #219] Lines: 62861-62862
    62861 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[6].irq_pend_dfflr.qout_r  <= 1'h0;
    62862 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[6].irq_pend_dfflr.qout_r  <= _06535_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #51] Lines: 65494-65495
    65494 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    65495 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.i_rdy_dfflr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #420] Lines: 58386-58387
    58386 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.reg_data  <= 8'hff;
    58387 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.reg_data  <= _05866_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #40] Lines: 65559-65560
    65559 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.dat_dfflr.qout_r  <= 36'h000000000;
    65560 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.dat_dfflr.qout_r  <= _07061_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1176] Lines: 40074-40075
    40074 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40075 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[11].rfno0.rf_dffl.qout_r  <= _01698_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #217] Lines: 62873-62874
    62873 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[6].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62874 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[6].u_LevelGateway_1_1.inFlight  <= _06538_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #268] Lines: 60376-60377
    60376 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    60377 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _06404_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #135] Lines: 64806-64807
    64806 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.ip  <= 1'h0;
    64807 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.ip  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.elapsed_0 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #265] Lines: 60388-60389
    60388 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    60389 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _06407_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #924] Lines: 42652-42653
    42652 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.gpio_padcfg  <= 192'h082082082082082082082082082082082082082082082082;
    42653 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.gpio_padcfg  <= _02651_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #21] Lines: 65634-65635
    65634 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_4.q  <= 1'h0;
    65635 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_4.q  <= _07077_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #381] Lines: 58868-58869
    58868 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    58869 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.fifo_rf[1].fifo_rf_dffl.qout_r  <= _06143_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #246] Lines: 62717-62718
    62717 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[13].irq_pend_dfflr.qout_r  <= 1'h0;
    62718 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[13].irq_pend_dfflr.qout_r  <= _06499_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1086] Lines: 41250-41251
    41250 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_itcm_icb_lsu2itcm_n2w.fifo_dp_1.u_sirv_gnrl_n2w_fifo.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    41251 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_itcm_icb_lsu2itcm_n2w.fifo_dp_1.u_sirv_gnrl_n2w_fifo.dp_gt_0.vld_dfflr.qout_r  <= _02201_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #746] Lines: 44394-44395
    44394 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch3_lut  <= 16'h0000;
    44395 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch3_lut  <= _03325_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #328] Lines: 59591-59592
    59591 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_addr_proto  <= 2'h0;
    59592 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_addr_proto  <= _06224_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #949] Lines: 42482-42483
    42482 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42483 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02566_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #655] Lines: 54243-54244
    54243 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_direction  <= 1'h0;
    54244 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_direction  <= _03849_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #2] Lines: 65726-65727
    65726 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[4].ram_dfflr.qout_r  <= 32'd0;
    65727 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[4].ram_dfflr.qout_r  <= _07106_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #445] Lines: 58061-58062
    58061 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.reg_data  <= 8'hff;
    58062 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.reg_data  <= _05671_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #390] Lines: 58824-58825
    58824 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    58825 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _06132_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1267] Lines: 56741-56742
    56741 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _16725_ <= 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
    56742 |     else _16725_ <= _05051_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1126] Lines: 40771-40772
    40771 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.dly_flush_dfflr.clk )
    40772 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.icb_addr_2_1_dffl.qout_r  <= _02036_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #190] Lines: 62993-62994
    62993 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_5.q  <= 1'h0;
    62994 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_5.q  <= _06566_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #453] Lines: 57973-57974
    57973 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_fifo_i.elements  <= 5'h00;
    57974 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_fifo_i.elements  <= _05660_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #410] Lines: 58454-58455
    58454 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_1_dfflr.qout_r  <= 1'h1;
    58455 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_1_dfflr.qout_r  <= _05909_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #344] Lines: 59067-59068
    59067 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_wm_rx  <= 4'h0;
    59068 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_wm_rx  <= _06218_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #369] Lines: 58987-58988
    58987 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.Repeater_5_1.full  <= 1'h0;
    58988 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.Repeater_5_1.full  <= _06167_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #801] Lines: 44229-44230
    44229 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch3_flt  <= 2'h0;
    44230 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch3_flt  <= _03272_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #146] Lines: 63230-63231
    63230 |   always @(posedge lfextclk)
    63231 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_3  <= _06744_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #46] Lines: 65526-65527
    65526 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.buf_vld_dfflr.qout_r  <= 1'h0;
    65527 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.buf_vld_dfflr.qout_r  <= _07054_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #704] Lines: 53608-53609
    53608 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch0.r_is_2nd_event  <= 1'h0;
    53609 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch0.r_is_2nd_event  <= _03397_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #844] Lines: 43555-43556
    43555 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.c_state  <= 5'h00;
    43556 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.c_state  <= _02962_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #761] Lines: 44349-44350
    44349 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_update  <= 1'h0;
    44350 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_update  <= _03276_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #256] Lines: 62665-62666
    62665 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.irq_thod_dfflr.qout_r  <= 3'h0;
    62666 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.irq_thod_dfflr.qout_r  <= _06486_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #280] Lines: 60298-60299
    60298 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    60299 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _06384_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1115] Lines: 40827-40828
    40827 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.u_e203_ifetch_rsp_bypbuf.u_bypbuf_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    40828 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.u_e203_ifetch_rsp_bypbuf.u_bypbuf_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02050_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #992] Lines: 42219-42220
    42219 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.buf_vld_dfflr.qout_r  <= 1'h0;
    42220 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.buf_vld_dfflr.qout_r  <= _02507_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #957] Lines: 42435-42436
    42435 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42436 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02554_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1124] Lines: 40778-40779
    40778 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.dly_flush_dfflr.clk )
    40779 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.leftover_dffl.qout_r  <= _02038_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #635] Lines: 54511-54512
    54511 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch1.r_comp  <= 16'h0000;
    54512 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch1.r_comp  <= _04061_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1091] Lines: 41129-41130
    41129 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_tmr_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    41130 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_tmr_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_tmr_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1108] Lines: 41001-41002
    41001 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.u_lsu_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    41002 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.u_lsu_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= _02129_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #707] Lines: 44511-44512
    44511 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_update  <= 1'h0;
    44512 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_update  <= _03330_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1104] Lines: 41074-41075
    41074 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    41075 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02153_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1142] Lines: 40312-40313
    40312 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ifu_lo_ir_dfflr.qout_r  <= 16'h0000;
    40313 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ifu_lo_ir_dfflr.qout_r  <= _01802_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #652] Lines: 54252-54253
    54252 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_pending_update  <= 1'h0;
    54253 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_pending_update  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.s_pending_update ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #938] Lines: 42556-42557
    42556 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    42557 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02585_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #326] Lines: 59597-59598
    59597 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_cmd_en  <= 1'h1;
    59598 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_cmd_en  <= _06223_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #741] Lines: 44409-44410
    44409 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_in_sel  <= 8'h00;
    44410 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_in_sel  <= _03306_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #747] Lines: 44391-44392
    44391 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch3_flt  <= 2'h0;
    44392 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch3_flt  <= _03326_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #835] Lines: 43353-43354
    43353 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.irq_flag  <= 1'h0;
    43354 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.irq_flag  <= _02893_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #54] Lines: 65484-65485
    65484 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.buf_nrdy_dfflr.qout_r  <= 1'h0;
    65485 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.buf_nrdy_dfflr.qout_r  <= _07044_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #594] Lines: 55036-55037
    55036 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch3.r_comp  <= 16'h0000;
    55037 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch3.r_comp  <= _04446_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #613] Lines: 54821-54822
    54821 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_mode  <= 3'h0;
    54822 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_mode  <= _04281_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #82] Lines: 65119-65120
    65119 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.T_164  <= 5'h00;
    65120 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.T_164  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.GEN_6 [4:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #131] Lines: 64848-64849
    64848 |   always @(posedge lfextclk)
    64849 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_queue_1.ram_index[0]  <= _06892_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #861] Lines: 43732-43733
    43732 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cmd_stop  <= 1'h0;
    43733 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cmd_stop  <= _03030_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1020] Lines: 41859-41860
    41859 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= 3'h0;
    41860 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= _02364_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #650] Lines: 54258-54259
    54258 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_start  <= 16'h0000;
    54259 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_start  <= _03851_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #600] Lines: 54946-54947
    54946 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch1.r_value  <= 1'h0;
    54947 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch1.r_value  <= _04371_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #759] Lines: 44355-44356
    44355 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch0_flt  <= 2'h0;
    44356 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch0_flt  <= _03314_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #751] Lines: 44379-44380
    44379 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch2_flt  <= 2'h0;
    44380 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch2_flt  <= _03322_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #404] Lines: 58478-58479
    58478 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_7_dfflr.qout_r  <= 1'h0;
    58479 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_7_dfflr.qout_r  <= _05915_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #287] Lines: 60255-60256
    60255 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    60256 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.u_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _06373_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #275] Lines: 60333-60334
    60333 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    60334 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.u_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _06393_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #295] Lines: 60009-60010
    60009 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.state  <= 2'h0;
    60010 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.state  <= _06311_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #30] Lines: 65598-65599
    65598 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_13.q  <= 1'h0;
    65599 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_13.q  <= _07068_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #293] Lines: 60216-60217
    60216 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    60217 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.u_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _06363_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #770] Lines: 44322-44323
    44322 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_in_clk  <= 1'h0;
    44323 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_in_clk  <= _03281_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #903] Lines: 43119-43120
    43119 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cmd_stop  <= 1'h0;
    43120 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cmd_stop  <= _02831_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #952] Lines: 42470-42471
    42470 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42471 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02563_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #814] Lines: 44190-44191
    44190 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_arm  <= 1'h0;
    44191 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_arm  <= _03251_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #501] Lines: 57312-57313
    57312 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.counter  <= 16'h0000;
    57313 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.counter  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.counter_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #935] Lines: 42589-42590
    42589 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.interrupt  <= 1'h0;
    42590 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.interrupt  <= _02597_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #816] Lines: 44184-44185
    44184 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_event_sel_2  <= 4'h0;
    44185 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_event_sel_2  <= _03356_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #877] Lines: 42740-42741
    42740 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.irq_flag  <= 1'h0;
    42741 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.irq_flag  <= _02694_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1012] Lines: 41887-41888
    41887 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    41888 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02372_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #572] Lines: 55622-55623
    55622 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_clk_div  <= 8'h00;
    55623 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_clk_div  <= _04659_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #322] Lines: 59609-59610
    59609 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_pad_code  <= 8'h00;
    59610 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_pad_code  <= _06226_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #912] Lines: 42717-42718
    42717 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.al  <= 1'h0;
    42718 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.al  <= _02690_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #699] Lines: 53659-53660
    53659 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch1.r_value  <= 1'h0;
    53660 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch1.r_value  <= _03432_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #91] Lines: 64903-64904
    64903 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aon_io_wdog_rst ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.wdog_reset_r_r  <= 1'h1;
    64904 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.wdog_reset_r_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.wdog_reset_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #76] Lines: 65255-65256
    65255 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.qout_r  <= 1'h0;
    65256 |     else \u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.qout_r  <= _06967_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1229] Lines: 38503-38504
    38503 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_lsuagu.unalgn_flg_dffl.qout_r  <= 1'h0;
    38504 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_lsuagu.unalgn_flg_dffl.qout_r  <= _00883_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #991] Lines: 42223-42224
    42223 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.i_rdy_dfflr.qout_r  <= 1'h0;
    42224 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.i_rdy_dfflr.qout_r  <= _02508_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1177] Lines: 40071-40072
    40071 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40072 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[10].rfno0.rf_dffl.qout_r  <= _01697_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #811] Lines: 44199-44200
    44199 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch0_mode  <= 3'h0;
    44200 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch0_mode  <= _03258_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1206] Lines: 39217-39218
    39217 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.itcmnohold_dfflr.qout_r  <= 32'd0;
    39218 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.itcmnohold_dfflr.qout_r  <= _01237_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #725] Lines: 44457-44458
    44457 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch1_th  <= 16'h0000;
    44458 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch1_th  <= _03342_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1016] Lines: 41871-41872
    41871 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    41872 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.fifo_rf[3].fifo_rf_dffl.qout_r  <= _02368_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #288] Lines: 60245-60246
    60245 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.apb_enable_dfflr.qout_r  <= 1'h0;
    60246 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.apb_enable_dfflr.qout_r  <= _06372_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #633] Lines: 54517-54518
    54517 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch1.r_value  <= 1'h0;
    54518 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch1.r_value  <= _04058_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #222] Lines: 62845-62846
    62845 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[5].irq_pend_dfflr.qout_r  <= 1'h0;
    62846 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[5].irq_pend_dfflr.qout_r  <= _06531_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1243] Lines: 38046-38047
    38046 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_biu_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.clk )
    38047 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _00659_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1153] Lines: 40143-40144
    40143 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40144 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[3].rfno0.rf_dffl.qout_r  <= _01721_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #29] Lines: 65602-65603
    65602 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_14.q  <= 1'h0;
    65603 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_14.q  <= _07069_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #6] Lines: 65710-65711
    65710 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[0].ram_dfflr.qout_r  <= 32'd0;
    65711 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[0].ram_dfflr.qout_r  <= _07102_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #12] Lines: 65676-65677
    65676 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.dcause_dfflr.qout_r  <= 3'h0;
    65677 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.dcause_dfflr.qout_r  <= _07087_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #60] Lines: 65451-65452
    65451 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.qout_r  <= 36'h000000000;
    65452 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.qout_r  <= _07037_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #953] Lines: 42466-42467
    42466 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42467 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.u_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02562_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #53] Lines: 65488-65489
    65488 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.dat_dfflr.qout_r  <= 41'h00000000000;
    65489 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.dat_dfflr.qout_r  <= _07045_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #921] Lines: 42689-42690
    42689 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_in  <= 32'd0;
    42690 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_in  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_sync1 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #720] Lines: 44472-44473
    44472 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch3_flt  <= 2'h0;
    44473 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch3_flt  <= _03353_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #793] Lines: 44253-44254
    44253 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_rst  <= 1'h0;
    44254 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_rst  <= _03250_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #962] Lines: 42400-42401
    42400 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    42401 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02545_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1217] Lines: 38785-38786
    38785 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    38786 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _01022_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1200] Lines: 39240-39241
    39240 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mie_dfflr.qout_r  <= 32'd0;
    39241 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mie_dfflr.qout_r  <= _01242_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1073] Lines: 41480-41481
    41480 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.lbuf_cnt_dfflr.qout_r  <= 2'h0;
    41481 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.lbuf_cnt_dfflr.qout_r  <= _02286_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #929] Lines: 42624-42625
    42624 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_out  <= 32'd0;
    42625 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_out  <= _02616_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1038] Lines: 41759-41760
    41759 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= 1'h0;
    41760 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= _02338_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #236] Lines: 62769-62770
    62769 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[16].irq_prio_dfflr.qout_r  <= 3'h0;
    62770 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[16].irq_prio_dfflr.qout_r  <= _06512_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #261] Lines: 62642-62643
    62642 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_i_irq.plic_irq_i_dffr.qout_r  <= 17'h00000;
    62643 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_i_irq.plic_irq_i_dffr.qout_r  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.interrupt , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.interrupt , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.interrupt_o , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.interrupt_o , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.events_o , \u_e203_subsys_top.u_e203_subsys_main.qspi2_irq , \u_e203_subsys_top.u_e203_subsys_main.qspi1_irq , \u_e203_subsys_top.u_e203_subsys_main.qspi0_irq , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.event_o , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.event_o , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.event_o , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_rtc_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_wdg_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r , 1'h0 };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #950] Lines: 42478-42479
    42478 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    42479 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02565_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #216] Lines: 62877-62878
    62877 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[7].irq_pend_dfflr.qout_r  <= 1'h0;
    62878 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[7].irq_pend_dfflr.qout_r  <= _06539_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1111] Lines: 40938-40939
    40938 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.excl_addr_dffl.clk )
    40939 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.u_e203_lsu_splt_stage.dp_gt_0.dat_dfflr.qout_r  <= _02104_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #554] Lines: 55720-55721
    55720 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_rxfifo.pointer_out  <= 4'h0;
    55721 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_rxfifo.pointer_out  <= _04679_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1164] Lines: 40110-40111
    40110 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40111 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[22].rfno0.rf_dffl.qout_r  <= _01710_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #356] Lines: 59031-59032
    59031 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_cs_mode  <= 2'h0;
    59032 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_cs_mode  <= _06212_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #384] Lines: 58858-58859
    58858 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= 1'h0;
    58859 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= _06140_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #81] Lines: 65122-65123
    65122 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.T_167  <= 26'h0000000;
    65123 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.T_167  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.GEN_7 [25:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #263] Lines: 60394-60395
    60394 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_rtc_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    60395 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_rtc_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_rtc_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #152] Lines: 63218-63219
    63218 |   always @(posedge lfextclk)
    63219 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_12  <= _06753_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1002] Lines: 42076-42077
    42076 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42077 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02486_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #988] Lines: 42232-42233
    42232 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    42233 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #473] Lines: 57707-57708
    57707 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.bit_done  <= 1'h0;
    57708 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.bit_done  <= _05483_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #705] Lines: 53605-53606
    53605 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch0.r_comp  <= 16'h0000;
    53606 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch0.r_comp  <= _03399_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1251] Lines: 37840-37841
    37840 |   always @*
    37841 |     if (!\u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.u_ifu_clkgate.enb  = _00554_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #495] Lines: 57410-57411
    57410 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_txfifo.pointer_out  <= 4'h0;
    57411 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_txfifo.pointer_out  <= _05275_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1125] Lines: 40775-40776
    40775 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.icb_state_dfflr.qout_r  <= 2'h0;
    40776 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.icb_state_dfflr.qout_r  <= _02037_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #970] Lines: 42356-42357
    42356 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42357 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02537_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #884] Lines: 42948-42949
    42948 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.core_cmd  <= 4'h0;
    42949 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.core_cmd  <= _02758_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1097] Lines: 41111-41112
    41111 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_dbg_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    41112 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_dbg_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_dbg_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #722] Lines: 44466-44467
    44466 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch2_mode  <= 3'h0;
    44467 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch2_mode  <= _03347_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #327] Lines: 59594-59595
    59594 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_cmd_code  <= 8'h03;
    59595 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_cmd_code  <= _06222_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #958] Lines: 42431-42432
    42431 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42432 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02553_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #164] Lines: 63190-63191
    63190 |   always @(posedge lfextclk)
    63191 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.bootrom_deglitch.T_8  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.bootrom_deglitch.io_d ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1070] Lines: 41492-41493
    41492 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.rcv_data_buf_valid_dfflr.qout_r  <= 1'h0;
    41493 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.rcv_data_buf_valid_dfflr.qout_r  <= _02289_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #75] Lines: 65259-65260
    65259 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.dm_halt_int_gen[0].dm_debint_dfflr.qout_r  <= 1'h0;
    65260 |     else \u_e203_subsys_top.u_sirv_debug_module.dm_halt_int_gen[0].dm_debint_dfflr.qout_r  <= _06968_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #634] Lines: 54514-54515
    54514 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch1.r_is_2nd_event  <= 1'h0;
    54515 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch1.r_is_2nd_event  <= _04059_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #545] Lines: 56206-56207
    56206 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.counter  <= 16'h0000;
    56207 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.counter  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.counter_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #31] Lines: 65594-65595
    65594 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_12.q  <= 1'h0;
    65595 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_12.q  <= _07067_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #155] Lines: 63212-63213
    63212 |   always @(posedge lfextclk)
    63213 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_0  <= _06741_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #430] Lines: 58283-58284
    58283 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.reg_data  <= 8'hff;
    58284 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.reg_data  <= _05791_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #32] Lines: 65590-65591
    65590 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_11.q  <= 1'h0;
    65591 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_11.q  <= _07066_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #967] Lines: 42373-42374
    42373 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_wdata_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42374 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_wdata_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02540_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #415] Lines: 58421-58422
    58421 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    58422 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _05898_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #880] Lines: 43057-43058
    43057 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.shift  <= 1'h0;
    43058 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.shift  <= _02760_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #896] Lines: 43160-43161
    43160 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.fSDA  <= 3'h7;
    43161 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.fSDA  <= _02810_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1089] Lines: 41206-41207
    41206 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.ifu_holdup_dffl.clk )
    41207 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_itcm_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.qout_r  <= _02191_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #110] Lines: 65054-65055
    65054 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_0  <= 9'h0f0;
    65055 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_0  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_27 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #542] Lines: 56241-56242
    56241 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.rx_CS  <= 2'h0;
    56242 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.rx_CS  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.rx_NS ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #726] Lines: 44454-44455
    44454 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch1_mode  <= 3'h0;
    44455 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch1_mode  <= _03343_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #7] Lines: 65696-65697
    65696 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.step_dfflr.qout_r  <= 1'h0;
    65697 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.step_dfflr.qout_r  <= _07092_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #379] Lines: 58876-58877
    58876 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    58877 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _06145_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #398] Lines: 58502-58503
    58502 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_RESET_dfflrs.qout_r  <= 1'h0;
    58503 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_RESET_dfflrs.qout_r  <= _05921_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #479] Lines: 57636-57637
    57636 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.reg_rx_sync  <= 3'h7;
    57637 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.reg_rx_sync  <= _05404_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #156] Lines: 63209-63210
    63209 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.io_rtc_dffr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.io_rtc_dffr.qout_r  <= 1'h0;
    63210 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.io_rtc_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.io_rtc_dffr.dnxt ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #8] Lines: 65692-65693
    65692 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.halt_dfflr.qout_r  <= 1'h0;
    65693 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.halt_dfflr.qout_r  <= _07091_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1211] Lines: 39031-39032
    39031 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_commit.u_e203_exu_excp.wfi_halt_req_dfflr.qout_r  <= 1'h0;
    39032 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_commit.u_e203_exu_excp.wfi_halt_req_dfflr.qout_r  <= _01158_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1052] Lines: 41650-41651
    41650 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.hfextclk_rstsync.rst_n_a ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.hfextclk_rstsync.rst_sync_r  <= 2'h0;
    41651 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.hfextclk_rstsync.rst_sync_r  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.hfextclk_rstsync.rst_sync_r [0], 1'h1 };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #145] Lines: 63232-63233
    63232 |   always @(posedge lfextclk)
    63233 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_4  <= _06745_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #914] Lines: 42710-42711
    42710 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_iofcfg  <= 32'd0;
    42711 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_iofcfg  <= _02653_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #819] Lines: 44175-44176
    44175 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_event_en  <= 4'h0;
    44176 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_event_en  <= _03358_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #911] Lines: 42939-42940
    42939 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.ack_out  <= 1'h0;
    42940 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.ack_out  <= _02764_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #476] Lines: 57695-57696
    57695 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_fifo_i.pointer_out  <= 4'h0;
    57696 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_fifo_i.pointer_out  <= _05470_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #291] Lines: 60224-60225
    60224 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    60225 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _06365_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #79] Lines: 65155-65156
    65155 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.ip  <= 1'h0;
    65156 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.ip  <= _06938_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #955] Lines: 42443-42444
    42443 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42444 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02556_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1220] Lines: 38775-38776
    38775 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    38776 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.fifo_rf[1].fifo_rf_dffl.qout_r  <= _01019_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #772] Lines: 44316-44317
    44316 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch3_mode  <= 3'h0;
    44317 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch3_mode  <= _03297_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #52] Lines: 65491-65492
    65491 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.o_rdy_sync_dffr.qout_r  <= 1'h0;
    65492 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.o_rdy_sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #292] Lines: 60220-60221
    60220 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    60221 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _06364_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1158] Lines: 40128-40129
    40128 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40129 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[28].rfno0.rf_dffl.qout_r  <= _01716_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #648] Lines: 54386-54387
    54386 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_event  <= 1'h0;
    54387 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_event  <= _03959_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1185] Lines: 40013-40014
    40013 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40014 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[0].rdidx_dfflrs.qout_r  <= _01658_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #172] Lines: 63135-63136
    63135 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.vld_dfflr.qout_r  <= 1'h0;
    63136 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.vld_dfflr.qout_r  <= _06603_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1152] Lines: 40146-40147
    40146 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40147 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[4].rfno0.rf_dffl.qout_r  <= _01722_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #697] Lines: 53701-53702
    53701 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch2.r_comp  <= 16'h0000;
    53702 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch2.r_comp  <= _03471_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #752] Lines: 44376-44377
    44376 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch1_th  <= 16'h0000;
    44377 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch1_th  <= _03315_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #760] Lines: 44352-44353
    44352 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_arm  <= 1'h0;
    44353 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_arm  <= _03305_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #299] Lines: 60183-60184
    60183 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.setup_d  <= 1'h0;
    60184 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.setup_d  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.setup ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #85] Lines: 65189-65190
    65189 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_6_1.reg_0.q  <= 1'h0;
    65190 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_6_1.reg_0.q  <= _06943_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #787] Lines: 44271-44272
    44271 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_arm  <= 1'h0;
    44272 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_arm  <= _03278_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1264] Lines: 57526-57527
    57526 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _17114_ <= 144'h000000000000000000000000000000000000;
    57527 |     else _17114_ <= _05370_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #910] Lines: 43098-43099
    43098 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.al  <= 1'h0;
    43099 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.al  <= _02838_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1244] Lines: 38036-38037
    38036 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.outs_cnt_dfflr.qout_r  <= 1'h0;
    38037 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.outs_cnt_dfflr.qout_r  <= _00658_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #467] Lines: 57821-57822
    57821 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.trigger_level_q  <= 2'h0;
    57822 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.trigger_level_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.trigger_level_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #685] Lines: 53823-53824
    53823 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_pending_update  <= 1'h0;
    53824 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_pending_update  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.s_pending_update ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #116] Lines: 64900-64901
    64900 |   always @(posedge lfextclk)
    64901 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.rstcause_wdog_r  <= _06909_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1166] Lines: 40104-40105
    40104 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40105 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[20].rfno0.rf_dffl.qout_r  <= _01708_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1011] Lines: 42031-42032
    42031 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42032 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.qout_r  <= _02475_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1063] Lines: 41520-41521
    41520 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_sync_r  <= 2'h0;
    41521 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_sync_r  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_sync_r [0], 1'h1 };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #314] Lines: 60020-60021
    60020 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_122  <= 1'h0;
    60021 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_122  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.GEN_20 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #904] Lines: 43116-43117
    43116 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cmd_ack  <= 1'h0;
    43117 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cmd_ack  <= _02792_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1170] Lines: 40092-40093
    40092 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40093 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[17].rfno0.rf_dffl.qout_r  <= _01704_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #312] Lines: 60026-60027
    60026 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.buffer  <= 8'h00;
    60027 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.buffer  <= _06349_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #264] Lines: 60391-60392
    60391 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_rtc_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    60392 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_rtc_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.ip ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1242] Lines: 38050-38051
    38050 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    38051 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _00660_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #571] Lines: 55625-55626
    55625 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_clk_div_valid  <= 1'h0;
    55626 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_clk_div_valid  <= _04657_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #754] Lines: 44370-44371
    44370 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch1_lut  <= 16'h0000;
    44371 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch1_lut  <= _03317_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #574] Lines: 55616-55617
    55616 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_addr_len  <= 6'h00;
    55617 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_addr_len  <= _04663_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1007] Lines: 42057-42058
    42057 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42058 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02481_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #196] Lines: 62969-62970
    62969 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_17.q  <= 1'h0;
    62970 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_17.q  <= _06560_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #161] Lines: 63197-63198
    63197 |   always @(posedge lfextclk)
    63198 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.bootrom_deglitch.sync  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.bootrom_deglitch.T_9 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #891] Lines: 43247-43248
    43247 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sda_chk  <= 1'h0;
    43248 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sda_chk  <= _02795_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #595] Lines: 55033-55034
    55033 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch3.r_comp_op  <= 3'h0;
    55034 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch3.r_comp_op  <= _04447_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #56] Lines: 65465-65466
    65465 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    65466 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.vld_dfflr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #919] Lines: 42695-42696
    42695 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_inttype0  <= 32'd0;
    42696 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_inttype0  <= _02655_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #450] Lines: 58024-58025
    58024 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.CS  <= 3'h0;
    58025 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.CS  <= _05672_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #866] Lines: 43717-43718
    43717 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cSCL  <= 2'h0;
    43718 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cSCL  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cSCL [0], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_sync1 [14] };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1087] Lines: 41246-41247
    41246 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.ifu_holdup_dffl.clk )
    41247 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_itcm_icb_lsu2itcm_n2w.fifo_dp_1.u_sirv_gnrl_n2w_fifo.dp_gt_0.dat_dfflr.qout_r  <= _02200_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #763] Lines: 44343-44344
    44343 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_stop  <= 1'h0;
    44344 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_stop  <= _03275_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #778] Lines: 44298-44299
    44298 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch2_flt  <= 2'h0;
    44299 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch2_flt  <= _03295_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #671] Lines: 54037-54038
    54037 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch0.r_is_2nd_event  <= 1'h0;
    54038 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch0.r_is_2nd_event  <= _03710_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #764] Lines: 44340-44341
    44340 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_start  <= 1'h0;
    44341 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_start  <= _03274_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1100] Lines: 41101-41102
    41101 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_sirv_1cyc_sram_ctrl.u_e1_stage.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    41102 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_sirv_1cyc_sram_ctrl.u_e1_stage.dp_gt_0.vld_dfflr.qout_r  <= _02159_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #857] Lines: 43743-43744
    43743 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    43744 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.dout  <= _03040_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #185] Lines: 63064-63065
    63064 |   always @(posedge lfextclk)
    63065 |     \u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.qout_r  <= _06587_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #700] Lines: 53656-53657
    53656 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch1.r_is_2nd_event  <= 1'h0;
    53657 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch1.r_is_2nd_event  <= _03433_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1233] Lines: 38352-38353
    38352 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    38353 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.qout_r  <= _00812_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #757] Lines: 44361-44362
    44361 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch0_mode  <= 3'h0;
    44362 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch0_mode  <= _03312_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #792] Lines: 44256-44257
    44256 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_saw  <= 1'h1;
    44257 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_saw  <= _03255_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1068] Lines: 41500-41501
    41500 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.rowbuf_cnt_dfflr.qout_r  <= 2'h0;
    41501 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.rowbuf_cnt_dfflr.qout_r  <= _02291_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #218] Lines: 62865-62866
    62865 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[6].irq_prio_dfflr.qout_r  <= 3'h0;
    62866 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[6].irq_prio_dfflr.qout_r  <= _06536_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1013] Lines: 41883-41884
    41883 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 4'h0;
    41884 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02371_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1186] Lines: 40010-40011
    40010 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40011 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[0].rdfpu_dfflrs.qout_r  <= _01657_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #89] Lines: 65173-65174
    65173 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_2_1.reg_0.q  <= 1'h0;
    65174 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_2_1.reg_0.q  <= _06939_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #533] Lines: 56685-56686
    56685 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_addr  <= 32'd0;
    56686 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_addr  <= _05005_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #100] Lines: 65084-65085
    65084 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_0  <= 9'h1f0;
    65085 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_0  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_19 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #386] Lines: 58839-58840
    58839 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    58840 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _06136_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #573] Lines: 55619-55620
    55619 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_addr  <= 32'd0;
    55620 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_addr  <= _04661_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #564] Lines: 55646-55647
    55646 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_int_en  <= 1'h0;
    55647 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_int_en  <= _04669_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #157] Lines: 63206-63207
    63206 |   always @(posedge lfextclk)
    63207 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.dwakeup_deglitch.sync  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.dwakeup_deglitch.T_9 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #523] Lines: 56715-56716
    56715 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_int_th_rx  <= 5'h00;
    56716 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_int_th_rx  <= _05012_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #447] Lines: 58055-58056
    58055 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.parity_bit  <= 1'h0;
    58056 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.parity_bit  <= _05670_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #300] Lines: 60180-60181
    60180 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.scnt  <= 8'h00;
    60181 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.scnt  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.GEN_53 [7:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #702] Lines: 53650-53651
    53650 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch1.r_comp_op  <= 3'h0;
    53651 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch1.r_comp_op  <= _03436_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #11] Lines: 65680-65681
    65680 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.dpc_dfflr.qout_r  <= 32'd0;
    65681 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.dpc_dfflr.qout_r  <= _07088_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #297] Lines: 60190-60191
    60190 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.txd  <= 4'h0;
    60191 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.txd  <= _06354_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #963] Lines: 42396-42397
    42396 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42397 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02544_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #873] Lines: 42758-42759
    42758 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.r_tx  <= 8'h00;
    42759 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.r_tx  <= _02684_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #242] Lines: 62737-62738
    62737 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[14].irq_prio_dfflr.qout_r  <= 3'h0;
    62738 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[14].irq_prio_dfflr.qout_r  <= _06504_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #624] Lines: 54623-54624
    54623 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_controller.r_active  <= 1'h0;
    54624 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_controller.r_active  <= _04138_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #422] Lines: 58380-58381
    58380 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.parity_bit  <= 1'h0;
    58381 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.parity_bit  <= _05865_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1165] Lines: 40107-40108
    40107 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40108 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[21].rfno0.rf_dffl.qout_r  <= _01709_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1106] Lines: 41050-41051
    41050 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_dtcm_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    41051 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_dtcm_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= _02146_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #876] Lines: 42749-42750
    42749 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.r_cmd  <= 8'h00;
    42750 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.r_cmd  <= _02681_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #651] Lines: 54255-54256
    54255 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_sawtooth  <= 1'h1;
    54256 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_sawtooth  <= _03855_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #645] Lines: 54395-54396
    54395 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_oldval  <= 1'h0;
    54396 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_oldval  <= _03966_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #926] Lines: 42633-42634
    42633 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_iofcfg  <= 32'd0;
    42634 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_iofcfg  <= _02612_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #446] Lines: 58058-58059
    58058 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.reg_bit_count  <= 3'h0;
    58059 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.reg_bit_count  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.reg_bit_count_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1219] Lines: 38778-38779
    38778 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    38779 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.fifo_rf[2].fifo_rf_dffl.qout_r  <= _01020_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #691] Lines: 53755-53756
    53755 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch3.r_value  <= 1'h0;
    53756 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch3.r_value  <= _03504_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1090] Lines: 41163-41164
    41163 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.ifu_holdup_dffl.qout_r  <= 1'h0;
    41164 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.ifu_holdup_dffl.qout_r  <= _02176_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #832] Lines: 43368-43369
    43368 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.r_pre  <= 16'h0000;
    43369 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.r_pre  <= _02881_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #296] Lines: 60193-60194
    60193 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.xfr  <= 1'h0;
    60194 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.xfr  <= _06351_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #183] Lines: 63085-63086
    63085 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.buf_dat_dfflr.qout_r  <= 65'h00000000000000000;
    63086 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.buf_dat_dfflr.qout_r  <= _06594_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #0] Lines: 65734-65735
    65734 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[6].ram_dfflr.qout_r  <= 32'd0;
    65735 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[6].ram_dfflr.qout_r  <= _07108_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #980] Lines: 42297-42298
    42297 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_ar_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    42298 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_ar_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02525_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1083] Lines: 41278-41279
    41278 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    41279 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02209_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #915] Lines: 42707-42708
    42707 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_sync1  <= 32'd0;
    42708 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_sync1  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_sync0 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #762] Lines: 44346-44347
    44346 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_th  <= 32'd0;
    44347 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_th  <= _03273_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #708] Lines: 44508-44509
    44508 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_th  <= 32'd0;
    44509 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_th  <= _03327_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #849] Lines: 43860-43861
    43860 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sda_chk  <= 1'h0;
    43861 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sda_chk  <= _02994_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #888] Lines: 43322-43323
    43322 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sta_condition  <= 1'h0;
    43323 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sta_condition  <= _02823_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #623] Lines: 54669-54670
    54669 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_counter  <= 16'h0000;
    54670 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_counter  <= _04160_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1198] Lines: 39248-39249
    39248 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.minstreth_dfflr.qout_r  <= 32'd0;
    39249 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.minstreth_dfflr.qout_r  <= _01244_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #728] Lines: 44448-44449
    44448 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch1_flt  <= 2'h0;
    44449 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch1_flt  <= _03345_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #842] Lines: 43561-43562
    43561 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.core_cmd  <= 4'h0;
    43562 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.core_cmd  <= _02957_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #470] Lines: 57736-57737
    57736 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.reg_data  <= 8'hff;
    57737 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.reg_data  <= _05476_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #462] Lines: 57902-57903
    57902 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_fifo_i.pointer_out  <= 4'h0;
    57903 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_fifo_i.pointer_out  <= _05583_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1163] Lines: 40113-40114
    40113 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40114 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[23].rfno0.rf_dffl.qout_r  <= _01711_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #830] Lines: 43378-43379
    43378 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.rxack  <= 1'h0;
    43379 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.rxack  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.ack_out ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #58] Lines: 65459-65460
    65459 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.i_rdy_dfflr.qout_r  <= 1'h0;
    65460 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.i_rdy_dfflr.qout_r  <= _07039_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #5] Lines: 65714-65715
    65714 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[1].ram_dfflr.qout_r  <= 32'd0;
    65715 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[1].ram_dfflr.qout_r  <= _07103_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1254] Lines: 37828-37829
    37828 |   always @*
    37829 |     if (!\u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.u_biu_clkgate.enb  = _00551_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #463] Lines: 57899-57900
    57899 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_fifo_i.pointer_in  <= 4'h0;
    57900 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_fifo_i.pointer_in  <= _05584_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #576] Lines: 55276-55277
    55276 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_prescaler.r_counter  <= 8'h00;
    55277 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_prescaler.r_counter  <= _04610_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #561] Lines: 55655-55656
    55655 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_qrd  <= 1'h0;
    55656 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_qrd  <= _04655_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #616] Lines: 54812-54813
    54812 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_armed  <= 1'h0;
    54813 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_armed  <= _04274_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1046] Lines: 41686-41687
    41686 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk0_rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_pllclkdiv.div_cnt_dfflr.qout_r  <= 6'h00;
    41687 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_pllclkdiv.div_cnt_dfflr.qout_r  <= _02320_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #42] Lines: 65539-65540
    65539 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    65540 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #983] Lines: 42261-42262
    42261 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    42262 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #525] Lines: 56709-56710
    56709 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_dummy_wr  <= 16'h0000;
    56710 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_dummy_wr  <= _05010_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #10] Lines: 65684-65685
    65684 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.dscratch_dfflr.qout_r  <= 32'd0;
    65685 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.dscratch_dfflr.qout_r  <= _07089_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #791] Lines: 44259-44260
    44259 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_start  <= 1'h0;
    44260 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_start  <= _03247_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #434] Lines: 58239-58240
    58239 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.bit_done  <= 1'h0;
    58240 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.bit_done  <= _05809_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #377] Lines: 58884-58885
    58884 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    58885 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _06147_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #639] Lines: 54463-54464
    54463 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch0.r_comp  <= 16'h0000;
    54464 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch0.r_comp  <= _04025_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #776] Lines: 44304-44305
    44304 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch2_mode  <= 3'h0;
    44305 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch2_mode  <= _03293_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #44] Lines: 65533-65534
    65533 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.i_vld_sync_dffr.qout_r  <= 1'h0;
    65534 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.i_vld_sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1250] Lines: 37844-37845
    37844 |   always @*
    37845 |     if (!\u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.u_itcm_clkgate.enb  = _00555_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #500] Lines: 57315-57316
    57315 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.counter_trgt  <= 16'h0008;
    57316 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.counter_trgt  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.counter_trgt_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #331] Lines: 59582-59583
    59582 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ie_rxwm  <= 1'h0;
    59583 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ie_rxwm  <= _06220_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #231] Lines: 62797-62798
    62797 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[2].irq_pend_dfflr.qout_r  <= 1'h0;
    62798 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[2].irq_pend_dfflr.qout_r  <= _06519_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #283] Lines: 60271-60272
    60271 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    60272 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _06377_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1203] Lines: 39229-39230
    39229 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mcycleh_dfflr.qout_r  <= 32'd0;
    39230 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mcycleh_dfflr.qout_r  <= _01240_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #530] Lines: 56694-56695
    56694 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_cmd_len  <= 6'h00;
    56695 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_cmd_len  <= _05006_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #654] Lines: 54246-54247
    54246 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_end  <= 16'h0000;
    54247 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_end  <= _03853_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #323] Lines: 59606-59607
    59606 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_pad_cnt  <= 4'h0;
    59607 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_pad_cnt  <= _06227_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #703] Lines: 53611-53612
    53611 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch0.r_value  <= 1'h0;
    53612 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch0.r_value  <= _03396_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #419] Lines: 58399-58400
    58399 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.apb_enable_dfflr.qout_r  <= 1'h0;
    58400 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.apb_enable_dfflr.qout_r  <= _05894_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #109] Lines: 65057-65058
    65057 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_1  <= 9'h1f0;
    65058 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_1  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_28 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #889] Lines: 43319-43320
    43319 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.slave_wait  <= 1'h0;
    43320 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.slave_wait  <= _02804_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #13] Lines: 65668-65669
    65668 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_jtag_ResetCatchAndSync_3_1.reset_n_catch_reg.reg_2.q  <= 1'h0;
    65669 |     else \u_e203_subsys_top.u_sirv_debug_module.u_jtag_ResetCatchAndSync_3_1.reset_n_catch_reg.reg_2.q  <= _07085_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #83] Lines: 65116-65117
    65116 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.T_155  <= 1'h0;
    65117 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.T_155  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.T_154 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #411] Lines: 58450-58451
    58450 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_0_dfflr.qout_r  <= 1'h0;
    58451 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_0_dfflr.qout_r  <= _05908_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #368] Lines: 59006-59007
    59006 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.Repeater_5_1.saved_address  <= 30'h00000000;
    59007 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.Repeater_5_1.saved_address  <= _06170_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #812] Lines: 44196-44197
    44196 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch0_lut  <= 16'h0000;
    44197 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch0_lut  <= _03259_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #893] Lines: 43241-43242
    43241 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sSDA  <= 1'h1;
    43242 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sSDA  <= _02820_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #527] Lines: 56703-56704
    56703 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_data_len  <= 16'h0000;
    56704 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_data_len  <= _05008_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #710] Lines: 44502-44503
    44502 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_start  <= 1'h0;
    44503 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_start  <= _03328_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #266] Lines: 60384-60385
    60384 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    60385 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _06406_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1057] Lines: 41616-41617
    41616 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.ipi_0  <= 1'h0;
    41617 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.ipi_0  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.GEN_8 [0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #147] Lines: 63228-63229
    63228 |   always @(posedge lfextclk)
    63229 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_2  <= _06743_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #711] Lines: 44499-44500
    44499 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_saw  <= 1'h1;
    44500 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_saw  <= _03336_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1128] Lines: 40764-40765
    40764 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.icb2itcm_dfflr.qout_r  <= 1'h0;
    40765 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.icb2itcm_dfflr.qout_r  <= _02034_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #318] Lines: 59928-59929
    59928 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.cs_id  <= 1'h0;
    59929 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.cs_id  <= _06281_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1094] Lines: 41120-41121
    41120 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_sft_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    41121 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_sft_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.ipi_0 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #27] Lines: 65610-65611
    65610 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_16.q  <= 1'h0;
    65611 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_16.q  <= _07071_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #646] Lines: 54392-54393
    54392 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_mode  <= 3'h0;
    54393 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_mode  <= _03968_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #134] Lines: 64816-64817
    64816 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.scale  <= 4'h0;
    64817 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.scale  <= _06884_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #24] Lines: 65622-65623
    65622 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_19.q  <= 1'h0;
    65623 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_19.q  <= _07074_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #532] Lines: 56688-56689
    56688 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_clk_div  <= 8'h00;
    56689 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_clk_div  <= _05003_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #735] Lines: 44427-44428
    44427 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_th  <= 32'd0;
    44428 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_th  <= _03300_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #806] Lines: 44214-44215
    44214 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch1_th  <= 16'h0000;
    44215 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch1_th  <= _03261_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #550] Lines: 56175-56176
    56175 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.state  <= 5'h00;
    56176 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.state  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.state_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #367] Lines: 59009-59010
    59009 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.Repeater_5_1.saved_size  <= 3'h0;
    59010 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.Repeater_5_1.saved_size  <= _06168_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #214] Lines: 62889-62890
    62889 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[7].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62890 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[7].u_LevelGateway_1_1.inFlight  <= _06542_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #358] Lines: 59025-59026
    59025 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_cs_dflt_0  <= 1'h1;
    59026 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_cs_dflt_0  <= _06211_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #843] Lines: 43558-43559
    43558 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.cmd_ack  <= 1'h0;
    43559 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.cmd_ack  <= _02961_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1201] Lines: 39236-39237
    39236 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.meip_dffr.qout_r  <= 1'h0;
    39237 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.meip_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_ext_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1071] Lines: 41488-41489
    41488 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.rcv_data_buf_dfflr.qout_r  <= 32'd0;
    41489 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.rcv_data_buf_dfflr.qout_r  <= _02288_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #642] Lines: 54418-54419
    54418 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_prescaler.r_counter  <= 8'h00;
    54419 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_prescaler.r_counter  <= _03984_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1067] Lines: 41504-41505
    41504 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.rowsum_acc_dfflr.qout_r  <= 32'd0;
    41505 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.rowsum_acc_dfflr.qout_r  <= _02292_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #591] Lines: 55052-55053
    55052 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_controller.r_active  <= 1'h0;
    55053 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_controller.r_active  <= _04451_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1043] Lines: 41723-41724
    41723 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_ar_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    41724 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_ar_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02331_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1147] Lines: 40161-40162
    40161 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40162 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[9].rfno0.rf_dffl.qout_r  <= _01727_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #723] Lines: 44463-44464
    44463 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch2_lut  <= 16'h0000;
    44464 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch2_lut  <= _03348_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #668] Lines: 54082-54083
    54082 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch1.r_comp  <= 16'h0000;
    54083 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch1.r_comp  <= _03748_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #997] Lines: 42105-42106
    42105 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42106 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02493_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #750] Lines: 44382-44383
    44382 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch2_lut  <= 16'h0000;
    44383 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch2_lut  <= _03321_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1255] Lines: 37826-37827
    37826 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.itcm_active_dffr.qout_r  <= 1'h0;
    37827 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.itcm_active_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.itcm_active ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #907] Lines: 43107-43108
    43107 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cSDA  <= 2'h0;
    43108 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cSDA  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cSDA [0], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_sync1 [15] };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1037] Lines: 41762-41763
    41762 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    41763 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02339_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #512] Lines: 56931-56932
    56931 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.en_quad_int  <= 1'h0;
    56932 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.en_quad_int  <= _05113_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #237] Lines: 62765-62766
    62765 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[16].irq_pend_dfflr.qout_r  <= 1'h0;
    62766 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[16].irq_pend_dfflr.qout_r  <= _06511_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #347] Lines: 59058-59059
    59058 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_sck_div  <= 12'h003;
    59059 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_sck_div  <= _06207_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #664] Lines: 54130-54131
    54130 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch2.r_comp  <= 16'h0000;
    54131 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch2.r_comp  <= _03784_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1109] Lines: 40997-40998
    40997 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.excl_addr_dffl.clk )
    40998 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.u_lsu_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.qout_r  <= _02128_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #418] Lines: 58409-58410
    58409 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    58410 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.u_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _05895_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #478] Lines: 57648-57649
    57648 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_fifo_i.elements  <= 5'h00;
    57649 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_fifo_i.elements  <= _05465_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1027] Lines: 41810-41811
    41810 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    41811 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02351_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1044] Lines: 41692-41693
    41692 |   always @*
    41693 |     if (!hfextclk) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_pllclkdiv.u_pllclkdiv_clkgate.enb  = _02322_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #673] Lines: 54031-54032
    54031 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch0.r_comp_op  <= 3'h0;
    54032 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch0.r_comp_op  <= _03713_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #659] Lines: 54181-54182
    54181 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch3.r_is_2nd_event  <= 1'h0;
    54182 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch3.r_is_2nd_event  <= _03818_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #511] Lines: 57238-57239
    57238 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.spi_mode  <= 2'h2;
    57239 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.spi_mode  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.s_spi_mode ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #933] Lines: 42612-42613
    42612 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_in  <= 32'd0;
    42613 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_in  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_sync1 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #245] Lines: 62721-62722
    62721 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[13].irq_prio_dfflr.qout_r  <= 3'h0;
    62722 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[13].irq_prio_dfflr.qout_r  <= _06500_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #954] Lines: 42456-42457
    42456 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.apb_enable_dfflr.qout_r  <= 1'h0;
    42457 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.apb_enable_dfflr.qout_r  <= _02561_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #408] Lines: 58462-58463
    58462 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_3_dfflr.qout_r  <= 1'h0;
    58463 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_3_dfflr.qout_r  <= _05911_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #208] Lines: 62921-62922
    62921 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[9].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62922 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[9].u_LevelGateway_1_1.inFlight  <= _06550_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #167] Lines: 63180-63181
    63180 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset_n_catch_reg.reg_0.q  <= 1'h0;
    63181 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset_n_catch_reg.reg_0.q  <= _06611_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #230] Lines: 62801-62802
    62801 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[2].irq_prio_dfflr.qout_r  <= 3'h0;
    62802 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[2].irq_prio_dfflr.qout_r  <= _06520_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #603] Lines: 54937-54938
    54937 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch1.r_comp_op  <= 3'h0;
    54938 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch1.r_comp_op  <= _04375_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #86] Lines: 65185-65186
    65185 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_5_1.reg_0.q  <= 1'h0;
    65186 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_5_1.reg_0.q  <= _06942_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #121] Lines: 64861-64862
    64861 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.erst ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.erst_reset_r_r  <= 1'h1;
    64862 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.erst_reset_r_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.erst_reset_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #400] Lines: 58494-58495
    58494 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_OD_0_dfflr.qout_r  <= 1'h0;
    58495 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_OD_0_dfflr.qout_r  <= _05919_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1014] Lines: 41879-41880
    41879 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    41880 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02370_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #488] Lines: 57574-57575
    57574 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_fifo_i.pointer_in  <= 4'h0;
    57575 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_fifo_i.pointer_in  <= _05389_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1223] Lines: 38765-38766
    38765 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= 3'h0;
    38766 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= _01016_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #925] Lines: 42636-42637
    42636 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_status  <= 32'd0;
    42637 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_status  <= _02598_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #948] Lines: 42495-42496
    42495 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.apb_enable_dfflr.qout_r  <= 1'h0;
    42496 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.apb_enable_dfflr.qout_r  <= _02571_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #840] Lines: 43567-43568
    43567 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.dcnt  <= 3'h0;
    43568 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.dcnt  <= _02900_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #180] Lines: 63096-63097
    63096 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.i_vld_sync_dffr.qout_r  <= 1'h0;
    63097 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.i_vld_sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1049] Lines: 41660-41661
    41660 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk1_rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk1_sync_r  <= 3'h0;
    41661 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk1_sync_r  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk1_sync_r [1:0], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk1_sync_in  };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1035] Lines: 41769-41770
    41769 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    41770 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02341_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1058] Lines: 41547-41548
    41547 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.io_rtcToggle_dffr.qout_r  <= 1'h0;
    41548 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.io_rtcToggle_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.io_rtcToggle ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #73] Lines: 65267-65268
    65267 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.dm_hartid_dfflr.qout_r  <= 1'h0;
    65268 |     else \u_e203_subsys_top.u_sirv_debug_module.dm_hartid_dfflr.qout_r  <= _06970_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #837] Lines: 43673-43674
    43673 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.sr  <= 8'h00;
    43674 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.sr  <= _02965_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #34] Lines: 65582-65583
    65582 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_1.q  <= 1'h0;
    65583 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_1.q  <= _07064_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1197] Lines: 39252-39253
    39252 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mscratch_dfflr.qout_r  <= 32'd0;
    39253 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mscratch_dfflr.qout_r  <= _01245_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #756] Lines: 44364-44365
    44364 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch0_th  <= 16'h0000;
    44365 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch0_th  <= _03311_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1114] Lines: 40831-40832
    40831 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.u_e203_ifetch_rsp_bypbuf.u_bypbuf_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    40832 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.u_e203_ifetch_rsp_bypbuf.u_bypbuf_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02051_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #869] Lines: 43552-43553
    43552 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.ack_out  <= 1'h0;
    43553 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.ack_out  <= _02963_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #737] Lines: 44421-44422
    44421 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_start  <= 1'h0;
    44422 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_start  <= _03301_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #171] Lines: 63145-63146
    63145 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_lclkgen_regs.lfxoscen_dfflrs.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_lclkgen_regs.lfxoscen_dfflrs.qout_r  <= 1'h1;
    63146 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_lclkgen_regs.lfxoscen_dfflrs.qout_r  <= _06606_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #956] Lines: 42439-42440
    42439 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    42440 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02555_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #329] Lines: 59588-59589
    59588 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_addr_len  <= 3'h3;
    59589 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_addr_len  <= _06225_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #729] Lines: 44445-44446
    44445 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch0_th  <= 16'h0000;
    44446 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch0_th  <= _03338_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #960] Lines: 42417-42418
    42417 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.apb_enable_dfflr.qout_r  <= 1'h0;
    42418 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.apb_enable_dfflr.qout_r  <= _02551_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #397] Lines: 58506-58507
    58506 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pllbypass_dfflrs.qout_r  <= 1'h1;
    58507 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pllbypass_dfflrs.qout_r  <= _05922_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #807] Lines: 44211-44212
    44211 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch1_mode  <= 3'h0;
    44212 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch1_mode  <= _03262_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #802] Lines: 44226-44227
    44226 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch2_th  <= 16'h0000;
    44227 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch2_th  <= _03265_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #774] Lines: 44310-44311
    44310 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch3_flt  <= 2'h0;
    44311 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch3_flt  <= _03299_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #159] Lines: 63201-63202
    63201 |   always @(posedge lfextclk)
    63202 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.dwakeup_deglitch.T_9  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.dwakeup_deglitch.T_8 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #194] Lines: 62977-62978
    62977 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_19.q  <= 1'h0;
    62978 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_19.q  <= _06562_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #604] Lines: 54898-54899
    54898 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch0.r_value  <= 1'h0;
    54899 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch0.r_value  <= _04335_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #66] Lines: 65366-65367
    65366 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_DRV_TDO  <= 1'h0;
    65367 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_DRV_TDO  <= _07016_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #927] Lines: 42630-42631
    42630 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_sync1  <= 32'd0;
    42631 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_sync1  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_sync0 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #370] Lines: 58957-58958
    58957 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.u_repeater.saved_source  <= 2'h0;
    58958 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.u_repeater.saved_source  <= _06156_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #577] Lines: 55262-55263
    55262 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_prescaler.event_o  <= 1'h0;
    55263 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_prescaler.event_o  <= _04611_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #118] Lines: 64894-64895
    64894 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.porrst ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.por_reset_r  <= 1'h1;
    64895 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.por_reset_r  <= 1'h0;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #482] Lines: 57627-57628
    57627 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.parity_bit  <= 1'h0;
    57628 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.parity_bit  <= _05400_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1048] Lines: 41668-41669
    41668 |   always @*
    41669 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk0 ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.u_clk0_clkgate.enb  = _02316_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #416] Lines: 58417-58418
    58417 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    58418 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _05897_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #519] Lines: 56727-56728
    56727 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_rd  <= 1'h0;
    56728 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_rd  <= _04997_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #994] Lines: 42117-42118
    42117 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42118 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02496_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #191] Lines: 62989-62990
    62989 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_4.q  <= 1'h0;
    62990 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_4.q  <= _06565_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #860] Lines: 43735-43736
    43735 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cnt  <= 16'h0000;
    43736 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cnt  <= _02999_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #895] Lines: 43163-43164
    43163 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.filter_cnt  <= 14'h0000;
    43164 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.filter_cnt  <= _02808_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #359] Lines: 59727-59728
    59727 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.arb.sel_1  <= 1'h0;
    59728 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.arb.sel_1  <= _06233_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #656] Lines: 54240-54241
    54240 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_counter  <= 16'h0000;
    54241 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_counter  <= _03847_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #436] Lines: 58231-58232
    58231 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.CS  <= 3'h0;
    58232 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.CS  <= _05792_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #946] Lines: 42509-42510
    42509 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42510 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02573_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #239] Lines: 62753-62754
    62753 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[15].irq_prio_dfflr.qout_r  <= 3'h0;
    62754 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[15].irq_prio_dfflr.qout_r  <= _06508_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #800] Lines: 44232-44233
    44232 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch3_lut  <= 16'h0000;
    44233 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch3_lut  <= _03271_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #345] Lines: 59064-59065
    59064 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_sck_pol  <= 1'h0;
    59065 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_sck_pol  <= _06208_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #738] Lines: 44418-44419
    44418 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_saw  <= 1'h1;
    44419 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_saw  <= _03309_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #813] Lines: 44193-44194
    44193 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch0_flt  <= 2'h0;
    44194 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch0_flt  <= _03260_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #580] Lines: 55250-55251
    55250 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_mode  <= 3'h0;
    55251 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_mode  <= _04594_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #122] Lines: 64858-64859
    64858 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356  <= 1'h1;
    64859 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_355 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #442] Lines: 58146-58147
    58146 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.trigger_level_q  <= 2'h0;
    58147 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.trigger_level_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.trigger_level_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1212] Lines: 39027-39028
    39027 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_commit.u_e203_exu_excp.wfi_flag_dfflr.qout_r  <= 1'h0;
    39028 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_commit.u_e203_exu_excp.wfi_flag_dfflr.qout_r  <= _01157_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #189] Lines: 62997-62998
    62997 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_6.q  <= 1'h0;
    62998 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_6.q  <= _06567_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #947] Lines: 42505-42506
    42505 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42506 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.u_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02572_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #920] Lines: 42692-42693
    42692 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_inten  <= 32'd0;
    42693 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_inten  <= _02656_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #391] Lines: 58821-58822
    58821 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= 1'h0;
    58822 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= _06131_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1154] Lines: 40140-40141
    40140 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40141 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[31].rfno0.rf_dffl.qout_r  <= _01720_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #454] Lines: 57961-57962
    57961 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.reg_rx_sync  <= 3'h7;
    57962 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.reg_rx_sync  <= _05599_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #825] Lines: 43973-43974
    43973 |   always @*
    43974 |     if (!\u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.i_clk_gate_timer3.enb  = _03080_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1162] Lines: 40116-40117
    40116 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40117 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[24].rfno0.rf_dffl.qout_r  <= _01712_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #88] Lines: 65177-65178
    65177 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_3_1.reg_0.q  <= 1'h0;
    65178 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_3_1.reg_0.q  <= _06940_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #799] Lines: 44235-44236
    44235 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch3_mode  <= 3'h0;
    44236 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch3_mode  <= _03270_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #547] Lines: 56199-56200
    56199 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_clkgen.running  <= 1'h0;
    56200 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_clkgen.running  <= _04858_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #33] Lines: 65586-65587
    65586 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_10.q  <= 1'h0;
    65587 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_10.q  <= _07065_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #641] Lines: 54421-54422
    54421 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_prescaler.r_presc  <= 8'h00;
    54422 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_prescaler.r_presc  <= _03986_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #964] Lines: 42392-42393
    42392 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42393 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02543_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1225] Lines: 38725-38726
    38725 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_muldiv.part_prdt_sft1_dfflr.qout_r  <= 1'h0;
    38726 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_muldiv.part_prdt_sft1_dfflr.qout_r  <= _01005_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #637] Lines: 54469-54470
    54469 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch0.r_value  <= 1'h0;
    54470 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch0.r_value  <= _04022_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #973] Lines: 42345-42346
    42345 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42346 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02534_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1261] Lines: 57851-57852
    57851 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _17340_ <= 144'h000000000000000000000000000000000000;
    57852 |     else _17340_ <= _05565_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1072] Lines: 41484-41485
    41484 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.maddr_acc_dfflr.qout_r  <= 32'd0;
    41485 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.maddr_acc_dfflr.qout_r  <= _02287_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #274] Lines: 60337-60338
    60337 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    60338 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _06394_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #622] Lines: 54672-54673
    54672 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_direction  <= 1'h0;
    54673 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_direction  <= _04162_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #638] Lines: 54466-54467
    54466 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch0.r_is_2nd_event  <= 1'h0;
    54467 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch0.r_is_2nd_event  <= _04023_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #783] Lines: 44283-44284
    44283 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch0_th  <= 16'h0000;
    44284 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch0_th  <= _03284_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #966] Lines: 42377-42378
    42377 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_wdata_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    42378 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_wdata_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02541_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #223] Lines: 62841-62842
    62841 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[4].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62842 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[4].u_LevelGateway_1_1.inFlight  <= _06530_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #845] Lines: 43938-43939
    43938 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sto_condition  <= 1'h0;
    43939 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sto_condition  <= _03025_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #491] Lines: 57499-57500
    57499 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.tx_fifo_clr_q  <= 1'h0;
    57500 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.tx_fifo_clr_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.tx_fifo_clr_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #815] Lines: 44187-44188
    44187 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_event_sel_3  <= 4'h0;
    44188 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_event_sel_3  <= _03357_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #695] Lines: 53707-53708
    53707 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch2.r_value  <= 1'h0;
    53708 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch2.r_value  <= _03468_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #87] Lines: 65181-65182
    65181 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_4_1.reg_0.q  <= 1'h0;
    65182 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.AsyncResetRegVec_4_1.reg_0.q  <= _06941_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #779] Lines: 44295-44296
    44295 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch1_th  <= 16'h0000;
    44296 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch1_th  <= _03288_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #982] Lines: 42265-42266
    42265 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.vld_dfflr.qout_r  <= 1'h0;
    42266 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.vld_dfflr.qout_r  <= _02515_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #302] Lines: 60174-60175
    60174 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.sample_d  <= 1'h0;
    60175 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.sample_d  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_120 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #852] Lines: 43851-43852
    43851 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sSCL  <= 1'h1;
    43852 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sSCL  <= _03014_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1265] Lines: 57469-57470
    57469 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _17088_ <= 72'h000000006000000100;
    57470 |     else _17088_ <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.regs_n [79:64], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.regs_q [63:47], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.regs_n [46:45], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.regs_q [44:43], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.fifo_rx_data [8], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.regs_q [41], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_fifo_i.valid_o , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.regs_q [39:32], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.regs_n [31:24], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.regs_q [23:16], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.regs_n [15:8] };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #601] Lines: 54943-54944
    54943 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch1.r_is_2nd_event  <= 1'h0;
    54944 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch1.r_is_2nd_event  <= _04372_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #732] Lines: 44436-44437
    44436 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch0_flt  <= 2'h0;
    44437 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch0_flt  <= _03341_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #618] Lines: 54684-54685
    54684 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_sawtooth  <= 1'h1;
    54685 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_sawtooth  <= _04168_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1259] Lines: 58119-58120
    58119 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _17540_ <= 72'h000000006000000100;
    58120 |     else _17540_ <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.regs_n [79:64], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.regs_q [63:47], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.regs_n [46:45], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.regs_q [44:43], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.fifo_rx_data [8], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.regs_q [41], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_fifo_i.valid_o , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.regs_q [39:32], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.regs_n [31:24], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.regs_q [23:16], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.regs_n [15:8] };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #412] Lines: 58446-58447
    58446 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_ASLEEP_dfflrs.qout_r  <= 1'h0;
    58447 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_ASLEEP_dfflrs.qout_r  <= _05907_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #74] Lines: 65263-65264
    65263 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.dm_halt_int_gen[0].dm_haltnot_dfflr.qout_r  <= 1'h0;
    65264 |     else \u_e203_subsys_top.u_sirv_debug_module.dm_halt_int_gen[0].dm_haltnot_dfflr.qout_r  <= _06969_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #932] Lines: 42615-42616
    42615 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_inten  <= 32'd0;
    42616 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_inten  <= _02615_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1010] Lines: 42035-42036
    42035 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    42036 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= _02476_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #480] Lines: 57633-57634
    57633 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.reg_data  <= 8'hff;
    57634 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.reg_data  <= _05401_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #789] Lines: 44265-44266
    44265 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_th  <= 32'd0;
    44266 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_th  <= _03246_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #429] Lines: 58286-58287
    58286 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.reg_rx_sync  <= 3'h7;
    58287 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.reg_rx_sync  <= _05794_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1096] Lines: 41114-41115
    41114 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_ext_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    41115 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_ext_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_o_irq.plic_irq_o_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #823] Lines: 43953-43954
    43953 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.r_event_sync_1  <= 2'h0;
    43954 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.r_event_sync_1  <= _03070_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #636] Lines: 54508-54509
    54508 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch1.r_comp_op  <= 3'h0;
    54509 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch1.r_comp_op  <= _04062_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #562] Lines: 55652-55653
    55652 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_int_th_tx  <= 5'h00;
    55653 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_int_th_tx  <= _04667_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #301] Lines: 60177-60178
    60177 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.sck  <= 1'h0;
    60178 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.sck  <= _06345_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #607] Lines: 54889-54890
    54889 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch0.r_comp_op  <= 3'h0;
    54890 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch0.r_comp_op  <= _04339_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #620] Lines: 54678-54679
    54678 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_event  <= 1'h0;
    54679 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_event  <= _04161_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #213] Lines: 62893-62894
    62893 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[8].irq_pend_dfflr.qout_r  <= 1'h0;
    62894 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[8].irq_pend_dfflr.qout_r  <= _06543_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #174] Lines: 63128-63129
    63128 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    63129 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.u_o_rdy_sync.din_a ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #388] Lines: 58831-58832
    58831 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    58832 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _06134_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #810] Lines: 44202-44203
    44202 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch0_th  <= 16'h0000;
    44203 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch0_th  <= _03257_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1062] Lines: 41522-41523
    41522 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_srams.u_e203_dtcm_ram.u_e203_dtcm_gnrl_ram.u_sirv_sim_ram.clk )
    41523 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_srams.u_e203_dtcm_ram.u_e203_dtcm_gnrl_ram.u_sirv_sim_ram.addr_r  <= _02296_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #858] Lines: 43741-43742
    43741 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.dSDA  <= 1'h1;
    43742 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.dSDA  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sSDA ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1184] Lines: 40016-40017
    40016 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40017 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[0].rdwen_dfflrs.qout_r  <= _01659_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #61] Lines: 65434-65435
    65434 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.stickyNonzeroRespReg  <= 1'h0;
    65435 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.stickyNonzeroRespReg  <= _07004_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #435] Lines: 58236-58237
    58236 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.baud_cnt  <= 16'h0000;
    58237 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.baud_cnt  <= _05808_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1080] Lines: 41300-41301
    41300 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.ifu_holdup_dffl.clk )
    41301 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_sirv_1cyc_sram_ctrl.u_e1_stage.dp_gt_0.dat_dfflr.qout_r  <= _02214_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1168] Lines: 40098-40099
    40098 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40099 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[19].rfno0.rf_dffl.qout_r  <= _01706_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #424] Lines: 58354-58355
    58354 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.baud_cnt  <= 16'h0000;
    58355 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.baud_cnt  <= _05872_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #566] Lines: 55640-55641
    55640 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_dummy_rd  <= 16'h0000;
    55641 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_dummy_rd  <= _04665_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #758] Lines: 44358-44359
    44358 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch0_lut  <= 16'h0000;
    44359 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch0_lut  <= _03313_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #20] Lines: 65638-65639
    65638 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_5.q  <= 1'h0;
    65639 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_5.q  <= _07078_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #160] Lines: 63199-63200
    63199 |   always @(posedge lfextclk)
    63200 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.dwakeup_deglitch.T_8  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.T_1420 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #437] Lines: 58227-58228
    58227 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_fifo_i.pointer_out  <= 4'h0;
    58228 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_fifo_i.pointer_out  <= _05778_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1021] Lines: 41855-41856
    41855 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= 3'h0;
    41856 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= _02363_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #551] Lines: 56172-56173
    56172 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.spi_mode  <= 2'h2;
    56173 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.spi_mode  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.s_spi_mode ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #153] Lines: 63216-63217
    63216 |   always @(posedge lfextclk)
    63217 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_11  <= _06752_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #538] Lines: 56291-56292
    56291 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.tx_CS  <= 1'h0;
    56292 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.tx_CS  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.tx_NS ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #472] Lines: 57730-57731
    57730 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.parity_bit  <= 1'h0;
    57731 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.parity_bit  <= _05475_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #64] Lines: 65425-65426
    65425 |   always @(posedge io_pads_jtag_TCK_i_ival)
    65426 |     \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.shiftReg  <= _06978_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #675] Lines: 53989-53990
    53989 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_prescaler.r_counter  <= 8'h00;
    53990 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_prescaler.r_counter  <= _03671_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #284] Lines: 60267-60268
    60267 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    60268 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _06376_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #481] Lines: 57630-57631
    57630 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.reg_bit_count  <= 3'h0;
    57631 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.reg_bit_count  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.reg_bit_count_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #428] Lines: 58298-58299
    58298 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_fifo_i.elements  <= 5'h00;
    58299 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_fifo_i.elements  <= _05855_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #71] Lines: 65305-65306
    65305 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.dbusReg  <= 41'h00000000000;
    65306 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.dbusReg  <= _07011_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #380] Lines: 58872-58873
    58872 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    58873 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _06144_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1145] Lines: 40300-40301
    40300 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.halt_ack_dfflr.qout_r  <= 1'h0;
    40301 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.halt_ack_dfflr.qout_r  <= _01799_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #890] Lines: 43250-43251
    43250 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sda_oen  <= 1'h1;
    43251 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sda_oen  <= _02794_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #767] Lines: 44331-44332
    44331 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_presc  <= 8'h00;
    44332 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_presc  <= _03283_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #517] Lines: 56733-56734
    56733 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_wr  <= 1'h0;
    56734 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_wr  <= _04998_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #518] Lines: 56730-56731
    56730 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_swrst  <= 1'h0;
    56731 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_swrst  <= _04996_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #224] Lines: 62833-62834
    62833 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[4].irq_prio_dfflr.qout_r  <= 3'h0;
    62834 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[4].irq_prio_dfflr.qout_r  <= _06528_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #114] Lines: 64939-64940
    64939 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.awake  <= 1'h1;
    64940 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.awake  <= _06922_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #259] Lines: 62655-62656
    62655 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_icb_rsp.u_buf_icb_rsp_buf.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    62656 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_icb_rsp.u_buf_icb_rsp_buf.dp_gt_0.vld_dfflr.qout_r  <= _06485_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #775] Lines: 44307-44308
    44307 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch2_th  <= 16'h0000;
    44308 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch2_th  <= _03292_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #402] Lines: 58486-58487
    58486 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_N_1_dfflr.qout_r  <= 1'h1;
    58487 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_N_1_dfflr.qout_r  <= _05917_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1005] Lines: 42064-42065
    42064 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42065 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02483_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1193] Lines: 39266-39267
    39266 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.status_mie_dfflr.qout_r  <= 1'h0;
    39267 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.status_mie_dfflr.qout_r  <= _01247_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1066] Lines: 41508-41509
    41508 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.sbuf_cmd_cnt_dfflr.qout_r  <= 2'h0;
    41509 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.sbuf_cmd_cnt_dfflr.qout_r  <= _02293_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #465] Lines: 57838-57839
    57838 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_interrupt_i.iir_q  <= 4'h0;
    57839 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_interrupt_i.iir_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_interrupt_i.iir_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #330] Lines: 59585-59586
    59585 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ie_txwm  <= 1'h0;
    59586 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ie_txwm  <= _06219_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1053] Lines: 41644-41645
    41644 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.timecmp_0_1  <= 32'd4294967295;
    41645 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.timecmp_0_1  <= _02313_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #459] Lines: 57914-57915
    57914 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.bit_done  <= 1'h0;
    57915 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.bit_done  <= _05614_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #489] Lines: 57530-57531
    57530 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_fifo_i.elements  <= 5'h00;
    57531 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_fifo_i.elements  <= _05379_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #795] Lines: 44247-44248
    44247 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_in_sel  <= 8'h00;
    44248 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_in_sel  <= _03252_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #77] Lines: 65169-65170
    65169 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.zerocmp  <= 1'h0;
    65170 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.zerocmp  <= _06937_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #124] Lines: 64926-64927
    64926 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.AsyncResetRegVec_1_1.reg_4.q  <= 1'h0;
    64927 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.AsyncResetRegVec_1_1.reg_4.q  <= _06914_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #939] Lines: 42552-42553
    42552 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42553 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02584_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #281] Lines: 60294-60295
    60294 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    60295 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.u_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _06383_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #628] Lines: 54604-54605
    54604 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch3.r_comp_op  <= 3'h0;
    54605 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch3.r_comp_op  <= _04134_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1093] Lines: 41123-41124
    41123 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_sft_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    41124 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_sft_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_sft_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #469] Lines: 57762-57763
    57762 |   always @*
    57763 |     if (_05514_) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.fifo_tx_data  = \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.PWDATA [7:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #979] Lines: 42306-42307
    42306 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_aw_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42307 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_aw_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02526_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #902] Lines: 43122-43123
    43122 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cnt  <= 16'h0000;
    43123 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cnt  <= _02800_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #640] Lines: 54460-54461
    54460 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch0.r_comp_op  <= 3'h0;
    54461 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch0.r_comp_op  <= _04026_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1050] Lines: 41657-41658
    41657 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk0_rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk0_sync_r  <= 3'h0;
    41658 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk0_sync_r  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk0_sync_r [1:0], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk0_sync_in  };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #262] Lines: 62639-62640
    62639 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.enab_r_i[0].irq_enab_dfflr.qout_r  <= 32'd0;
    62640 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.enab_r_i[0].irq_enab_dfflr.qout_r  <= _06482_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1183] Lines: 40020-40021
    40020 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[0].vld_dfflrs.qout_r  <= 1'h0;
    40021 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[0].vld_dfflrs.qout_r  <= _01660_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #714] Lines: 44490-44491
    44490 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_in_sel  <= 8'h00;
    44491 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_in_sel  <= _03333_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #403] Lines: 58482-58483
    58482 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_N_0_dfflr.qout_r  <= 1'h0;
    58483 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_N_0_dfflr.qout_r  <= _05916_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #212] Lines: 62897-62898
    62897 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[8].irq_prio_dfflr.qout_r  <= 3'h0;
    62898 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[8].irq_prio_dfflr.qout_r  <= _06544_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #4] Lines: 65718-65719
    65718 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[2].ram_dfflr.qout_r  <= 32'd0;
    65719 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[2].ram_dfflr.qout_r  <= _07104_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #22] Lines: 65630-65631
    65630 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_3.q  <= 1'h0;
    65631 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_3.q  <= _07076_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #736] Lines: 44424-44425
    44424 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_stop  <= 1'h0;
    44425 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_stop  <= _03302_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #45] Lines: 65530-65531
    65530 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.i_rdy_dfflr.qout_r  <= 1'h0;
    65531 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.i_rdy_dfflr.qout_r  <= _07055_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #537] Lines: 56303-56304
    56303 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_txfifo.elements  <= 5'h00;
    56304 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_txfifo.elements  <= _04957_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #221] Lines: 62849-62850
    62849 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[5].irq_prio_dfflr.qout_r  <= 3'h0;
    62850 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[5].irq_prio_dfflr.qout_r  <= _06532_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #625] Lines: 54613-54614
    54613 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch3.r_value  <= 1'h0;
    54614 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch3.r_value  <= _04130_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #570] Lines: 55628-55629
    55628 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_cmd_len  <= 6'h00;
    55629 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_cmd_len  <= _04662_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #937] Lines: 42560-42561
    42560 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42561 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02586_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #785] Lines: 44277-44278
    44277 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch0_lut  <= 16'h0000;
    44278 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch0_lut  <= _03286_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #507] Lines: 57265-57266
    57265 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_clkgen.running  <= 1'h0;
    57266 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_clkgen.running  <= _05202_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #48] Lines: 65505-65506
    65505 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.sethaltnot_dfflr.qout_r  <= 1'h0;
    65506 |     else \u_e203_subsys_top.u_sirv_debug_module.sethaltnot_dfflr.qout_r  <= _07047_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #105] Lines: 65069-65070
    65069 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_5  <= 9'h1c0;
    65070 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_5  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_32 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #201] Lines: 62949-62950
    62949 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_12.q  <= 1'h0;
    62950 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_12.q  <= _06555_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #243] Lines: 62733-62734
    62733 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[14].irq_pend_dfflr.qout_r  <= 1'h0;
    62734 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[14].irq_pend_dfflr.qout_r  <= _06503_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #917] Lines: 42701-42702
    42701 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_out  <= 32'd0;
    42702 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_out  <= _02657_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #721] Lines: 44469-44470
    44469 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch2_th  <= 16'h0000;
    44470 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch2_th  <= _03346_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1119] Lines: 40798-40799
    40798 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.req_same_cross_holdup_dfflr.qout_r  <= 1'h0;
    40799 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.req_same_cross_holdup_dfflr.qout_r  <= _02043_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #716] Lines: 44484-44485
    44484 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_in_clk  <= 1'h0;
    44485 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_in_clk  <= _03335_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #168] Lines: 63174-63175
    63174 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset_n_catch_reg.reg_2.q  <= 1'h0;
    63175 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset_n_catch_reg.reg_2.q  <= _06610_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #181] Lines: 63093-63094
    63093 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.i_rdy_dfflr.qout_r  <= 1'h0;
    63094 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.i_rdy_dfflr.qout_r  <= _06596_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1082] Lines: 41282-41283
    41282 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    41283 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02210_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #289] Lines: 60232-60233
    60232 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    60233 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _06367_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #204] Lines: 62937-62938
    62937 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_1.q  <= 1'h0;
    62938 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_1.q  <= _06552_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1030] Lines: 41800-41801
    41800 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= 1'h0;
    41801 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= _02348_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #804] Lines: 44220-44221
    44220 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch2_lut  <= 16'h0000;
    44221 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch2_lut  <= _03267_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #471] Lines: 57733-57734
    57733 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.reg_bit_count  <= 3'h0;
    57734 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.reg_bit_count  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.reg_bit_count_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #777] Lines: 44301-44302
    44301 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch2_lut  <= 16'h0000;
    44302 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch2_lut  <= _03294_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #892] Lines: 43244-43245
    43244 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.scl_oen  <= 1'h1;
    43245 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.scl_oen  <= _02793_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #99] Lines: 65087-65088
    65087 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_1  <= 9'h0f8;
    65088 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_1  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_20 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1084] Lines: 41274-41275
    41274 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    41275 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02208_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #496] Lines: 57407-57408
    57407 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_txfifo.pointer_in  <= 4'h0;
    57408 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_txfifo.pointer_in  <= _05276_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1130] Lines: 40359-40360
    40359 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.reset_req_dfflr.qout_r  <= 1'h0;
    40360 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.reset_req_dfflr.qout_r  <= _01813_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #670] Lines: 54040-54041
    54040 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch0.r_value  <= 1'h0;
    54041 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch0.r_value  <= _03709_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #175] Lines: 63125-63126
    63125 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.o_rdy_sync_dffr.qout_r  <= 1'h0;
    63126 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.o_rdy_sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #899] Lines: 43130-43131
    43130 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    43131 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.dout  <= _02841_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #951] Lines: 42474-42475
    42474 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42475 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioB_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02564_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1190] Lines: 39996-39997
    39996 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.depth_gt1.alc_ptr_flg_dfflrs.qout_r  <= 1'h0;
    39997 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.depth_gt1.alc_ptr_flg_dfflrs.qout_r  <= _01653_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #918] Lines: 42698-42699
    42698 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_inttype1  <= 32'd0;
    42699 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_inttype1  <= _02654_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #587] Lines: 55107-55108
    55107 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_event  <= 1'h0;
    55108 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_event  <= _04474_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #790] Lines: 44262-44263
    44262 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_stop  <= 1'h0;
    44263 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_stop  <= _03248_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #753] Lines: 44373-44374
    44373 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch1_mode  <= 3'h0;
    44374 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch1_mode  <= _03316_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #632] Lines: 54556-54557
    54556 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch2.r_comp_op  <= 3'h0;
    54557 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch2.r_comp_op  <= _04098_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1079] Lines: 41304-41305
    41304 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_sirv_1cyc_sram_ctrl.u_e1_stage.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    41305 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_sirv_1cyc_sram_ctrl.u_e1_stage.dp_gt_0.vld_dfflr.qout_r  <= _02215_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #170] Lines: 63166-63167
    63166 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset_n_catch_reg.reg_0.q  <= 1'h0;
    63167 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset_n_catch_reg.reg_0.q  <= _06608_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1132] Lines: 40352-40353
    40352 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.pc_newpend_dfflr.qout_r  <= 1'h0;
    40353 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.pc_newpend_dfflr.qout_r  <= _01812_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #269] Lines: 60372-60373
    60372 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    60373 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.u_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _06403_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #192] Lines: 62985-62986
    62985 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_3.q  <= 1'h0;
    62986 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_3.q  <= _06564_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #305] Lines: 60047-60048
    60047 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_sck_pol  <= 1'h0;
    60048 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_sck_pol  <= _06319_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #609] Lines: 54847-54848
    54847 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_prescaler.r_counter  <= 8'h00;
    54848 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_prescaler.r_counter  <= _04297_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #768] Lines: 44328-44329
    44328 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_in_sel  <= 8'h00;
    44329 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_in_sel  <= _03279_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1026] Lines: 41814-41815
    41814 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    41815 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02352_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1036] Lines: 41765-41766
    41765 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    41766 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.fifo_rf[1].fifo_rf_dffl.qout_r  <= _02340_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #743] Lines: 44403-44404
    44403 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_in_clk  <= 1'h0;
    44404 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_in_clk  <= _03308_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #128] Lines: 64910-64911
    64910 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.AsyncResetRegVec_1_1.reg_0.q  <= 1'h0;
    64911 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.AsyncResetRegVec_1_1.reg_0.q  <= _06910_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1098] Lines: 41108-41109
    41108 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_dbg_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    41109 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_dbg_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.dm_halt_int_gen[0].dm_debint_dfflr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #485] Lines: 57586-57587
    57586 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.baud_cnt  <= 16'h0000;
    57587 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.baud_cnt  <= _05418_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #475] Lines: 57699-57700
    57699 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.CS  <= 3'h0;
    57700 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.CS  <= _05477_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #539] Lines: 56252-56253
    56252 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.data_int  <= 32'd0;
    56253 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.data_int  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.data_int_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #162] Lines: 63195-63196
    63195 |   always @(posedge lfextclk)
    63196 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.bootrom_deglitch.last  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.bootrom_deglitch.sync ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #931] Lines: 42618-42619
    42618 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_inttype0  <= 32'd0;
    42619 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_inttype0  <= _02614_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #531] Lines: 56691-56692
    56691 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_clk_div_valid  <= 1'h0;
    56692 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_clk_div_valid  <= _05001_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1222] Lines: 38769-38770
    38769 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= 3'h0;
    38770 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= _01017_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #657] Lines: 54194-54195
    54194 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_controller.r_active  <= 1'h0;
    54195 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_controller.r_active  <= _03825_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #945] Lines: 42513-42514
    42513 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42514 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02574_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #108] Lines: 65060-65061
    65060 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_2  <= 9'h1d0;
    65061 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_2  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_29 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #414] Lines: 58425-58426
    58425 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    58426 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _05899_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #508] Lines: 57248-57249
    57248 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_clkgen.counter_trgt  <= 8'h00;
    57249 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_clkgen.counter_trgt  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_clkgen.counter_trgt_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #65] Lines: 65369-65370
    65369 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TDO  <= 1'h0;
    65370 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TDO  <= _07015_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #260] Lines: 62651-62652
    62651 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    62652 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_icb_rsp.u_buf_icb_rsp_buf.dp_gt_0.dat_dfflr.qout_r  <= _06484_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1173] Lines: 40083-40084
    40083 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40084 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[14].rfno0.rf_dffl.qout_r  <= _01701_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #898] Lines: 43132-43133
    43132 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    43133 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.dscl_oen  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.scl_oen ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #536] Lines: 56341-56342
    56341 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_txfifo.pointer_in  <= 4'h0;
    56342 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_txfifo.pointer_in  <= _04932_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #629] Lines: 54565-54566
    54565 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch2.r_value  <= 1'h0;
    54566 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch2.r_value  <= _04094_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1208] Lines: 39209-39210
    39209 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.counterstop_dfflr.qout_r  <= 32'd0;
    39210 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.counterstop_dfflr.qout_r  <= _01235_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #727] Lines: 44451-44452
    44451 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch1_lut  <= 16'h0000;
    44452 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch1_lut  <= _03344_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #112] Lines: 65047-65048
    65047 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.pc  <= 3'h0;
    65048 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.pc  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_8 [2:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #981] Lines: 42293-42294
    42293 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_ar_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42294 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_ar_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02524_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #119] Lines: 64891-64892
    64891 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.porrst ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.por_reset_r_r  <= 1'h1;
    64892 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.por_reset_r_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.por_reset_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1135] Lines: 40340-40341
    40340 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ir_valid_dfflr.qout_r  <= 1'h0;
    40341 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ir_valid_dfflr.qout_r  <= _01809_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #968] Lines: 42364-42365
    42364 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42365 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02539_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #847] Lines: 43932-43933
    43932 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.slave_wait  <= 1'h0;
    43933 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.slave_wait  <= _03003_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #394] Lines: 58798-58799
    58798 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    58799 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_buf_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.qout_r  <= _06126_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #556] Lines: 55679-55680
    55679 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_rxfifo.elements  <= 5'h00;
    55680 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_rxfifo.elements  <= _04705_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #102] Lines: 65078-65079
    65078 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.unlocked  <= 1'h0;
    65079 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.unlocked  <= _06923_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1064] Lines: 41516-41517
    41516 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.state_dfflr.qout_r  <= 2'h0;
    41517 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.state_dfflr.qout_r  <= _02295_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #666] Lines: 54088-54089
    54088 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch1.r_value  <= 1'h0;
    54089 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch1.r_value  <= _03745_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #592] Lines: 55042-55043
    55042 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch3.r_value  <= 1'h0;
    55043 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch3.r_value  <= _04443_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #249] Lines: 62701-62702
    62701 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[12].irq_pend_dfflr.qout_r  <= 1'h0;
    62702 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[12].irq_pend_dfflr.qout_r  <= _06495_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #715] Lines: 44487-44488
    44487 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_in_mode  <= 3'h0;
    44488 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_in_mode  <= _03334_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #959] Lines: 42427-42428
    42427 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42428 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_gpioA_apb_icb2apb.u_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02552_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #865] Lines: 43720-43721
    43720 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cSDA  <= 2'h0;
    43721 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cSDA  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.cSDA [0], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_sync1 [15] };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #494] Lines: 57437-57438
    57437 |   always @*
    57438 |     if (_05319_) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.fifo_tx_data  = \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.PWDATA [7:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #922] Lines: 42686-42687
    42686 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_dir  <= 32'd0;
    42687 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_dir  <= _02658_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1181] Lines: 40026-40027
    40026 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40027 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[1].rdfpu_dfflrs.qout_r  <= _01662_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1110] Lines: 40942-40943
    40942 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.u_e203_lsu_splt_stage.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    40943 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.u_e203_lsu_splt_stage.dp_gt_0.vld_dfflr.qout_r  <= _02105_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #773] Lines: 44313-44314
    44313 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch3_lut  <= 16'h0000;
    44314 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch3_lut  <= _03298_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #125] Lines: 64922-64923
    64922 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.AsyncResetRegVec_1_1.reg_3.q  <= 1'h0;
    64923 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.AsyncResetRegVec_1_1.reg_3.q  <= _06913_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #874] Lines: 42755-42756
    42755 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.r_pre  <= 16'h0000;
    42756 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.r_pre  <= _02682_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #730] Lines: 44442-44443
    44442 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch0_mode  <= 3'h0;
    44443 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch0_mode  <= _03339_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #548] Lines: 56182-56183
    56182 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_clkgen.counter_trgt  <= 8'h00;
    56183 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_clkgen.counter_trgt  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_clkgen.counter_trgt_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #492] Lines: 57496-57497
    57496 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.trigger_level_q  <= 2'h0;
    57497 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.trigger_level_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.trigger_level_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #621] Lines: 54675-54676
    54675 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_end  <= 16'h0000;
    54676 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_end  <= _04166_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #940] Lines: 42548-42549
    42548 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42549 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02583_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1051] Lines: 41654-41655
    41654 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.hfextclk_rstsync.rst_n_a ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutclk_rstsync.rst_sync_r  <= 2'h0;
    41655 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutclk_rstsync.rst_sync_r  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.plloutclk_rstsync.rst_sync_r [0], 1'h1 };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1232] Lines: 38355-38356
    38355 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    38356 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_1_dffl.qout_r  <= _00813_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #611] Lines: 54827-54828
    54827 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_sel  <= 8'h00;
    54828 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_sel  <= _04282_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #614] Lines: 54818-54819
    54818 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_ls_clk_sync  <= 3'h0;
    54819 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_ls_clk_sync  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_ls_clk_sync [1:0], lfextclk };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #193] Lines: 62981-62982
    62981 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_2.q  <= 1'h0;
    62982 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_2.q  <= _06563_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1210] Lines: 39201-39202
    39201 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.badaddr_dfflr.qout_r  <= 32'd0;
    39202 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.badaddr_dfflr.qout_r  <= _01233_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #742] Lines: 44406-44407
    44406 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_in_mode  <= 3'h0;
    44407 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_in_mode  <= _03307_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #850] Lines: 43857-43858
    43857 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.scl_oen  <= 1'h1;
    43858 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.scl_oen  <= _02992_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #439] Lines: 58180-58181
    58180 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_fifo_i.elements  <= 5'h00;
    58181 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_fifo_i.elements  <= _05769_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #325] Lines: 59600-59601
    59600 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_cmd_proto  <= 2'h0;
    59601 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.insn_cmd_proto  <= _06221_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1143] Lines: 40308-40309
    40308 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ifu_hi_ir_dfflr.qout_r  <= 16'h0000;
    40309 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ifu_hi_ir_dfflr.qout_r  <= _01801_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #15] Lines: 65660-65661
    65660 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_jtag_ResetCatchAndSync_3_1.reset_n_catch_reg.reg_0.q  <= 1'h0;
    65661 |     else \u_e203_subsys_top.u_sirv_debug_module.u_jtag_ResetCatchAndSync_3_1.reset_n_catch_reg.reg_0.q  <= _07083_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #151] Lines: 63220-63221
    63220 |   always @(posedge lfextclk)
    63221 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_13  <= _06754_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1189] Lines: 40000-40001
    40000 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.depth_gt1.ret_ptr_dfflrs.qout_r  <= 1'h0;
    40001 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.depth_gt1.ret_ptr_dfflrs.qout_r  <= _01654_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #57] Lines: 65462-65463
    65462 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.i_vld_sync_dffr.qout_r  <= 1'h0;
    65463 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.i_vld_sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1059] Lines: 41542-41543
    41542 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_aon_rtctoggle_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    41543 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_aon_rtctoggle_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_aon_rtctoggle_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #334] Lines: 59819-59820
    59819 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.flash.cnt  <= 4'h0;
    59820 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.flash.cnt  <= _06261_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #569] Lines: 55631-55632
    55631 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_cmd  <= 32'd0;
    55632 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_cmd  <= _04660_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #820] Lines: 44172-44173
    44172 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_clk_en  <= 4'h0;
    44173 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_clk_en  <= _03359_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #662] Lines: 54136-54137
    54136 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch2.r_value  <= 1'h0;
    54137 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch2.r_value  <= _03781_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #176] Lines: 63122-63123
    63122 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.dat_dfflr.qout_r  <= 32'd0;
    63123 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.dat_dfflr.qout_r  <= _06602_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #232] Lines: 62793-62794
    62793 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[1].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62794 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[1].u_LevelGateway_1_1.inFlight  <= _06518_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #870] Lines: 43330-43331
    43330 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.al  <= 1'h0;
    43331 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.al  <= _02889_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #887] Lines: 43325-43326
    43325 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sto_condition  <= 1'h0;
    43326 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sto_condition  <= _02826_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #828] Lines: 43961-43962
    43961 |   always @*
    43962 |     if (!\u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.i_clk_gate_timer0.enb  = _03077_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #123] Lines: 64855-64856
    64855 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_355  <= 1'h1;
    64856 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_355  <= 1'h0;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1103] Lines: 41078-41079
    41078 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    41079 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02154_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #464] Lines: 57855-57856
    57855 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_fifo_i.elements  <= 5'h00;
    57856 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_fifo_i.elements  <= _05574_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #901] Lines: 43125-43126
    43125 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.dSCL  <= 1'h1;
    43126 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.dSCL  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sSCL ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #826] Lines: 43969-43970
    43969 |   always @*
    43970 |     if (!\u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.i_clk_gate_timer2.enb  = _03079_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #781] Lines: 44289-44290
    44289 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch1_lut  <= 16'h0000;
    44290 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch1_lut  <= _03290_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #515] Lines: 56783-56784
    56783 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_rxfifo.pointer_in  <= 4'h0;
    56784 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_rxfifo.pointer_in  <= _05024_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1017] Lines: 41868-41869
    41868 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    41869 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.fifo_rf[2].fifo_rf_dffl.qout_r  <= _02367_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #786] Lines: 44274-44275
    44274 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch0_flt  <= 2'h0;
    44275 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch0_flt  <= _03287_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1029] Lines: 41803-41804
    41803 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    41804 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02349_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #706] Lines: 53602-53603
    53602 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch0.r_comp_op  <= 3'h0;
    53603 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch0.r_comp_op  <= _03400_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #270] Lines: 60362-60363
    60362 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.apb_enable_dfflr.qout_r  <= 1'h0;
    60363 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.apb_enable_dfflr.qout_r  <= _06402_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #387] Lines: 58835-58836
    58835 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    58836 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _06135_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #244] Lines: 62729-62730
    62729 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[13].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62730 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[13].u_LevelGateway_1_1.inFlight  <= _06502_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #941] Lines: 42544-42545
    42544 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42545 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.u_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02582_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #484] Lines: 57589-57590
    57589 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.bit_done  <= 1'h0;
    57590 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.bit_done  <= _05419_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #509] Lines: 57245-57246
    57245 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_clkgen.counter  <= 8'h00;
    57246 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_clkgen.counter  <= _05204_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #745] Lines: 44397-44398
    44397 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch3_mode  <= 3'h0;
    44398 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch3_mode  <= _03324_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #934] Lines: 42609-42610
    42609 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_dir  <= 32'd0;
    42610 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_dir  <= _02617_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1215] Lines: 38793-38794
    38793 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 4'h0;
    38794 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _01024_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #998] Lines: 42101-42102
    42101 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42102 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.fifo_rf[1].fifo_rf_dffl.qout_r  <= _02492_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #993] Lines: 42215-42216
    42215 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.buf_dat_dfflr.qout_r  <= 33'h000000000;
    42216 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.buf_dat_dfflr.qout_r  <= _02506_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1221] Lines: 38772-38773
    38772 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    38773 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _01018_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #378] Lines: 58880-58881
    58880 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    58881 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _06146_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #198] Lines: 62961-62962
    62961 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_15.q  <= 1'h0;
    62962 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_15.q  <= _06558_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #630] Lines: 54562-54563
    54562 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch2.r_is_2nd_event  <= 1'h0;
    54563 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch2.r_is_2nd_event  <= _04095_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #94] Lines: 65102-65103
    65102 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_6  <= 9'h030;
    65103 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_6  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_25 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #528] Lines: 56700-56701
    56700 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_csreg  <= 4'h0;
    56701 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_csreg  <= _05002_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #631] Lines: 54559-54560
    54559 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch2.r_comp  <= 16'h0000;
    54560 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch2.r_comp  <= _04097_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #965] Lines: 42388-42389
    42388 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42389 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02542_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #908] Lines: 43104-43105
    43104 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cSCL  <= 2'h0;
    43105 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cSCL  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.cSCL [0], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_sync1 [14] };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1131] Lines: 40355-40356
    40355 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.reset_flag_dffrs.qout_r  <= 1'h1;
    40356 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.reset_flag_dffrs.qout_r  <= 1'h0;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #841] Lines: 43564-43565
    43564 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.core_txd  <= 1'h0;
    43565 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.core_txd  <= _02958_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #247] Lines: 62713-62714
    62713 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[12].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62714 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[12].u_LevelGateway_1_1.inFlight  <= _06498_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #227] Lines: 62817-62818
    62817 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[3].irq_prio_dfflr.qout_r  <= 3'h0;
    62818 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[3].irq_prio_dfflr.qout_r  <= _06524_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #332] Lines: 59133-59134
    59133 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.flash_en  <= 1'h1;
    59134 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.flash_en  <= _06229_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #317] Lines: 59931-59932
    59931 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.cs_set  <= 1'h0;
    59932 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.cs_set  <= _06292_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #568] Lines: 55634-55635
    55634 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_csreg  <= 4'h0;
    55635 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_csreg  <= _04658_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #229] Lines: 62809-62810
    62809 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[2].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62810 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[2].u_LevelGateway_1_1.inFlight  <= _06522_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #319] Lines: 59925-59926
    59925 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.cs_dflt_0  <= 1'h1;
    59926 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.cs_dflt_0  <= _06289_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #313] Lines: 60023-60024
    60023 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_123  <= 1'h0;
    60024 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_123  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_122 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1081] Lines: 41286-41287
    41286 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    41287 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02211_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1230] Lines: 38499-38500
    38499 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_lsuagu.icb_state_dfflr.qout_r  <= 4'h0;
    38500 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_lsuagu.icb_state_dfflr.qout_r  <= _00882_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #309] Lines: 60035-60036
    60035 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_fmt_iodir  <= 1'h0;
    60036 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_fmt_iodir  <= _06332_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #985] Lines: 42255-42256
    42255 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.o_rdy_sync_dffr.qout_r  <= 1'h0;
    42256 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.o_rdy_sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #308] Lines: 60038-60039
    60038 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_fmt_proto  <= 2'h0;
    60039 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_fmt_proto  <= _06326_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1262] Lines: 57794-57795
    57794 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _17314_ <= 72'h000000006000000100;
    57795 |     else _17314_ <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.regs_n [79:64], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.regs_q [63:47], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.regs_n [46:45], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.regs_q [44:43], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.fifo_rx_data [8], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.regs_q [41], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_fifo_i.valid_o , \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.regs_q [39:32], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.regs_n [31:24], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.regs_q [23:16], \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.regs_n [15:8] };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #195] Lines: 62973-62974
    62973 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_18.q  <= 1'h0;
    62974 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_18.q  <= _06561_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #782] Lines: 44286-44287
    44286 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch1_flt  <= 2'h0;
    44287 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch1_flt  <= _03291_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #366] Lines: 59012-59013
    59012 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.Repeater_5_1.saved_source  <= 2'h0;
    59013 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.Repeater_5_1.saved_source  <= _06169_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #853] Lines: 43776-43777
    43776 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.filter_cnt  <= 14'h0000;
    43777 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.filter_cnt  <= _03007_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1192] Lines: 39270-39271
    39270 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.status_mpie_dfflr.qout_r  <= 1'h0;
    39271 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.status_mpie_dfflr.qout_r  <= _01248_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #505] Lines: 57272-57273
    57272 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.counter  <= 16'h0000;
    57273 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.counter  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.counter_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #104] Lines: 65072-65073
    65072 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_6  <= 9'h1c0;
    65073 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_6  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_33 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #578] Lines: 55256-55257
    55256 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_sel  <= 8'h00;
    55257 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_sel  <= _04595_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1178] Lines: 40036-40037
    40036 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[1].vld_dfflrs.qout_r  <= 1'h0;
    40037 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[1].vld_dfflrs.qout_r  <= _01665_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #834] Lines: 43362-43363
    43362 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.r_cmd  <= 8'h00;
    43363 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.r_cmd  <= _02880_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #178] Lines: 63102-63103
    63102 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    63103 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #258] Lines: 62658-62659
    62658 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_o_irq.plic_irq_id_dffr.qout_r  <= 6'h00;
    62659 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_o_irq.plic_irq_id_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.flop_o_irq.plic_irq_id_dffr.dnxt ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #141] Lines: 63240-63241
    63240 |   always @(posedge lfextclk)
    63241 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_8  <= _06749_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #95] Lines: 65099-65100
    65099 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_5  <= 9'h030;
    65100 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_5  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_24 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #182] Lines: 63089-63090
    63089 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.buf_vld_dfflr.qout_r  <= 1'h0;
    63090 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.buf_vld_dfflr.qout_r  <= _06595_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #579] Lines: 55253-55254
    55253 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_oldval  <= 1'h0;
    55254 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_oldval  <= _04592_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #755] Lines: 44367-44368
    44367 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch1_flt  <= 2'h0;
    44368 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch1_flt  <= _03318_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #483] Lines: 57595-57596
    57595 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.err_o  <= 1'h0;
    57596 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.err_o  <= _05421_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #605] Lines: 54895-54896
    54895 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch0.r_is_2nd_event  <= 1'h0;
    54896 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch0.r_is_2nd_event  <= _04336_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1235] Lines: 38084-38085
    38084 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    38085 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _00667_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #885] Lines: 42945-42946
    42945 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.cmd_ack  <= 1'h0;
    42946 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.cmd_ack  <= _02762_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #441] Lines: 58149-58150
    58149 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.tx_fifo_clr_q  <= 1'h0;
    58150 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.tx_fifo_clr_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.tx_fifo_clr_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #451] Lines: 58020-58021
    58020 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_fifo_i.pointer_out  <= 4'h0;
    58021 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_fifo_i.pointer_out  <= _05665_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #444] Lines: 58087-58088
    58087 |   always @*
    58088 |     if (_05709_) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.fifo_tx_data  = \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.PWDATA [7:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1150] Lines: 40152-40153
    40152 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40153 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[6].rfno0.rf_dffl.qout_r  <= _01724_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #210] Lines: 62909-62910
    62909 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[9].irq_pend_dfflr.qout_r  <= 1'h0;
    62910 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[9].irq_pend_dfflr.qout_r  <= _06547_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1209] Lines: 39205-39206
    39205 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.cause_dfflr.qout_r  <= 32'd0;
    39206 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.cause_dfflr.qout_r  <= _01234_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #335] Lines: 59812-59813
    59812 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.txq.maybe_full  <= 1'h0;
    59813 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.txq.maybe_full  <= _06243_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1138] Lines: 40328-40329
    40328 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ir_pc_vld_dfflr.qout_r  <= 1'h0;
    40329 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ir_pc_vld_dfflr.qout_r  <= _01806_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #306] Lines: 60044-60045
    60044 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_sck_pha  <= 1'h0;
    60045 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_sck_pha  <= _06323_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1054] Lines: 41641-41642
    41641 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.timecmp_0_0  <= 32'd4294967295;
    41642 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.timecmp_0_0  <= _02312_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1069] Lines: 41496-41497
    41496 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.rowbuf_cnt_d_dfflr.qout_r  <= 2'h0;
    41497 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.rowbuf_cnt_d_dfflr.qout_r  <= _02290_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #610] Lines: 54833-54834
    54833 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_prescaler.event_o  <= 1'h0;
    54834 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_prescaler.event_o  <= _04298_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1213] Lines: 39023-39024
    39023 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_commit.u_e203_exu_excp.step_req_dfflr.qout_r  <= 1'h0;
    39024 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_commit.u_e203_exu_excp.step_req_dfflr.qout_r  <= _01156_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1179] Lines: 40032-40033
    40032 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40033 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[1].rdwen_dfflrs.qout_r  <= _01664_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1102] Lines: 41082-41083
    41082 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    41083 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02155_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #440] Lines: 58163-58164
    58163 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_interrupt_i.iir_q  <= 4'h0;
    58164 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_interrupt_i.iir_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_interrupt_i.iir_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1134] Lines: 40344-40345
    40344 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.out_flag_dfflr.qout_r  <= 1'h0;
    40345 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.out_flag_dfflr.qout_r  <= _01810_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #352] Lines: 59043-59044
    59043 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_dla_sckcs  <= 8'h01;
    59044 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_dla_sckcs  <= _06214_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #205] Lines: 62933-62934
    62933 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0.q  <= 1'h0;
    62934 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0.q  <= _06551_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1263] Lines: 57644-57645
    57644 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _17206_ <= 128'h00000000000000000000000000000000;
    57645 |     else _17206_ <= _05452_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #55] Lines: 65468-65469
    65468 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    65469 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #854] Lines: 43773-43774
    43773 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.fSDA  <= 3'h7;
    43774 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.fSDA  <= _03009_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #565] Lines: 55643-55644
    55643 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_dummy_wr  <= 16'h0000;
    55644 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_dummy_wr  <= _04666_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1141] Lines: 40316-40317
    40316 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ifu_pc_dfflr.qout_r  <= 32'd0;
    40317 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ifu_pc_dfflr.qout_r  <= _01803_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #23] Lines: 65626-65627
    65626 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_2.q  <= 1'h0;
    65627 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_2.q  <= _07075_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #552] Lines: 55865-55866
    55865 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.en_quad_int  <= 1'h0;
    55866 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.en_quad_int  <= _04769_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #688] Lines: 53814-53815
    53814 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_direction  <= 1'h0;
    53815 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_direction  <= _03536_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1171] Lines: 40089-40090
    40089 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40090 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[16].rfno0.rf_dffl.qout_r  <= _01703_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #250] Lines: 62697-62698
    62697 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[11].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62698 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[11].u_LevelGateway_1_1.inFlight  <= _06494_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1253] Lines: 37832-37833
    37832 |   always @*
    37833 |     if (!\u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.u_dtcm_clkgate.enb  = _00552_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1214] Lines: 38797-38798
    38797 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    38798 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _01025_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #583] Lines: 55241-55242
    55241 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_armed  <= 1'h0;
    55242 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_armed  <= _04587_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #987] Lines: 42248-42249
    42248 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.buf_nrdy_dfflr.qout_r  <= 1'h0;
    42249 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_tx.buf_nrdy_dfflr.qout_r  <= _02513_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1092] Lines: 41126-41127
    41126 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_tmr_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    41127 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_tmr_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_tmr_irq_sync.din_a ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1006] Lines: 42060-42061
    42060 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42061 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.fifo_rf[1].fifo_rf_dffl.qout_r  <= _02482_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #371] Lines: 58954-58955
    58954 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.u_repeater.saved_size  <= 3'h0;
    58955 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.u_repeater.saved_size  <= _06155_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #771] Lines: 44319-44320
    44319 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch3_th  <= 16'h0000;
    44320 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch3_th  <= _03296_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #18] Lines: 65646-65647
    65646 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_7.q  <= 1'h0;
    65647 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_7.q  <= _07080_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1248] Lines: 37939-37940
    37939 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_biu_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.clk )
    37940 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_biu_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.qout_r  <= _00600_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #351] Lines: 59046-59047
    59046 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_fmt_endian  <= 1'h0;
    59047 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_fmt_endian  <= _06204_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #277] Lines: 60310-60311
    60310 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    60311 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _06387_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #333] Lines: 59915-59916
    59915 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.flash.state  <= 3'h0;
    59916 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.flash.state  <= _06257_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1107] Lines: 41046-41047
    41046 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_dtcm_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.clk )
    41047 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_dtcm_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.qout_r  <= _02145_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1025] Lines: 41818-41819
    41818 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    41819 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02353_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #448] Lines: 58032-58033
    58032 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.bit_done  <= 1'h0;
    58033 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_tx_i.bit_done  <= _05678_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #996] Lines: 42109-42110
    42109 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42110 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02494_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #905] Lines: 43113-43114
    43113 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.clk_en  <= 1'h1;
    43114 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.clk_en  <= _02802_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #107] Lines: 65063-65064
    65063 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_3  <= 9'h1c0;
    65064 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_3  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_30 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #173] Lines: 63131-63132
    63131 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    63132 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #406] Lines: 58470-58471
    58470 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_5_dfflr.qout_r  <= 1'h1;
    58471 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_5_dfflr.qout_r  <= _05913_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #942] Lines: 42534-42535
    42534 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.apb_enable_dfflr.qout_r  <= 1'h0;
    42535 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c1_apb_icb2apb.apb_enable_dfflr.qout_r  <= _02581_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #80] Lines: 65127-65128
    65127 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.cmp_0  <= 16'hffff;
    65128 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.cmp_0  <= _06936_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #9] Lines: 65688-65689
    65688 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.ebreakm_dfflr.qout_r  <= 1'h0;
    65689 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_csr.ebreakm_dfflr.qout_r  <= _07090_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #474] Lines: 57704-57705
    57704 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.baud_cnt  <= 16'h0000;
    57705 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_i.baud_cnt  <= _05482_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #838] Lines: 43670-43671
    43670 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.shift  <= 1'h0;
    43671 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.shift  <= _02959_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #541] Lines: 56246-56247
    56246 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.counter  <= 16'h0000;
    56247 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.counter  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.counter_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #943] Lines: 42521-42522
    42521 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42522 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02576_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1123] Lines: 40782-40783
    40782 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.leftover_err_dfflr.qout_r  <= 1'h0;
    40783 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.leftover_err_dfflr.qout_r  <= _02039_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1127] Lines: 40768-40769
    40768 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.icb2mem_dfflr.qout_r  <= 1'h0;
    40769 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.icb2mem_dfflr.qout_r  <= _02035_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #340] Lines: 59768-59769
    59768 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.rxq.T_27  <= 3'h0;
    59769 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.rxq.T_27  <= _06237_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1266] Lines: 57365-57366
    57365 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _17014_ <= 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
    57366 |     else _17014_ <= _05303_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #111] Lines: 65050-65051
    65050 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.run  <= 1'h1;
    65051 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.run  <= _06919_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #187] Lines: 63005-63006
    63005 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_8.q  <= 1'h0;
    63006 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_8.q  <= _06569_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #821] Lines: 43959-43960
    43959 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.r_event_sync_3  <= 2'h0;
    43960 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.r_event_sync_3  <= _03074_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #273] Lines: 60341-60342
    60341 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    60342 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _06395_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1146] Lines: 40296-40297
    40296 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.dly_flush_dfflr.qout_r  <= 1'h0;
    40297 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.dly_flush_dfflr.qout_r  <= _01798_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #113] Lines: 64942-64943
    64942 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.count  <= 16'h0000;
    64943 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.count  <= _06934_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #856] Lines: 43745-43746
    43745 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    43746 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.dscl_oen  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.scl_oen ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #96] Lines: 65096-65097
    65096 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_4  <= 9'h030;
    65097 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_4  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_23 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #805] Lines: 44217-44218
    44217 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch2_flt  <= 2'h0;
    44218 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch2_flt  <= _03268_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #822] Lines: 43956-43957
    43956 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.r_event_sync_2  <= 2'h0;
    43957 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.r_event_sync_2  <= _03072_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #36] Lines: 65572-65573
    65572 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.vld_dfflr.qout_r  <= 1'h0;
    65573 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.vld_dfflr.qout_r  <= _07062_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #809] Lines: 44205-44206
    44205 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch1_flt  <= 2'h0;
    44206 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_ch1_flt  <= _03264_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #690] Lines: 53765-53766
    53765 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_controller.r_active  <= 1'h0;
    53766 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_controller.r_active  <= _03512_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #321] Lines: 59919-59920
    59919 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.clear  <= 1'h0;
    59920 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.clear  <= _06293_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #417] Lines: 58413-58414
    58413 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    58414 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_pwm_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _05896_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #349] Lines: 59052-59053
    59052 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_fmt_len  <= 4'h8;
    59053 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_fmt_len  <= _06206_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #26] Lines: 65614-65615
    65614 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_17.q  <= 1'h0;
    65615 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_17.q  <= _07072_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1088] Lines: 41210-41211
    41210 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_itcm_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    41211 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_itcm_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= _02192_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #166] Lines: 63184-63185
    63184 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset_n_catch_reg.reg_1.q  <= 1'h0;
    63185 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset_n_catch_reg.reg_1.q  <= _06612_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #138] Lines: 64795-64796
    64795 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.T_145  <= 6'h00;
    64796 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.T_145  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.GEN_5 [5:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1245] Lines: 38024-38025
    38024 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_biu_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    38025 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_biu_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= _00654_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #974] Lines: 42342-42343
    42342 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= 1'h0;
    42343 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= _02533_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #863] Lines: 43726-43727
    43726 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.clk_en  <= 1'h1;
    43727 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.clk_en  <= _03001_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #894] Lines: 43238-43239
    43238 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sSCL  <= 1'h1;
    43239 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sSCL  <= _02815_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1159] Lines: 40125-40126
    40125 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40126 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[27].rfno0.rf_dffl.qout_r  <= _01715_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #995] Lines: 42113-42114
    42113 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    42114 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02495_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #682] Lines: 53954-53955
    53954 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_armed  <= 1'h0;
    53955 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_armed  <= _03648_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #337] Lines: 59793-59794
    59793 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.txq.T_27  <= 3'h0;
    59794 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.txq.T_27  <= _06241_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1121] Lines: 40790-40791
    40790 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.req_need_0uop_dfflr.qout_r  <= 1'h0;
    40791 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.req_need_0uop_dfflr.qout_r  <= _02041_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #582] Lines: 55244-55245
    55244 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_event  <= 1'h0;
    55245 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_event  <= _04585_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #744] Lines: 44400-44401
    44400 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch3_th  <= 16'h0000;
    44401 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch3_th  <= _03323_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #989] Lines: 42229-42230
    42229 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    42230 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.vld_dfflr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #653] Lines: 54249-54250
    54249 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_event  <= 1'h0;
    54250 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_counter.r_event  <= _03848_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #438] Lines: 58224-58225
    58224 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_fifo_i.pointer_in  <= 4'h0;
    58225 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_fifo_i.pointer_in  <= _05779_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #510] Lines: 57241-57242
    57241 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.state  <= 5'h00;
    57242 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.state  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.state_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #615] Lines: 54815-54816
    54815 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_event  <= 1'h0;
    54816 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_event  <= _04272_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #25] Lines: 65618-65619
    65618 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_18.q  <= 1'h0;
    65619 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_18.q  <= _07073_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #693] Lines: 53749-53750
    53749 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch3.r_comp  <= 16'h0000;
    53750 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch3.r_comp  <= _03507_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1182] Lines: 40023-40024
    40023 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40024 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[1].pc_dfflrs.qout_r  <= _01661_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #136] Lines: 64803-64804
    64803 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.cmp_0  <= 32'd4294967295;
    64804 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.cmp_0  <= _06885_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #63] Lines: 65428-65429
    65428 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.skipOpReg  <= 1'h0;
    65429 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.skipOpReg  <= _07001_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #780] Lines: 44292-44293
    44292 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch1_mode  <= 3'h0;
    44293 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch1_mode  <= _03289_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #784] Lines: 44280-44281
    44280 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch0_mode  <= 3'h0;
    44281 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_ch0_mode  <= _03285_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #401] Lines: 58490-58491
    58490 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_N_42_dfflr.qout_r  <= 3'h0;
    58491 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_N_42_dfflr.qout_r  <= _05918_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1175] Lines: 40077-40078
    40077 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40078 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[12].rfno0.rf_dffl.qout_r  <= _01699_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #148] Lines: 63226-63227
    63226 |   always @(posedge lfextclk)
    63227 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_1  <= _06742_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #590] Lines: 55098-55099
    55098 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_counter  <= 16'h0000;
    55099 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_counter  <= _04473_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #348] Lines: 59055-59056
    59055 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_fmt_proto  <= 2'h0;
    59056 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_fmt_proto  <= _06203_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #90] Lines: 64906-64907
    64906 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aon_io_wdog_rst ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.wdog_reset_r  <= 1'h1;
    64907 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.wdog_reset_r  <= 1'h0;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1004] Lines: 42068-42069
    42068 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    42069 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02484_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #129] Lines: 64852-64853
    64852 |   always @(posedge lfextclk)
    64853 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_queue_1.ram_read  <= _06889_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #39] Lines: 65562-65563
    65562 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.o_rdy_sync_dffr.qout_r  <= 1'h0;
    65563 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.o_rdy_sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.u_o_rdy_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #460] Lines: 57911-57912
    57911 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.baud_cnt  <= 16'h0000;
    57912 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.baud_cnt  <= _05613_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #389] Lines: 58827-58828
    58827 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    58828 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.fifo_rf[1].fifo_rf_dffl.qout_r  <= _06133_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #627] Lines: 54607-54608
    54607 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch3.r_comp  <= 16'h0000;
    54608 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch3.r_comp  <= _04133_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #69] Lines: 65311-65312
    65311 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.downgradeOpReg  <= 1'h0;
    65312 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.downgradeOpReg  <= _07002_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #137] Lines: 64798-64799
    64798 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.T_148  <= 42'h00000000000;
    64799 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.T_148  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.rtc.GEN_6 [41:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #598] Lines: 54988-54989
    54988 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch2.r_comp  <= 16'h0000;
    54989 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch2.r_comp  <= _04410_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #647] Lines: 54389-54390
    54389 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_ls_clk_sync  <= 3'h0;
    54390 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_ls_clk_sync  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_ls_clk_sync [1:0], lfextclk };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1252] Lines: 37836-37837
    37836 |   always @*
    37837 |     if (!\u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.u_exu_clkgate.enb  = _00553_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #106] Lines: 65066-65067
    65066 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_4  <= 9'h1c0;
    65067 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.sleepProgram_4  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_31 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #524] Lines: 56712-56713
    56712 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_int_en  <= 1'h0;
    56713 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_int_en  <= _05013_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1095] Lines: 41117-41118
    41117 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_ext_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= 1'h0;
    41118 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_ext_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_ext_irq_sync.sync_gen[0].i_is_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1237] Lines: 38076-38077
    38076 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    38077 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _00665_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #177] Lines: 63118-63119
    63118 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.buf_nrdy_dfflr.qout_r  <= 1'h0;
    63119 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_tx.buf_nrdy_dfflr.qout_r  <= _06601_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #393] Lines: 58802-58803
    58802 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_buf_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    58803 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_buf_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= _06127_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1116] Lines: 40823-40824
    40823 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.u_e203_ifetch_rsp_bypbuf.u_bypbuf_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    40824 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.u_e203_ifetch_rsp_bypbuf.u_bypbuf_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02049_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #154] Lines: 63214-63215
    63214 |   always @(posedge lfextclk)
    63215 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_10  <= _06751_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #769] Lines: 44325-44326
    44325 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_in_mode  <= 3'h0;
    44326 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_in_mode  <= _03280_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #298] Lines: 60187-60188
    60187 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.tcnt  <= 12'h000;
    60188 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.tcnt  <= _06333_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #490] Lines: 57513-57514
    57513 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_interrupt_i.iir_q  <= 4'h0;
    57514 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_interrupt_i.iir_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_interrupt_i.iir_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #186] Lines: 63009-63010
    63009 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_9.q  <= 1'h0;
    63010 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_9.q  <= _06570_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #144] Lines: 63234-63235
    63234 |   always @(posedge lfextclk)
    63235 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_5  <= _06746_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1196] Lines: 39255-39256
    39255 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.msip_dffr.qout_r  <= 1'h0;
    39256 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.msip_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_sft_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #669] Lines: 54079-54080
    54079 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch1.r_comp_op  <= 3'h0;
    54080 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch1.r_comp_op  <= _03749_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1207] Lines: 39213-39214
    39213 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.epc_dfflr.qout_r  <= 32'd0;
    39214 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.epc_dfflr.qout_r  <= _01236_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #534] Lines: 56682-56683
    56682 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_addr_len  <= 6'h00;
    56683 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_addr_len  <= _05007_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #617] Lines: 54687-54688
    54687 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_start  <= 16'h0000;
    54688 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_start  <= _04164_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #59] Lines: 65455-65456
    65455 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_vld_dfflr.qout_r  <= 1'h0;
    65456 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_vld_dfflr.qout_r  <= _07038_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #374] Lines: 58899-58900
    58899 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.gennum  <= 5'h00;
    58900 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.gennum  <= _06152_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1231] Lines: 38495-38496
    38495 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_lsuagu.icb_leftover_err_dfflr.qout_r  <= 1'h0;
    38496 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_lsuagu.icb_leftover_err_dfflr.qout_r  <= _00881_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #17] Lines: 65650-65651
    65650 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_8.q  <= 1'h0;
    65651 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_8.q  <= _07081_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #665] Lines: 54127-54128
    54127 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch2.r_comp_op  <= 3'h0;
    54128 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch2.r_comp_op  <= _03785_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #868] Lines: 43711-43712
    43711 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.al  <= 1'h0;
    43712 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.al  <= _03037_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #900] Lines: 43128-43129
    43128 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.dSDA  <= 1'h1;
    43129 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.dSDA  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.sSDA ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #142] Lines: 63238-63239
    63238 |   always @(posedge lfextclk)
    63239 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_7  <= _06748_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #681] Lines: 53957-53958
    53957 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_event  <= 1'h0;
    53958 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_event  <= _03646_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #765] Lines: 44337-44338
    44337 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_saw  <= 1'h1;
    44338 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_saw  <= _03282_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #127] Lines: 64914-64915
    64914 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.AsyncResetRegVec_1_1.reg_1.q  <= 1'h0;
    64915 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.AsyncResetRegVec_1_1.reg_1.q  <= _06911_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1239] Lines: 38062-38063
    38062 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    38063 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _00663_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #413] Lines: 58442-58443
    58442 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.hfxoscen_dfflrs.qout_r  <= 1'h1;
    58443 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.hfxoscen_dfflrs.qout_r  <= _05906_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1172] Lines: 40086-40087
    40086 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40087 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[15].rfno0.rf_dffl.qout_r  <= _01702_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #226] Lines: 62825-62826
    62825 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[3].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62826 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[3].u_LevelGateway_1_1.inFlight  <= _06526_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #916] Lines: 42704-42705
    42704 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_sync0  <= 32'd0;
    42705 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_gpio_sync0  <= io_pads_gpioB_i_ival;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #427] Lines: 58342-58343
    58342 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_fifo_i.pointer_in  <= 4'h0;
    58343 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_fifo_i.pointer_in  <= _05861_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #254] Lines: 62673-62674
    62673 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].irq_prio_dfflr.qout_r  <= 3'h0;
    62674 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].irq_prio_dfflr.qout_r  <= _06488_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #544] Lines: 56209-56210
    56209 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.counter_trgt  <= 16'h0008;
    56210 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.counter_trgt  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.counter_trgt_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #149] Lines: 63224-63225
    63224 |   always @(posedge lfextclk)
    63225 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_15  <= _06756_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #405] Lines: 58474-58475
    58474 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_6_dfflr.qout_r  <= 1'h0;
    58475 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_6_dfflr.qout_r  <= _05914_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #376] Lines: 58889-58890
    58889 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.acknum  <= 5'h00;
    58890 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.acknum  <= _06149_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #282] Lines: 60284-60285
    60284 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.apb_enable_dfflr.qout_r  <= 1'h0;
    60285 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.apb_enable_dfflr.qout_r  <= _06382_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #320] Lines: 59922-59923
    59922 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.cs_assert  <= 1'h0;
    59923 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.cs_assert  <= _06297_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #855] Lines: 43770-43771
    43770 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.fSCL  <= 3'h7;
    43771 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.fSCL  <= _03008_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #497] Lines: 57369-57370
    57369 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_txfifo.elements  <= 5'h00;
    57370 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_txfifo.elements  <= _05301_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1156] Lines: 40134-40135
    40134 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40135 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[2].rfno0.rf_dffl.qout_r  <= _01718_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1160] Lines: 40122-40123
    40122 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40123 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[26].rfno0.rf_dffl.qout_r  <= _01714_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #543] Lines: 56212-56213
    56212 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.data_int  <= 32'd0;
    56213 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.data_int  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_rxreg.data_int_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1045] Lines: 41690-41691
    41690 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.clk0_rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_pllclkdiv.flag_dfflr.qout_r  <= 1'h0;
    41691 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_pllclkdiv.flag_dfflr.qout_r  <= _02321_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #197] Lines: 62965-62966
    62965 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_16.q  <= 1'h0;
    62966 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_16.q  <= _06559_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1040] Lines: 41740-41741
    41740 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_aw_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    41741 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_aw_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02334_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #93] Lines: 65105-65106
    65105 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_7  <= 9'h030;
    65106 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_7  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_26 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #373] Lines: 58932-58933
    58932 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.u_repeater.full  <= 1'h0;
    58933 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.u_repeater.full  <= _06154_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #513] Lines: 56928-56929
    56928 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.do_rx  <= 1'h0;
    56929 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.do_rx  <= _05117_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #692] Lines: 53752-53753
    53752 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch3.r_is_2nd_event  <= 1'h0;
    53753 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch3.r_is_2nd_event  <= _03505_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #521] Lines: 56721-56722
    56721 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_qrd  <= 1'h0;
    56722 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_qrd  <= _04999_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #252] Lines: 62685-62686
    62685 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[11].irq_pend_dfflr.qout_r  <= 1'h0;
    62686 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[11].irq_pend_dfflr.qout_r  <= _06491_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #972] Lines: 42348-42349
    42348 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42349 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.fifo_rf[1].fifo_rf_dffl.qout_r  <= _02535_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1157] Lines: 40131-40132
    40131 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40132 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[29].rfno0.rf_dffl.qout_r  <= _01717_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1234] Lines: 38088-38089
    38088 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    38089 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _00668_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1191] Lines: 39992-39993
    39992 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.depth_gt1.alc_ptr_dfflrs.qout_r  <= 1'h0;
    39993 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.depth_gt1.alc_ptr_dfflrs.qout_r  <= _01652_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #70] Lines: 65308-65309
    65308 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.dbusValidReg  <= 1'h0;
    65309 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.dbusValidReg  <= _07012_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #818] Lines: 44178-44179
    44178 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_event_sel_0  <= 4'h0;
    44179 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_event_sel_0  <= _03354_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #606] Lines: 54892-54893
    54892 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch0.r_comp  <= 16'h0000;
    54893 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch0.r_comp  <= _04338_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #143] Lines: 63236-63237
    63236 |   always @(posedge lfextclk)
    63237 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_6  <= _06747_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #563] Lines: 55649-55650
    55649 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_int_th_rx  <= 5'h00;
    55650 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_int_th_rx  <= _04668_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1148] Lines: 40158-40159
    40158 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40159 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[8].rfno0.rf_dffl.qout_r  <= _01726_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1236] Lines: 38080-38081
    38080 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    38081 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _00666_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #923] Lines: 42666-42667
    42666 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.interrupt  <= 1'h0;
    42667 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.interrupt  <= _02638_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1187] Lines: 40007-40008
    40007 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40008 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.oitf_entries[0].pc_dfflrs.qout_r  <= _01656_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #733] Lines: 44433-44434
    44433 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_arm  <= 1'h0;
    44434 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_arm  <= _03332_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #749] Lines: 44385-44386
    44385 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch2_mode  <= 3'h0;
    44386 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch2_mode  <= _03320_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1032] Lines: 41781-41782
    41781 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    41782 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02344_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #788] Lines: 44268-44269
    44268 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_update  <= 1'h0;
    44269 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_update  <= _03249_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #878] Lines: 42737-42738
    42737 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.interrupt_o  <= 1'h0;
    42738 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.interrupt_o  <= _02695_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #734] Lines: 44430-44431
    44430 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_update  <= 1'h0;
    44431 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_update  <= _03303_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #797] Lines: 44241-44242
    44241 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_in_clk  <= 1'h0;
    44242 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_in_clk  <= _03254_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #975] Lines: 42338-42339
    42338 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= 1'h0;
    42339 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= _02532_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1249] Lines: 37848-37849
    37848 |   always @*
    37849 |     if (!\u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.u_lsu_clkgate.enb  = _00556_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #581] Lines: 55247-55248
    55247 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_ls_clk_sync  <= 3'h0;
    55248 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_ls_clk_sync  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_in_stage.r_ls_clk_sync [1:0], lfextclk };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1074] Lines: 41476-41477
    41476 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.gen_rowbuf[3].rowbuf_dfflr.qout_r  <= 32'd0;
    41477 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.gen_rowbuf[3].rowbuf_dfflr.qout_r  <= _02285_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1047] Lines: 41672-41673
    41672 |   always @*
    41673 |     if (!hfextclk) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_hclkgen.u_e203_subsys_gfcm.u_clk1_clkgate.enb  = _02317_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #432] Lines: 58277-58278
    58277 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.parity_bit  <= 1'h0;
    58278 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.parity_bit  <= _05790_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #913] Lines: 42713-42714
    42713 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_status  <= 32'd0;
    42714 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioB.r_status  <= _02639_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #375] Lines: 58894-58895
    58894 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.dOrig  <= 3'h0;
    58895 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.dOrig  <= _06151_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #67] Lines: 65363-65364
    65363 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtagStateReg  <= 4'h0;
    65364 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtagStateReg  <= _07018_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #360] Lines: 59724-59725
    59724 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.arb.sel_0  <= 1'h1;
    59725 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.arb.sel_0  <= _06232_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #871] Lines: 42872-42873
    42872 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.tip  <= 1'h0;
    42873 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.tip  <= _02691_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1034] Lines: 41773-41774
    41773 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    41774 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02342_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #516] Lines: 56745-56746
    56745 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_rxfifo.elements  <= 5'h00;
    56746 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_rxfifo.elements  <= _05049_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #140] Lines: 63242-63243
    63242 |   always @(posedge lfextclk)
    63243 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.backupRegs_9  <= _06750_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1137] Lines: 40332-40333
    40332 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ir_rs1idx_dfflr.qout_r  <= 5'h00;
    40333 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ir_rs1idx_dfflr.qout_r  <= _01807_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #883] Lines: 42951-42952
    42951 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.core_txd  <= 1'h0;
    42952 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.core_txd  <= _02759_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #431] Lines: 58280-58281
    58280 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.reg_bit_count  <= 3'h0;
    58281 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.reg_bit_count  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.reg_bit_count_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #546] Lines: 56202-56203
    56202 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_clkgen.spi_clk  <= 1'h0;
    56203 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_clkgen.spi_clk  <= _04859_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #98] Lines: 65090-65091
    65090 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_2  <= 9'h030;
    65091 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupProgram_2  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.GEN_21 [8:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #477] Lines: 57692-57693
    57692 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_fifo_i.pointer_in  <= 4'h0;
    57693 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_tx_fifo_i.pointer_in  <= _05471_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #661] Lines: 54175-54176
    54175 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch3.r_comp_op  <= 3'h0;
    54176 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch3.r_comp_op  <= _03821_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #526] Lines: 56706-56707
    56706 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_dummy_rd  <= 16'h0000;
    56707 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_dummy_rd  <= _05009_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #731] Lines: 44439-44440
    44439 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch0_lut  <= 16'h0000;
    44440 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch0_lut  <= _03340_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #120] Lines: 64864-64865
    64864 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.erst ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.erst_reset_r  <= 1'h1;
    64865 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.erst_reset_r  <= 1'h0;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #909] Lines: 43101-43102
    43101 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.busy  <= 1'h0;
    43102 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.busy  <= _02829_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1015] Lines: 41875-41876
    41875 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    41876 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02369_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #649] Lines: 54383-54384
    54383 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_armed  <= 1'h0;
    54384 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_armed  <= _03961_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #930] Lines: 42621-42622
    42621 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_inttype1  <= 32'd0;
    42622 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_inttype1  <= _02613_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #350] Lines: 59049-59050
    59049 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_fmt_iodir  <= 1'h0;
    59050 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_fmt_iodir  <= _06205_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1240] Lines: 38058-38059
    38058 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    38059 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _00662_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #421] Lines: 58383-58384
    58383 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.reg_bit_count  <= 3'h0;
    58384 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.reg_bit_count  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.reg_bit_count_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #867] Lines: 43714-43715
    43714 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.busy  <= 1'h0;
    43715 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.busy  <= _03028_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #457] Lines: 57952-57953
    57952 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.parity_bit  <= 1'h0;
    57953 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.parity_bit  <= _05595_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #969] Lines: 42360-42361
    42360 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    42361 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02538_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #133] Lines: 64838-64839
    64838 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_queue_1.maybe_full  <= 1'h0;
    64839 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_queue_1.maybe_full  <= _06899_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #709] Lines: 44505-44506
    44505 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_stop  <= 1'h0;
    44506 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_stop  <= _03329_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #72] Lines: 65302-65303
    65302 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.busyReg  <= 1'h0;
    65303 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.busyReg  <= _06985_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1077] Lines: 41464-41465
    41464 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.gen_rowbuf[0].rowbuf_dfflr.qout_r  <= 32'd0;
    41465 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.gen_rowbuf[0].rowbuf_dfflr.qout_r  <= _02282_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1195] Lines: 39258-39259
    39258 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mtip_dffr.qout_r  <= 1'h0;
    39259 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mtip_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_irq_sync.master_gen.u_tmr_irq_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #272] Lines: 60345-60346
    60345 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    60346 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _06396_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #672] Lines: 54034-54035
    54034 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch0.r_comp  <= 16'h0000;
    54035 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch0.r_comp  <= _03712_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #255] Lines: 62669-62670
    62669 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].irq_pend_dfflr.qout_r  <= 1'h0;
    62670 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].irq_pend_dfflr.qout_r  <= _06487_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1144] Lines: 40304-40305
    40304 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ifu_err_dfflr.qout_r  <= 1'h0;
    40305 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ifu_err_dfflr.qout_r  <= _01800_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #101] Lines: 65081-65082
    65081 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupCause  <= 2'h0;
    65082 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.wakeupCause  <= _06931_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #872] Lines: 42765-42766
    42765 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.rxack  <= 1'h0;
    42766 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.rxack  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.ack_out ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #267] Lines: 60380-60381
    60380 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    60381 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart2_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _06405_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1024] Lines: 41822-41823
    41822 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    41823 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02354_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1120] Lines: 40794-40795
    40794 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.req_need_2uop_dfflr.qout_r  <= 1'h0;
    40795 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.req_need_2uop_dfflr.qout_r  <= _02042_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #68] Lines: 65360-65361
    65360 |     if (\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.jtag_TRST ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.irReg  <= 5'h01;
    65361 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.irReg  <= _06982_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #677] Lines: 53969-53970
    53969 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_sel  <= 8'h00;
    53970 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_sel  <= _03656_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #354] Lines: 59037-59038
    59037 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_dla_intercs  <= 8'h01;
    59038 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_dla_intercs  <= _06215_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #660] Lines: 54178-54179
    54178 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch3.r_comp  <= 16'h0000;
    54179 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch3.r_comp  <= _03820_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #944] Lines: 42517-42518
    42517 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    42518 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_i2c0_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02575_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #407] Lines: 58466-58467
    58466 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_4_dfflr.qout_r  <= 1'h1;
    58467 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.pll_M_4_dfflr.qout_r  <= _05912_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #971] Lines: 42352-42353
    42352 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42353 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02536_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #184] Lines: 63068-63069
    63068 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    63069 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= _06588_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #859] Lines: 43738-43739
    43738 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.dSCL  <= 1'h1;
    43739 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.dSCL  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sSCL ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #364] Lines: 58963-58964
    58963 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.T_1527  <= 2'h0;
    58964 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLWidthWidget.T_1527  <= _06165_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1019] Lines: 41862-41863
    41862 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    41863 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02365_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1140] Lines: 40320-40321
    40320 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ifu_prdt_taken_dfflr.qout_r  <= 1'h0;
    40321 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ifu_prdt_taken_dfflr.qout_r  <= _01804_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #674] Lines: 53992-53993
    53992 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_prescaler.r_presc  <= 8'h00;
    53993 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_prescaler.r_presc  <= _03673_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #271] Lines: 60349-60350
    60349 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    60350 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart1_apb_icb2apb.u_rsp_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _06397_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #294] Lines: 60206-60207
    60206 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.apb_enable_dfflr.qout_r  <= 1'h0;
    60207 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.apb_enable_dfflr.qout_r  <= _06362_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #165] Lines: 63188-63189
    63188 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset_n_catch_reg.reg_2.q  <= 1'h0;
    63189 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.aonrst_catch.reset_n_catch_reg.reg_2.q  <= _06613_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #202] Lines: 62945-62946
    62945 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_11.q  <= 1'h0;
    62946 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_11.q  <= _06554_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #724] Lines: 44460-44461
    44460 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch2_flt  <= 2'h0;
    44461 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch2_flt  <= _03349_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #235] Lines: 62777-62778
    62777 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[16].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62778 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[16].u_LevelGateway_1_1.inFlight  <= _06514_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #560] Lines: 55658-55659
    55658 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_qwr  <= 1'h0;
    55659 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_qwr  <= _04656_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #846] Lines: 43935-43936
    43935 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sta_condition  <= 1'h0;
    43936 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sta_condition  <= _03022_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1039] Lines: 41755-41756
    41755 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= 1'h0;
    41756 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_bresp_fifo.dp_gt0.dp_gt1.rptr_vec_31_dfflr.qout_r  <= _02337_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1268] Lines: 56299-56300
    56299 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) _16604_ <= 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
    56300 |     else _16604_ <= _04959_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #687] Lines: 53817-53818
    53817 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_end  <= 16'h0000;
    53818 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_end  <= _03540_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #163] Lines: 63192-63193
    63192 |   always @(posedge lfextclk)
    63193 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.bootrom_deglitch.T_9  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.bootrom_deglitch.T_8 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1241] Lines: 38054-38055
    38054 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    38055 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _00661_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #353] Lines: 59040-59041
    59040 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_dla_interxfr  <= 8'h00;
    59041 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_dla_interxfr  <= _06216_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #433] Lines: 58245-58246
    58245 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.err_o  <= 1'h0;
    58246 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_rx_i.err_o  <= _05811_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1169] Lines: 40095-40096
    40095 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40096 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[18].rfno0.rf_dffl.qout_r  <= _01705_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1022] Lines: 41835-41836
    41835 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_wdata_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 2'h0;
    41836 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_wdata_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _02356_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #585] Lines: 55113-55114
    55113 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_sawtooth  <= 1'h1;
    55114 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_sawtooth  <= _04481_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #999] Lines: 42098-42099
    42098 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    42099 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_sirv_mem_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02491_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1149] Lines: 40155-40156
    40155 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40156 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[7].rfno0.rf_dffl.qout_r  <= _01725_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #395] Lines: 58514-58515
    58514 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.plloutdivby1_dfflrs.qout_r  <= 1'h1;
    58515 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_hclkgen_regs.plloutdivby1_dfflrs.qout_r  <= _05924_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #126] Lines: 64918-64919
    64918 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.AsyncResetRegVec_1_1.reg_2.q  <= 1'h0;
    64919 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.AsyncResetRegVec_1_1.reg_2.q  <= _06912_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1076] Lines: 41468-41469
    41468 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.gen_rowbuf[1].rowbuf_dfflr.qout_r  <= 32'd0;
    41469 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_nice_core.gen_rowbuf[1].rowbuf_dfflr.qout_r  <= _02283_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #499] Lines: 57318-57319
    57318 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.data_int  <= 32'd0;
    57319 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.data_int  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_txreg.data_int_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #906] Lines: 43110-43111
    43110 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.c_state  <= 18'h00000;
    43111 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.bit_controller.c_state  <= _02791_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #311] Lines: 60029-60030
    60029 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.cref  <= 1'h1;
    60030 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.cref  <= _06353_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #586] Lines: 55110-55111
    55110 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_pending_update  <= 1'h0;
    55111 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_pending_update  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.s_pending_update ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1136] Lines: 40336-40337
    40336 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ir_rs2idx_dfflr.qout_r  <= 5'h00;
    40337 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ifetch.ir_rs2idx_dfflr.qout_r  <= _01808_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #343] Lines: 59070-59071
    59070 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_wm_tx  <= 4'h0;
    59071 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_wm_tx  <= _06217_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #84] Lines: 65113-65114
    65113 |     if (\u_e203_subsys_top.u_sirv_aon_top.aon_reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.T_154  <= 1'h0;
    65114 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.wdog.T_154  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.core_io_control_bits [3];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #169] Lines: 63170-63171
    63170 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset_n_catch_reg.reg_1.q  <= 1'h0;
    63171 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.ResetCatchAndSync_1_1.reset_n_catch_reg.reg_1.q  <= _06609_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #423] Lines: 58357-58358
    58357 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.bit_done  <= 1'h0;
    58358 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.bit_done  <= _05873_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1238] Lines: 38072-38073
    38072 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_biu_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.clk )
    38073 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _00664_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1227] Lines: 38717-38718
    38717 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_muldiv.flushed_dfflr.qout_r  <= 1'h0;
    38718 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_muldiv.flushed_dfflr.qout_r  <= _01003_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #667] Lines: 54085-54086
    54085 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch1.r_is_2nd_event  <= 1'h0;
    54086 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_comp_ch1.r_is_2nd_event  <= _03746_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #928] Lines: 42627-42628
    42627 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_sync0  <= 32'd0;
    42628 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.r_gpio_sync0  <= io_pads_gpioA_i_ival;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #115] Lines: 64933-64934
    64933 |     if (\u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.T_356 ) \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.T_396  <= 4'h0;
    64934 |     else \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.u_pmu_core.T_396  <= _06932_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #879] Lines: 43060-43061
    43060 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.sr  <= 8'h00;
    43061 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.sr  <= _02766_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #827] Lines: 43965-43966
    43965 |   always @*
    43966 |     if (!\u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.i_clk_gate_timer1.enb  = _03078_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #796] Lines: 44244-44245
    44244 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_in_mode  <= 3'h0;
    44245 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_in_mode  <= _03253_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #310] Lines: 60032-60033
    60032 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_fmt_endian  <= 1'h0;
    60033 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_fmt_endian  <= _06329_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #875] Lines: 42752-42753
    42752 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.r_ctrl  <= 8'h00;
    42753 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.r_ctrl  <= _02683_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #466] Lines: 57824-57825
    57824 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.tx_fifo_clr_q  <= 1'h0;
    57825 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.tx_fifo_clr_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.tx_fifo_clr_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #643] Lines: 54404-54405
    54404 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_prescaler.event_o  <= 1'h0;
    54405 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_prescaler.event_o  <= _03985_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #468] Lines: 57798-57799
    57798 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.rx_fifo_clr_q  <= 1'h0;
    57799 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.rx_fifo_clr_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.rx_fifo_clr_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #290] Lines: 60228-60229
    60228 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    60229 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi1_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _06366_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #285] Lines: 60263-60264
    60263 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    60264 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _06375_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #493] Lines: 57473-57474
    57473 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.rx_fifo_clr_q  <= 1'h0;
    57474 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.rx_fifo_clr_q  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.rx_fifo_clr_n ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #3] Lines: 65722-65723
    65722 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[3].ram_dfflr.qout_r  <= 32'd0;
    65723 |     else \u_e203_subsys_top.u_sirv_debug_module.u_sirv_debug_ram.debug_ram_gen[3].ram_dfflr.qout_r  <= _07105_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #588] Lines: 55104-55105
    55104 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_end  <= 16'h0000;
    55105 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_end  <= _04479_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #748] Lines: 44388-44389
    44388 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch2_th  <= 16'h0000;
    44389 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_ch2_th  <= _03319_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #241] Lines: 62745-62746
    62745 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[14].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62746 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[14].u_LevelGateway_1_1.inFlight  <= _06506_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1228] Lines: 38713-38714
    38713 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_muldiv.exec_cnt_dfflr.qout_r  <= 6'h00;
    38714 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_muldiv.exec_cnt_dfflr.qout_r  <= _01002_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #339] Lines: 59771-59772
    59771 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.rxq.T_29  <= 3'h0;
    59772 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.rxq.T_29  <= _06238_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #41] Lines: 65555-65556
    65555 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.buf_nrdy_dfflr.qout_r  <= 1'h0;
    65556 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.buf_nrdy_dfflr.qout_r  <= _07060_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #238] Lines: 62761-62762
    62761 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[15].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62762 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[15].u_LevelGateway_1_1.inFlight  <= _06510_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #612] Lines: 54824-54825
    54824 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_oldval  <= 1'h0;
    54825 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_in_stage.r_oldval  <= _04279_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #234] Lines: 62781-62782
    62781 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[1].irq_pend_dfflr.qout_r  <= 1'h0;
    62782 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[1].irq_pend_dfflr.qout_r  <= _06515_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1085] Lines: 41270-41271
    41270 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.ifu_holdup_dffl.clk )
    41271 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02207_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #456] Lines: 57955-57956
    57955 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.reg_bit_count  <= 3'h0;
    57956 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.reg_bit_count  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.reg_bit_count_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #698] Lines: 53698-53699
    53698 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch2.r_comp_op  <= 3'h0;
    53699 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch2.r_comp_op  <= _03472_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #251] Lines: 62689-62690
    62689 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[11].irq_prio_dfflr.qout_r  <= 3'h0;
    62690 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[11].irq_prio_dfflr.qout_r  <= _06492_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #383] Lines: 58862-58863
    58862 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= 1'h0;
    58863 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_rsp_fifo.dp_gt0.dp_gt1.wptr_vec_31_dfflr.qout_r  <= _06141_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #248] Lines: 62705-62706
    62705 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[12].irq_prio_dfflr.qout_r  <= 3'h0;
    62706 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[12].irq_prio_dfflr.qout_r  <= _06496_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #936] Lines: 42575-42576
    42575 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.gpio_padcfg  <= 192'h082082082082082082082082082082082082082082082082;
    42576 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_gpioA.gpio_padcfg  <= _02610_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #886] Lines: 42942-42943
    42942 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.c_state  <= 5'h00;
    42943 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.c_state  <= _02763_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #158] Lines: 63204-63205
    63204 |   always @(posedge lfextclk)
    63205 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.dwakeup_deglitch.last  <= \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.dwakeup_deglitch.sync ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1199] Lines: 39244-39245
    39244 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.minstret_dfflr.qout_r  <= 32'd0;
    39245 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.minstret_dfflr.qout_r  <= _01243_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #817] Lines: 44181-44182
    44181 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_event_sel_1  <= 4'h0;
    44182 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_event_sel_1  <= _03355_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #16] Lines: 65654-65655
    65654 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_9.q  <= 1'h0;
    65655 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_9.q  <= _07082_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #696] Lines: 53704-53705
    53704 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch2.r_is_2nd_event  <= 1'h0;
    53705 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch2.r_is_2nd_event  <= _03469_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #529] Lines: 56697-56698
    56697 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_cmd  <= 32'd0;
    56698 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_cmd  <= _05004_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #233] Lines: 62785-62786
    62785 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[1].irq_prio_dfflr.qout_r  <= 3'h0;
    62786 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[1].irq_prio_dfflr.qout_r  <= _06516_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #200] Lines: 62953-62954
    62953 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_13.q  <= 1'h0;
    62954 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_13.q  <= _06556_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #307] Lines: 60041-60042
    60041 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_sck_div  <= 12'h000;
    60042 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.ctrl_sck_div  <= _06315_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #228] Lines: 62813-62814
    62813 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[3].irq_pend_dfflr.qout_r  <= 1'h0;
    62814 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[3].irq_pend_dfflr.qout_r  <= _06523_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #680] Lines: 53960-53961
    53960 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_ls_clk_sync  <= 3'h0;
    53961 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_ls_clk_sync  <= { \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_in_stage.r_ls_clk_sync [1:0], lfextclk };

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #829] Lines: 43485-43486
    43485 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.tip  <= 1'h0;
    43486 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.tip  <= _02890_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #506] Lines: 57268-57269
    57268 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_clkgen.spi_clk  <= 1'h0;
    57269 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_clkgen.spi_clk  <= _05203_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #49] Lines: 65501-65502
    65501 |     if (!\u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.buf_dat_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.vld_dfflr.qout_r  <= 1'h0;
    65502 |     else \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.vld_dfflr.qout_r  <= _07046_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #619] Lines: 54681-54682
    54681 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_pending_update  <= 1'h0;
    54682 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.r_pending_update  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_counter.s_pending_update ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #425] Lines: 58349-58350
    58349 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.CS  <= 3'h0;
    58350 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart2.uart_tx_i.CS  <= _05867_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #540] Lines: 56249-56250
    56249 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.counter_trgt  <= 16'h0008;
    56250 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.counter_trgt  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_txreg.counter_trgt_next ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1078] Lines: 41306-41307
    41306 |   always @*
    41307 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.ifu_holdup_dffl.clk ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_itcm_ctrl.u_sram_icb_ctrl.u_sirv_1cyc_sram_ctrl.u_ram_clkgate.enb  = _02216_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1247] Lines: 37943-37944
    37943 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_biu_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= 1'h0;
    37944 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_biu_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.qout_r  <= _00601_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #35] Lines: 65578-65579
    65578 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0.q  <= 1'h0;
    65579 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_0.q  <= _07063_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #864] Lines: 43723-43724
    43723 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.c_state  <= 18'h00000;
    43724 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.c_state  <= _02990_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #831] Lines: 43371-43372
    43371 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.r_tx  <= 8'h00;
    43372 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.r_tx  <= _02883_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #520] Lines: 56724-56725
    56724 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_qwr  <= 1'h0;
    56725 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_qwr  <= _05000_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #555] Lines: 55717-55718
    55717 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_rxfifo.pointer_in  <= 4'h0;
    55718 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_rxfifo.pointer_in  <= _04680_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #342] Lines: 59733-59734
    59733 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.cs_mode  <= 2'h0;
    59734 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.fifo.cs_mode  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.ctrl_cs_mode ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #717] Lines: 44481-44482
    44481 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch3_th  <= 16'h0000;
    44482 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch3_th  <= _03350_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #487] Lines: 57577-57578
    57577 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_fifo_i.pointer_out  <= 4'h0;
    57578 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_fifo_i.pointer_out  <= _05388_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #385] Lines: 58843-58844
    58843 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    58844 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_ppi_fab.u_sirv_gnrl_icb_buffer.u_sirv_gnrl_cmd_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _06137_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #766] Lines: 44334-44335
    44334 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_rst  <= 1'h0;
    44335 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer1_rst  <= _03277_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #881] Lines: 42983-42984
    42983 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.ld  <= 1'h0;
    42984 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c0.byte_controller.ld  <= _02761_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #303] Lines: 60134-60135
    60134 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.last_d  <= 1'h0;
    60135 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.last_d  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_123 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #961] Lines: 42404-42405
    42404 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    42405 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02546_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1194] Lines: 39262-39263
    39262 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mtvec_dfflr.qout_r  <= 32'd0;
    39263 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mtvec_dfflr.qout_r  <= _01246_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1246] Lines: 38020-38021
    38020 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_biu_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.clk )
    38021 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_biu.u_biu_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.qout_r  <= _00653_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #683] Lines: 53829-53830
    53829 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_start  <= 16'h0000;
    53830 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_start  <= _03538_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #304] Lines: 60050-60051
    60050 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.done  <= 1'h1;
    60051 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.done  <= _06357_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1018] Lines: 41865-41866
    41865 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    41866 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_rw_fifo.dp_gt0.fifo_rf[1].fifo_rf_dffl.qout_r  <= _02366_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #458] Lines: 57920-57921
    57920 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.err_o  <= 1'h0;
    57921 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart1.uart_rx_i.err_o  <= _05616_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #38] Lines: 65565-65566
    65565 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    65566 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_tx.u_o_rdy_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_rx.i_rdy_dfflr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #209] Lines: 62913-62914
    62913 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[9].irq_prio_dfflr.qout_r  <= 3'h0;
    62914 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[9].irq_prio_dfflr.qout_r  <= _06548_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #19] Lines: 65642-65643
    65642 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_6.q  <= 1'h0;
    65643 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_6.q  <= _07079_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #589] Lines: 55101-55102
    55101 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_direction  <= 1'h0;
    55102 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_counter.r_direction  <= _04475_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1101] Lines: 41086-41087
    41086 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= 1'h1;
    41087 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.wptr_vec_0_dfflrs.qout_r  <= _02156_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #502] Lines: 57307-57308
    57307 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.rx_CS  <= 2'h0;
    57308 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.rx_CS  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_spictrl.u_rxreg.rx_NS ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #593] Lines: 55039-55040
    55039 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch3.r_is_2nd_event  <= 1'h0;
    55040 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim3.u_comp_ch3.r_is_2nd_event  <= _04444_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #372] Lines: 58951-58952
    58951 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.u_repeater.saved_address  <= 30'h00000000;
    58952 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.u_repeater.saved_address  <= _06157_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #644] Lines: 54398-54399
    54398 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_sel  <= 8'h00;
    54399 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim1.u_in_stage.r_sel  <= _03969_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1055] Lines: 41638-41639
    41638 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.time_1  <= 32'd0;
    41639 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.time_1  <= _02311_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1204] Lines: 39225-39226
    39225 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mcycle_dfflr.qout_r  <= 32'd0;
    39226 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mcycle_dfflr.qout_r  <= _01239_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1151] Lines: 40149-40150
    40149 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40150 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[5].rfno0.rf_dffl.qout_r  <= _01723_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1056] Lines: 41635-41636
    41635 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.time_0  <= 32'd0;
    41636 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.time_0  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_clint.u_sirv_clint_top.u_sirv_clint.GEN_10 [31:0];

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #701] Lines: 53653-53654
    53653 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch1.r_comp  <= 16'h0000;
    53654 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_comp_ch1.r_comp  <= _03435_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #626] Lines: 54610-54611
    54610 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch3.r_is_2nd_event  <= 1'h0;
    54611 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim2.u_comp_ch3.r_is_2nd_event  <= _04131_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #794] Lines: 44250-44251
    44250 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_presc  <= 8'h00;
    44251 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer0_presc  <= _03256_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #851] Lines: 43854-43855
    43854 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sSDA  <= 1'h1;
    43855 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_i2c1.byte_controller.bit_controller.sSDA  <= _03019_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #686] Lines: 53820-53821
    53820 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_event  <= 1'h0;
    53821 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_tim0.u_counter.r_event  <= _03535_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #486] Lines: 57581-57582
    57581 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.CS  <= 3'h0;
    57582 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_uart0.uart_rx_i.CS  <= _05402_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #522] Lines: 56718-56719
    56718 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_int_th_tx  <= 5'h00;
    56719 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi2.u_axiregs.spi_int_th_tx  <= _05011_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1041] Lines: 41736-41737
    41736 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_aw_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    41737 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_aw_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _02333_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1117] Lines: 40819-40820
    40819 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.u_e203_ifetch_rsp_bypbuf.u_bypbuf_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    40820 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_ifu.u_e203_ifu_ift2icb.u_e203_ifetch_rsp_bypbuf.u_bypbuf_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _02048_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1028] Lines: 41806-41807
    41806 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.inspect_core_clk )
    41807 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_mems.u_expl_axi_icb2axi.u_sirv_gnrl_axi_buffer.o_axi_rdata_fifo.dp_gt0.fifo_rf[1].fifo_rf_dffl.qout_r  <= _02350_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #719] Lines: 44475-44476
    44475 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch3_lut  <= 16'h0000;
    44476 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer3_ch3_lut  <= _03352_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #535] Lines: 56344-56345
    56344 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_txfifo.pointer_out  <= 4'h0;
    56345 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_txfifo.pointer_out  <= _04931_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #557] Lines: 55667-55668
    55667 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_wr  <= 1'h0;
    55668 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_axiregs.spi_wr  <= _04654_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1216] Lines: 38789-38790
    38789 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= 1'h1;
    38790 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_nice.u_nice_itag_fifo.dp_gt0.vec_0_dfflrs.qout_r  <= _01023_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #188] Lines: 63001-63002
    63001 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_7.q  <= 1'h0;
    63002 |     else \u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_7.q  <= _06568_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #179] Lines: 63099-63100
    63099 |     if (!\u_e203_subsys_top.u_sirv_aon_top.u_aon_1to2_icb.u_i_icb_splt.splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.vld_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    63100 |     else \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_aon_top.u_aon_icb_cdc_rx.u_i_vld_sync.din_a ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #211] Lines: 62905-62906
    62905 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[10].u_LevelGateway_1_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[8].u_LevelGateway_1_1.inFlight  <= 1'h0;
    62906 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[8].u_LevelGateway_1_1.inFlight  <= _06546_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #990] Lines: 42226-42227
    42226 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.i_vld_sync_dffr.qout_r  <= 1'h0;
    42227 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.i_vld_sync_dffr.qout_r  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_aon_icb_cdc_rx.u_i_vld_sync.sync_gen[1].i_is_not_0.sync_dffr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #739] Lines: 44415-44416
    44415 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_rst  <= 1'h0;
    44416 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_rst  <= _03304_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1105] Lines: 41070-41071
    41070 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_dtcm_icb_arbt.arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo.dp_gt_0.dat_dfflr.clk )
    41071 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_byp_icb_cmd_buf.u_bypbuf_fifo.dp_gt0.fifo_rf[0].fifo_rf_dffl.qout_r  <= _02152_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1202] Lines: 39233-39234
    39233 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mdvnob2b_dfflr.qout_r  <= 32'd0;
    39234 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mdvnob2b_dfflr.qout_r  <= _01241_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #315] Lines: 60017-60018
    60017 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_120  <= 1'h0;
    60018 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_120  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_119 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #316] Lines: 60014-60015
    60014 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.qspi_TLFragmenter_1.reset ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_119  <= 1'h0;
    60015 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.T_119  <= \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_sirv_qspi0_top.u_sirv_flash_qspi.mac.phy.GEN_14 ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1161] Lines: 40119-40120
    40119 |   always @(posedge \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_alu.u_e203_exu_alu_dpath.sbf_0_dffl.clk )
    40120 |     \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_regfile.regfile[25].rfno0.rf_dffl.qout_r  <= _01713_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #28] Lines: 65606-65607
    65606 |     if (\u_e203_subsys_top.u_e203_subsys_main.u_main_ResetCatchAndSync_2_1.reset ) \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_15.q  <= 1'h0;
    65607 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm_ResetCatchAndSync_2_1.reset_n_catch_reg.reg_15.q  <= _07070_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #740] Lines: 44412-44413
    44412 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_presc  <= 8'h00;
    44413 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_pwm.u_apb_if.r_timer2_presc  <= _03310_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #43] Lines: 65536-65537
    65536 |     if (!\u_e203_subsys_top.u_sirv_debug_module.cleardebint_dfflr.rst_n ) \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= 1'h0;
    65537 |     else \u_e203_subsys_top.u_sirv_debug_module.u_dm2dtm_cdc_rx.u_i_vld_sync.sync_gen[0].i_is_0.sync_dffr.qout_r  <= \u_e203_subsys_top.u_sirv_debug_module.jtag_dtm_gen.u_sirv_jtag_dtm.u_jtag2debug_cdc_tx.vld_dfflr.qout_r ;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #117] Lines: 64896-64897
    64896 |   always @(posedge lfextclk)
    64897 |     \u_e203_subsys_top.u_sirv_aon_top.u_sirv_aon_wrapper.u_sirv_aon.u_sirv_pmu.rstcause_erst_r  <= _06908_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1188] Lines: 40004-40005
    40004 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.depth_gt1.ret_ptr_flg_dfflrs.qout_r  <= 1'h0;
    40005 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_oitf.depth_gt1.ret_ptr_flg_dfflrs.qout_r  <= _01655_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #225] Lines: 62829-62830
    62829 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[4].irq_pend_dfflr.qout_r  <= 1'h0;
    62830 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_plic.u_sirv_plic_top.u_sirv_plic_man.source_gen[4].irq_pend_dfflr.qout_r  <= _06527_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1205] Lines: 39221-39222
    39221 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mcgstop_dfflr.qout_r  <= 32'd0;
    39222 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_exu.u_e203_exu_csr.mcgstop_dfflr.qout_r  <= _01238_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #278] Lines: 60306-60307
    60306 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= 1'h0;
    60307 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_uart0_apb_icb2apb.u_rsp_fifo.dp_gt0.vec_31_dfflr.qout_r  <= _06386_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #286] Lines: 60259-60260
    60259 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= 1'h1;
    60260 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_spi2_apb_icb2apb.u_rsp_fifo.dp_gt0.rptr_vec_0_dfflrs.qout_r  <= _06374_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #549] Lines: 56179-56180
    56179 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_reset_ctrl.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_clkgen.counter  <= 8'h00;
    56180 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_subsys_perips.u_perips_apb_spi1.u_spictrl.u_clkgen.counter  <= _04860_;

=== Merged Finding: Cwe1271 | e203_soc_top ===
Instance Path: cwe1271
Source File: examples/fixtures/larger_designs/verilog/hummingbirdv2/e203_soc_netlist.v
  [Sub-components: Match #1112] Lines: 40928-40929
    40928 |     if (!\u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_clk_ctrl.dtcm_active_dffr.rst_n ) \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.excl_flg_dffl.qout_r  <= 1'h0;
    40929 |     else \u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_core.u_e203_lsu.u_e203_lsu_ctrl.excl_flg_dffl.qout_r  <= _02101_;

========================================
EXECUTION SUMMARY
========================================
Query                | Design                         | Matches
-----------------------------------------------------------------
Cwe1234              | cv32e40p_fp_wrapper            | 1
Cwe1271              | cv32e40p_fp_wrapper            | 0
Cwe1280              | cv32e40p_fp_wrapper            | 0
Cwe1234              | soc_interconnect_wrap          | 6
Cwe1271              | soc_interconnect_wrap          | 0
Cwe1280              | soc_interconnect_wrap          | 0
Cwe1234              | soc_peripherals                | 15
Cwe1271              | soc_peripherals                | 85
Cwe1280              | soc_peripherals                | 0
Cwe1234              | udma_core                      | 0
Cwe1271              | udma_core                      | 250
Cwe1280              | udma_core                      | 0
Cwe1234              | tile                           | 1
Cwe1271              | tile                           | 244
Cwe1280              | tile                           | 0
Cwe1234              | e203_soc_top                   | 0
Cwe1271              | e203_soc_top                   | 1270
Cwe1280              | e203_soc_top                   | 0
