{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473438956912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473438956913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 09 19:35:56 2016 " "Processing started: Fri Sep 09 19:35:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473438956913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473438956913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logic -c Logic " "Command: quartus_map --read_settings_files=on --write_settings_files=off Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473438956913 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1473438957538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff_srss-d_ff_srss " "Found design unit 1: d_ff_srss-d_ff_srss" {  } { { "flipflop.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/flipflop.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473438958740 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff_srss " "Found entity 1: d_ff_srss" {  } { { "flipflop.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/flipflop.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473438958740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473438958740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2Main-Behavioral " "Found design unit 1: PS2Main-Behavioral" {  } { { "PS2Main.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/PS2Main.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473438958748 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2Main " "Found entity 1: PS2Main" {  } { { "PS2Main.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/PS2Main.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473438958748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473438958748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic-Behavioral " "Found design unit 1: Logic-Behavioral" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473438958763 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473438958763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473438958763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Logic " "Elaborating entity \"Logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1473438959024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Scan_Err Logic.vhd(176) " "Verilog HDL or VHDL warning at Logic.vhd(176): object \"Scan_Err\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473438959090 "|Logic"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "KBOutenable Logic.vhd(176) " "VHDL Signal Declaration warning at Logic.vhd(176): used explicit default value for signal \"KBOutenable\" because signal was never assigned a value" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 176 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1473438959090 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A15Z Logic.vhd(201) " "Verilog HDL or VHDL warning at Logic.vhd(201): object \"A15Z\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473438959090 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A15Znot Logic.vhd(203) " "Verilog HDL or VHDL warning at Logic.vhd(203): object \"A15Znot\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473438959090 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MREQnot Logic.vhd(203) " "Verilog HDL or VHDL warning at Logic.vhd(203): object \"MREQnot\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473438959091 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSACKnot Logic.vhd(203) " "Verilog HDL or VHDL warning at Logic.vhd(203): object \"BUSACKnot\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473438959091 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RevRAmRomnot Logic.vhd(203) " "Verilog HDL or VHDL warning at Logic.vhd(203): object \"RevRAmRomnot\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473438959091 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSACKr Logic.vhd(204) " "Verilog HDL or VHDL warning at Logic.vhd(204): object \"BUSACKr\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473438959091 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sLCDRS Logic.vhd(568) " "Inferred latch for \"sLCDRS\" at Logic.vhd(568)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959091 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sVideo9 Logic.vhd(555) " "Inferred latch for \"sVideo9\" at Logic.vhd(555)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 555 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959091 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[0\] Logic.vhd(526) " "Inferred latch for \"COPCTL2\[0\]\" at Logic.vhd(526)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959091 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[1\] Logic.vhd(526) " "Inferred latch for \"COPCTL2\[1\]\" at Logic.vhd(526)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959092 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[2\] Logic.vhd(526) " "Inferred latch for \"COPCTL2\[2\]\" at Logic.vhd(526)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959092 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[3\] Logic.vhd(526) " "Inferred latch for \"COPCTL2\[3\]\" at Logic.vhd(526)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959094 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[4\] Logic.vhd(526) " "Inferred latch for \"COPCTL2\[4\]\" at Logic.vhd(526)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959095 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[5\] Logic.vhd(526) " "Inferred latch for \"COPCTL2\[5\]\" at Logic.vhd(526)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959095 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[6\] Logic.vhd(526) " "Inferred latch for \"COPCTL2\[6\]\" at Logic.vhd(526)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959095 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[7\] Logic.vhd(526) " "Inferred latch for \"COPCTL2\[7\]\" at Logic.vhd(526)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959095 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[0\] Logic.vhd(511) " "Inferred latch for \"COPCTL\[0\]\" at Logic.vhd(511)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959095 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[1\] Logic.vhd(511) " "Inferred latch for \"COPCTL\[1\]\" at Logic.vhd(511)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959095 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[2\] Logic.vhd(511) " "Inferred latch for \"COPCTL\[2\]\" at Logic.vhd(511)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959095 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[3\] Logic.vhd(511) " "Inferred latch for \"COPCTL\[3\]\" at Logic.vhd(511)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959095 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[4\] Logic.vhd(511) " "Inferred latch for \"COPCTL\[4\]\" at Logic.vhd(511)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959096 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[5\] Logic.vhd(511) " "Inferred latch for \"COPCTL\[5\]\" at Logic.vhd(511)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959096 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[6\] Logic.vhd(511) " "Inferred latch for \"COPCTL\[6\]\" at Logic.vhd(511)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959096 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[7\] Logic.vhd(511) " "Inferred latch for \"COPCTL\[7\]\" at Logic.vhd(511)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959096 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[0\] Logic.vhd(496) " "Inferred latch for \"ENABLEREG\[0\]\" at Logic.vhd(496)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959096 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[2\] Logic.vhd(496) " "Inferred latch for \"ENABLEREG\[2\]\" at Logic.vhd(496)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959096 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[4\] Logic.vhd(496) " "Inferred latch for \"ENABLEREG\[4\]\" at Logic.vhd(496)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959097 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[5\] Logic.vhd(496) " "Inferred latch for \"ENABLEREG\[5\]\" at Logic.vhd(496)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 496 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959097 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[0\] Logic.vhd(474) " "Inferred latch for \"VidCTRsig\[0\]\" at Logic.vhd(474)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959097 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[1\] Logic.vhd(474) " "Inferred latch for \"VidCTRsig\[1\]\" at Logic.vhd(474)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959097 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[2\] Logic.vhd(474) " "Inferred latch for \"VidCTRsig\[2\]\" at Logic.vhd(474)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959097 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[3\] Logic.vhd(474) " "Inferred latch for \"VidCTRsig\[3\]\" at Logic.vhd(474)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959097 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[6\] Logic.vhd(474) " "Inferred latch for \"VidCTRsig\[6\]\" at Logic.vhd(474)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959098 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EPRWRsig Logic.vhd(463) " "Inferred latch for \"EPRWRsig\" at Logic.vhd(463)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959098 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KB_Stop Logic.vhd(445) " "Inferred latch for \"KB_Stop\" at Logic.vhd(445)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959098 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPINT Logic.vhd(434) " "Inferred latch for \"COPINT\" at Logic.vhd(434)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959098 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRMFREQ Logic.vhd(428) " "Inferred latch for \"FRMFREQ\" at Logic.vhd(428)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473438959098 "|Logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_srss d_ff_srss:Inst_disp_FFmem " "Elaborating entity \"d_ff_srss\" for hierarchy \"d_ff_srss:Inst_disp_FFmem\"" {  } { { "Logic.vhd" "Inst_disp_FFmem" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2Main PS2Main:Inst_PS2Main " "Elaborating entity \"PS2Main\" for hierarchy \"PS2Main:Inst_PS2Main\"" {  } { { "Logic.vhd" "Inst_PS2Main" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[1\] " "LATCH primitive \"COPCTL2\[1\]\" is permanently disabled" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1473438959306 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[3\] " "LATCH primitive \"COPCTL2\[3\]\" is permanently disabled" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1473438959306 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[6\] " "LATCH primitive \"COPCTL2\[6\]\" is permanently disabled" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1473438959307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[7\] " "LATCH primitive \"COPCTL2\[7\]\" is permanently disabled" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1473438959307 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "PS2Main:Inst_PS2Main\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"PS2Main:Inst_PS2Main\|Add0\"" {  } { { "ieee/numeric_std.vhd" "Add0" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438959506 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1473438959506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438959593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Instantiated megafunction \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959594 ""}  } { { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473438959594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959649 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473438959867 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1473438960359 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1473438960359 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NMI VCC " "Pin \"NMI\" is stuck at VCC" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1473438960546 "|Logic|NMI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1473438960546 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLOCK " "Promoted clock signal driven by pin \"CLOCK\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1473438960645 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1473438960645 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RS232INT " "No output dependent on input pin \"RS232INT\"" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438961218 "|Logic|RS232INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sWAIT " "No output dependent on input pin \"sWAIT\"" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 67 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438961218 "|Logic|sWAIT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1473438961218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1473438961219 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1473438961219 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1473438961219 ""} { "Info" "ICUT_CUT_TM_MCELLS" "100 " "Implemented 100 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1473438961219 ""} { "Info" "ICUT_CUT_TM_SEXPS" "17 " "Implemented 17 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1473438961219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1473438961219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473438961712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 09 19:36:01 2016 " "Processing ended: Fri Sep 09 19:36:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473438961712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473438961712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473438961712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473438961712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473438963649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473438963650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 09 19:36:02 2016 " "Processing started: Fri Sep 09 19:36:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473438963650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1473438963650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Logic -c Logic " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1473438963650 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1473438963805 ""}
{ "Info" "0" "" "Project  = Logic" {  } {  } 0 0 "Project  = Logic" 0 0 "Fitter" 0 0 1473438963810 ""}
{ "Info" "0" "" "Revision = Logic" {  } {  } 0 0 "Revision = Logic" 0 0 "Fitter" 0 0 1473438963810 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1473438963916 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Logic EPM7128SLC84-15 " "Selected device EPM7128SLC84-15 for design \"Logic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1473438963922 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HALTO " "Node \"HALTO\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HALTO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1473438964126 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD16SEL " "Node \"LCD16SEL\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD16SEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1473438964126 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TWOO " "Node \"TWOO\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TWOO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1473438964126 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ZEROO " "Node \"ZEROO\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ZEROO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1473438964126 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1473438964126 ""}
{ "Warning" "WF7K_LCELL_INSERTED" "PS2Main:Inst_PS2Main\|Scan_DAVi " "Macrocell buffer inserted after node \"PS2Main:Inst_PS2Main\|Scan_DAVi\"" {  } { { "PS2Main.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/PS2Main.vhd" 104 -1 0 } }  } 0 163076 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "Fitter" 0 -1 1473438964146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473438964716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 09 19:36:04 2016 " "Processing ended: Fri Sep 09 19:36:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473438964716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473438964716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473438964716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1473438964716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1473438966062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473438966062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 09 19:36:05 2016 " "Processing started: Fri Sep 09 19:36:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473438966062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1473438966062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Logic -c Logic " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1473438966063 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1473438966465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473438966911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 09 19:36:06 2016 " "Processing ended: Fri Sep 09 19:36:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473438966911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473438966911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473438966911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1473438966911 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1473438967578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1473438968507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473438968508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 09 19:36:07 2016 " "Processing started: Fri Sep 09 19:36:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473438968508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473438968508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Logic -c Logic " "Command: quartus_sta Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473438968508 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1473438968702 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1473438968903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1473438968973 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1473438969019 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." {  } {  } 0 335095 "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." 0 0 "Quartus II" 0 -1 1473438969115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Logic.sdc " "Synopsys Design Constraints File file not found: 'Logic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1473438969165 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1473438969166 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969169 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RevRRset RevRRset " "create_clock -period 1.000 -name RevRRset RevRRset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969169 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[0\]~46\|\[1\] " "Node \"VidCTRsig\[0\]~46\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969182 ""} { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[0\]~46\|dataout " "Node \"VidCTRsig\[0\]~46\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969182 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 474 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[2\]~40\|\[1\] " "Node \"VidCTRsig\[2\]~40\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969184 ""} { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[2\]~40\|dataout " "Node \"VidCTRsig\[2\]~40\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969184 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 474 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[2\]~34\|\[1\] " "Node \"ENABLEREG\[2\]~34\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969184 ""} { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[2\]~34\|dataout " "Node \"ENABLEREG\[2\]~34\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969184 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 496 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "sLCDRS~10\|\[1\] " "Node \"sLCDRS~10\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969185 ""} { "Warning" "WSTA_SCC_NODE" "sLCDRS~10\|dataout " "Node \"sLCDRS~10\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969185 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 568 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[1\]~36\|\[1\] " "Node \"VidCTRsig\[1\]~36\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969185 ""} { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[1\]~36\|dataout " "Node \"VidCTRsig\[1\]~36\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969185 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 474 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[3\]~32\|\[1\] " "Node \"VidCTRsig\[3\]~32\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969185 ""} { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[3\]~32\|dataout " "Node \"VidCTRsig\[3\]~32\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969185 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 474 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[4\]~30\|\[1\] " "Node \"ENABLEREG\[4\]~30\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969186 ""} { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[4\]~30\|dataout " "Node \"ENABLEREG\[4\]~30\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969186 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 496 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[5\]~26\|\[1\] " "Node \"ENABLEREG\[5\]~26\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969186 ""} { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[5\]~26\|dataout " "Node \"ENABLEREG\[5\]~26\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969186 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 496 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[6\]~28\|\[1\] " "Node \"VidCTRsig\[6\]~28\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969186 ""} { "Warning" "WSTA_SCC_NODE" "VidCTRsig\[6\]~28\|dataout " "Node \"VidCTRsig\[6\]~28\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969186 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 474 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "sVideo9~13\|\[1\] " "Node \"sVideo9~13\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969187 ""} { "Warning" "WSTA_SCC_NODE" "sVideo9~13\|dataout " "Node \"sVideo9~13\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969187 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 555 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "EPRWRsig~15\|\[0\] " "Node \"EPRWRsig~15\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969187 ""} { "Warning" "WSTA_SCC_NODE" "EPRWRsig~15\|dataout " "Node \"EPRWRsig~15\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969187 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 210 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL2\[4\]~37\|dataout " "Node \"COPCTL2\[4\]~37\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969188 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL2\[4\]~37\|\[0\] " "Node \"COPCTL2\[4\]~37\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969188 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL2\[2\]~43\|dataout " "Node \"COPCTL2\[2\]~43\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969188 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL2\[2\]~43\|\[1\] " "Node \"COPCTL2\[2\]~43\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969188 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969188 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "KB_Stop~13\|dataout " "Node \"KB_Stop~13\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969189 ""} { "Warning" "WSTA_SCC_NODE" "KB_Stop~30\|\[0\] " "Node \"KB_Stop~30\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969189 ""} { "Warning" "WSTA_SCC_NODE" "KB_Stop~30\|pexpout " "Node \"KB_Stop~30\|pexpout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969189 ""} { "Warning" "WSTA_SCC_NODE" "KB_Stop~13\|pexpin " "Node \"KB_Stop~13\|pexpin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969189 ""} { "Warning" "WSTA_SCC_NODE" "KB_Stop~13\|\[0\] " "Node \"KB_Stop~13\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969189 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 178 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "FRMFREQ~24\|dataout " "Node \"FRMFREQ~24\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969190 ""} { "Warning" "WSTA_SCC_NODE" "FRMFREQ~24\|\[0\] " "Node \"FRMFREQ~24\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969190 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 428 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[0\]~40\|dataout " "Node \"ENABLEREG\[0\]~40\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969190 ""} { "Warning" "WSTA_SCC_NODE" "ENABLEREG\[0\]~40\|\[1\] " "Node \"ENABLEREG\[0\]~40\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969190 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 165 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL2\[5\]~40\|dataout " "Node \"COPCTL2\[5\]~40\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969190 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL2\[5\]~40\|\[0\] " "Node \"COPCTL2\[5\]~40\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969190 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPINT~9\|dataout " "Node \"COPINT~9\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969191 ""} { "Warning" "WSTA_SCC_NODE" "COPINT~9\|\[1\] " "Node \"COPINT~9\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969191 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 434 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL2\[0\]~49\|dataout " "Node \"COPCTL2\[0\]~49\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969201 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL2\[0\]~49\|\[0\] " "Node \"COPCTL2\[0\]~49\|\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969201 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 526 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969201 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[7\]~42\|dataout " "Node \"COPCTL\[7\]~42\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969202 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[7\]~42\|\[1\] " "Node \"COPCTL\[7\]~42\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969202 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969202 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[1\]~62\|dataout " "Node \"COPCTL\[1\]~62\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969202 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[1\]~62\|\[1\] " "Node \"COPCTL\[1\]~62\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969202 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969202 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[6\]~46\|dataout " "Node \"COPCTL\[6\]~46\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969203 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[6\]~46\|\[1\] " "Node \"COPCTL\[6\]~46\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969203 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969203 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[5\]~50\|dataout " "Node \"COPCTL\[5\]~50\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969203 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[5\]~50\|\[1\] " "Node \"COPCTL\[5\]~50\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969203 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969203 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[2\]~66\|dataout " "Node \"COPCTL\[2\]~66\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969203 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[2\]~66\|\[1\] " "Node \"COPCTL\[2\]~66\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969203 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969203 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[3\]~58\|dataout " "Node \"COPCTL\[3\]~58\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969205 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[3\]~58\|\[1\] " "Node \"COPCTL\[3\]~58\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969205 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969205 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[4\]~54\|dataout " "Node \"COPCTL\[4\]~54\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969206 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[4\]~54\|\[1\] " "Node \"COPCTL\[4\]~54\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969206 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969206 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "COPCTL\[0\]~38\|dataout " "Node \"COPCTL\[0\]~38\|dataout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969206 ""} { "Warning" "WSTA_SCC_NODE" "COPCTL\[0\]~38\|\[1\] " "Node \"COPCTL\[0\]~38\|\[1\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473438969206 ""}  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 511 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1473438969206 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1473438969220 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1473438969263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.000 " "Worst-case setup slack is -20.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.000      -417.000 CLOCK  " "  -20.000      -417.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1473438969268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 5.000 " "Worst-case hold slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 CLOCK  " "    5.000         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1473438969277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1473438969283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1473438969296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.500 " "Worst-case minimum pulse width slack is -5.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500       -11.000 RevRRset  " "   -5.500       -11.000 RevRRset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.500      -315.000 CLOCK  " "   -4.500      -315.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473438969300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1473438969300 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1473438969424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1473438969466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1473438969468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473438969624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 09 19:36:09 2016 " "Processing ended: Fri Sep 09 19:36:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473438969624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473438969624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473438969624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473438969624 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus II Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473438970416 ""}
