{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543797375588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543797375595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 19:36:15 2018 " "Processing started: Sun Dec 02 19:36:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543797375595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543797375595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off graphics -c graphics " "Command: quartus_eda --read_settings_files=off --write_settings_files=off graphics -c graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1543797375595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1543797376338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "graphics_7_1200mv_85c_slow.vo C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/ simulation " "Generated file graphics_7_1200mv_85c_slow.vo in folder \"C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543797376989 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "graphics_7_1200mv_0c_slow.vo C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/ simulation " "Generated file graphics_7_1200mv_0c_slow.vo in folder \"C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543797377403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "graphics_min_1200mv_0c_fast.vo C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/ simulation " "Generated file graphics_min_1200mv_0c_fast.vo in folder \"C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543797377806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "graphics.vo C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/ simulation " "Generated file graphics.vo in folder \"C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543797378218 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "graphics_7_1200mv_85c_v_slow.sdo C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/ simulation " "Generated file graphics_7_1200mv_85c_v_slow.sdo in folder \"C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543797378499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "graphics_7_1200mv_0c_v_slow.sdo C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/ simulation " "Generated file graphics_7_1200mv_0c_v_slow.sdo in folder \"C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543797378765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "graphics_min_1200mv_0c_v_fast.sdo C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/ simulation " "Generated file graphics_min_1200mv_0c_v_fast.sdo in folder \"C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543797379037 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "graphics_v.sdo C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/ simulation " "Generated file graphics_v.sdo in folder \"C:/altera_lite/16.0/ECE350/NewBranch/final-project-s18-nat-mar-stef/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1543797379306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543797379465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 19:36:19 2018 " "Processing ended: Sun Dec 02 19:36:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543797379465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543797379465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543797379465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1543797379465 ""}
