/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [21:0] _02_;
  wire [12:0] _03_;
  wire [6:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [12:0] celloutsig_0_45z;
  wire [8:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_56z;
  wire [5:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [25:0] celloutsig_0_83z;
  wire [3:0] celloutsig_0_84z;
  wire [5:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [26:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire [30:0] celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_22z[3] & _00_);
  assign celloutsig_0_40z = ~(celloutsig_0_15z[5] & celloutsig_0_33z);
  assign celloutsig_0_7z = ~(celloutsig_0_0z[5] & celloutsig_0_4z[4]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z & celloutsig_1_3z[7]);
  assign celloutsig_0_34z = ~((celloutsig_0_31z | celloutsig_0_32z) & (celloutsig_0_19z[5] | celloutsig_0_3z[1]));
  assign celloutsig_1_7z = ~((celloutsig_1_2z[6] | celloutsig_1_0z[4]) & (celloutsig_1_6z[14] | in_data[122]));
  assign celloutsig_1_11z = ~((celloutsig_1_9z[3] | celloutsig_1_3z[3]) & (celloutsig_1_4z | celloutsig_1_2z[6]));
  assign celloutsig_0_24z = ~((celloutsig_0_8z[3] | celloutsig_0_11z[2]) & (celloutsig_0_21z | celloutsig_0_20z[1]));
  assign celloutsig_0_29z = ~((celloutsig_0_23z[2] | celloutsig_0_11z[1]) & (celloutsig_0_0z[4] | _01_));
  assign celloutsig_0_32z = celloutsig_0_6z[4] | celloutsig_0_0z[4];
  assign celloutsig_0_53z = celloutsig_0_7z | celloutsig_0_24z;
  assign celloutsig_1_4z = celloutsig_1_0z[7] | celloutsig_1_3z[1];
  assign celloutsig_1_13z = celloutsig_1_3z[5] | celloutsig_1_4z;
  assign celloutsig_0_12z = celloutsig_0_9z[3] | celloutsig_0_5z[2];
  assign celloutsig_0_16z = in_data[31] | celloutsig_0_4z[7];
  assign celloutsig_0_25z = celloutsig_0_20z[1] | celloutsig_0_0z[1];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 22'h000000;
    else _02_ <= { in_data[39:31], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_9z };
  reg [12:0] _21_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _21_ <= 13'h0000;
    else _21_ <= { celloutsig_0_23z[3:0], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_7z };
  assign { _03_[12:11], _00_, _03_[9:6], _01_, _03_[4:0] } = _21_;
  assign celloutsig_0_31z = { celloutsig_0_9z[2:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_20z } <= { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_41z = in_data[64:54] <= { celloutsig_0_2z[3:2], celloutsig_0_35z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[118:116] <= celloutsig_1_0z[4:2];
  assign celloutsig_0_14z = celloutsig_0_6z[5:2] <= { celloutsig_0_3z[2:0], celloutsig_0_7z };
  assign celloutsig_0_21z = celloutsig_0_0z <= celloutsig_0_2z[14:8];
  assign celloutsig_0_37z = { celloutsig_0_4z[8:2], celloutsig_0_29z } % { 1'h1, celloutsig_0_36z[7:3], celloutsig_0_33z, celloutsig_0_12z };
  assign celloutsig_0_42z = { celloutsig_0_22z[3:1], celloutsig_0_7z } % { 1'h1, celloutsig_0_18z[4:3], celloutsig_0_32z };
  assign celloutsig_1_0z = in_data[119:111] % { 1'h1, in_data[132:125] };
  assign celloutsig_1_2z = in_data[117:105] % { 1'h1, in_data[132:130], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_3z[2], celloutsig_0_4z } % { 1'h1, celloutsig_0_2z[7:0], celloutsig_0_7z };
  assign celloutsig_1_19z = celloutsig_1_16z[21:14] % { 1'h1, celloutsig_1_15z[12:6] };
  assign celloutsig_0_9z = ~ { celloutsig_0_2z[10:8], celloutsig_0_8z };
  assign celloutsig_1_14z = ~ celloutsig_1_0z[5:0];
  assign celloutsig_1_18z = ~ { celloutsig_1_12z[1:0], celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_52z = celloutsig_0_45z[2:0] >> { _03_[7:6], _01_ };
  assign celloutsig_0_74z = { celloutsig_0_45z[6:0], celloutsig_0_20z } >> { celloutsig_0_56z[2:0], celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[106:98] >> { in_data[112:105], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z[4:3], celloutsig_1_1z } >> celloutsig_1_2z[2:0];
  assign celloutsig_1_9z = celloutsig_1_6z[14:10] >> celloutsig_1_2z[12:8];
  assign celloutsig_0_15z = in_data[12:5] >> { celloutsig_0_1z[8:7], celloutsig_0_1z[12:7] };
  assign celloutsig_0_35z = { celloutsig_0_19z[12:11], celloutsig_0_30z } - { _01_, _03_[4:2], celloutsig_0_12z };
  assign celloutsig_0_36z = { _03_[8:6], _01_, _03_[4:0] } - { celloutsig_0_18z[17:10], celloutsig_0_25z };
  assign celloutsig_0_6z = { in_data[33:32], celloutsig_0_3z, celloutsig_0_0z } - { celloutsig_0_0z[6:2], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_56z = { celloutsig_0_1z[7], celloutsig_0_1z[12:11], celloutsig_0_32z } - celloutsig_0_37z[7:4];
  assign celloutsig_0_84z = { celloutsig_0_41z, celloutsig_0_52z } - celloutsig_0_2z[6:3];
  assign celloutsig_0_22z = celloutsig_0_19z[11:8] - celloutsig_0_15z[4:1];
  assign celloutsig_0_30z = { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_12z } - _03_[2:0];
  assign celloutsig_0_4z = celloutsig_0_2z[8:0] ~^ celloutsig_0_2z[15:7];
  assign celloutsig_0_8z = celloutsig_0_5z ~^ celloutsig_0_6z[8:3];
  assign celloutsig_1_10z = celloutsig_1_6z[5:0] ~^ { celloutsig_1_3z[5:2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_9z[7:5] ~^ celloutsig_0_6z[5:3];
  assign celloutsig_1_16z = { celloutsig_1_14z[3:0], celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z } ~^ { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_13z = celloutsig_0_2z[13:10] ~^ celloutsig_0_4z[8:5];
  assign celloutsig_0_18z = { _02_[9:2], celloutsig_0_1z[12:7], celloutsig_0_1z[12:7], celloutsig_0_1z[0] } ~^ _02_[20:0];
  assign celloutsig_0_23z = { celloutsig_0_13z[3:1], celloutsig_0_14z, celloutsig_0_12z } ~^ _02_[15:11];
  assign celloutsig_0_26z = { celloutsig_0_20z[1:0], celloutsig_0_25z } ~^ celloutsig_0_22z[3:1];
  assign celloutsig_0_0z = in_data[36:30] ^ in_data[84:78];
  assign celloutsig_0_38z = celloutsig_0_19z[14:12] ^ celloutsig_0_0z[2:0];
  assign celloutsig_0_45z = { celloutsig_0_36z[4:1], celloutsig_0_42z, celloutsig_0_41z, celloutsig_0_42z } ^ { celloutsig_0_1z[12:11], celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_24z };
  assign celloutsig_0_5z = { celloutsig_0_1z[7], celloutsig_0_1z[12:8] } ^ in_data[89:84];
  assign celloutsig_0_83z = { celloutsig_0_42z[3:2], celloutsig_0_26z, celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_40z } ^ { celloutsig_0_10z[6:0], celloutsig_0_53z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_74z };
  assign celloutsig_1_6z = { celloutsig_1_3z[7:2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z } ^ { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_3z[5:3], celloutsig_1_6z, celloutsig_1_11z } ^ { celloutsig_1_2z[5:2], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_12z[9:5], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_13z } ^ celloutsig_1_12z[25:10];
  assign celloutsig_0_19z = { celloutsig_0_1z[9:7], celloutsig_0_1z[12:7], celloutsig_0_5z, celloutsig_0_14z } ^ { _02_[14:12], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_2z = { celloutsig_0_0z[4:2], celloutsig_0_1z[12:7], celloutsig_0_1z[12:7], celloutsig_0_1z[0] } ^ { in_data[19:18], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_4z[4:2], celloutsig_0_16z } ^ celloutsig_0_9z[8:5];
  assign celloutsig_0_3z = celloutsig_0_0z[4:1] ^ celloutsig_0_0z[5:2];
  assign { celloutsig_0_1z[12:7], celloutsig_0_1z[0] } = ~ celloutsig_0_0z;
  assign { _03_[10], _03_[5] } = { _00_, _01_ };
  assign celloutsig_0_1z[6:1] = celloutsig_0_1z[12:7];
  assign { out_data[143:128], out_data[103:96], out_data[57:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
