Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 18 12:11:57 2023
| Host         : Simulacion10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file micro_computer_timing_summary_routed.rpt -pb micro_computer_timing_summary_routed.pb -rpx micro_computer_timing_summary_routed.rpx -warn_on_violation
| Design       : micro_computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.074    -1768.736                   1914                 4972        0.091        0.000                      0                 4972        3.750        0.000                       0                   765  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.074    -1768.736                   1914                 4972        0.091        0.000                      0                 4972        3.750        0.000                       0                   765  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1914  Failing Endpoints,  Worst Slack       -8.074ns,  Total Violation    -1768.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.074ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[10]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.845ns  (logic 7.518ns (58.528%)  route 5.327ns (41.472%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.554     5.075    arquitecture/control_unit/CLK
    SLICE_X55Y27         FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/Q
                         net (fo=35, routed)          0.996     6.527    arquitecture/control_unit/Q[2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  arquitecture/control_unit/multOp_i_34/O
                         net (fo=59, routed)          0.715     7.366    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  arquitecture/control_unit/multOp_i_16/O
                         net (fo=5, routed)           0.602     8.092    arquitecture/U_ALU/tmpAluSrcB[16]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.943 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.945    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.463 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.642    14.105    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.229 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.229    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.762 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.762    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.001 f  arquitecture/U_ALU/multOp_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.598    arquitecture/control_unit/reg_output_reg[23]_2[2]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.301    15.899 f  arquitecture/control_unit/reg_output[22]_i_1_comp/O
                         net (fo=3, routed)           0.835    16.734    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.423    17.281    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.405 r  arquitecture/control_unit/pcSignal[31]_i_1_comp/O
                         net (fo=32, routed)          0.515    17.920    arquitecture/U_PC/E[0]
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.445     9.786    arquitecture/U_PC/clk
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X50Y33         FDCE (Setup_fdce_C_CE)      -0.164     9.847    arquitecture/U_PC/pcSignal_reg[10]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                 -8.074    

Slack (VIOLATED) :        -8.074ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[26]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.845ns  (logic 7.518ns (58.528%)  route 5.327ns (41.472%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.554     5.075    arquitecture/control_unit/CLK
    SLICE_X55Y27         FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/Q
                         net (fo=35, routed)          0.996     6.527    arquitecture/control_unit/Q[2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  arquitecture/control_unit/multOp_i_34/O
                         net (fo=59, routed)          0.715     7.366    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  arquitecture/control_unit/multOp_i_16/O
                         net (fo=5, routed)           0.602     8.092    arquitecture/U_ALU/tmpAluSrcB[16]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.943 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.945    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.463 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.642    14.105    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.229 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.229    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.762 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.762    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.001 f  arquitecture/U_ALU/multOp_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.598    arquitecture/control_unit/reg_output_reg[23]_2[2]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.301    15.899 f  arquitecture/control_unit/reg_output[22]_i_1_comp/O
                         net (fo=3, routed)           0.835    16.734    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.423    17.281    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.405 r  arquitecture/control_unit/pcSignal[31]_i_1_comp/O
                         net (fo=32, routed)          0.515    17.920    arquitecture/U_PC/E[0]
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.445     9.786    arquitecture/U_PC/clk
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X50Y33         FDCE (Setup_fdce_C_CE)      -0.164     9.847    arquitecture/U_PC/pcSignal_reg[26]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                 -8.074    

Slack (VIOLATED) :        -8.074ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.845ns  (logic 7.518ns (58.528%)  route 5.327ns (41.472%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.554     5.075    arquitecture/control_unit/CLK
    SLICE_X55Y27         FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/Q
                         net (fo=35, routed)          0.996     6.527    arquitecture/control_unit/Q[2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  arquitecture/control_unit/multOp_i_34/O
                         net (fo=59, routed)          0.715     7.366    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  arquitecture/control_unit/multOp_i_16/O
                         net (fo=5, routed)           0.602     8.092    arquitecture/U_ALU/tmpAluSrcB[16]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.943 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.945    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.463 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.642    14.105    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.229 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.229    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.762 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.762    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.001 f  arquitecture/U_ALU/multOp_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.598    arquitecture/control_unit/reg_output_reg[23]_2[2]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.301    15.899 f  arquitecture/control_unit/reg_output[22]_i_1_comp/O
                         net (fo=3, routed)           0.835    16.734    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.423    17.281    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.405 r  arquitecture/control_unit/pcSignal[31]_i_1_comp/O
                         net (fo=32, routed)          0.515    17.920    arquitecture/U_PC/E[0]
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.445     9.786    arquitecture/U_PC/clk
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X50Y33         FDCE (Setup_fdce_C_CE)      -0.164     9.847    arquitecture/U_PC/pcSignal_reg[2]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                 -8.074    

Slack (VIOLATED) :        -8.074ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[30]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.845ns  (logic 7.518ns (58.528%)  route 5.327ns (41.472%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.554     5.075    arquitecture/control_unit/CLK
    SLICE_X55Y27         FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/Q
                         net (fo=35, routed)          0.996     6.527    arquitecture/control_unit/Q[2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  arquitecture/control_unit/multOp_i_34/O
                         net (fo=59, routed)          0.715     7.366    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  arquitecture/control_unit/multOp_i_16/O
                         net (fo=5, routed)           0.602     8.092    arquitecture/U_ALU/tmpAluSrcB[16]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.943 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.945    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.463 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.642    14.105    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.229 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.229    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.762 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.762    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.001 f  arquitecture/U_ALU/multOp_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.598    arquitecture/control_unit/reg_output_reg[23]_2[2]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.301    15.899 f  arquitecture/control_unit/reg_output[22]_i_1_comp/O
                         net (fo=3, routed)           0.835    16.734    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.423    17.281    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.405 r  arquitecture/control_unit/pcSignal[31]_i_1_comp/O
                         net (fo=32, routed)          0.515    17.920    arquitecture/U_PC/E[0]
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.445     9.786    arquitecture/U_PC/clk
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X50Y33         FDCE (Setup_fdce_C_CE)      -0.164     9.847    arquitecture/U_PC/pcSignal_reg[30]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                 -8.074    

Slack (VIOLATED) :        -8.074ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[31]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.845ns  (logic 7.518ns (58.528%)  route 5.327ns (41.472%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.554     5.075    arquitecture/control_unit/CLK
    SLICE_X55Y27         FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/Q
                         net (fo=35, routed)          0.996     6.527    arquitecture/control_unit/Q[2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  arquitecture/control_unit/multOp_i_34/O
                         net (fo=59, routed)          0.715     7.366    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  arquitecture/control_unit/multOp_i_16/O
                         net (fo=5, routed)           0.602     8.092    arquitecture/U_ALU/tmpAluSrcB[16]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.943 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.945    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.463 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.642    14.105    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.229 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.229    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.762 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.762    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.001 f  arquitecture/U_ALU/multOp_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.598    arquitecture/control_unit/reg_output_reg[23]_2[2]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.301    15.899 f  arquitecture/control_unit/reg_output[22]_i_1_comp/O
                         net (fo=3, routed)           0.835    16.734    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.423    17.281    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.405 r  arquitecture/control_unit/pcSignal[31]_i_1_comp/O
                         net (fo=32, routed)          0.515    17.920    arquitecture/U_PC/E[0]
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.445     9.786    arquitecture/U_PC/clk
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X50Y33         FDCE (Setup_fdce_C_CE)      -0.164     9.847    arquitecture/U_PC/pcSignal_reg[31]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                 -8.074    

Slack (VIOLATED) :        -8.074ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.845ns  (logic 7.518ns (58.528%)  route 5.327ns (41.472%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.554     5.075    arquitecture/control_unit/CLK
    SLICE_X55Y27         FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/Q
                         net (fo=35, routed)          0.996     6.527    arquitecture/control_unit/Q[2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  arquitecture/control_unit/multOp_i_34/O
                         net (fo=59, routed)          0.715     7.366    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  arquitecture/control_unit/multOp_i_16/O
                         net (fo=5, routed)           0.602     8.092    arquitecture/U_ALU/tmpAluSrcB[16]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.943 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.945    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.463 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.642    14.105    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.229 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.229    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.762 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.762    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.001 f  arquitecture/U_ALU/multOp_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.598    arquitecture/control_unit/reg_output_reg[23]_2[2]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.301    15.899 f  arquitecture/control_unit/reg_output[22]_i_1_comp/O
                         net (fo=3, routed)           0.835    16.734    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.423    17.281    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.405 r  arquitecture/control_unit/pcSignal[31]_i_1_comp/O
                         net (fo=32, routed)          0.515    17.920    arquitecture/U_PC/E[0]
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.445     9.786    arquitecture/U_PC/clk
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X50Y33         FDCE (Setup_fdce_C_CE)      -0.164     9.847    arquitecture/U_PC/pcSignal_reg[4]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                 -8.074    

Slack (VIOLATED) :        -8.074ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.845ns  (logic 7.518ns (58.528%)  route 5.327ns (41.472%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.554     5.075    arquitecture/control_unit/CLK
    SLICE_X55Y27         FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/Q
                         net (fo=35, routed)          0.996     6.527    arquitecture/control_unit/Q[2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  arquitecture/control_unit/multOp_i_34/O
                         net (fo=59, routed)          0.715     7.366    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  arquitecture/control_unit/multOp_i_16/O
                         net (fo=5, routed)           0.602     8.092    arquitecture/U_ALU/tmpAluSrcB[16]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.943 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.945    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.463 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.642    14.105    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.229 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.229    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.762 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.762    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.001 f  arquitecture/U_ALU/multOp_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.598    arquitecture/control_unit/reg_output_reg[23]_2[2]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.301    15.899 f  arquitecture/control_unit/reg_output[22]_i_1_comp/O
                         net (fo=3, routed)           0.835    16.734    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.423    17.281    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.405 r  arquitecture/control_unit/pcSignal[31]_i_1_comp/O
                         net (fo=32, routed)          0.515    17.920    arquitecture/U_PC/E[0]
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.445     9.786    arquitecture/U_PC/clk
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X50Y33         FDCE (Setup_fdce_C_CE)      -0.164     9.847    arquitecture/U_PC/pcSignal_reg[7]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                 -8.074    

Slack (VIOLATED) :        -8.074ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[9]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.845ns  (logic 7.518ns (58.528%)  route 5.327ns (41.472%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.554     5.075    arquitecture/control_unit/CLK
    SLICE_X55Y27         FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/Q
                         net (fo=35, routed)          0.996     6.527    arquitecture/control_unit/Q[2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  arquitecture/control_unit/multOp_i_34/O
                         net (fo=59, routed)          0.715     7.366    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  arquitecture/control_unit/multOp_i_16/O
                         net (fo=5, routed)           0.602     8.092    arquitecture/U_ALU/tmpAluSrcB[16]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.943 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.945    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.463 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.642    14.105    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.229 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.229    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.762 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.762    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.001 f  arquitecture/U_ALU/multOp_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.598    arquitecture/control_unit/reg_output_reg[23]_2[2]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.301    15.899 f  arquitecture/control_unit/reg_output[22]_i_1_comp/O
                         net (fo=3, routed)           0.835    16.734    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.423    17.281    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.405 r  arquitecture/control_unit/pcSignal[31]_i_1_comp/O
                         net (fo=32, routed)          0.515    17.920    arquitecture/U_PC/E[0]
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.445     9.786    arquitecture/U_PC/clk
    SLICE_X50Y33         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X50Y33         FDCE (Setup_fdce_C_CE)      -0.164     9.847    arquitecture/U_PC/pcSignal_reg[9]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                 -8.074    

Slack (VIOLATED) :        -7.935ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.703ns  (logic 7.518ns (59.185%)  route 5.185ns (40.815%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.554     5.075    arquitecture/control_unit/CLK
    SLICE_X55Y27         FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/Q
                         net (fo=35, routed)          0.996     6.527    arquitecture/control_unit/Q[2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  arquitecture/control_unit/multOp_i_34/O
                         net (fo=59, routed)          0.715     7.366    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  arquitecture/control_unit/multOp_i_16/O
                         net (fo=5, routed)           0.602     8.092    arquitecture/U_ALU/tmpAluSrcB[16]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.943 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.945    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.463 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.642    14.105    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.229 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.229    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.762 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.762    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.001 f  arquitecture/U_ALU/multOp_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.598    arquitecture/control_unit/reg_output_reg[23]_2[2]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.301    15.899 f  arquitecture/control_unit/reg_output[22]_i_1_comp/O
                         net (fo=3, routed)           0.835    16.734    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.423    17.281    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.405 r  arquitecture/control_unit/pcSignal[31]_i_1_comp/O
                         net (fo=32, routed)          0.373    17.778    arquitecture/U_PC/E[0]
    SLICE_X52Y30         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.441     9.782    arquitecture/U_PC/clk
    SLICE_X52Y30         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.042    
                         clock uncertainty           -0.035    10.007    
    SLICE_X52Y30         FDCE (Setup_fdce_C_CE)      -0.164     9.843    arquitecture/U_PC/pcSignal_reg[3]
  -------------------------------------------------------------------
                         required time                          9.843    
                         arrival time                         -17.778    
  -------------------------------------------------------------------
                         slack                                 -7.935    

Slack (VIOLATED) :        -7.935ns  (required time - arrival time)
  Source:                 arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arquitecture/U_PC/pcSignal_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.705ns  (logic 7.518ns (59.172%)  route 5.187ns (40.828%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.554     5.075    arquitecture/control_unit/CLK
    SLICE_X55Y27         FDCE                                         r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]/Q
                         net (fo=35, routed)          0.996     6.527    arquitecture/control_unit/Q[2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  arquitecture/control_unit/multOp_i_34/O
                         net (fo=59, routed)          0.715     7.366    arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  arquitecture/control_unit/multOp_i_16/O
                         net (fo=5, routed)           0.602     8.092    arquitecture/U_ALU/tmpAluSrcB[16]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    11.943 r  arquitecture/U_ALU/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.945    arquitecture/U_ALU/multOp__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.463 r  arquitecture/U_ALU/multOp__1/P[0]
                         net (fo=2, routed)           0.642    14.105    arquitecture/U_ALU/multOp__1_n_105
    SLICE_X54Y29         LUT2 (Prop_lut2_I0_O)        0.124    14.229 r  arquitecture/U_ALU/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    14.229    arquitecture/U_ALU/multOp_carry_i_3_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.762 r  arquitecture/U_ALU/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.762    arquitecture/U_ALU/multOp_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.001 f  arquitecture/U_ALU/multOp_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.598    arquitecture/control_unit/reg_output_reg[23]_2[2]
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.301    15.899 f  arquitecture/control_unit/reg_output[22]_i_1_comp/O
                         net (fo=3, routed)           0.835    16.734    arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  arquitecture/control_unit/pcSignal[31]_i_5_comp/O
                         net (fo=1, routed)           0.423    17.281    arquitecture/control_unit/pcSignal[31]_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.405 r  arquitecture/control_unit/pcSignal[31]_i_1_comp/O
                         net (fo=32, routed)          0.375    17.781    arquitecture/U_PC/E[0]
    SLICE_X50Y32         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.444     9.785    arquitecture/U_PC/clk
    SLICE_X50Y32         FDCE                                         r  arquitecture/U_PC/pcSignal_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.045    
                         clock uncertainty           -0.035    10.010    
    SLICE_X50Y32         FDCE (Setup_fdce_C_CE)      -0.164     9.846    arquitecture/U_PC/pcSignal_reg[0]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                         -17.781    
  -------------------------------------------------------------------
                         slack                                 -7.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.942 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_7
    SLICE_X61Y50         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.863     1.990    U_SEVSEG/U2/CLK
    SLICE_X61Y50         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.105     1.851    U_SEVSEG/U2/currentCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.953 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.953    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_5
    SLICE_X61Y50         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.863     1.990    U_SEVSEG/U2/CLK
    SLICE_X61Y50         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[14]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.105     1.851    U_SEVSEG/U2/currentCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.978 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.978    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_6
    SLICE_X61Y50         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.863     1.990    U_SEVSEG/U2/CLK
    SLICE_X61Y50         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[13]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.105     1.851    U_SEVSEG/U2/currentCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.978 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.978    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_4
    SLICE_X61Y50         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.863     1.990    U_SEVSEG/U2/CLK
    SLICE_X61Y50         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[15]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.105     1.851    U_SEVSEG/U2/currentCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.927 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.981    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_7
    SLICE_X61Y51         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.863     1.990    U_SEVSEG/U2/CLK
    SLICE_X61Y51         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[16]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.105     1.851    U_SEVSEG/U2/currentCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.927 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.992 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.992    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_5
    SLICE_X61Y51         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.863     1.990    U_SEVSEG/U2/CLK
    SLICE_X61Y51         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.105     1.851    U_SEVSEG/U2/currentCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.927 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.017 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.017    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_6
    SLICE_X61Y51         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.863     1.990    U_SEVSEG/U2/CLK
    SLICE_X61Y51         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[17]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.105     1.851    U_SEVSEG/U2/currentCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.927 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.017 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_4
    SLICE_X61Y51         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.863     1.990    U_SEVSEG/U2/CLK
    SLICE_X61Y51         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[19]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.105     1.851    U_SEVSEG/U2/currentCount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.927 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.966 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.020 r  U_SEVSEG/U2/currentCount_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    U_SEVSEG/U2/currentCount_reg[20]_i_1_n_7
    SLICE_X61Y52         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.863     1.990    U_SEVSEG/U2/CLK
    SLICE_X61Y52         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[20]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y52         FDCE (Hold_fdce_C_D)         0.105     1.851    U_SEVSEG/U2/currentCount_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.595     1.478    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_SEVSEG/U2/currentCount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    U_SEVSEG/U2/currentCount_reg_n_0_[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_4
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.865     1.992    U_SEVSEG/U2/CLK
    SLICE_X61Y49         FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y49         FDCE (Hold_fdce_C_D)         0.105     1.583    U_SEVSEG/U2/currentCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y27   arquitecture/control_unit/FSM_sequential_estadoActual_reg[1]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X56Y34   arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X56Y34   arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y24   arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_replica_1/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y27   arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_replica_2/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X52Y27   arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_replica_1/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y26   arquitecture/control_unit/FSM_sequential_estadoActual_reg[0]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X47Y32   arquitecture/U_ALUOUT/reg_output_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X46Y30   arquitecture/U_ALUOUT/reg_output_reg[0]_lopt_replica/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y48   U_MEMORY/memoria_reg_0_255_14_14/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y48   U_MEMORY/memoria_reg_0_255_14_14/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y48   U_MEMORY/memoria_reg_0_255_14_14/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y48   U_MEMORY/memoria_reg_0_255_14_14/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y48   U_MEMORY/memoria_reg_0_255_18_18/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y48   U_MEMORY/memoria_reg_0_255_18_18/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y48   U_MEMORY/memoria_reg_0_255_18_18/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y48   U_MEMORY/memoria_reg_0_255_18_18/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y52   U_MEMORY/memoria_reg_0_255_19_19/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y52   U_MEMORY/memoria_reg_0_255_19_19/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y46   U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y46   U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y46   U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y46   U_MEMORY/memoria_reg_0_255_13_13/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y48   U_MEMORY/memoria_reg_0_255_17_17/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y48   U_MEMORY/memoria_reg_0_255_17_17/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y48   U_MEMORY/memoria_reg_0_255_17_17/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y48   U_MEMORY/memoria_reg_0_255_17_17/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y42   U_MEMORY/memoria_reg_0_255_24_24/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y42   U_MEMORY/memoria_reg_0_255_24_24/RAMS64E_B/CLK



