sfilt script run started on Sat Feb 28 23:05:28 2015
run on machine eecad16.engr.sjsu.edu

Run with a clock period of 3.3
student names
  Prem Bharath Soundararajan  0694
options syn False gates False
VCS simulation worked
NCverilog simulation worked
Synthesis finished OK
Gate level simulation worked
Completed the sfilt run
