v 20111231 2
C 39500 39500 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 60500 56400 15 8 1 0 0 4 1
11
T 58500 56400 15 8 1 0 0 4 1
10
T 56500 56400 15 8 1 0 0 4 1
9
T 54500 56400 15 8 1 0 0 4 1
8
T 52500 56400 15 8 1 0 0 4 1
7
T 50500 56400 15 8 1 0 0 4 1
6
T 48500 56400 15 8 1 0 0 4 1
5
T 46500 56400 15 8 1 0 0 4 1
4
T 44500 56400 15 8 1 0 0 4 1
3
T 42500 56400 15 8 1 0 0 4 1
2
T 40500 56400 15 8 1 0 0 4 1
1
L 59500 56500 59500 56300 15 0 0 0 -1 -1
L 57500 56500 57500 56300 15 0 0 0 -1 -1
L 55500 56500 55500 56300 15 0 0 0 -1 -1
L 53500 56500 53500 56300 15 0 0 0 -1 -1
L 51500 56500 51500 56300 15 0 0 0 -1 -1
L 49500 56500 49500 56300 15 0 0 0 -1 -1
L 47500 56500 47500 56300 15 0 0 0 -1 -1
L 45500 56500 45500 56300 15 0 0 0 -1 -1
L 43500 56500 43500 56300 15 0 0 0 -1 -1
L 41500 56500 41500 56300 15 0 0 0 -1 -1
T 56500 39600 15 8 1 0 0 4 1
9
T 58500 39600 15 8 1 0 0 4 1
10
T 60500 39600 15 8 1 0 0 4 1
11
L 57500 39700 57500 39500 15 0 0 0 -1 -1
L 59500 39700 59500 39500 15 0 0 0 -1 -1
T 61400 40500 15 8 1 0 0 4 1
A
T 61400 42500 15 8 1 0 0 4 1
B
T 61400 44500 15 8 1 0 0 4 1
C
T 61400 46500 15 8 1 0 0 4 1
D
T 61400 48500 15 8 1 0 0 4 1
E
T 61400 50500 15 8 1 0 0 4 1
F
T 61400 52500 15 8 1 0 0 4 1
G
T 61400 54500 15 8 1 0 0 4 1
H
T 61400 56000 15 8 1 0 0 4 1
I
L 61500 41500 61300 41500 15 0 0 0 -1 -1
L 61500 43500 61300 43500 15 0 0 0 -1 -1
L 61500 45500 61300 45500 15 0 0 0 -1 -1
L 61500 47500 61300 47500 15 0 0 0 -1 -1
L 61500 49500 61300 49500 15 0 0 0 -1 -1
L 61500 51500 61300 51500 15 0 0 0 -1 -1
L 61500 53500 61300 53500 15 0 0 0 -1 -1
L 61500 55500 61300 55500 15 0 0 0 -1 -1
T 39600 56000 15 8 1 0 0 4 1
I
T 39600 54500 15 8 1 0 0 4 1
H
T 39600 52500 15 8 1 0 0 4 1
G
T 39600 50500 15 8 1 0 0 4 1
F
L 39700 55500 39500 55500 15 0 0 0 -1 -1
L 39700 53500 39500 53500 15 0 0 0 -1 -1
L 39700 51500 39500 51500 15 0 0 0 -1 -1
T 54500 39600 15 8 1 0 0 4 1
8
T 52500 39600 15 8 1 0 0 4 1
7
T 50500 39600 15 8 1 0 0 4 1
6
T 48500 39600 15 8 1 0 0 4 1
5
T 46500 39600 15 8 1 0 0 4 1
4
T 44500 39600 15 8 1 0 0 4 1
3
T 42500 39600 15 8 1 0 0 4 1
2
T 40500 39600 15 8 1 0 0 4 1
1
T 39600 40500 15 8 1 0 0 4 1
A
T 39600 42500 15 8 1 0 0 4 1
B
T 39600 44500 15 8 1 0 0 4 1
C
T 39600 46500 15 8 1 0 0 4 1
D
T 39600 48500 15 8 1 0 0 4 1
E
B 39700 39700 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 55500 39700 55500 39500 15 0 0 0 -1 -1
L 53500 39700 53500 39500 15 0 0 0 -1 -1
L 51500 39700 51500 39500 15 0 0 0 -1 -1
L 49500 39700 49500 39500 15 0 0 0 -1 -1
L 47500 39700 47500 39500 15 0 0 0 -1 -1
L 45500 39700 45500 39500 15 0 0 0 -1 -1
L 43500 39700 43500 39500 15 0 0 0 -1 -1
L 41500 39700 41500 39500 15 0 0 0 -1 -1
L 39700 41500 39500 41500 15 0 0 0 -1 -1
L 39700 43500 39500 43500 15 0 0 0 -1 -1
L 39700 45500 39500 45500 15 0 0 0 -1 -1
L 39700 47500 39500 47500 15 0 0 0 -1 -1
L 39700 49500 39500 49500 15 0 0 0 -1 -1
L 53700 40300 61300 40300 15 0 0 0 -1 -1
B 53700 39700 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53800 40400 15 8 1 0 0 0 1
TITLE
T 55500 39800 15 8 1 0 0 0 1
OF
T 53800 39800 15 8 1 0 0 0 1
PAGE
T 57300 39800 15 8 1 0 0 0 1
DRAWN BY: 
T 57300 40100 15 8 1 0 0 0 1
REVISION:
T 53800 40100 15 8 1 0 0 0 1
FILE:
L 57200 40300 57200 39700 15 0 0 0 -1 -1
T 53900 41000 5 10 0 0 0 0 1
graphical=1
B 39500 39500 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 58300 39800 5 10 1 1 0 0 1
author=Eric Brombaugh
T 54300 40000 5 10 1 1 0 0 1
file=bcc_s6_pg3.sch
}
C 55700 43700 1 90 1 EMBEDDEDoutput-1.sym
[
P 55600 43700 55600 43500 1 0 0
{
T 55650 43450 5 6 0 1 90 6 1
pinnumber=1
T 55650 43450 5 6 0 0 90 6 1
pinseq=1
}
L 55500 43500 55700 43500 3 0 0 0 -1 -1
L 55500 43500 55500 43000 3 0 0 0 -1 -1
L 55500 43000 55600 42900 3 0 0 0 -1 -1
L 55600 42900 55700 43000 3 0 0 0 -1 -1
L 55700 43000 55700 43500 3 0 0 0 -1 -1
T 55400 43600 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 55400 43600 5 10 0 0 90 6 1
device=OUTPUT
T 55700 41700 5 10 1 1 90 0 1
value=FPGA_DONE
T 55700 43700 5 10 0 1 270 6 1
net=FPGA_DONE:1
}
C 48700 43700 1 270 0 EMBEDDEDoutput-1.sym
[
P 48800 43700 48800 43500 1 0 0
{
T 48750 43450 5 6 0 1 90 8 1
pinnumber=1
T 48750 43450 5 6 0 0 90 8 1
pinseq=1
}
L 48900 43500 48700 43500 3 0 0 0 -1 -1
L 48900 43500 48900 43000 3 0 0 0 -1 -1
L 48900 43000 48800 42900 3 0 0 0 -1 -1
L 48800 42900 48700 43000 3 0 0 0 -1 -1
L 48700 43000 48700 43500 3 0 0 0 -1 -1
T 49000 43600 5 10 0 0 90 8 1
device=OUTPUT
]
{
T 49000 43600 5 10 0 0 90 8 1
device=OUTPUT
T 48700 42800 5 10 1 1 90 8 1
value=FPGA_PROG
T 48700 43700 5 10 0 1 270 8 1
net=FPGA_PROG:1
}
C 40500 54000 1 0 0 EMBEDDEDconnector6-1.sym
[
P 41900 55400 42200 55400 1 0 1
{
T 40750 55350 5 8 1 1 0 0 1
pinnumber=2
T 40750 55350 5 8 0 0 0 0 1
pinseq=2
T 40750 55350 5 8 0 1 0 0 1
pinlabel=2
T 40750 55350 5 8 0 1 0 0 1
pintype=pas
}
P 41900 54800 42200 54800 1 0 1
{
T 40750 54750 5 8 1 1 0 0 1
pinnumber=4
T 40750 54750 5 8 0 0 0 0 1
pinseq=4
T 40750 54750 5 8 0 1 0 0 1
pinlabel=4
T 40750 54750 5 8 0 1 0 0 1
pintype=pas
}
P 41900 54200 42200 54200 1 0 1
{
T 40750 54150 5 8 1 1 0 0 1
pinnumber=6
T 40750 54150 5 8 0 0 0 0 1
pinseq=6
T 40750 54150 5 8 0 1 0 0 1
pinlabel=6
T 40750 54150 5 8 0 1 0 0 1
pintype=pas
}
P 41900 55700 42200 55700 1 0 1
{
T 40750 55650 5 8 1 1 0 0 1
pinnumber=1
T 40750 55650 5 8 0 0 0 0 1
pinseq=1
T 40750 55650 5 8 0 1 0 0 1
pinlabel=1
T 40750 55650 5 8 0 1 0 0 1
pintype=pas
}
P 41900 55100 42200 55100 1 0 1
{
T 40750 55050 5 8 1 1 0 0 1
pinnumber=3
T 40750 55050 5 8 0 0 0 0 1
pinseq=3
T 40750 55050 5 8 0 1 0 0 1
pinlabel=3
T 40750 55050 5 8 0 1 0 0 1
pintype=pas
}
P 41900 54500 42200 54500 1 0 1
{
T 40750 54450 5 8 1 1 0 0 1
pinnumber=5
T 40750 54450 5 8 0 0 0 0 1
pinseq=5
T 40750 54450 5 8 0 1 0 0 1
pinlabel=5
T 40750 54450 5 8 0 1 0 0 1
pintype=pas
}
L 41900 55700 41000 55700 3 0 0 0 -1 -1
L 41900 55400 41000 55400 3 0 0 0 -1 -1
L 41900 55100 41000 55100 3 0 0 0 -1 -1
L 41900 54800 41000 54800 3 0 0 0 -1 -1
L 41900 54500 41000 54500 3 0 0 0 -1 -1
L 41900 54200 41000 54200 3 0 0 0 -1 -1
B 40500 54000 500 1900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42300 55800 5 10 0 0 0 0 1
device=CONNECTOR_6
T 40600 56000 8 10 0 1 0 0 1
refdes=CONN?
]
{
T 42300 55800 5 10 0 0 0 0 1
device=CONNECTOR_6
T 40600 56000 5 10 1 1 0 0 1
refdes=J301
T 40500 54000 5 10 0 1 0 0 1
footprint=JUMPER6
}
T 40200 53700 9 10 1 0 0 0 1
FPGA JTAG
N 43400 55700 45100 55700 4
{
T 43700 55700 5 10 1 1 0 0 1
netname=FPGA_TMS
}
N 43400 55400 45100 55400 4
{
T 43700 55400 5 10 1 1 0 0 1
netname=FPGA_TDI
}
N 42200 55100 45100 55100 4
{
T 43700 55100 5 10 1 1 0 0 1
netname=FPGA_TDO
}
N 43400 54800 45100 54800 4
{
T 43700 54800 5 10 1 1 0 0 1
netname=FPGA_TCK
}
C 42400 53500 1 0 0 EMBEDDEDgnd-1.sym
[
P 42500 53600 42500 53800 1 0 1
{
T 42558 53661 5 4 0 1 0 0 1
pinnumber=1
T 42558 53661 5 4 0 0 0 0 1
pinseq=1
T 42558 53661 5 4 0 1 0 0 1
pinlabel=1
T 42558 53661 5 4 0 1 0 0 1
pintype=pwr
}
L 42400 53600 42600 53600 3 0 0 0 -1 -1
L 42455 53550 42545 53550 3 0 0 0 -1 -1
L 42480 53510 42520 53510 3 0 0 0 -1 -1
T 42700 53550 8 10 0 0 0 0 1
net=GND:1
]
N 42200 54500 42500 54500 4
N 42500 54500 42500 53800 4
N 55600 45200 55600 43700 4
C 47500 53100 1 0 0 EMBEDDEDgnd-1.sym
[
P 47600 53200 47600 53400 1 0 1
{
T 47658 53261 5 4 0 1 0 0 1
pinnumber=1
T 47658 53261 5 4 0 0 0 0 1
pinseq=1
T 47658 53261 5 4 0 1 0 0 1
pinlabel=1
T 47658 53261 5 4 0 1 0 0 1
pintype=pwr
}
L 47500 53200 47700 53200 3 0 0 0 -1 -1
L 47555 53150 47645 53150 3 0 0 0 -1 -1
L 47580 53110 47620 53110 3 0 0 0 -1 -1
T 47800 53150 8 10 0 0 0 0 1
net=GND:1
]
N 47600 53500 47600 53400 4
C 56700 42800 1 90 0 EMBEDDEDled-3.sym
[
L 56700 43400 56300 43400 3 0 0 0 -1 -1
L 56700 43400 56500 43100 3 0 0 0 -1 -1
T 56050 43750 5 10 0 0 90 0 1
device=LED
L 56500 43100 56300 43400 3 0 0 0 -1 -1
L 56700 43100 56300 43100 3 0 0 0 -1 -1
P 56500 42800 56500 43000 1 0 0
{
T 56550 43000 5 8 0 1 270 0 1
pinnumber=1
T 56050 43600 9 8 0 1 270 0 1
pinlabel=CATHODE
T 55850 43700 5 8 0 0 270 0 1
pintype=pas
T 55750 43400 5 8 0 0 270 0 1
pinseq=1
}
P 56500 43700 56500 43500 1 0 0
{
T 56550 43600 5 8 0 1 270 0 1
pinnumber=2
T 56550 44200 9 8 0 1 270 0 1
pinlabel=ANODE
T 56350 43800 5 8 0 0 270 8 1
pintype=pas
T 56450 43800 5 8 0 0 270 8 1
pinseq=2
}
L 56500 43000 56500 43100 3 0 0 0 -1 -1
L 56500 43400 56500 43500 3 0 0 0 -1 -1
T 56150 43250 8 10 0 1 90 0 1
refdes=D?
L 56300 43300 56200 43200 3 0 0 0 -1 -1
L 56300 43200 56200 43100 3 0 0 0 -1 -1
L 56200 43100 56250 43125 3 0 0 0 -1 -1
L 56200 43100 56225 43150 3 0 0 0 -1 -1
L 56200 43200 56250 43225 3 0 0 0 -1 -1
L 56200 43200 56225 43250 3 0 0 0 -1 -1
T 56150 43750 5 10 0 0 90 0 1
description=Generic LED
T 56250 43750 5 10 0 0 90 0 1
numslots=0
]
{
T 56050 43750 5 10 0 0 90 0 1
device=LED
T 56750 43350 5 10 1 1 0 0 1
refdes=LED301
T 56700 42800 5 10 0 0 90 0 1
footprint=805_pol
}
C 56600 43900 1 90 0 EMBEDDEDresistor-1.sym
[
L 56400 44500 56600 44400 3 0 0 0 -1 -1
L 56600 44400 56400 44300 3 0 0 0 -1 -1
L 56400 44300 56600 44200 3 0 0 0 -1 -1
L 56600 44200 56400 44100 3 0 0 0 -1 -1
T 56200 44200 5 10 0 0 90 0 1
device=RESISTOR
L 56400 44500 56600 44600 3 0 0 0 -1 -1
L 56600 44600 56500 44650 3 0 0 0 -1 -1
P 56500 44800 56500 44650 1 0 0
{
T 56450 44700 5 8 0 1 90 0 1
pinnumber=2
T 56450 44700 5 8 0 0 90 0 1
pinseq=2
T 56450 44700 5 8 0 1 90 0 1
pinlabel=2
T 56450 44700 5 8 0 1 90 0 1
pintype=pas
}
P 56500 43900 56500 44052 1 0 0
{
T 56450 44000 5 8 0 1 90 0 1
pinnumber=1
T 56450 44000 5 8 0 0 90 0 1
pinseq=1
T 56450 44000 5 8 0 1 90 0 1
pinlabel=1
T 56450 44000 5 8 0 1 90 0 1
pintype=pas
}
L 56400 44101 56500 44050 3 0 0 0 -1 -1
T 56300 44100 8 10 0 1 90 0 1
refdes=R?
T 56600 43900 8 10 0 1 90 0 1
pins=2
T 56600 43900 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 56200 44200 5 10 0 0 90 0 1
device=RESISTOR
T 56700 44500 5 10 1 1 0 0 1
refdes=R301
T 56700 44300 5 10 1 1 0 0 1
value=330
T 56600 43900 5 10 0 0 180 0 1
footprint=my_0603
}
N 56500 43800 55600 43800 4
C 59200 49000 1 180 1 EMBEDDEDoutput-1.sym
[
P 59200 48900 59400 48900 1 0 0
{
T 59450 48950 5 6 0 1 180 6 1
pinnumber=1
T 59450 48950 5 6 0 0 180 6 1
pinseq=1
}
L 59400 48800 59400 49000 3 0 0 0 -1 -1
L 59400 48800 59900 48800 3 0 0 0 -1 -1
L 59900 48800 60000 48900 3 0 0 0 -1 -1
L 60000 48900 59900 49000 3 0 0 0 -1 -1
L 59900 49000 59400 49000 3 0 0 0 -1 -1
T 59300 48700 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 59300 48700 5 10 0 0 180 6 1
device=OUTPUT
T 60700 49000 5 10 1 1 180 0 1
value=VCCINT
T 59200 49000 5 10 0 1 0 6 1
net=VCCINT:1
}
C 47800 45000 1 0 1 EMBEDDED3.3V-plus-1.sym
[
P 47600 45000 47600 45200 1 0 0
{
T 47550 45050 5 6 0 1 0 6 1
pinnumber=1
T 47550 45050 5 6 0 0 0 6 1
pinseq=1
T 47550 45050 5 6 0 1 0 6 1
pinlabel=1
T 47550 45050 5 6 0 1 0 6 1
pintype=pwr
}
L 47750 45200 47450 45200 3 0 0 0 -1 -1
T 47725 45250 9 8 1 0 0 6 1
+3.3V
T 47500 45000 8 8 0 0 0 6 1
net=+3.3V:1
]
N 47600 43900 47800 43900 4
N 52000 53200 52000 54400 4
N 51800 43600 51800 45200 4
C 48700 43800 1 0 1 EMBEDDEDresistor-1.sym
[
L 48100 44000 48200 43800 3 0 0 0 -1 -1
L 48200 43800 48300 44000 3 0 0 0 -1 -1
L 48300 44000 48400 43800 3 0 0 0 -1 -1
L 48400 43800 48500 44000 3 0 0 0 -1 -1
T 48400 44200 5 10 0 0 0 6 1
device=RESISTOR
L 48100 44000 48000 43800 3 0 0 0 -1 -1
L 48000 43800 47950 43900 3 0 0 0 -1 -1
P 47800 43900 47950 43900 1 0 0
{
T 47900 43950 5 8 0 1 0 6 1
pinnumber=2
T 47900 43950 5 8 0 0 0 6 1
pinseq=2
T 47900 43950 5 8 0 1 0 6 1
pinlabel=2
T 47900 43950 5 8 0 1 0 6 1
pintype=pas
}
P 48700 43900 48548 43900 1 0 0
{
T 48600 43950 5 8 0 1 0 6 1
pinnumber=1
T 48600 43950 5 8 0 0 0 6 1
pinseq=1
T 48600 43950 5 8 0 1 0 6 1
pinlabel=1
T 48600 43950 5 8 0 1 0 6 1
pintype=pas
}
L 48499 44000 48550 43900 3 0 0 0 -1 -1
T 48500 44100 8 10 0 1 0 6 1
refdes=R?
T 48700 43800 8 10 0 1 0 6 1
pins=2
T 48700 43800 8 10 0 1 0 6 1
class=DISCRETE
]
{
T 48400 44200 5 10 0 0 0 6 1
device=RESISTOR
T 47800 43800 5 10 1 1 180 6 1
refdes=R304
T 48300 43800 5 10 1 1 180 6 1
value=4.7k
T 48700 43800 5 10 0 0 90 2 1
footprint=my_0603
}
C 47800 44200 1 0 0 EMBEDDEDresistor-1.sym
[
L 48400 44400 48300 44200 3 0 0 0 -1 -1
L 48300 44200 48200 44400 3 0 0 0 -1 -1
L 48200 44400 48100 44200 3 0 0 0 -1 -1
L 48100 44200 48000 44400 3 0 0 0 -1 -1
T 48100 44600 5 10 0 0 0 0 1
device=RESISTOR
L 48400 44400 48500 44200 3 0 0 0 -1 -1
L 48500 44200 48550 44300 3 0 0 0 -1 -1
P 48700 44300 48550 44300 1 0 0
{
T 48600 44350 5 8 0 1 0 0 1
pinnumber=2
T 48600 44350 5 8 0 0 0 0 1
pinseq=2
T 48600 44350 5 8 0 1 0 0 1
pinlabel=2
T 48600 44350 5 8 0 1 0 0 1
pintype=pas
}
P 47800 44300 47952 44300 1 0 0
{
T 47900 44350 5 8 0 1 0 0 1
pinnumber=1
T 47900 44350 5 8 0 0 0 0 1
pinseq=1
T 47900 44350 5 8 0 1 0 0 1
pinlabel=1
T 47900 44350 5 8 0 1 0 0 1
pintype=pas
}
L 48001 44400 47950 44300 3 0 0 0 -1 -1
T 48000 44500 8 10 0 1 0 0 1
refdes=R?
T 47800 44200 8 10 0 1 0 0 1
pins=2
T 47800 44200 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 48100 44600 5 10 0 0 0 0 1
device=RESISTOR
T 48300 44200 5 10 1 1 180 0 1
refdes=R302
T 48700 44200 5 10 1 1 180 0 1
value=4.7k
T 47800 44200 5 10 0 0 90 0 1
footprint=my_0603
}
C 42500 55800 1 180 1 EMBEDDEDresistor-1.sym
[
L 43100 55600 43000 55800 3 0 0 0 -1 -1
L 43000 55800 42900 55600 3 0 0 0 -1 -1
L 42900 55600 42800 55800 3 0 0 0 -1 -1
L 42800 55800 42700 55600 3 0 0 0 -1 -1
T 42800 55400 5 10 0 0 180 6 1
device=RESISTOR
L 43100 55600 43200 55800 3 0 0 0 -1 -1
L 43200 55800 43250 55700 3 0 0 0 -1 -1
P 43400 55700 43250 55700 1 0 0
{
T 43300 55650 5 8 0 1 180 6 1
pinnumber=2
T 43300 55650 5 8 0 0 180 6 1
pinseq=2
T 43300 55650 5 8 0 1 180 6 1
pinlabel=2
T 43300 55650 5 8 0 1 180 6 1
pintype=pas
}
P 42500 55700 42652 55700 1 0 0
{
T 42600 55650 5 8 0 1 180 6 1
pinnumber=1
T 42600 55650 5 8 0 0 180 6 1
pinseq=1
T 42600 55650 5 8 0 1 180 6 1
pinlabel=1
T 42600 55650 5 8 0 1 180 6 1
pintype=pas
}
L 42701 55600 42650 55700 3 0 0 0 -1 -1
T 42700 55500 8 10 0 1 180 6 1
refdes=R?
T 42500 55800 8 10 0 1 180 6 1
pins=2
T 42500 55800 8 10 0 1 180 6 1
class=DISCRETE
]
{
T 42800 55400 5 10 0 0 180 6 1
device=RESISTOR
T 42700 55800 5 10 1 1 0 6 1
refdes=R306
T 43500 55800 5 10 1 1 0 6 1
value=100
T 42500 55800 5 10 0 0 270 2 1
footprint=my_0603
}
C 42500 55500 1 180 1 EMBEDDEDresistor-1.sym
[
L 43100 55300 43000 55500 3 0 0 0 -1 -1
L 43000 55500 42900 55300 3 0 0 0 -1 -1
L 42900 55300 42800 55500 3 0 0 0 -1 -1
L 42800 55500 42700 55300 3 0 0 0 -1 -1
T 42800 55100 5 10 0 0 180 6 1
device=RESISTOR
L 43100 55300 43200 55500 3 0 0 0 -1 -1
L 43200 55500 43250 55400 3 0 0 0 -1 -1
P 43400 55400 43250 55400 1 0 0
{
T 43300 55350 5 8 0 1 180 6 1
pinnumber=2
T 43300 55350 5 8 0 0 180 6 1
pinseq=2
T 43300 55350 5 8 0 1 180 6 1
pinlabel=2
T 43300 55350 5 8 0 1 180 6 1
pintype=pas
}
P 42500 55400 42652 55400 1 0 0
{
T 42600 55350 5 8 0 1 180 6 1
pinnumber=1
T 42600 55350 5 8 0 0 180 6 1
pinseq=1
T 42600 55350 5 8 0 1 180 6 1
pinlabel=1
T 42600 55350 5 8 0 1 180 6 1
pintype=pas
}
L 42701 55300 42650 55400 3 0 0 0 -1 -1
T 42700 55200 8 10 0 1 180 6 1
refdes=R?
T 42500 55500 8 10 0 1 180 6 1
pins=2
T 42500 55500 8 10 0 1 180 6 1
class=DISCRETE
]
{
T 42800 55100 5 10 0 0 180 6 1
device=RESISTOR
T 42700 55500 5 10 1 1 0 6 1
refdes=R307
T 43500 55500 5 10 1 1 0 6 1
value=100
T 42500 55500 5 10 0 0 270 2 1
footprint=my_0603
}
C 42500 54900 1 180 1 EMBEDDEDresistor-1.sym
[
L 43100 54700 43000 54900 3 0 0 0 -1 -1
L 43000 54900 42900 54700 3 0 0 0 -1 -1
L 42900 54700 42800 54900 3 0 0 0 -1 -1
L 42800 54900 42700 54700 3 0 0 0 -1 -1
T 42800 54500 5 10 0 0 180 6 1
device=RESISTOR
L 43100 54700 43200 54900 3 0 0 0 -1 -1
L 43200 54900 43250 54800 3 0 0 0 -1 -1
P 43400 54800 43250 54800 1 0 0
{
T 43300 54750 5 8 0 1 180 6 1
pinnumber=2
T 43300 54750 5 8 0 0 180 6 1
pinseq=2
T 43300 54750 5 8 0 1 180 6 1
pinlabel=2
T 43300 54750 5 8 0 1 180 6 1
pintype=pas
}
P 42500 54800 42652 54800 1 0 0
{
T 42600 54750 5 8 0 1 180 6 1
pinnumber=1
T 42600 54750 5 8 0 0 180 6 1
pinseq=1
T 42600 54750 5 8 0 1 180 6 1
pinlabel=1
T 42600 54750 5 8 0 1 180 6 1
pintype=pas
}
L 42701 54700 42650 54800 3 0 0 0 -1 -1
T 42700 54600 8 10 0 1 180 6 1
refdes=R?
T 42500 54900 8 10 0 1 180 6 1
pins=2
T 42500 54900 8 10 0 1 180 6 1
class=DISCRETE
]
{
T 42800 54500 5 10 0 0 180 6 1
device=RESISTOR
T 42700 54900 5 10 1 1 0 6 1
refdes=R308
T 43500 54900 5 10 1 1 0 6 1
value=100
T 42500 54900 5 10 0 0 270 2 1
footprint=my_0603
}
N 42200 55700 42500 55700 4
N 42500 55400 42200 55400 4
N 42500 54800 42200 54800 4
T 56800 43200 9 10 1 0 0 0 1
FPGA CFG
C 49300 43700 1 90 1 EMBEDDEDoutput-1.sym
[
P 49200 43700 49200 43500 1 0 0
{
T 49250 43450 5 6 0 1 270 2 1
pinnumber=1
T 49250 43450 5 6 0 0 270 2 1
pinseq=1
}
L 49100 43500 49300 43500 3 0 0 0 -1 -1
L 49100 43500 49100 43000 3 0 0 0 -1 -1
L 49100 43000 49200 42900 3 0 0 0 -1 -1
L 49200 42900 49300 43000 3 0 0 0 -1 -1
L 49300 43000 49300 43500 3 0 0 0 -1 -1
T 49000 43600 5 10 0 0 270 2 1
device=OUTPUT
]
{
T 49000 43600 5 10 0 0 270 2 1
device=OUTPUT
T 49100 41800 5 10 1 1 90 2 1
value=FPGA_INIT
T 49300 43700 5 10 0 1 90 2 1
net=FPGA_INIT:1
}
N 42200 54200 43000 54200 4
N 47600 45000 47600 43900 4
N 48800 45200 48800 43700 4
N 49200 43700 49200 45200 4
N 54400 45200 54400 43700 4
N 55400 45200 55400 43700 4
N 55200 53200 55200 54200 4
C 41000 44100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 40800 44100 40800 44300 1 0 0
{
T 40750 44250 5 8 0 1 90 6 1
pinnumber=1
T 40850 44250 5 8 0 1 90 8 1
pinseq=1
T 40800 44300 9 8 0 1 90 0 1
pinlabel=1
T 40800 44300 5 8 0 1 90 2 1
pintype=pas
}
P 40800 45000 40800 44800 1 0 0
{
T 40750 44850 5 8 0 1 90 0 1
pinnumber=2
T 40850 44850 5 8 0 1 90 2 1
pinseq=2
T 40800 44800 9 8 0 1 90 6 1
pinlabel=2
T 40800 44800 5 8 0 1 90 8 1
pintype=pas
}
L 40600 44500 41000 44500 3 0 0 0 -1 -1
L 40600 44600 41000 44600 3 0 0 0 -1 -1
L 40800 44800 40800 44600 3 0 0 0 -1 -1
L 40800 44500 40800 44300 3 0 0 0 -1 -1
T 40300 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 40500 44300 8 10 0 1 90 0 1
refdes=C?
T 39700 44300 5 10 0 0 90 0 1
description=capacitor
T 39900 44300 5 10 0 0 90 0 1
numslots=0
T 40100 44300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 40300 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 40600 44700 5 10 1 1 180 0 1
refdes=C301
T 40100 44300 5 10 0 0 90 0 1
symversion=0.1
T 40100 44300 5 10 1 1 0 0 1
value=0.1uf
T 41000 44100 5 10 0 0 0 0 1
footprint=my_0603
}
C 41000 42800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 40800 42800 40800 43000 1 0 0
{
T 40750 42950 5 8 0 1 90 6 1
pinnumber=1
T 40850 42950 5 8 0 1 90 8 1
pinseq=1
T 40800 43000 9 8 0 1 90 0 1
pinlabel=1
T 40800 43000 5 8 0 1 90 2 1
pintype=pas
}
P 40800 43700 40800 43500 1 0 0
{
T 40750 43550 5 8 0 1 90 0 1
pinnumber=2
T 40850 43550 5 8 0 1 90 2 1
pinseq=2
T 40800 43500 9 8 0 1 90 6 1
pinlabel=2
T 40800 43500 5 8 0 1 90 8 1
pintype=pas
}
L 40600 43200 41000 43200 3 0 0 0 -1 -1
L 40600 43300 41000 43300 3 0 0 0 -1 -1
L 40800 43500 40800 43300 3 0 0 0 -1 -1
L 40800 43200 40800 43000 3 0 0 0 -1 -1
T 40300 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 40500 43000 8 10 0 1 90 0 1
refdes=C?
T 39700 43000 5 10 0 0 90 0 1
description=capacitor
T 39900 43000 5 10 0 0 90 0 1
numslots=0
T 40100 43000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 40300 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 40600 43400 5 10 1 1 180 0 1
refdes=C306
T 40100 43000 5 10 0 0 90 0 1
symversion=0.1
T 40100 43000 5 10 1 1 0 0 1
value=0.1uf
T 41000 42800 5 10 0 0 0 0 1
footprint=my_0603
}
N 40800 42500 44900 42500 4
N 40000 42800 44400 42800 4
N 40000 44100 44400 44100 4
N 40000 41600 44400 41600 4
N 40000 44100 40000 40100 4
C 39900 39800 1 0 0 EMBEDDEDgnd-1.sym
[
P 40000 39900 40000 40100 1 0 1
{
T 40058 39961 5 4 0 1 0 0 1
pinnumber=1
T 40058 39961 5 4 0 0 0 0 1
pinseq=1
T 40058 39961 5 4 0 1 0 0 1
pinlabel=1
T 40058 39961 5 4 0 1 0 0 1
pintype=pwr
}
L 39900 39900 40100 39900 3 0 0 0 -1 -1
L 39955 39850 40045 39850 3 0 0 0 -1 -1
L 39980 39810 40020 39810 3 0 0 0 -1 -1
T 40200 39850 8 10 0 0 0 0 1
net=GND:1
]
N 40800 45000 44800 45000 4
C 44800 45100 1 180 1 EMBEDDEDoutput-1.sym
[
P 44800 45000 45000 45000 1 0 0
{
T 45050 45050 5 6 0 1 180 6 1
pinnumber=1
T 45050 45050 5 6 0 0 180 6 1
pinseq=1
}
L 45000 44900 45000 45100 3 0 0 0 -1 -1
L 45000 44900 45500 44900 3 0 0 0 -1 -1
L 45500 44900 45600 45000 3 0 0 0 -1 -1
L 45600 45000 45500 45100 3 0 0 0 -1 -1
L 45500 45100 45000 45100 3 0 0 0 -1 -1
T 44900 44800 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 44900 44800 5 10 0 0 180 6 1
device=OUTPUT
T 45700 45100 5 10 1 1 180 6 1
value=VCCINT
T 44800 45100 5 10 0 1 0 6 1
net=VCCINT:1
}
C 44700 43700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 44900 43700 44900 43900 1 0 0
{
T 44950 43750 5 6 0 1 0 0 1
pinnumber=1
T 44950 43750 5 6 0 0 0 0 1
pinseq=1
T 44950 43750 5 6 0 1 0 0 1
pinlabel=1
T 44950 43750 5 6 0 1 0 0 1
pintype=pwr
}
L 44750 43900 45050 43900 3 0 0 0 -1 -1
T 44775 43950 9 8 1 0 0 0 1
+3.3V
T 45000 43700 8 8 0 0 0 0 1
net=+3.3V:1
]
N 40800 43700 44900 43700 4
N 54800 53200 54800 54200 4
N 54600 53200 54600 54200 4
N 54200 53200 54200 54200 4
N 54000 53200 54000 54200 4
T 54300 40400 9 10 1 0 0 0 1
Blank Canvas Cape S6: FPGA
T 54400 39800 9 10 1 0 0 0 1
3
T 55900 39800 9 10 1 0 0 0 1
3
T 58100 40100 9 10 1 0 0 0 1
-
N 48700 44300 49200 44300 4
N 51400 45200 51400 43700 4
N 57600 48900 59200 48900 4
N 54400 53200 54400 54200 4
N 53800 53200 53800 54200 4
N 53600 53200 53600 54200 4
C 48700 55100 1 90 1 EMBEDDEDresistor-1.sym
[
T 48700 55100 8 10 0 1 270 2 1
class=DISCRETE
T 48700 55100 8 10 0 1 270 2 1
pins=2
T 48400 54900 8 10 0 1 270 2 1
refdes=R?
T 48300 54800 5 10 0 0 270 2 1
device=RESISTOR
L 48500 54899 48600 54950 3 0 0 0 -1 -1
P 48600 55100 48600 54948 1 0 0
{
T 48550 55000 5 8 0 1 270 2 1
pinnumber=1
T 48550 55000 5 8 0 0 270 2 1
pinseq=1
T 48550 55000 5 8 0 1 270 2 1
pinlabel=1
T 48550 55000 5 8 0 1 270 2 1
pintype=pas
}
P 48600 54200 48600 54350 1 0 0
{
T 48550 54300 5 8 0 1 270 2 1
pinnumber=2
T 48550 54300 5 8 0 0 270 2 1
pinseq=2
T 48550 54300 5 8 0 1 270 2 1
pinlabel=2
T 48550 54300 5 8 0 1 270 2 1
pintype=pas
}
L 48700 54400 48600 54350 3 0 0 0 -1 -1
L 48500 54500 48700 54400 3 0 0 0 -1 -1
L 48700 54800 48500 54900 3 0 0 0 -1 -1
L 48500 54700 48700 54800 3 0 0 0 -1 -1
L 48700 54600 48500 54700 3 0 0 0 -1 -1
L 48500 54500 48700 54600 3 0 0 0 -1 -1
]
{
T 48300 54800 5 10 0 0 270 2 1
device=RESISTOR
T 48300 54700 5 10 1 1 90 2 1
refdes=R305
T 48300 54300 5 10 1 1 90 2 1
value=4.7k
T 48700 55100 5 10 0 0 0 6 1
footprint=my_0603
}
N 48600 54200 48800 54200 4
N 44900 43700 44900 41200 4
N 40800 41200 44900 41200 4
N 44400 40300 40000 40300 4
N 51600 45200 51600 43700 4
N 56500 43900 56500 43700 4
C 56400 42300 1 0 0 EMBEDDEDgnd-1.sym
[
T 56700 42350 8 10 0 0 0 0 1
net=GND:1
P 56500 42400 56500 42600 1 0 1
{
T 56558 42461 5 4 0 1 0 0 1
pinnumber=1
T 56558 42461 5 4 0 0 0 0 1
pinseq=1
T 56558 42461 5 4 0 1 0 0 1
pinlabel=1
T 56558 42461 5 4 0 1 0 0 1
pintype=pwr
}
L 56400 42400 56600 42400 3 0 0 0 -1 -1
L 56455 42350 56545 42350 3 0 0 0 -1 -1
L 56480 42310 56520 42310 3 0 0 0 -1 -1
]
N 56500 42800 56500 42600 4
N 46200 49500 47000 49500 4
C 54900 43700 1 90 1 EMBEDDEDoutput-1.sym
[
T 54600 43600 5 10 0 0 90 6 1
device=OUTPUT
L 54900 43000 54900 43500 3 0 0 0 -1 -1
L 54800 42900 54900 43000 3 0 0 0 -1 -1
L 54700 43000 54800 42900 3 0 0 0 -1 -1
L 54700 43500 54700 43000 3 0 0 0 -1 -1
L 54700 43500 54900 43500 3 0 0 0 -1 -1
P 54800 43700 54800 43500 1 0 0
{
T 54850 43450 5 6 0 0 90 6 1
pinseq=1
T 54850 43450 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 54600 43600 5 10 0 0 90 6 1
device=OUTPUT
T 54900 42800 5 10 1 1 90 6 1
value=SPI0_CS0
T 54900 43700 5 10 0 1 270 6 1
net=SPI0_CS0:1
}
C 55300 43700 1 270 0 EMBEDDEDoutput-1.sym
[
T 55600 43600 5 10 0 0 270 0 1
device=OUTPUT
L 55300 43000 55300 43500 3 0 0 0 -1 -1
L 55400 42900 55300 43000 3 0 0 0 -1 -1
L 55500 43000 55400 42900 3 0 0 0 -1 -1
L 55500 43500 55500 43000 3 0 0 0 -1 -1
L 55500 43500 55300 43500 3 0 0 0 -1 -1
P 55400 43700 55400 43500 1 0 0
{
T 55350 43450 5 6 0 0 270 0 1
pinseq=1
T 55350 43450 5 6 0 1 270 0 1
pinnumber=1
}
]
{
T 55600 43600 5 10 0 0 270 0 1
device=OUTPUT
T 55500 41800 5 10 1 1 90 0 1
value=SPI0_SCLK
T 55300 43700 5 10 0 1 90 0 1
net=SPI0_SCLK:1
}
N 46200 49700 47000 49700 4
C 51900 43600 1 90 1 EMBEDDEDoutput-1.sym
[
T 51600 43500 5 10 0 0 90 6 1
device=OUTPUT
L 51900 42900 51900 43400 3 0 0 0 -1 -1
L 51800 42800 51900 42900 3 0 0 0 -1 -1
L 51700 42900 51800 42800 3 0 0 0 -1 -1
L 51700 43400 51700 42900 3 0 0 0 -1 -1
L 51700 43400 51900 43400 3 0 0 0 -1 -1
P 51800 43600 51800 43400 1 0 0
{
T 51850 43350 5 6 0 1 90 6 1
pinnumber=1
T 51850 43350 5 6 0 0 90 6 1
pinseq=1
}
]
{
T 51600 43500 5 10 0 0 90 6 1
device=OUTPUT
T 51900 42700 5 10 1 1 90 6 1
value=VCCINT
T 51900 43600 5 10 0 1 270 6 1
net=VCCINT:1
}
C 54500 43700 1 270 0 EMBEDDEDoutput-1.sym
[
L 54500 43000 54500 43500 3 0 0 0 -1 -1
L 54600 42900 54500 43000 3 0 0 0 -1 -1
L 54700 43000 54600 42900 3 0 0 0 -1 -1
L 54700 43500 54700 43000 3 0 0 0 -1 -1
L 54700 43500 54500 43500 3 0 0 0 -1 -1
P 54600 43700 54600 43500 1 0 0
{
T 54550 43450 5 6 0 1 270 0 1
pinnumber=1
T 54550 43450 5 6 0 0 270 0 1
pinseq=1
}
T 54800 43600 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 54800 43600 5 10 0 0 270 0 1
device=OUTPUT
T 54700 42100 5 10 1 1 90 0 1
value=SPI0_D0
T 54500 43700 5 10 0 1 90 0 1
net=SPI0_D0:1
}
C 54300 43700 1 270 0 EMBEDDEDoutput-1.sym
[
L 54300 43000 54300 43500 3 0 0 0 -1 -1
L 54400 42900 54300 43000 3 0 0 0 -1 -1
L 54500 43000 54400 42900 3 0 0 0 -1 -1
L 54500 43500 54500 43000 3 0 0 0 -1 -1
L 54500 43500 54300 43500 3 0 0 0 -1 -1
P 54400 43700 54400 43500 1 0 0
{
T 54350 43450 5 6 0 1 270 0 1
pinnumber=1
T 54350 43450 5 6 0 0 270 0 1
pinseq=1
}
T 54600 43600 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 54600 43600 5 10 0 0 270 0 1
device=OUTPUT
T 54500 42100 5 10 1 1 90 0 1
value=SPI0_D1
T 54300 43700 5 10 0 1 90 0 1
net=SPI0_D1:1
}
T 54700 41400 9 10 1 0 90 0 1
(MISO)
T 54500 41400 9 10 1 0 90 0 1
(MOSI)
C 46900 45100 1 0 0 EMBEDDEDxc6slx9-3tgq144.sym
[
P 47000 52700 47300 52700 1 0 0
{
T 47200 52750 5 8 1 1 0 6 1
pinnumber=1
T 47200 52650 5 8 0 1 0 8 1
pinseq=1
T 47350 52700 9 8 1 1 0 0 1
pinlabel=IO_L83N_VREF_3
T 47350 52700 5 8 0 1 0 2 1
pintype=io
}
P 47000 52500 47300 52500 1 0 0
{
T 47200 52550 5 8 1 1 0 6 1
pinnumber=2
T 47200 52450 5 8 0 1 0 8 1
pinseq=2
T 47350 52500 9 8 1 1 0 0 1
pinlabel=IO_L83P_3
T 47350 52500 5 8 0 1 0 2 1
pintype=io
}
P 47000 52300 47300 52300 1 0 0
{
T 47200 52350 5 8 1 1 0 6 1
pinnumber=3
T 47200 52250 5 8 0 1 0 8 1
pinseq=3
T 47350 52300 9 8 1 1 0 0 1
pinlabel=GND
T 47350 52300 5 8 0 1 0 2 1
pintype=pwr
}
P 47000 52100 47300 52100 1 0 0
{
T 47200 52150 5 8 1 1 0 6 1
pinnumber=4
T 47200 52050 5 8 0 1 0 8 1
pinseq=4
T 47350 52100 9 8 1 1 0 0 1
pinlabel=VCCO_3
T 47350 52100 5 8 0 1 0 2 1
pintype=pwr
}
P 47000 51900 47300 51900 1 0 0
{
T 47200 51950 5 8 1 1 0 6 1
pinnumber=5
T 47200 51850 5 8 0 1 0 8 1
pinseq=5
T 47350 51900 9 8 1 1 0 0 1
pinlabel=IO_L52N_3
T 47350 51900 5 8 0 1 0 2 1
pintype=io
}
P 47000 51700 47300 51700 1 0 0
{
T 47200 51750 5 8 1 1 0 6 1
pinnumber=6
T 47200 51650 5 8 0 1 0 8 1
pinseq=6
T 47350 51700 9 8 1 1 0 0 1
pinlabel=IO_L52P_3
T 47350 51700 5 8 0 1 0 2 1
pintype=io
}
P 47000 51500 47300 51500 1 0 0
{
T 47200 51550 5 8 1 1 0 6 1
pinnumber=7
T 47200 51450 5 8 0 1 0 8 1
pinseq=7
T 47350 51500 9 8 1 1 0 0 1
pinlabel=IO_L51N_3
T 47350 51500 5 8 0 1 0 2 1
pintype=io
}
P 47000 51300 47300 51300 1 0 0
{
T 47200 51350 5 8 1 1 0 6 1
pinnumber=8
T 47200 51250 5 8 0 1 0 8 1
pinseq=8
T 47350 51300 9 8 1 1 0 0 1
pinlabel=IO_L51P_3
T 47350 51300 5 8 0 1 0 2 1
pintype=io
}
P 47000 51100 47300 51100 1 0 0
{
T 47200 51150 5 8 1 1 0 6 1
pinnumber=9
T 47200 51050 5 8 0 1 0 8 1
pinseq=9
T 47350 51100 9 8 1 1 0 0 1
pinlabel=IO_L50N_3
T 47350 51100 5 8 0 1 0 2 1
pintype=io
}
P 47000 50900 47300 50900 1 0 0
{
T 47200 50950 5 8 1 1 0 6 1
pinnumber=10
T 47200 50850 5 8 0 1 0 8 1
pinseq=10
T 47350 50900 9 8 1 1 0 0 1
pinlabel=IO_L50P_3
T 47350 50900 5 8 0 1 0 2 1
pintype=io
}
P 47000 50700 47300 50700 1 0 0
{
T 47200 50750 5 8 1 1 0 6 1
pinnumber=11
T 47200 50650 5 8 0 1 0 8 1
pinseq=11
T 47350 50700 9 8 1 1 0 0 1
pinlabel=IO_L49N_3
T 47350 50700 5 8 0 1 0 2 1
pintype=io
}
P 47000 50500 47300 50500 1 0 0
{
T 47200 50550 5 8 1 1 0 6 1
pinnumber=12
T 47200 50450 5 8 0 1 0 8 1
pinseq=12
T 47350 50500 9 8 1 1 0 0 1
pinlabel=IO_L49P_3
T 47350 50500 5 8 0 1 0 2 1
pintype=io
}
P 47000 50300 47300 50300 1 0 0
{
T 47200 50350 5 8 1 1 0 6 1
pinnumber=13
T 47200 50250 5 8 0 1 0 8 1
pinseq=13
T 47350 50300 9 8 1 1 0 0 1
pinlabel=GND
T 47350 50300 5 8 0 1 0 2 1
pintype=pwr
}
P 47000 50100 47300 50100 1 0 0
{
T 47200 50150 5 8 1 1 0 6 1
pinnumber=14
T 47200 50050 5 8 0 1 0 8 1
pinseq=14
T 47350 50100 9 8 1 1 0 0 1
pinlabel=IO_L44N_GCLK20_3
T 47350 50100 5 8 0 1 0 2 1
pintype=io
}
P 47000 49900 47300 49900 1 0 0
{
T 47200 49950 5 8 1 1 0 6 1
pinnumber=15
T 47200 49850 5 8 0 1 0 8 1
pinseq=15
T 47350 49900 9 8 1 1 0 0 1
pinlabel=IO_L44P_GCLK21_3
T 47350 49900 5 8 0 1 0 2 1
pintype=io
}
P 47000 49700 47300 49700 1 0 0
{
T 47200 49750 5 8 1 1 0 6 1
pinnumber=16
T 47200 49650 5 8 0 1 0 8 1
pinseq=16
T 47350 49700 9 8 1 1 0 0 1
pinlabel=IO_L43N_GCLK22_IRDY2_3
T 47350 49700 5 8 0 1 0 2 1
pintype=io
}
P 47000 49500 47300 49500 1 0 0
{
T 47200 49550 5 8 1 1 0 6 1
pinnumber=17
T 47200 49450 5 8 0 1 0 8 1
pinseq=17
T 47350 49500 9 8 1 1 0 0 1
pinlabel=IO_L43P_GCLK23_3
T 47350 49500 5 8 0 1 0 2 1
pintype=io
}
P 47000 49300 47300 49300 1 0 0
{
T 47200 49350 5 8 1 1 0 6 1
pinnumber=18
T 47200 49250 5 8 0 1 0 8 1
pinseq=18
T 47350 49300 9 8 1 1 0 0 1
pinlabel=VCCO_3
T 47350 49300 5 8 0 1 0 2 1
pintype=pwr
}
P 47000 49100 47300 49100 1 0 0
{
T 47200 49150 5 8 1 1 0 6 1
pinnumber=19
T 47200 49050 5 8 0 1 0 8 1
pinseq=19
T 47350 49100 9 8 1 1 0 0 1
pinlabel=VCCINT
T 47350 49100 5 8 0 1 0 2 1
pintype=pwr
}
P 47000 48900 47300 48900 1 0 0
{
T 47200 48950 5 8 1 1 0 6 1
pinnumber=20
T 47200 48850 5 8 0 1 0 8 1
pinseq=20
T 47350 48900 9 8 1 1 0 0 1
pinlabel=VCCAUX
T 47350 48900 5 8 0 1 0 2 1
pintype=pwr
}
P 47000 48700 47300 48700 1 0 0
{
T 47200 48750 5 8 1 1 0 6 1
pinnumber=21
T 47200 48650 5 8 0 1 0 8 1
pinseq=21
T 47350 48700 9 8 1 1 0 0 1
pinlabel=IO_L42N_GCLK24_3
T 47350 48700 5 8 0 1 0 2 1
pintype=io
}
P 47000 48500 47300 48500 1 0 0
{
T 47200 48550 5 8 1 1 0 6 1
pinnumber=22
T 47200 48450 5 8 0 1 0 8 1
pinseq=22
T 47350 48500 9 8 1 1 0 0 1
pinlabel=IO_L42P_GCLK25_TRDY2_3
T 47350 48500 5 8 0 1 0 2 1
pintype=io
}
P 47000 48300 47300 48300 1 0 0
{
T 47200 48350 5 8 1 1 0 6 1
pinnumber=23
T 47200 48250 5 8 0 1 0 8 1
pinseq=23
T 47350 48300 9 8 1 1 0 0 1
pinlabel=IO_L41N_GCLK26_3
T 47350 48300 5 8 0 1 0 2 1
pintype=io
}
P 47000 48100 47300 48100 1 0 0
{
T 47200 48150 5 8 1 1 0 6 1
pinnumber=24
T 47200 48050 5 8 0 1 0 8 1
pinseq=24
T 47350 48100 9 8 1 1 0 0 1
pinlabel=IO_L41P_GCLK27_3
T 47350 48100 5 8 0 1 0 2 1
pintype=io
}
P 47000 47900 47300 47900 1 0 0
{
T 47200 47950 5 8 1 1 0 6 1
pinnumber=25
T 47200 47850 5 8 0 1 0 8 1
pinseq=25
T 47350 47900 9 8 1 1 0 0 1
pinlabel=GND
T 47350 47900 5 8 0 1 0 2 1
pintype=pwr
}
P 47000 47700 47300 47700 1 0 0
{
T 47200 47750 5 8 1 1 0 6 1
pinnumber=26
T 47200 47650 5 8 0 1 0 8 1
pinseq=26
T 47350 47700 9 8 1 1 0 0 1
pinlabel=IO_L37N_3
T 47350 47700 5 8 0 1 0 2 1
pintype=io
}
P 47000 47500 47300 47500 1 0 0
{
T 47200 47550 5 8 1 1 0 6 1
pinnumber=27
T 47200 47450 5 8 0 1 0 8 1
pinseq=27
T 47350 47500 9 8 1 1 0 0 1
pinlabel=IO_L37P_3
T 47350 47500 5 8 0 1 0 2 1
pintype=io
}
P 47000 47300 47300 47300 1 0 0
{
T 47200 47350 5 8 1 1 0 6 1
pinnumber=28
T 47200 47250 5 8 0 1 0 8 1
pinseq=28
T 47350 47300 9 8 1 1 0 0 1
pinlabel=VCCINT
T 47350 47300 5 8 0 1 0 2 1
pintype=pwr
}
P 47000 47100 47300 47100 1 0 0
{
T 47200 47150 5 8 1 1 0 6 1
pinnumber=29
T 47200 47050 5 8 0 1 0 8 1
pinseq=29
T 47350 47100 9 8 1 1 0 0 1
pinlabel=IO_L36N_3
T 47350 47100 5 8 0 1 0 2 1
pintype=io
}
P 47000 46900 47300 46900 1 0 0
{
T 47200 46950 5 8 1 1 0 6 1
pinnumber=30
T 47200 46850 5 8 0 1 0 8 1
pinseq=30
T 47350 46900 9 8 1 1 0 0 1
pinlabel=IO_L36P_3
T 47350 46900 5 8 0 1 0 2 1
pintype=io
}
P 47000 46700 47300 46700 1 0 0
{
T 47200 46750 5 8 1 1 0 6 1
pinnumber=31
T 47200 46650 5 8 0 1 0 8 1
pinseq=31
T 47350 46700 9 8 1 1 0 0 1
pinlabel=VCCO_3
T 47350 46700 5 8 0 1 0 2 1
pintype=pwr
}
P 47000 46500 47300 46500 1 0 0
{
T 47200 46550 5 8 1 1 0 6 1
pinnumber=32
T 47200 46450 5 8 0 1 0 8 1
pinseq=32
T 47350 46500 9 8 1 1 0 0 1
pinlabel=IO_L2N_3
T 47350 46500 5 8 0 1 0 2 1
pintype=io
}
P 47000 46300 47300 46300 1 0 0
{
T 47200 46350 5 8 1 1 0 6 1
pinnumber=33
T 47200 46250 5 8 0 1 0 8 1
pinseq=33
T 47350 46300 9 8 1 1 0 0 1
pinlabel=IO_L2P_3
T 47350 46300 5 8 0 1 0 2 1
pintype=io
}
P 47000 46100 47300 46100 1 0 0
{
T 47200 46150 5 8 1 1 0 6 1
pinnumber=34
T 47200 46050 5 8 0 1 0 8 1
pinseq=34
T 47350 46100 9 8 1 1 0 0 1
pinlabel=IO_L1N_VREF_3
T 47350 46100 5 8 0 1 0 2 1
pintype=io
}
P 47000 45900 47300 45900 1 0 0
{
T 47200 45950 5 8 1 1 0 6 1
pinnumber=35
T 47200 45850 5 8 0 1 0 8 1
pinseq=35
T 47350 45900 9 8 1 1 0 0 1
pinlabel=IO_L1P_3
T 47350 45900 5 8 0 1 0 2 1
pintype=io
}
P 47000 45700 47300 45700 1 0 0
{
T 47200 45750 5 8 1 1 0 6 1
pinnumber=36
T 47200 45650 5 8 0 1 0 8 1
pinseq=36
T 47350 45700 9 8 1 1 0 0 1
pinlabel=VCCAUX
T 47350 45700 5 8 0 1 0 2 1
pintype=pwr
}
P 48800 45200 48800 45500 1 0 0
{
T 48750 45400 5 8 1 1 90 6 1
pinnumber=37
T 48850 45400 5 8 0 1 90 8 1
pinseq=37
T 48800 45550 9 8 1 1 90 0 1
pinlabel=PROGRAM_B_2
T 48800 45550 5 8 0 1 90 2 1
pintype=io
}
P 49000 45200 49000 45500 1 0 0
{
T 48950 45400 5 8 1 1 90 6 1
pinnumber=38
T 49050 45400 5 8 0 1 90 8 1
pinseq=38
T 49000 45550 9 8 1 1 90 0 1
pinlabel=IO_L65N_CSO_B_2
T 49000 45550 5 8 0 1 90 2 1
pintype=io
}
P 49200 45200 49200 45500 1 0 0
{
T 49150 45400 5 8 1 1 90 6 1
pinnumber=39
T 49250 45400 5 8 0 1 90 8 1
pinseq=39
T 49200 45550 9 8 1 1 90 0 1
pinlabel=IO_L65P_INIT_B_2
T 49200 45550 5 8 0 1 90 2 1
pintype=io
}
P 49400 45200 49400 45500 1 0 0
{
T 49350 45400 5 8 1 1 90 6 1
pinnumber=40
T 49450 45400 5 8 0 1 90 8 1
pinseq=40
T 49400 45550 9 8 1 1 90 0 1
pinlabel=IO_L64N_D9_2
T 49400 45550 5 8 0 1 90 2 1
pintype=io
}
P 49600 45200 49600 45500 1 0 0
{
T 49550 45400 5 8 1 1 90 6 1
pinnumber=41
T 49650 45400 5 8 0 1 90 8 1
pinseq=41
T 49600 45550 9 8 1 1 90 0 1
pinlabel=IO_L64P_D8_2
T 49600 45550 5 8 0 1 90 2 1
pintype=io
}
P 49800 45200 49800 45500 1 0 0
{
T 49750 45400 5 8 1 1 90 6 1
pinnumber=42
T 49850 45400 5 8 0 1 90 8 1
pinseq=42
T 49800 45550 9 8 1 1 90 0 1
pinlabel=VCCO_2
T 49800 45550 5 8 0 1 90 2 1
pintype=pwr
}
P 50000 45200 50000 45500 1 0 0
{
T 49950 45400 5 8 1 1 90 6 1
pinnumber=43
T 50050 45400 5 8 0 1 90 8 1
pinseq=43
T 50000 45550 9 8 1 1 90 0 1
pinlabel=IO_L62N_D6_2
T 50000 45550 5 8 0 1 90 2 1
pintype=io
}
P 50200 45200 50200 45500 1 0 0
{
T 50150 45400 5 8 1 1 90 6 1
pinnumber=44
T 50250 45400 5 8 0 1 90 8 1
pinseq=44
T 50200 45550 9 8 1 1 90 0 1
pinlabel=IO_L62P_D5_2
T 50200 45550 5 8 0 1 90 2 1
pintype=io
}
P 50400 45200 50400 45500 1 0 0
{
T 50350 45400 5 8 1 1 90 6 1
pinnumber=45
T 50450 45400 5 8 0 1 90 8 1
pinseq=45
T 50400 45550 9 8 1 1 90 0 1
pinlabel=IO_L49N_D4_2
T 50400 45550 5 8 0 1 90 2 1
pintype=io
}
P 50600 45200 50600 45500 1 0 0
{
T 50550 45400 5 8 1 1 90 6 1
pinnumber=46
T 50650 45400 5 8 0 1 90 8 1
pinseq=46
T 50600 45550 9 8 1 1 90 0 1
pinlabel=IO_L49P_D3_2
T 50600 45550 5 8 0 1 90 2 1
pintype=io
}
P 50800 45200 50800 45500 1 0 0
{
T 50750 45400 5 8 1 1 90 6 1
pinnumber=47
T 50850 45400 5 8 0 1 90 8 1
pinseq=47
T 50800 45550 9 8 1 1 90 0 1
pinlabel=IO_L48N_RDWR_B_VREF_2
T 50800 45550 5 8 0 1 90 2 1
pintype=io
}
P 51000 45200 51000 45500 1 0 0
{
T 50950 45400 5 8 1 1 90 6 1
pinnumber=48
T 51050 45400 5 8 0 1 90 8 1
pinseq=48
T 51000 45550 9 8 1 1 90 0 1
pinlabel=IO_L48P_D7_2
T 51000 45550 5 8 0 1 90 2 1
pintype=io
}
P 51200 45200 51200 45500 1 0 0
{
T 51150 45400 5 8 1 1 90 6 1
pinnumber=49
T 51250 45400 5 8 0 1 90 8 1
pinseq=49
T 51200 45550 9 8 1 1 90 0 1
pinlabel=GND
T 51200 45550 5 8 0 1 90 2 1
pintype=pwr
}
P 51400 45200 51400 45500 1 0 0
{
T 51350 45400 5 8 1 1 90 6 1
pinnumber=50
T 51450 45400 5 8 0 1 90 8 1
pinseq=50
T 51400 45550 9 8 1 1 90 0 1
pinlabel=IO_L31N_GCLK30_D15_2
T 51400 45550 5 8 0 1 90 2 1
pintype=io
}
P 51600 45200 51600 45500 1 0 0
{
T 51550 45400 5 8 1 1 90 6 1
pinnumber=51
T 51650 45400 5 8 0 1 90 8 1
pinseq=51
T 51600 45550 9 8 1 1 90 0 1
pinlabel=IO_L31P_GCLK31_D14_2
T 51600 45550 5 8 0 1 90 2 1
pintype=io
}
P 51800 45200 51800 45500 1 0 0
{
T 51750 45400 5 8 1 1 90 6 1
pinnumber=52
T 51850 45400 5 8 0 1 90 8 1
pinseq=52
T 51800 45550 9 8 1 1 90 0 1
pinlabel=VCCINT
T 51800 45550 5 8 0 1 90 2 1
pintype=pwr
}
P 52000 45200 52000 45500 1 0 0
{
T 51950 45400 5 8 1 1 90 6 1
pinnumber=53
T 52050 45400 5 8 0 1 90 8 1
pinseq=53
T 52000 45550 9 8 1 1 90 0 1
pinlabel=VCCAUX
T 52000 45550 5 8 0 1 90 2 1
pintype=pwr
}
P 52200 45200 52200 45500 1 0 0
{
T 52150 45400 5 8 1 1 90 6 1
pinnumber=54
T 52250 45400 5 8 0 1 90 8 1
pinseq=54
T 52200 45550 9 8 1 1 90 0 1
pinlabel=GND
T 52200 45550 5 8 0 1 90 2 1
pintype=pwr
}
P 52400 45200 52400 45500 1 0 0
{
T 52350 45400 5 8 1 1 90 6 1
pinnumber=55
T 52450 45400 5 8 0 1 90 8 1
pinseq=55
T 52400 45550 9 8 1 1 90 0 1
pinlabel=IO_L30N_GCLK0_USERCCLK_2
T 52400 45550 5 8 0 1 90 2 1
pintype=io
}
P 52600 45200 52600 45500 1 0 0
{
T 52550 45400 5 8 1 1 90 6 1
pinnumber=56
T 52650 45400 5 8 0 1 90 8 1
pinseq=56
T 52600 45550 9 8 1 1 90 0 1
pinlabel=IO_L30P_GCLK1_D13_2
T 52600 45550 5 8 0 1 90 2 1
pintype=io
}
P 52800 45200 52800 45500 1 0 0
{
T 52750 45400 5 8 1 1 90 6 1
pinnumber=57
T 52850 45400 5 8 0 1 90 8 1
pinseq=57
T 52800 45550 9 8 1 1 90 0 1
pinlabel=IO_L14N_D12_2
T 52800 45550 5 8 0 1 90 2 1
pintype=io
}
P 53000 45200 53000 45500 1 0 0
{
T 52950 45400 5 8 1 1 90 6 1
pinnumber=58
T 53050 45400 5 8 0 1 90 8 1
pinseq=58
T 53000 45550 9 8 1 1 90 0 1
pinlabel=IO_L14P_D11_2
T 53000 45550 5 8 0 1 90 2 1
pintype=io
}
P 53200 45200 53200 45500 1 0 0
{
T 53150 45400 5 8 1 1 90 6 1
pinnumber=59
T 53250 45400 5 8 0 1 90 8 1
pinseq=59
T 53200 45550 9 8 1 1 90 0 1
pinlabel=IO_L13N_D10_2
T 53200 45550 5 8 0 1 90 2 1
pintype=io
}
P 53400 45200 53400 45500 1 0 0
{
T 53350 45400 5 8 1 1 90 6 1
pinnumber=60
T 53450 45400 5 8 0 1 90 8 1
pinseq=60
T 53400 45550 9 8 1 1 90 0 1
pinlabel=IO_L13P_M1_2
T 53400 45550 5 8 0 1 90 2 1
pintype=io
}
P 53600 45200 53600 45500 1 0 0
{
T 53550 45400 5 8 1 1 90 6 1
pinnumber=61
T 53650 45400 5 8 0 1 90 8 1
pinseq=61
T 53600 45550 9 8 1 1 90 0 1
pinlabel=IO_L12N_D2_MISO3_2
T 53600 45550 5 8 0 1 90 2 1
pintype=io
}
P 53800 45200 53800 45500 1 0 0
{
T 53750 45400 5 8 1 1 90 6 1
pinnumber=62
T 53850 45400 5 8 0 1 90 8 1
pinseq=62
T 53800 45550 9 8 1 1 90 0 1
pinlabel=IO_L12P_D1_MISO2_2
T 53800 45550 5 8 0 1 90 2 1
pintype=io
}
P 54000 45200 54000 45500 1 0 0
{
T 53950 45400 5 8 1 1 90 6 1
pinnumber=63
T 54050 45400 5 8 0 1 90 8 1
pinseq=63
T 54000 45550 9 8 1 1 90 0 1
pinlabel=VCCO_2
T 54000 45550 5 8 0 1 90 2 1
pintype=pwr
}
P 54200 45200 54200 45500 1 0 0
{
T 54150 45400 5 8 1 1 90 6 1
pinnumber=64
T 54250 45400 5 8 0 1 90 8 1
pinseq=64
T 54200 45550 9 8 1 1 90 0 1
pinlabel=IO_L3N_MOSI_CSI_B_MISO0_2
T 54200 45550 5 8 0 1 90 2 1
pintype=io
}
P 54400 45200 54400 45500 1 0 0
{
T 54350 45400 5 8 1 1 90 6 1
pinnumber=65
T 54450 45400 5 8 0 1 90 8 1
pinseq=65
T 54400 45550 9 8 1 1 90 0 1
pinlabel=IO_L3P_D0_DIN_MISO_MISO1_2
T 54400 45550 5 8 0 1 90 2 1
pintype=io
}
P 54600 45200 54600 45500 1 0 0
{
T 54550 45400 5 8 1 1 90 6 1
pinnumber=66
T 54650 45400 5 8 0 1 90 8 1
pinseq=66
T 54600 45550 9 8 1 1 90 0 1
pinlabel=IO_L2N_CMPMOSI_2
T 54600 45550 5 8 0 1 90 2 1
pintype=io
}
P 54800 45200 54800 45500 1 0 0
{
T 54750 45400 5 8 1 1 90 6 1
pinnumber=67
T 54850 45400 5 8 0 1 90 8 1
pinseq=67
T 54800 45550 9 8 1 1 90 0 1
pinlabel=IO_L2P_CMPCLK_2
T 54800 45550 5 8 0 1 90 2 1
pintype=io
}
P 55000 45200 55000 45500 1 0 0
{
T 54950 45400 5 8 1 1 90 6 1
pinnumber=68
T 55050 45400 5 8 0 1 90 8 1
pinseq=68
T 55000 45550 9 8 1 1 90 0 1
pinlabel=GND
T 55000 45550 5 8 0 1 90 2 1
pintype=pwr
}
P 55200 45200 55200 45500 1 0 0
{
T 55150 45400 5 8 1 1 90 6 1
pinnumber=69
T 55250 45400 5 8 0 1 90 8 1
pinseq=69
T 55200 45550 9 8 1 1 90 0 1
pinlabel=IO_L1N_M0_CMPMISO_2
T 55200 45550 5 8 0 1 90 2 1
pintype=io
}
P 55400 45200 55400 45500 1 0 0
{
T 55350 45400 5 8 1 1 90 6 1
pinnumber=70
T 55450 45400 5 8 0 1 90 8 1
pinseq=70
T 55400 45550 9 8 1 1 90 0 1
pinlabel=IO_L1P_CCLK_2
T 55400 45550 5 8 0 1 90 2 1
pintype=io
}
P 55600 45200 55600 45500 1 0 0
{
T 55550 45400 5 8 1 1 90 6 1
pinnumber=71
T 55650 45400 5 8 0 1 90 8 1
pinseq=71
T 55600 45550 9 8 1 1 90 0 1
pinlabel=DONE_2
T 55600 45550 5 8 0 1 90 2 1
pintype=io
}
P 57600 52700 57300 52700 1 0 0
{
T 57400 52750 5 8 1 1 0 0 1
pinnumber=108
T 57400 52650 5 8 0 1 0 2 1
pinseq=72
T 57250 52700 9 8 1 1 0 6 1
pinlabel=GND
T 57250 52700 5 8 0 1 0 8 1
pintype=pwr
}
P 57600 52500 57300 52500 1 0 0
{
T 57400 52550 5 8 1 1 0 0 1
pinnumber=107
T 57400 52450 5 8 0 1 0 2 1
pinseq=73
T 57250 52500 9 8 1 1 0 6 1
pinlabel=TMS
T 57250 52500 5 8 0 1 0 8 1
pintype=io
}
P 57600 52300 57300 52300 1 0 0
{
T 57400 52350 5 8 1 1 0 0 1
pinnumber=106
T 57400 52250 5 8 0 1 0 2 1
pinseq=74
T 57250 52300 9 8 1 1 0 6 1
pinlabel=TDO
T 57250 52300 5 8 0 1 0 8 1
pintype=io
}
P 57600 52100 57300 52100 1 0 0
{
T 57400 52150 5 8 1 1 0 0 1
pinnumber=105
T 57400 52050 5 8 0 1 0 2 1
pinseq=75
T 57250 52100 9 8 1 1 0 6 1
pinlabel=IO_L1P_1
T 57250 52100 5 8 0 1 0 8 1
pintype=io
}
P 57600 51900 57300 51900 1 0 0
{
T 57400 51950 5 8 1 1 0 0 1
pinnumber=104
T 57400 51850 5 8 0 1 0 2 1
pinseq=76
T 57250 51900 9 8 1 1 0 6 1
pinlabel=IO_L1N_VREF_1
T 57250 51900 5 8 0 1 0 8 1
pintype=io
}
P 57600 51700 57300 51700 1 0 0
{
T 57400 51750 5 8 1 1 0 0 1
pinnumber=103
T 57400 51650 5 8 0 1 0 2 1
pinseq=77
T 57250 51700 9 8 1 1 0 6 1
pinlabel=VCCO_1
T 57250 51700 5 8 0 1 0 8 1
pintype=pwr
}
P 57600 51500 57300 51500 1 0 0
{
T 57400 51550 5 8 1 1 0 0 1
pinnumber=102
T 57400 51450 5 8 0 1 0 2 1
pinseq=78
T 57250 51500 9 8 1 1 0 6 1
pinlabel=IO_L32P_1
T 57250 51500 5 8 0 1 0 8 1
pintype=io
}
P 57600 51300 57300 51300 1 0 0
{
T 57400 51350 5 8 1 1 0 0 1
pinnumber=101
T 57400 51250 5 8 0 1 0 2 1
pinseq=79
T 57250 51300 9 8 1 1 0 6 1
pinlabel=IO_L32N_1
T 57250 51300 5 8 0 1 0 8 1
pintype=io
}
P 57600 51100 57300 51100 1 0 0
{
T 57400 51150 5 8 1 1 0 0 1
pinnumber=100
T 57400 51050 5 8 0 1 0 2 1
pinseq=80
T 57250 51100 9 8 1 1 0 6 1
pinlabel=IO_L33P_1
T 57250 51100 5 8 0 1 0 8 1
pintype=io
}
P 57600 50900 57300 50900 1 0 0
{
T 57400 50950 5 8 1 1 0 0 1
pinnumber=99
T 57400 50850 5 8 0 1 0 2 1
pinseq=81
T 57250 50900 9 8 1 1 0 6 1
pinlabel=IO_L33N_1
T 57250 50900 5 8 0 1 0 8 1
pintype=io
}
P 57600 50700 57300 50700 1 0 0
{
T 57400 50750 5 8 1 1 0 0 1
pinnumber=98
T 57400 50650 5 8 0 1 0 2 1
pinseq=82
T 57250 50700 9 8 1 1 0 6 1
pinlabel=IO_L34P_1
T 57250 50700 5 8 0 1 0 8 1
pintype=io
}
P 57600 50500 57300 50500 1 0 0
{
T 57400 50550 5 8 1 1 0 0 1
pinnumber=97
T 57400 50450 5 8 0 1 0 2 1
pinseq=83
T 57250 50500 9 8 1 1 0 6 1
pinlabel=IO_L34N_1
T 57250 50500 5 8 0 1 0 8 1
pintype=io
}
P 57600 50300 57300 50300 1 0 0
{
T 57400 50350 5 8 1 1 0 0 1
pinnumber=96
T 57400 50250 5 8 0 1 0 2 1
pinseq=84
T 57250 50300 9 8 1 1 0 6 1
pinlabel=GND
T 57250 50300 5 8 0 1 0 8 1
pintype=pwr
}
P 57600 50100 57300 50100 1 0 0
{
T 57400 50150 5 8 1 1 0 0 1
pinnumber=95
T 57400 50050 5 8 0 1 0 2 1
pinseq=85
T 57250 50100 9 8 1 1 0 6 1
pinlabel=IO_L40P_GCLK11_1
T 57250 50100 5 8 0 1 0 8 1
pintype=io
}
P 57600 49900 57300 49900 1 0 0
{
T 57400 49950 5 8 1 1 0 0 1
pinnumber=94
T 57400 49850 5 8 0 1 0 2 1
pinseq=86
T 57250 49900 9 8 1 1 0 6 1
pinlabel=IO_L40N_GCLK10_1
T 57250 49900 5 8 0 1 0 8 1
pintype=io
}
P 57600 49700 57300 49700 1 0 0
{
T 57400 49750 5 8 1 1 0 0 1
pinnumber=93
T 57400 49650 5 8 0 1 0 2 1
pinseq=87
T 57250 49700 9 8 1 1 0 6 1
pinlabel=IO_L41P_GCLK9_IRDY1_1
T 57250 49700 5 8 0 1 0 8 1
pintype=io
}
P 57600 49500 57300 49500 1 0 0
{
T 57400 49550 5 8 1 1 0 0 1
pinnumber=92
T 57400 49450 5 8 0 1 0 2 1
pinseq=88
T 57250 49500 9 8 1 1 0 6 1
pinlabel=IO_L41N_GCLK8_1
T 57250 49500 5 8 0 1 0 8 1
pintype=io
}
P 57600 49300 57300 49300 1 0 0
{
T 57400 49350 5 8 1 1 0 0 1
pinnumber=91
T 57400 49250 5 8 0 1 0 2 1
pinseq=89
T 57250 49300 9 8 1 1 0 6 1
pinlabel=GND
T 57250 49300 5 8 0 1 0 8 1
pintype=pwr
}
P 57600 49100 57300 49100 1 0 0
{
T 57400 49150 5 8 1 1 0 0 1
pinnumber=90
T 57400 49050 5 8 0 1 0 2 1
pinseq=90
T 57250 49100 9 8 1 1 0 6 1
pinlabel=VCCAUX
T 57250 49100 5 8 0 1 0 8 1
pintype=pwr
}
P 57600 48900 57300 48900 1 0 0
{
T 57400 48950 5 8 1 1 0 0 1
pinnumber=89
T 57400 48850 5 8 0 1 0 2 1
pinseq=91
T 57250 48900 9 8 1 1 0 6 1
pinlabel=VCCINT
T 57250 48900 5 8 0 1 0 8 1
pintype=pwr
}
P 57600 48700 57300 48700 1 0 0
{
T 57400 48750 5 8 1 1 0 0 1
pinnumber=88
T 57400 48650 5 8 0 1 0 2 1
pinseq=92
T 57250 48700 9 8 1 1 0 6 1
pinlabel=IO_L42P_GCLK7_1
T 57250 48700 5 8 0 1 0 8 1
pintype=io
}
P 57600 48500 57300 48500 1 0 0
{
T 57400 48550 5 8 1 1 0 0 1
pinnumber=87
T 57400 48450 5 8 0 1 0 2 1
pinseq=93
T 57250 48500 9 8 1 1 0 6 1
pinlabel=IO_L42N_GCLK6_TRDY1_1
T 57250 48500 5 8 0 1 0 8 1
pintype=io
}
P 57600 48300 57300 48300 1 0 0
{
T 57400 48350 5 8 1 1 0 0 1
pinnumber=86
T 57400 48250 5 8 0 1 0 2 1
pinseq=94
T 57250 48300 9 8 1 1 0 6 1
pinlabel=VCCO_1
T 57250 48300 5 8 0 1 0 8 1
pintype=pwr
}
P 57600 48100 57300 48100 1 0 0
{
T 57400 48150 5 8 1 1 0 0 1
pinnumber=85
T 57400 48050 5 8 0 1 0 2 1
pinseq=95
T 57250 48100 9 8 1 1 0 6 1
pinlabel=IO_L43P_GCLK5_1
T 57250 48100 5 8 0 1 0 8 1
pintype=io
}
P 57600 47900 57300 47900 1 0 0
{
T 57400 47950 5 8 1 1 0 0 1
pinnumber=84
T 57400 47850 5 8 0 1 0 2 1
pinseq=96
T 57250 47900 9 8 1 1 0 6 1
pinlabel=IO_L43N_GCLK4_1
T 57250 47900 5 8 0 1 0 8 1
pintype=io
}
P 57600 47700 57300 47700 1 0 0
{
T 57400 47750 5 8 1 1 0 0 1
pinnumber=83
T 57400 47650 5 8 0 1 0 2 1
pinseq=97
T 57250 47700 9 8 1 1 0 6 1
pinlabel=IO_L45P_1
T 57250 47700 5 8 0 1 0 8 1
pintype=io
}
P 57600 47500 57300 47500 1 0 0
{
T 57400 47550 5 8 1 1 0 0 1
pinnumber=82
T 57400 47450 5 8 0 1 0 2 1
pinseq=98
T 57250 47500 9 8 1 1 0 6 1
pinlabel=IO_L45N_1
T 57250 47500 5 8 0 1 0 8 1
pintype=io
}
P 57600 47300 57300 47300 1 0 0
{
T 57400 47350 5 8 1 1 0 0 1
pinnumber=81
T 57400 47250 5 8 0 1 0 2 1
pinseq=99
T 57250 47300 9 8 1 1 0 6 1
pinlabel=IO_L46P_1
T 57250 47300 5 8 0 1 0 8 1
pintype=io
}
P 57600 47100 57300 47100 1 0 0
{
T 57400 47150 5 8 1 1 0 0 1
pinnumber=80
T 57400 47050 5 8 0 1 0 2 1
pinseq=100
T 57250 47100 9 8 1 1 0 6 1
pinlabel=IO_L46N_1
T 57250 47100 5 8 0 1 0 8 1
pintype=io
}
P 57600 46900 57300 46900 1 0 0
{
T 57400 46950 5 8 1 1 0 0 1
pinnumber=79
T 57400 46850 5 8 0 1 0 2 1
pinseq=101
T 57250 46900 9 8 1 1 0 6 1
pinlabel=IO_L47P_1
T 57250 46900 5 8 0 1 0 8 1
pintype=io
}
P 57600 46700 57300 46700 1 0 0
{
T 57400 46750 5 8 1 1 0 0 1
pinnumber=78
T 57400 46650 5 8 0 1 0 2 1
pinseq=102
T 57250 46700 9 8 1 1 0 6 1
pinlabel=IO_L47N_1
T 57250 46700 5 8 0 1 0 8 1
pintype=io
}
P 57600 46500 57300 46500 1 0 0
{
T 57400 46550 5 8 1 1 0 0 1
pinnumber=77
T 57400 46450 5 8 0 1 0 2 1
pinseq=103
T 57250 46500 9 8 1 1 0 6 1
pinlabel=GND
T 57250 46500 5 8 0 1 0 8 1
pintype=pwr
}
P 57600 46300 57300 46300 1 0 0
{
T 57400 46350 5 8 1 1 0 0 1
pinnumber=76
T 57400 46250 5 8 0 1 0 2 1
pinseq=104
T 57250 46300 9 8 1 1 0 6 1
pinlabel=VCCO_1
T 57250 46300 5 8 0 1 0 8 1
pintype=pwr
}
P 57600 46100 57300 46100 1 0 0
{
T 57400 46150 5 8 1 1 0 0 1
pinnumber=75
T 57400 46050 5 8 0 1 0 2 1
pinseq=105
T 57250 46100 9 8 1 1 0 6 1
pinlabel=IO_L74P_AWAKE_1
T 57250 46100 5 8 0 1 0 8 1
pintype=io
}
P 57600 45900 57300 45900 1 0 0
{
T 57400 45950 5 8 1 1 0 0 1
pinnumber=74
T 57400 45850 5 8 0 1 0 2 1
pinseq=106
T 57250 45900 9 8 1 1 0 6 1
pinlabel=IO_L74N_DOUT_BUSY_1
T 57250 45900 5 8 0 1 0 8 1
pintype=io
}
P 57600 45700 57300 45700 1 0 0
{
T 57400 45750 5 8 1 1 0 0 1
pinnumber=73
T 57400 45650 5 8 0 1 0 2 1
pinseq=107
T 57250 45700 9 8 1 1 0 6 1
pinlabel=SUSPEND
T 57250 45700 5 8 0 1 0 8 1
pintype=io
}
P 55800 45200 55800 45500 1 0 0
{
T 55750 45400 5 8 1 1 90 6 1
pinnumber=72
T 55850 45400 5 8 0 1 90 8 1
pinseq=108
T 55800 45550 9 8 1 1 90 0 1
pinlabel=CMPCS_B_2
T 55800 45550 5 8 0 1 90 2 1
pintype=io
}
P 48800 53200 48800 52900 1 0 0
{
T 48750 53000 5 8 1 1 90 0 1
pinnumber=144
T 48850 53000 5 8 0 1 90 2 1
pinseq=109
T 48800 52850 9 8 1 1 90 6 1
pinlabel=IO_L1P_HSWAPEN_0
T 48800 52850 5 8 0 1 90 8 1
pintype=io
}
P 49000 53200 49000 52900 1 0 0
{
T 48950 53000 5 8 1 1 90 0 1
pinnumber=143
T 49050 53000 5 8 0 1 90 2 1
pinseq=110
T 49000 52850 9 8 1 1 90 6 1
pinlabel=IO_L1N_VREF_0
T 49000 52850 5 8 0 1 90 8 1
pintype=io
}
P 49200 53200 49200 52900 1 0 0
{
T 49150 53000 5 8 1 1 90 0 1
pinnumber=142
T 49250 53000 5 8 0 1 90 2 1
pinseq=111
T 49200 52850 9 8 1 1 90 6 1
pinlabel=IO_L2P_0
T 49200 52850 5 8 0 1 90 8 1
pintype=io
}
P 49400 53200 49400 52900 1 0 0
{
T 49350 53000 5 8 1 1 90 0 1
pinnumber=141
T 49450 53000 5 8 0 1 90 2 1
pinseq=112
T 49400 52850 9 8 1 1 90 6 1
pinlabel=IO_L2N_0
T 49400 52850 5 8 0 1 90 8 1
pintype=io
}
P 49600 53200 49600 52900 1 0 0
{
T 49550 53000 5 8 1 1 90 0 1
pinnumber=140
T 49650 53000 5 8 0 1 90 2 1
pinseq=113
T 49600 52850 9 8 1 1 90 6 1
pinlabel=IO_L3P_0
T 49600 52850 5 8 0 1 90 8 1
pintype=io
}
P 49800 53200 49800 52900 1 0 0
{
T 49750 53000 5 8 1 1 90 0 1
pinnumber=139
T 49850 53000 5 8 0 1 90 2 1
pinseq=114
T 49800 52850 9 8 1 1 90 6 1
pinlabel=IO_L3N_0
T 49800 52850 5 8 0 1 90 8 1
pintype=io
}
P 50000 53200 50000 52900 1 0 0
{
T 49950 53000 5 8 1 1 90 0 1
pinnumber=138
T 50050 53000 5 8 0 1 90 2 1
pinseq=115
T 50000 52850 9 8 1 1 90 6 1
pinlabel=IO_L4P_0
T 50000 52850 5 8 0 1 90 8 1
pintype=io
}
P 50200 53200 50200 52900 1 0 0
{
T 50150 53000 5 8 1 1 90 0 1
pinnumber=137
T 50250 53000 5 8 0 1 90 2 1
pinseq=116
T 50200 52850 9 8 1 1 90 6 1
pinlabel=IO_L4N_0
T 50200 52850 5 8 0 1 90 8 1
pintype=io
}
P 50400 53200 50400 52900 1 0 0
{
T 50350 53000 5 8 1 1 90 0 1
pinnumber=136
T 50450 53000 5 8 0 1 90 2 1
pinseq=117
T 50400 52850 9 8 1 1 90 6 1
pinlabel=GND
T 50400 52850 5 8 0 1 90 8 1
pintype=pwr
}
P 50600 53200 50600 52900 1 0 0
{
T 50550 53000 5 8 1 1 90 0 1
pinnumber=135
T 50650 53000 5 8 0 1 90 2 1
pinseq=118
T 50600 52850 9 8 1 1 90 6 1
pinlabel=VCCO_0
T 50600 52850 5 8 0 1 90 8 1
pintype=pwr
}
P 50800 53200 50800 52900 1 0 0
{
T 50750 53000 5 8 1 1 90 0 1
pinnumber=134
T 50850 53000 5 8 0 1 90 2 1
pinseq=119
T 50800 52850 9 8 1 1 90 6 1
pinlabel=IO_L34P_GCLK19_0
T 50800 52850 5 8 0 1 90 8 1
pintype=io
}
P 51000 53200 51000 52900 1 0 0
{
T 50950 53000 5 8 1 1 90 0 1
pinnumber=133
T 51050 53000 5 8 0 1 90 2 1
pinseq=120
T 51000 52850 9 8 1 1 90 6 1
pinlabel=IO_L34N_GCLK18_0
T 51000 52850 5 8 0 1 90 8 1
pintype=io
}
P 51200 53200 51200 52900 1 0 0
{
T 51150 53000 5 8 1 1 90 0 1
pinnumber=132
T 51250 53000 5 8 0 1 90 2 1
pinseq=121
T 51200 52850 9 8 1 1 90 6 1
pinlabel=IO_L35P_GCLK17_0
T 51200 52850 5 8 0 1 90 8 1
pintype=io
}
P 51400 53200 51400 52900 1 0 0
{
T 51350 53000 5 8 1 1 90 0 1
pinnumber=131
T 51450 53000 5 8 0 1 90 2 1
pinseq=122
T 51400 52850 9 8 1 1 90 6 1
pinlabel=IO_L35N_GCLK16_0
T 51400 52850 5 8 0 1 90 8 1
pintype=io
}
P 51600 53200 51600 52900 1 0 0
{
T 51550 53000 5 8 1 1 90 0 1
pinnumber=130
T 51650 53000 5 8 0 1 90 2 1
pinseq=123
T 51600 52850 9 8 1 1 90 6 1
pinlabel=GND
T 51600 52850 5 8 0 1 90 8 1
pintype=pwr
}
P 51800 53200 51800 52900 1 0 0
{
T 51750 53000 5 8 1 1 90 0 1
pinnumber=129
T 51850 53000 5 8 0 1 90 2 1
pinseq=124
T 51800 52850 9 8 1 1 90 6 1
pinlabel=VCCAUX
T 51800 52850 5 8 0 1 90 8 1
pintype=pwr
}
P 52000 53200 52000 52900 1 0 0
{
T 51950 53000 5 8 1 1 90 0 1
pinnumber=128
T 52050 53000 5 8 0 1 90 2 1
pinseq=125
T 52000 52850 9 8 1 1 90 6 1
pinlabel=VCCINT
T 52000 52850 5 8 0 1 90 8 1
pintype=pwr
}
P 52200 53200 52200 52900 1 0 0
{
T 52150 53000 5 8 1 1 90 0 1
pinnumber=127
T 52250 53000 5 8 0 1 90 2 1
pinseq=126
T 52200 52850 9 8 1 1 90 6 1
pinlabel=IO_L36P_GCLK15_0
T 52200 52850 5 8 0 1 90 8 1
pintype=io
}
P 52400 53200 52400 52900 1 0 0
{
T 52350 53000 5 8 1 1 90 0 1
pinnumber=126
T 52450 53000 5 8 0 1 90 2 1
pinseq=127
T 52400 52850 9 8 1 1 90 6 1
pinlabel=IO_L36N_GCLK14_0
T 52400 52850 5 8 0 1 90 8 1
pintype=io
}
P 52600 53200 52600 52900 1 0 0
{
T 52550 53000 5 8 1 1 90 0 1
pinnumber=125
T 52650 53000 5 8 0 1 90 2 1
pinseq=128
T 52600 52850 9 8 1 1 90 6 1
pinlabel=VCCO_0
T 52600 52850 5 8 0 1 90 8 1
pintype=pwr
}
P 52800 53200 52800 52900 1 0 0
{
T 52750 53000 5 8 1 1 90 0 1
pinnumber=124
T 52850 53000 5 8 0 1 90 2 1
pinseq=129
T 52800 52850 9 8 1 1 90 6 1
pinlabel=IO_L37P_GCLK13_0
T 52800 52850 5 8 0 1 90 8 1
pintype=io
}
P 53000 53200 53000 52900 1 0 0
{
T 52950 53000 5 8 1 1 90 0 1
pinnumber=123
T 53050 53000 5 8 0 1 90 2 1
pinseq=130
T 53000 52850 9 8 1 1 90 6 1
pinlabel=IO_L37N_GCLK12_0
T 53000 52850 5 8 0 1 90 8 1
pintype=io
}
P 53200 53200 53200 52900 1 0 0
{
T 53150 53000 5 8 1 1 90 0 1
pinnumber=122
T 53250 53000 5 8 0 1 90 2 1
pinseq=131
T 53200 52850 9 8 1 1 90 6 1
pinlabel=VCCO_0
T 53200 52850 5 8 0 1 90 8 1
pintype=pwr
}
P 53400 53200 53400 52900 1 0 0
{
T 53350 53000 5 8 1 1 90 0 1
pinnumber=121
T 53450 53000 5 8 0 1 90 2 1
pinseq=132
T 53400 52850 9 8 1 1 90 6 1
pinlabel=IO_L62P_0
T 53400 52850 5 8 0 1 90 8 1
pintype=io
}
P 53600 53200 53600 52900 1 0 0
{
T 53550 53000 5 8 1 1 90 0 1
pinnumber=120
T 53650 53000 5 8 0 1 90 2 1
pinseq=133
T 53600 52850 9 8 1 1 90 6 1
pinlabel=IO_L62N_VREF_0
T 53600 52850 5 8 0 1 90 8 1
pintype=io
}
P 53800 53200 53800 52900 1 0 0
{
T 53750 53000 5 8 1 1 90 0 1
pinnumber=119
T 53850 53000 5 8 0 1 90 2 1
pinseq=134
T 53800 52850 9 8 1 1 90 6 1
pinlabel=IO_L63P_SCP7_0
T 53800 52850 5 8 0 1 90 8 1
pintype=io
}
P 54000 53200 54000 52900 1 0 0
{
T 53950 53000 5 8 1 1 90 0 1
pinnumber=118
T 54050 53000 5 8 0 1 90 2 1
pinseq=135
T 54000 52850 9 8 1 1 90 6 1
pinlabel=IO_L63N_SCP6_0
T 54000 52850 5 8 0 1 90 8 1
pintype=io
}
P 54200 53200 54200 52900 1 0 0
{
T 54150 53000 5 8 1 1 90 0 1
pinnumber=117
T 54250 53000 5 8 0 1 90 2 1
pinseq=136
T 54200 52850 9 8 1 1 90 6 1
pinlabel=IO_L64P_SCP5_0
T 54200 52850 5 8 0 1 90 8 1
pintype=io
}
P 54400 53200 54400 52900 1 0 0
{
T 54350 53000 5 8 1 1 90 0 1
pinnumber=116
T 54450 53000 5 8 0 1 90 2 1
pinseq=137
T 54400 52850 9 8 1 1 90 6 1
pinlabel=IO_L64N_SCP4_0
T 54400 52850 5 8 0 1 90 8 1
pintype=io
}
P 54600 53200 54600 52900 1 0 0
{
T 54550 53000 5 8 1 1 90 0 1
pinnumber=115
T 54650 53000 5 8 0 1 90 2 1
pinseq=138
T 54600 52850 9 8 1 1 90 6 1
pinlabel=IO_L65P_SCP3_0
T 54600 52850 5 8 0 1 90 8 1
pintype=io
}
P 54800 53200 54800 52900 1 0 0
{
T 54750 53000 5 8 1 1 90 0 1
pinnumber=114
T 54850 53000 5 8 0 1 90 2 1
pinseq=139
T 54800 52850 9 8 1 1 90 6 1
pinlabel=IO_L65N_SCP2_0
T 54800 52850 5 8 0 1 90 8 1
pintype=io
}
P 55000 53200 55000 52900 1 0 0
{
T 54950 53000 5 8 1 1 90 0 1
pinnumber=113
T 55050 53000 5 8 0 1 90 2 1
pinseq=140
T 55000 52850 9 8 1 1 90 6 1
pinlabel=GND
T 55000 52850 5 8 0 1 90 8 1
pintype=pwr
}
P 55200 53200 55200 52900 1 0 0
{
T 55150 53000 5 8 1 1 90 0 1
pinnumber=112
T 55250 53000 5 8 0 1 90 2 1
pinseq=141
T 55200 52850 9 8 1 1 90 6 1
pinlabel=IO_L66P_SCP1_0
T 55200 52850 5 8 0 1 90 8 1
pintype=io
}
P 55400 53200 55400 52900 1 0 0
{
T 55350 53000 5 8 1 1 90 0 1
pinnumber=111
T 55450 53000 5 8 0 1 90 2 1
pinseq=142
T 55400 52850 9 8 1 1 90 6 1
pinlabel=IO_L66N_SCP0_0
T 55400 52850 5 8 0 1 90 8 1
pintype=io
}
P 55600 53200 55600 52900 1 0 0
{
T 55550 53000 5 8 1 1 90 0 1
pinnumber=110
T 55650 53000 5 8 0 1 90 2 1
pinseq=143
T 55600 52850 9 8 1 1 90 6 1
pinlabel=TDI
T 55600 52850 5 8 0 1 90 8 1
pintype=io
}
P 55800 53200 55800 52900 1 0 0
{
T 55750 53000 5 8 1 1 90 0 1
pinnumber=109
T 55850 53000 5 8 0 1 90 2 1
pinseq=144
T 55800 52850 9 8 1 1 90 6 1
pinlabel=TCK
T 55800 52850 5 8 0 1 90 8 1
pintype=io
}
B 47300 45500 10000 7400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57300 53000 8 10 0 1 0 6 1
refdes=U?
T 52100 49100 9 10 1 0 0 0 1
xc6slx9-3tgq144
T 52100 49400 5 10 0 0 0 0 1
device=xc6slx9-3tgq144
T 52100 49600 5 10 0 0 0 0 1
footprint=TQFP144
T 52100 49800 5 10 0 0 0 0 1
author=E Brombaugh
T 52100 50000 5 10 0 0 0 0 1
description=Xilinx Spartan 6 in TQFP144
T 52100 50200 5 10 0 0 0 0 1
numslots=0
]
{
T 57300 53000 5 10 1 1 0 6 1
refdes=U301
T 52100 49400 5 10 0 0 0 0 1
device=xc6slx9-3tgq144
T 52100 49600 5 10 0 0 0 0 1
footprint=LQFP144_20
}
C 42800 54200 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 42875 54450 9 8 1 0 0 0 1
+3.3V
T 43100 54200 8 8 0 0 0 0 1
net=+3.3V:1
P 43000 54200 43000 54400 1 0 0
{
T 43050 54250 5 6 0 1 0 0 1
pinnumber=1
T 43050 54250 5 6 0 0 0 0 1
pinseq=1
T 43050 54250 5 6 0 1 0 0 1
pinlabel=1
T 43050 54250 5 6 0 1 0 0 1
pintype=pwr
}
L 42850 54400 43150 54400 3 0 0 0 -1 -1
]
N 57600 52500 59300 52500 4
{
T 58300 52500 5 10 1 1 0 0 1
netname=FPGA_TMS
}
N 55600 53200 55600 54300 4
{
T 55600 53300 5 10 1 1 90 0 1
netname=FPGA_TDI
}
N 55800 53200 55800 54300 4
{
T 55800 53300 5 10 1 1 90 0 1
netname=FPGA_TCK
}
N 57600 52300 59300 52300 4
{
T 58300 52300 5 10 1 1 0 0 1
netname=FPGA_TDO
}
N 47800 44300 47600 44300 4
N 48700 43900 48800 43900 4
C 58000 45200 1 0 0 EMBEDDEDgnd-1.sym
[
T 58300 45250 8 10 0 0 0 0 1
net=GND:1
P 58100 45300 58100 45500 1 0 1
{
T 58158 45361 5 4 0 1 0 0 1
pinnumber=1
T 58158 45361 5 4 0 0 0 0 1
pinseq=1
T 58158 45361 5 4 0 1 0 0 1
pinlabel=1
T 58158 45361 5 4 0 1 0 0 1
pintype=pwr
}
L 58000 45300 58200 45300 3 0 0 0 -1 -1
L 58055 45250 58145 45250 3 0 0 0 -1 -1
L 58080 45210 58120 45210 3 0 0 0 -1 -1
]
N 57600 46500 58100 46500 4
N 58100 45500 58100 52700 4
N 57600 45700 58100 45700 4
N 58100 52700 57600 52700 4
N 57600 50300 58100 50300 4
N 57600 49300 58100 49300 4
C 58100 52900 1 0 1 EMBEDDED3.3V-plus-1.sym
[
T 58025 53150 9 8 1 0 0 6 1
+3.3V
T 57800 52900 8 8 0 0 0 6 1
net=+3.3V:1
P 57900 52900 57900 53100 1 0 0
{
T 57850 52950 5 6 0 1 0 6 1
pinnumber=1
T 57850 52950 5 6 0 0 0 6 1
pinseq=1
T 57850 52950 5 6 0 1 0 6 1
pinlabel=1
T 57850 52950 5 6 0 1 0 6 1
pintype=pwr
}
L 58050 53100 57750 53100 3 0 0 0 -1 -1
]
N 57900 46300 57900 52900 4
N 57900 51700 57600 51700 4
N 57900 48300 57600 48300 4
N 57900 46300 57600 46300 4
N 57600 49100 57900 49100 4
N 54000 45200 54000 44800 4
N 47600 44800 56500 44800 4
N 49800 45200 49800 44800 4
C 56100 44300 1 0 0 EMBEDDEDgnd-1.sym
[
T 56400 44350 8 10 0 0 0 0 1
net=GND:1
P 56200 44400 56200 44600 1 0 1
{
T 56258 44461 5 4 0 1 0 0 1
pinnumber=1
T 56258 44461 5 4 0 0 0 0 1
pinseq=1
T 56258 44461 5 4 0 1 0 0 1
pinlabel=1
T 56258 44461 5 4 0 1 0 0 1
pintype=pwr
}
L 56100 44400 56300 44400 3 0 0 0 -1 -1
L 56155 44350 56245 44350 3 0 0 0 -1 -1
L 56180 44310 56220 44310 3 0 0 0 -1 -1
]
N 56200 44600 51200 44600 4
N 51200 44600 51200 45200 4
N 52200 45200 52200 44600 4
N 55000 45200 55000 44600 4
N 52000 45200 52000 44800 4
N 55200 45200 55200 44800 4
N 53400 45200 53400 44800 4
N 54600 43700 54600 45200 4
N 54800 43700 54800 45200 4
C 46100 49000 1 0 1 EMBEDDEDoutput-1.sym
[
T 46000 49300 5 10 0 0 0 6 1
device=OUTPUT
P 46100 49100 45900 49100 1 0 0
{
T 45850 49050 5 6 0 1 0 6 1
pinnumber=1
T 45850 49050 5 6 0 0 0 6 1
pinseq=1
}
L 45900 49200 45900 49000 3 0 0 0 -1 -1
L 45900 49200 45400 49200 3 0 0 0 -1 -1
L 45400 49200 45300 49100 3 0 0 0 -1 -1
L 45300 49100 45400 49000 3 0 0 0 -1 -1
L 45400 49000 45900 49000 3 0 0 0 -1 -1
]
{
T 46000 49300 5 10 0 0 0 6 1
device=OUTPUT
T 46100 49000 5 10 0 1 180 6 1
net=VCCINT:1
T 44600 49200 5 10 1 1 180 6 1
value=VCCINT
}
N 47000 49100 46100 49100 4
N 48800 53200 48800 54200 4
N 55000 53200 55000 53500 4
N 47600 53500 55000 53500 4
N 50400 53500 50400 53200 4
N 51600 53200 51600 53500 4
C 48400 55300 1 0 1 EMBEDDED3.3V-plus-1.sym
[
T 48325 55550 9 8 1 0 0 6 1
+3.3V
T 48100 55300 8 8 0 0 0 6 1
net=+3.3V:1
P 48200 55300 48200 55500 1 0 0
{
T 48150 55350 5 6 0 1 0 6 1
pinnumber=1
T 48150 55350 5 6 0 0 0 6 1
pinseq=1
T 48150 55350 5 6 0 1 0 6 1
pinlabel=1
T 48150 55350 5 6 0 1 0 6 1
pintype=pwr
}
L 48350 55500 48050 55500 3 0 0 0 -1 -1
]
N 48200 53700 53200 53700 4
N 51800 53700 51800 53200 4
N 53200 53700 53200 53200 4
N 50600 53200 50600 53700 4
C 46800 53000 1 0 1 EMBEDDED3.3V-plus-1.sym
[
T 46725 53250 9 8 1 0 0 6 1
+3.3V
T 46500 53000 8 8 0 0 0 6 1
net=+3.3V:1
P 46600 53000 46600 53200 1 0 0
{
T 46550 53050 5 6 0 1 0 6 1
pinnumber=1
T 46550 53050 5 6 0 0 0 6 1
pinseq=1
T 46550 53050 5 6 0 1 0 6 1
pinlabel=1
T 46550 53050 5 6 0 1 0 6 1
pintype=pwr
}
L 46750 53200 46450 53200 3 0 0 0 -1 -1
]
N 46600 45700 46600 53000 4
N 46600 52100 47000 52100 4
N 46600 49300 47000 49300 4
N 46600 45700 47000 45700 4
N 47000 48900 46600 48900 4
N 47000 46700 46600 46700 4
N 47000 47300 46800 47300 4
N 46800 47300 46800 49100 4
C 46300 45200 1 0 0 EMBEDDEDgnd-1.sym
[
T 46600 45250 8 10 0 0 0 0 1
net=GND:1
P 46400 45300 46400 45500 1 0 1
{
T 46458 45361 5 4 0 1 0 0 1
pinnumber=1
T 46458 45361 5 4 0 0 0 0 1
pinseq=1
T 46458 45361 5 4 0 1 0 0 1
pinlabel=1
T 46458 45361 5 4 0 1 0 0 1
pintype=pwr
}
L 46300 45300 46500 45300 3 0 0 0 -1 -1
L 46355 45250 46445 45250 3 0 0 0 -1 -1
L 46380 45210 46420 45210 3 0 0 0 -1 -1
]
N 47000 52300 46400 52300 4
N 46400 52300 46400 45500 4
N 47000 47900 46400 47900 4
N 47000 50300 46400 50300 4
N 52600 53200 52600 53700 4
N 46200 49900 47000 49900 4
N 46200 50100 47000 50100 4
N 46200 48700 47000 48700 4
N 46200 48500 47000 48500 4
N 46200 48300 47000 48300 4
N 46200 48100 47000 48100 4
N 46200 47700 47000 47700 4
N 46200 47500 47000 47500 4
N 46200 47100 47000 47100 4
N 46200 46900 47000 46900 4
N 46200 46500 47000 46500 4
N 46200 46300 47000 46300 4
N 46200 46100 47000 46100 4
N 46200 45900 47000 45900 4
N 46200 50500 47000 50500 4
N 46200 50700 47000 50700 4
N 46200 50900 47000 50900 4
N 46200 51100 47000 51100 4
N 46200 51300 47000 51300 4
N 46200 51500 47000 51500 4
N 46200 51700 47000 51700 4
N 46200 51900 47000 51900 4
N 46200 52500 47000 52500 4
N 46200 52700 47000 52700 4
N 49000 53200 49000 54200 4
N 49200 53200 49200 54200 4
N 49400 53200 49400 54200 4
N 49600 53200 49600 54200 4
N 49800 53200 49800 54200 4
N 50000 53200 50000 54200 4
N 50200 53200 50200 54200 4
N 50800 53200 50800 54200 4
N 51000 53200 51000 54200 4
N 51200 53200 51200 54200 4
N 51400 53200 51400 54200 4
N 52200 53200 52200 54200 4
N 52400 53200 52400 54200 4
N 52800 53200 52800 54200 4
N 53000 53200 53000 54200 4
N 53400 53200 53400 54200 4
N 55400 53200 55400 54200 4
N 49000 43700 49000 45200 4
N 49400 43700 49400 45200 4
N 49600 43700 49600 45200 4
N 50000 43700 50000 45200 4
N 50200 43700 50200 45200 4
N 50400 43700 50400 45200 4
N 50600 43700 50600 45200 4
N 50800 43700 50800 45200 4
N 51000 43700 51000 45200 4
N 52400 43700 52400 45200 4
N 52600 43700 52600 45200 4
N 52800 43700 52800 45200 4
N 53000 43700 53000 45200 4
N 53200 43700 53200 45200 4
N 53600 43700 53600 45200 4
N 53800 43700 53800 45200 4
N 54200 43700 54200 45200 4
N 59100 45900 57600 45900 4
N 59100 46100 57600 46100 4
N 59100 46700 57600 46700 4
N 59100 46900 57600 46900 4
N 59100 47100 57600 47100 4
N 59100 47300 57600 47300 4
N 59100 47500 57600 47500 4
N 59100 47700 57600 47700 4
N 59100 47900 57600 47900 4
N 59100 48100 57600 48100 4
N 59100 48500 57600 48500 4
N 59100 48700 57600 48700 4
N 59100 49500 57600 49500 4
N 59100 49700 57600 49700 4
N 59100 49900 57600 49900 4
N 59100 50100 57600 50100 4
N 59100 50500 57600 50500 4
N 59100 50700 57600 50700 4
N 59100 50900 57600 50900 4
N 59100 51100 57600 51100 4
N 59100 51300 57600 51300 4
N 59100 51500 57600 51500 4
N 59100 51900 57600 51900 4
N 59100 52100 57600 52100 4
C 51500 43700 1 270 0 EMBEDDEDoutput-1.sym
[
T 51800 43600 5 10 0 0 270 0 1
device=OUTPUT
L 51500 43000 51500 43500 3 0 0 0 -1 -1
L 51600 42900 51500 43000 3 0 0 0 -1 -1
L 51700 43000 51600 42900 3 0 0 0 -1 -1
L 51700 43500 51700 43000 3 0 0 0 -1 -1
L 51700 43500 51500 43500 3 0 0 0 -1 -1
P 51600 43700 51600 43500 1 0 0
{
T 51550 43450 5 6 0 1 270 0 1
pinnumber=1
T 51550 43450 5 6 0 0 270 0 1
pinseq=1
}
]
{
T 51800 43600 5 10 0 0 270 0 1
device=OUTPUT
T 51700 41700 5 10 1 1 90 0 1
value=FPGA_CLK50
T 51500 43700 5 10 0 1 90 0 1
net=FPGA_CLK50:1
}
N 48600 55100 48600 55300 4
N 48600 55300 48200 55300 4
N 48200 53700 48200 55300 4
T 47900 54000 9 10 1 0 90 0 1
IO floats pre-config
C 51900 54400 1 270 1 EMBEDDEDoutput-1.sym
[
P 52000 54400 52000 54600 1 0 0
{
T 51950 54650 5 6 0 1 270 6 1
pinnumber=1
T 51950 54650 5 6 0 0 270 6 1
pinseq=1
}
L 52100 54600 51900 54600 3 0 0 0 -1 -1
L 52100 54600 52100 55100 3 0 0 0 -1 -1
L 52100 55100 52000 55200 3 0 0 0 -1 -1
L 52000 55200 51900 55100 3 0 0 0 -1 -1
L 51900 55100 51900 54600 3 0 0 0 -1 -1
T 52200 54500 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 52200 54500 5 10 0 0 270 6 1
device=OUTPUT
T 51900 54400 5 10 0 1 90 6 1
net=VCCINT:1
T 52100 55900 5 10 1 1 90 6 1
value=VCCINT
}
C 46200 50200 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 50100 46000 50100 1 0 0
{
T 45950 50150 5 6 0 1 180 0 1
pinnumber=1
T 45950 50150 5 6 0 0 180 0 1
pinseq=1
}
L 46000 50000 46000 50200 3 0 0 0 -1 -1
L 46000 50000 45500 50000 3 0 0 0 -1 -1
L 45500 50000 45400 50100 3 0 0 0 -1 -1
L 45400 50100 45500 50200 3 0 0 0 -1 -1
L 45500 50200 46000 50200 3 0 0 0 -1 -1
T 46100 49900 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 49900 5 10 0 0 180 0 1
device=OUTPUT
T 46200 50200 5 10 0 1 0 0 1
net=BBB_P8_19:1
T 45300 50200 5 10 1 1 180 0 1
value=BBB_P8_19
}
C 46200 50800 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 50700 46000 50700 1 0 0
{
T 45950 50750 5 6 0 1 180 0 1
pinnumber=1
T 45950 50750 5 6 0 0 180 0 1
pinseq=1
}
L 46000 50600 46000 50800 3 0 0 0 -1 -1
L 46000 50600 45500 50600 3 0 0 0 -1 -1
L 45500 50600 45400 50700 3 0 0 0 -1 -1
L 45400 50700 45500 50800 3 0 0 0 -1 -1
L 45500 50800 46000 50800 3 0 0 0 -1 -1
T 46100 50500 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 50500 5 10 0 0 180 0 1
device=OUTPUT
T 46200 50800 5 10 0 1 0 0 1
net=BBB_P8_21:1
T 45300 50800 5 10 1 1 180 0 1
value=BBB_P8_21
}
C 46200 51200 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 51200 46000 51200 3 0 0 0 -1 -1
L 45400 51100 45500 51200 3 0 0 0 -1 -1
L 45500 51000 45400 51100 3 0 0 0 -1 -1
L 46000 51000 45500 51000 3 0 0 0 -1 -1
L 46000 51000 46000 51200 3 0 0 0 -1 -1
P 46200 51100 46000 51100 1 0 0
{
T 45950 51150 5 6 0 0 180 0 1
pinseq=1
T 45950 51150 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 50900 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 50900 5 10 0 0 180 0 1
device=OUTPUT
T 46200 51200 5 10 0 1 0 0 1
net=BBB_P8_23:1
T 45300 51200 5 10 1 1 180 0 1
value=BBB_P8_23
}
C 46200 51600 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 51500 46000 51500 1 0 0
{
T 45950 51550 5 6 0 1 180 0 1
pinnumber=1
T 45950 51550 5 6 0 0 180 0 1
pinseq=1
}
L 46000 51400 46000 51600 3 0 0 0 -1 -1
L 46000 51400 45500 51400 3 0 0 0 -1 -1
L 45500 51400 45400 51500 3 0 0 0 -1 -1
L 45400 51500 45500 51600 3 0 0 0 -1 -1
L 45500 51600 46000 51600 3 0 0 0 -1 -1
T 46100 51300 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 51300 5 10 0 0 180 0 1
device=OUTPUT
T 46200 51600 5 10 0 1 0 0 1
net=BBB_P8_25:1
T 45300 51600 5 10 1 1 180 0 1
value=BBB_P8_25
}
C 46200 50600 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 50500 46000 50500 1 0 0
{
T 45950 50550 5 6 0 1 180 0 1
pinnumber=1
T 45950 50550 5 6 0 0 180 0 1
pinseq=1
}
L 46000 50400 46000 50600 3 0 0 0 -1 -1
L 46000 50400 45500 50400 3 0 0 0 -1 -1
L 45500 50400 45400 50500 3 0 0 0 -1 -1
L 45400 50500 45500 50600 3 0 0 0 -1 -1
L 45500 50600 46000 50600 3 0 0 0 -1 -1
T 46100 50300 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 50300 5 10 0 0 180 0 1
device=OUTPUT
T 46200 50600 5 10 0 1 0 0 1
net=BBB_P8_20:1
T 45300 50600 5 10 1 1 180 0 1
value=BBB_P8_20
}
C 46200 51000 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 51000 46000 51000 3 0 0 0 -1 -1
L 45400 50900 45500 51000 3 0 0 0 -1 -1
L 45500 50800 45400 50900 3 0 0 0 -1 -1
L 46000 50800 45500 50800 3 0 0 0 -1 -1
L 46000 50800 46000 51000 3 0 0 0 -1 -1
P 46200 50900 46000 50900 1 0 0
{
T 45950 50950 5 6 0 0 180 0 1
pinseq=1
T 45950 50950 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 50700 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 50700 5 10 0 0 180 0 1
device=OUTPUT
T 46200 51000 5 10 0 1 0 0 1
net=BBB_P8_22:1
T 45300 51000 5 10 1 1 180 0 1
value=BBB_P8_22
}
C 46200 51400 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 51400 46000 51400 3 0 0 0 -1 -1
L 45400 51300 45500 51400 3 0 0 0 -1 -1
L 45500 51200 45400 51300 3 0 0 0 -1 -1
L 46000 51200 45500 51200 3 0 0 0 -1 -1
L 46000 51200 46000 51400 3 0 0 0 -1 -1
P 46200 51300 46000 51300 1 0 0
{
T 45950 51350 5 6 0 0 180 0 1
pinseq=1
T 45950 51350 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 51100 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 51100 5 10 0 0 180 0 1
device=OUTPUT
T 46200 51400 5 10 0 1 0 0 1
net=BBB_P8_24:1
T 45300 51400 5 10 1 1 180 0 1
value=BBB_P8_24
}
C 46200 51800 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 51700 46000 51700 1 0 0
{
T 45950 51750 5 6 0 1 180 0 1
pinnumber=1
T 45950 51750 5 6 0 0 180 0 1
pinseq=1
}
L 46000 51600 46000 51800 3 0 0 0 -1 -1
L 46000 51600 45500 51600 3 0 0 0 -1 -1
L 45500 51600 45400 51700 3 0 0 0 -1 -1
L 45400 51700 45500 51800 3 0 0 0 -1 -1
L 45500 51800 46000 51800 3 0 0 0 -1 -1
T 46100 51500 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 51500 5 10 0 0 180 0 1
device=OUTPUT
T 46200 51800 5 10 0 1 0 0 1
net=BBB_P8_26:1
T 45300 51800 5 10 1 1 180 0 1
value=BBB_P8_26
}
C 52300 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 52400 54200 52400 54400 1 0 0
{
T 52350 54450 5 6 0 1 270 6 1
pinnumber=1
T 52350 54450 5 6 0 0 270 6 1
pinseq=1
}
L 52500 54400 52300 54400 3 0 0 0 -1 -1
L 52500 54400 52500 54900 3 0 0 0 -1 -1
L 52500 54900 52400 55000 3 0 0 0 -1 -1
L 52400 55000 52300 54900 3 0 0 0 -1 -1
L 52300 54900 52300 54400 3 0 0 0 -1 -1
T 52600 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 52600 54300 5 10 0 0 270 6 1
device=OUTPUT
T 52300 54200 5 10 0 1 90 6 1
net=JA5:1
T 52500 55300 5 10 1 1 90 6 1
value=JA5
}
C 52700 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 52800 54200 52800 54400 1 0 0
{
T 52750 54450 5 6 0 1 270 6 1
pinnumber=1
T 52750 54450 5 6 0 0 270 6 1
pinseq=1
}
L 52900 54400 52700 54400 3 0 0 0 -1 -1
L 52900 54400 52900 54900 3 0 0 0 -1 -1
L 52900 54900 52800 55000 3 0 0 0 -1 -1
L 52800 55000 52700 54900 3 0 0 0 -1 -1
L 52700 54900 52700 54400 3 0 0 0 -1 -1
T 53000 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 53000 54300 5 10 0 0 270 6 1
device=OUTPUT
T 52700 54200 5 10 0 1 90 6 1
net=JA2:1
T 52900 55300 5 10 1 1 90 6 1
value=JA2
}
C 52100 54200 1 270 1 EMBEDDEDoutput-1.sym
[
L 52100 54900 52100 54400 3 0 0 0 -1 -1
L 52200 55000 52100 54900 3 0 0 0 -1 -1
L 52300 54900 52200 55000 3 0 0 0 -1 -1
L 52300 54400 52300 54900 3 0 0 0 -1 -1
L 52300 54400 52100 54400 3 0 0 0 -1 -1
P 52200 54200 52200 54400 1 0 0
{
T 52150 54450 5 6 0 0 270 6 1
pinseq=1
T 52150 54450 5 6 0 1 270 6 1
pinnumber=1
}
T 52400 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 52400 54300 5 10 0 0 270 6 1
device=OUTPUT
T 52100 54200 5 10 0 1 90 6 1
net=JA1:1
T 52300 55300 5 10 1 1 90 6 1
value=JA1
}
C 51300 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 51400 54200 51400 54400 1 0 0
{
T 51350 54450 5 6 0 0 270 6 1
pinseq=1
T 51350 54450 5 6 0 1 270 6 1
pinnumber=1
}
L 51500 54400 51300 54400 3 0 0 0 -1 -1
L 51500 54400 51500 54900 3 0 0 0 -1 -1
L 51500 54900 51400 55000 3 0 0 0 -1 -1
L 51400 55000 51300 54900 3 0 0 0 -1 -1
L 51300 54900 51300 54400 3 0 0 0 -1 -1
T 51600 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 51600 54300 5 10 0 0 270 6 1
device=OUTPUT
T 51300 54200 5 10 0 1 90 6 1
net=JA4:1
T 51500 55300 5 10 1 1 90 6 1
value=JA4
}
C 51100 54200 1 270 1 EMBEDDEDoutput-1.sym
[
L 51100 54900 51100 54400 3 0 0 0 -1 -1
L 51200 55000 51100 54900 3 0 0 0 -1 -1
L 51300 54900 51200 55000 3 0 0 0 -1 -1
L 51300 54400 51300 54900 3 0 0 0 -1 -1
L 51300 54400 51100 54400 3 0 0 0 -1 -1
P 51200 54200 51200 54400 1 0 0
{
T 51150 54450 5 6 0 1 270 6 1
pinnumber=1
T 51150 54450 5 6 0 0 270 6 1
pinseq=1
}
T 51400 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 51400 54300 5 10 0 0 270 6 1
device=OUTPUT
T 51100 54200 5 10 0 1 90 6 1
net=JA0:1
T 51300 55300 5 10 1 1 90 6 1
value=JA0
}
C 51100 54200 1 90 0 EMBEDDEDoutput-1.sym
[
P 51000 54200 51000 54400 1 0 0
{
T 51050 54450 5 6 0 0 90 0 1
pinseq=1
T 51050 54450 5 6 0 1 90 0 1
pinnumber=1
}
L 50900 54400 51100 54400 3 0 0 0 -1 -1
L 50900 54400 50900 54900 3 0 0 0 -1 -1
L 50900 54900 51000 55000 3 0 0 0 -1 -1
L 51000 55000 51100 54900 3 0 0 0 -1 -1
L 51100 54900 51100 54400 3 0 0 0 -1 -1
T 50800 54300 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 50800 54300 5 10 0 0 90 0 1
device=OUTPUT
T 51100 54200 5 10 0 1 270 0 1
net=BBB_P8_46:1
T 51100 55100 5 10 1 1 90 0 1
value=BBB_P8_46
}
C 50900 54200 1 90 0 EMBEDDEDoutput-1.sym
[
P 50800 54200 50800 54400 1 0 0
{
T 50850 54450 5 6 0 0 90 0 1
pinseq=1
T 50850 54450 5 6 0 1 90 0 1
pinnumber=1
}
L 50700 54400 50900 54400 3 0 0 0 -1 -1
L 50700 54400 50700 54900 3 0 0 0 -1 -1
L 50700 54900 50800 55000 3 0 0 0 -1 -1
L 50800 55000 50900 54900 3 0 0 0 -1 -1
L 50900 54900 50900 54400 3 0 0 0 -1 -1
T 50600 54300 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 50600 54300 5 10 0 0 90 0 1
device=OUTPUT
T 50900 54200 5 10 0 1 270 0 1
net=BBB_P8_45:1
T 50900 55100 5 10 1 1 90 0 1
value=BBB_P8_45
}
C 50300 54200 1 90 0 EMBEDDEDoutput-1.sym
[
P 50200 54200 50200 54400 1 0 0
{
T 50250 54450 5 6 0 1 90 0 1
pinnumber=1
T 50250 54450 5 6 0 0 90 0 1
pinseq=1
}
L 50100 54400 50300 54400 3 0 0 0 -1 -1
L 50100 54400 50100 54900 3 0 0 0 -1 -1
L 50100 54900 50200 55000 3 0 0 0 -1 -1
L 50200 55000 50300 54900 3 0 0 0 -1 -1
L 50300 54900 50300 54400 3 0 0 0 -1 -1
T 50000 54300 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 50000 54300 5 10 0 0 90 0 1
device=OUTPUT
T 50300 54200 5 10 0 1 270 0 1
net=BBB_P8_44:1
T 50300 55100 5 10 1 1 90 0 1
value=BBB_P8_44
}
C 50100 54200 1 90 0 EMBEDDEDoutput-1.sym
[
P 50000 54200 50000 54400 1 0 0
{
T 50050 54450 5 6 0 1 90 0 1
pinnumber=1
T 50050 54450 5 6 0 0 90 0 1
pinseq=1
}
L 49900 54400 50100 54400 3 0 0 0 -1 -1
L 49900 54400 49900 54900 3 0 0 0 -1 -1
L 49900 54900 50000 55000 3 0 0 0 -1 -1
L 50000 55000 50100 54900 3 0 0 0 -1 -1
L 50100 54900 50100 54400 3 0 0 0 -1 -1
T 49800 54300 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 49800 54300 5 10 0 0 90 0 1
device=OUTPUT
T 50100 54200 5 10 0 1 270 0 1
net=BBB_P8_43:1
T 50100 55100 5 10 1 1 90 0 1
value=BBB_P8_43
}
C 49900 54200 1 90 0 EMBEDDEDoutput-1.sym
[
L 49900 54900 49900 54400 3 0 0 0 -1 -1
L 49800 55000 49900 54900 3 0 0 0 -1 -1
L 49700 54900 49800 55000 3 0 0 0 -1 -1
L 49700 54400 49700 54900 3 0 0 0 -1 -1
L 49700 54400 49900 54400 3 0 0 0 -1 -1
P 49800 54200 49800 54400 1 0 0
{
T 49850 54450 5 6 0 0 90 0 1
pinseq=1
T 49850 54450 5 6 0 1 90 0 1
pinnumber=1
}
T 49600 54300 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 49600 54300 5 10 0 0 90 0 1
device=OUTPUT
T 49900 54200 5 10 0 1 270 0 1
net=BBB_P8_42:1
T 49900 55100 5 10 1 1 90 0 1
value=BBB_P8_42
}
C 49700 54200 1 90 0 EMBEDDEDoutput-1.sym
[
L 49700 54900 49700 54400 3 0 0 0 -1 -1
L 49600 55000 49700 54900 3 0 0 0 -1 -1
L 49500 54900 49600 55000 3 0 0 0 -1 -1
L 49500 54400 49500 54900 3 0 0 0 -1 -1
L 49500 54400 49700 54400 3 0 0 0 -1 -1
P 49600 54200 49600 54400 1 0 0
{
T 49650 54450 5 6 0 0 90 0 1
pinseq=1
T 49650 54450 5 6 0 1 90 0 1
pinnumber=1
}
T 49400 54300 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 49400 54300 5 10 0 0 90 0 1
device=OUTPUT
T 49700 54200 5 10 0 1 270 0 1
net=BBB_P8_41:1
T 49700 55100 5 10 1 1 90 0 1
value=BBB_P8_41
}
C 49500 54200 1 90 0 EMBEDDEDoutput-1.sym
[
L 49500 54900 49500 54400 3 0 0 0 -1 -1
L 49400 55000 49500 54900 3 0 0 0 -1 -1
L 49300 54900 49400 55000 3 0 0 0 -1 -1
L 49300 54400 49300 54900 3 0 0 0 -1 -1
L 49300 54400 49500 54400 3 0 0 0 -1 -1
P 49400 54200 49400 54400 1 0 0
{
T 49450 54450 5 6 0 0 90 0 1
pinseq=1
T 49450 54450 5 6 0 1 90 0 1
pinnumber=1
}
T 49200 54300 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 49200 54300 5 10 0 0 90 0 1
device=OUTPUT
T 49500 54200 5 10 0 1 270 0 1
net=BBB_P8_40:1
T 49500 55100 5 10 1 1 90 0 1
value=BBB_P8_40
}
C 49300 54200 1 90 0 EMBEDDEDoutput-1.sym
[
P 49200 54200 49200 54400 1 0 0
{
T 49250 54450 5 6 0 1 90 0 1
pinnumber=1
T 49250 54450 5 6 0 0 90 0 1
pinseq=1
}
L 49100 54400 49300 54400 3 0 0 0 -1 -1
L 49100 54400 49100 54900 3 0 0 0 -1 -1
L 49100 54900 49200 55000 3 0 0 0 -1 -1
L 49200 55000 49300 54900 3 0 0 0 -1 -1
L 49300 54900 49300 54400 3 0 0 0 -1 -1
T 49000 54300 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 49000 54300 5 10 0 0 90 0 1
device=OUTPUT
T 49300 54200 5 10 0 1 270 0 1
net=BBB_P8_39:1
T 49300 55100 5 10 1 1 90 0 1
value=BBB_P8_39
}
C 49100 54200 1 90 0 EMBEDDEDoutput-1.sym
[
P 49000 54200 49000 54400 1 0 0
{
T 49050 54450 5 6 0 1 90 0 1
pinnumber=1
T 49050 54450 5 6 0 0 90 0 1
pinseq=1
}
L 48900 54400 49100 54400 3 0 0 0 -1 -1
L 48900 54400 48900 54900 3 0 0 0 -1 -1
L 48900 54900 49000 55000 3 0 0 0 -1 -1
L 49000 55000 49100 54900 3 0 0 0 -1 -1
L 49100 54900 49100 54400 3 0 0 0 -1 -1
T 48800 54300 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 48800 54300 5 10 0 0 90 0 1
device=OUTPUT
T 49100 54200 5 10 0 1 270 0 1
net=BBB_P8_30:1
T 49100 55100 5 10 1 1 90 0 1
value=BBB_P8_30
}
C 46200 52800 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 52700 46000 52700 1 0 0
{
T 45950 52750 5 6 0 1 180 0 1
pinnumber=1
T 45950 52750 5 6 0 0 180 0 1
pinseq=1
}
L 46000 52600 46000 52800 3 0 0 0 -1 -1
L 46000 52600 45500 52600 3 0 0 0 -1 -1
L 45500 52600 45400 52700 3 0 0 0 -1 -1
L 45400 52700 45500 52800 3 0 0 0 -1 -1
L 45500 52800 46000 52800 3 0 0 0 -1 -1
T 46100 52500 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 52500 5 10 0 0 180 0 1
device=OUTPUT
T 46200 52800 5 10 0 1 0 0 1
net=BBB_P8_29:1
T 45300 52800 5 10 1 1 180 0 1
value=BBB_P8_29
}
C 46200 52600 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 52500 46000 52500 1 0 0
{
T 45950 52550 5 6 0 1 180 0 1
pinnumber=1
T 45950 52550 5 6 0 0 180 0 1
pinseq=1
}
L 46000 52400 46000 52600 3 0 0 0 -1 -1
L 46000 52400 45500 52400 3 0 0 0 -1 -1
L 45500 52400 45400 52500 3 0 0 0 -1 -1
L 45400 52500 45500 52600 3 0 0 0 -1 -1
L 45500 52600 46000 52600 3 0 0 0 -1 -1
T 46100 52300 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 52300 5 10 0 0 180 0 1
device=OUTPUT
T 46200 52600 5 10 0 1 0 0 1
net=BBB_P8_28:1
T 45300 52600 5 10 1 1 180 0 1
value=BBB_P8_28
}
C 46200 52000 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 51900 46000 51900 1 0 0
{
T 45950 51950 5 6 0 1 180 0 1
pinnumber=1
T 45950 51950 5 6 0 0 180 0 1
pinseq=1
}
L 46000 51800 46000 52000 3 0 0 0 -1 -1
L 46000 51800 45500 51800 3 0 0 0 -1 -1
L 45500 51800 45400 51900 3 0 0 0 -1 -1
L 45400 51900 45500 52000 3 0 0 0 -1 -1
L 45500 52000 46000 52000 3 0 0 0 -1 -1
T 46100 51700 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 51700 5 10 0 0 180 0 1
device=OUTPUT
T 46200 52000 5 10 0 1 0 0 1
net=BBB_P8_27:1
T 45300 52000 5 10 1 1 180 0 1
value=BBB_P8_27
}
C 53700 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 53800 54200 53800 54400 1 0 0
{
T 53750 54450 5 6 0 0 270 6 1
pinseq=1
T 53750 54450 5 6 0 1 270 6 1
pinnumber=1
}
L 53900 54400 53700 54400 3 0 0 0 -1 -1
L 53900 54400 53900 54900 3 0 0 0 -1 -1
L 53900 54900 53800 55000 3 0 0 0 -1 -1
L 53800 55000 53700 54900 3 0 0 0 -1 -1
L 53700 54900 53700 54400 3 0 0 0 -1 -1
T 54000 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 54000 54300 5 10 0 0 270 6 1
device=OUTPUT
T 53700 54200 5 10 0 1 90 6 1
net=JB0:1
T 53900 55300 5 10 1 1 90 6 1
value=JB0
}
C 54100 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 54200 54200 54200 54400 1 0 0
{
T 54150 54450 5 6 0 1 270 6 1
pinnumber=1
T 54150 54450 5 6 0 0 270 6 1
pinseq=1
}
L 54300 54400 54100 54400 3 0 0 0 -1 -1
L 54300 54400 54300 54900 3 0 0 0 -1 -1
L 54300 54900 54200 55000 3 0 0 0 -1 -1
L 54200 55000 54100 54900 3 0 0 0 -1 -1
L 54100 54900 54100 54400 3 0 0 0 -1 -1
T 54400 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 54400 54300 5 10 0 0 270 6 1
device=OUTPUT
T 54100 54200 5 10 0 1 90 6 1
net=JB1:1
T 54300 55300 5 10 1 1 90 6 1
value=JB1
}
C 53900 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 54000 54200 54000 54400 1 0 0
{
T 53950 54450 5 6 0 1 270 6 1
pinnumber=1
T 53950 54450 5 6 0 0 270 6 1
pinseq=1
}
L 54100 54400 53900 54400 3 0 0 0 -1 -1
L 54100 54400 54100 54900 3 0 0 0 -1 -1
L 54100 54900 54000 55000 3 0 0 0 -1 -1
L 54000 55000 53900 54900 3 0 0 0 -1 -1
L 53900 54900 53900 54400 3 0 0 0 -1 -1
T 54200 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 54200 54300 5 10 0 0 270 6 1
device=OUTPUT
T 53900 54200 5 10 0 1 90 6 1
net=JB4:1
T 54100 55300 5 10 1 1 90 6 1
value=JB4
}
C 54300 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 54400 54200 54400 54400 1 0 0
{
T 54350 54450 5 6 0 1 270 6 1
pinnumber=1
T 54350 54450 5 6 0 0 270 6 1
pinseq=1
}
L 54500 54400 54300 54400 3 0 0 0 -1 -1
L 54500 54400 54500 54900 3 0 0 0 -1 -1
L 54500 54900 54400 55000 3 0 0 0 -1 -1
L 54400 55000 54300 54900 3 0 0 0 -1 -1
L 54300 54900 54300 54400 3 0 0 0 -1 -1
T 54600 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 54600 54300 5 10 0 0 270 6 1
device=OUTPUT
T 54300 54200 5 10 0 1 90 6 1
net=JB5:1
T 54500 55300 5 10 1 1 90 6 1
value=JB5
}
C 59100 52000 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 52100 59300 52100 1 0 0
{
T 59350 52050 5 6 0 0 0 0 1
pinseq=1
T 59350 52050 5 6 0 1 0 0 1
pinnumber=1
}
L 59300 52200 59300 52000 3 0 0 0 -1 -1
L 59300 52200 59800 52200 3 0 0 0 -1 -1
L 59800 52200 59900 52100 3 0 0 0 -1 -1
L 59900 52100 59800 52000 3 0 0 0 -1 -1
L 59800 52000 59300 52000 3 0 0 0 -1 -1
T 59200 52300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 52300 5 10 0 0 0 0 1
device=OUTPUT
T 59100 52000 5 10 0 1 180 0 1
net=JC0:1
T 59900 52000 5 10 1 1 0 0 1
value=JC0
}
C 55300 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 55400 54200 55400 54400 1 0 0
{
T 55350 54450 5 6 0 0 270 6 1
pinseq=1
T 55350 54450 5 6 0 1 270 6 1
pinnumber=1
}
L 55500 54400 55300 54400 3 0 0 0 -1 -1
L 55500 54400 55500 54900 3 0 0 0 -1 -1
L 55500 54900 55400 55000 3 0 0 0 -1 -1
L 55400 55000 55300 54900 3 0 0 0 -1 -1
L 55300 54900 55300 54400 3 0 0 0 -1 -1
T 55600 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 55600 54300 5 10 0 0 270 6 1
device=OUTPUT
T 55300 54200 5 10 0 1 90 6 1
net=JB7:1
T 55500 55300 5 10 1 1 90 6 1
value=JB7
}
C 54500 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 54600 54200 54600 54400 1 0 0
{
T 54550 54450 5 6 0 1 270 6 1
pinnumber=1
T 54550 54450 5 6 0 0 270 6 1
pinseq=1
}
L 54700 54400 54500 54400 3 0 0 0 -1 -1
L 54700 54400 54700 54900 3 0 0 0 -1 -1
L 54700 54900 54600 55000 3 0 0 0 -1 -1
L 54600 55000 54500 54900 3 0 0 0 -1 -1
L 54500 54900 54500 54400 3 0 0 0 -1 -1
T 54800 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 54800 54300 5 10 0 0 270 6 1
device=OUTPUT
T 54500 54200 5 10 0 1 90 6 1
net=JB2:1
T 54700 55300 5 10 1 1 90 6 1
value=JB2
}
C 54700 54200 1 270 1 EMBEDDEDoutput-1.sym
[
L 54700 54900 54700 54400 3 0 0 0 -1 -1
L 54800 55000 54700 54900 3 0 0 0 -1 -1
L 54900 54900 54800 55000 3 0 0 0 -1 -1
L 54900 54400 54900 54900 3 0 0 0 -1 -1
L 54900 54400 54700 54400 3 0 0 0 -1 -1
P 54800 54200 54800 54400 1 0 0
{
T 54750 54450 5 6 0 0 270 6 1
pinseq=1
T 54750 54450 5 6 0 1 270 6 1
pinnumber=1
}
T 55000 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 55000 54300 5 10 0 0 270 6 1
device=OUTPUT
T 54700 54200 5 10 0 1 90 6 1
net=JB6:1
T 54900 55300 5 10 1 1 90 6 1
value=JB6
}
C 55100 54200 1 270 1 EMBEDDEDoutput-1.sym
[
L 55100 54900 55100 54400 3 0 0 0 -1 -1
L 55200 55000 55100 54900 3 0 0 0 -1 -1
L 55300 54900 55200 55000 3 0 0 0 -1 -1
L 55300 54400 55300 54900 3 0 0 0 -1 -1
L 55300 54400 55100 54400 3 0 0 0 -1 -1
P 55200 54200 55200 54400 1 0 0
{
T 55150 54450 5 6 0 0 270 6 1
pinseq=1
T 55150 54450 5 6 0 1 270 6 1
pinnumber=1
}
T 55400 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 55400 54300 5 10 0 0 270 6 1
device=OUTPUT
T 55100 54200 5 10 0 1 90 6 1
net=JB3:1
T 55300 55300 5 10 1 1 90 6 1
value=JB3
}
C 53500 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 53600 54200 53600 54400 1 0 0
{
T 53550 54450 5 6 0 1 270 6 1
pinnumber=1
T 53550 54450 5 6 0 0 270 6 1
pinseq=1
}
L 53700 54400 53500 54400 3 0 0 0 -1 -1
L 53700 54400 53700 54900 3 0 0 0 -1 -1
L 53700 54900 53600 55000 3 0 0 0 -1 -1
L 53600 55000 53500 54900 3 0 0 0 -1 -1
L 53500 54900 53500 54400 3 0 0 0 -1 -1
T 53800 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 53800 54300 5 10 0 0 270 6 1
device=OUTPUT
T 53500 54200 5 10 0 1 90 6 1
net=JA7:1
T 53700 55300 5 10 1 1 90 6 1
value=JA7
}
C 53300 54200 1 270 1 EMBEDDEDoutput-1.sym
[
L 53300 54900 53300 54400 3 0 0 0 -1 -1
L 53400 55000 53300 54900 3 0 0 0 -1 -1
L 53500 54900 53400 55000 3 0 0 0 -1 -1
L 53500 54400 53500 54900 3 0 0 0 -1 -1
L 53500 54400 53300 54400 3 0 0 0 -1 -1
P 53400 54200 53400 54400 1 0 0
{
T 53350 54450 5 6 0 0 270 6 1
pinseq=1
T 53350 54450 5 6 0 1 270 6 1
pinnumber=1
}
T 53600 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 53600 54300 5 10 0 0 270 6 1
device=OUTPUT
T 53300 54200 5 10 0 1 90 6 1
net=JA3:1
T 53500 55300 5 10 1 1 90 6 1
value=JA3
}
C 52900 54200 1 270 1 EMBEDDEDoutput-1.sym
[
P 53000 54200 53000 54400 1 0 0
{
T 52950 54450 5 6 0 1 270 6 1
pinnumber=1
T 52950 54450 5 6 0 0 270 6 1
pinseq=1
}
L 53100 54400 52900 54400 3 0 0 0 -1 -1
L 53100 54400 53100 54900 3 0 0 0 -1 -1
L 53100 54900 53000 55000 3 0 0 0 -1 -1
L 53000 55000 52900 54900 3 0 0 0 -1 -1
L 52900 54900 52900 54400 3 0 0 0 -1 -1
T 53200 54300 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 53200 54300 5 10 0 0 270 6 1
device=OUTPUT
T 52900 54200 5 10 0 1 90 6 1
net=JA6:1
T 53100 55300 5 10 1 1 90 6 1
value=JA6
}
C 59100 51800 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 51900 59300 51900 1 0 0
{
T 59350 51850 5 6 0 1 0 0 1
pinnumber=1
T 59350 51850 5 6 0 0 0 0 1
pinseq=1
}
L 59300 52000 59300 51800 3 0 0 0 -1 -1
L 59300 52000 59800 52000 3 0 0 0 -1 -1
L 59800 52000 59900 51900 3 0 0 0 -1 -1
L 59900 51900 59800 51800 3 0 0 0 -1 -1
L 59800 51800 59300 51800 3 0 0 0 -1 -1
T 59200 52100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 52100 5 10 0 0 0 0 1
device=OUTPUT
T 59100 51800 5 10 0 1 180 0 1
net=JC4:1
T 59900 51800 5 10 1 1 0 0 1
value=JC4
}
C 59100 51400 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 51500 59300 51500 1 0 0
{
T 59350 51450 5 6 0 1 0 0 1
pinnumber=1
T 59350 51450 5 6 0 0 0 0 1
pinseq=1
}
L 59300 51600 59300 51400 3 0 0 0 -1 -1
L 59300 51600 59800 51600 3 0 0 0 -1 -1
L 59800 51600 59900 51500 3 0 0 0 -1 -1
L 59900 51500 59800 51400 3 0 0 0 -1 -1
L 59800 51400 59300 51400 3 0 0 0 -1 -1
T 59200 51700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 51700 5 10 0 0 0 0 1
device=OUTPUT
T 59100 51400 5 10 0 1 180 0 1
net=JC1:1
T 59900 51400 5 10 1 1 0 0 1
value=JC1
}
C 59100 51200 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 51300 59300 51300 1 0 0
{
T 59350 51250 5 6 0 1 0 0 1
pinnumber=1
T 59350 51250 5 6 0 0 0 0 1
pinseq=1
}
L 59300 51400 59300 51200 3 0 0 0 -1 -1
L 59300 51400 59800 51400 3 0 0 0 -1 -1
L 59800 51400 59900 51300 3 0 0 0 -1 -1
L 59900 51300 59800 51200 3 0 0 0 -1 -1
L 59800 51200 59300 51200 3 0 0 0 -1 -1
T 59200 51500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 51500 5 10 0 0 0 0 1
device=OUTPUT
T 59100 51200 5 10 0 1 180 0 1
net=JC5:1
T 59900 51200 5 10 1 1 0 0 1
value=JC5
}
C 59100 51000 1 0 0 EMBEDDEDoutput-1.sym
[
L 59800 51000 59300 51000 3 0 0 0 -1 -1
L 59900 51100 59800 51000 3 0 0 0 -1 -1
L 59800 51200 59900 51100 3 0 0 0 -1 -1
L 59300 51200 59800 51200 3 0 0 0 -1 -1
L 59300 51200 59300 51000 3 0 0 0 -1 -1
P 59100 51100 59300 51100 1 0 0
{
T 59350 51050 5 6 0 0 0 0 1
pinseq=1
T 59350 51050 5 6 0 1 0 0 1
pinnumber=1
}
T 59200 51300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 51300 5 10 0 0 0 0 1
device=OUTPUT
T 59100 51000 5 10 0 1 180 0 1
net=JC2:1
T 59900 51000 5 10 1 1 0 0 1
value=JC2
}
C 59100 50800 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 50900 59300 50900 1 0 0
{
T 59350 50850 5 6 0 1 0 0 1
pinnumber=1
T 59350 50850 5 6 0 0 0 0 1
pinseq=1
}
L 59300 51000 59300 50800 3 0 0 0 -1 -1
L 59300 51000 59800 51000 3 0 0 0 -1 -1
L 59800 51000 59900 50900 3 0 0 0 -1 -1
L 59900 50900 59800 50800 3 0 0 0 -1 -1
L 59800 50800 59300 50800 3 0 0 0 -1 -1
T 59200 51100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 51100 5 10 0 0 0 0 1
device=OUTPUT
T 59100 50800 5 10 0 1 180 0 1
net=JC6:1
T 59900 50800 5 10 1 1 0 0 1
value=JC6
}
C 59100 50400 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 50500 59300 50500 1 0 0
{
T 59350 50450 5 6 0 0 0 0 1
pinseq=1
T 59350 50450 5 6 0 1 0 0 1
pinnumber=1
}
L 59300 50600 59300 50400 3 0 0 0 -1 -1
L 59300 50600 59800 50600 3 0 0 0 -1 -1
L 59800 50600 59900 50500 3 0 0 0 -1 -1
L 59900 50500 59800 50400 3 0 0 0 -1 -1
L 59800 50400 59300 50400 3 0 0 0 -1 -1
T 59200 50700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 50700 5 10 0 0 0 0 1
device=OUTPUT
T 59100 50400 5 10 0 1 180 0 1
net=JC7:1
T 59900 50400 5 10 1 1 0 0 1
value=JC7
}
C 59100 50600 1 0 0 EMBEDDEDoutput-1.sym
[
L 59800 50600 59300 50600 3 0 0 0 -1 -1
L 59900 50700 59800 50600 3 0 0 0 -1 -1
L 59800 50800 59900 50700 3 0 0 0 -1 -1
L 59300 50800 59800 50800 3 0 0 0 -1 -1
L 59300 50800 59300 50600 3 0 0 0 -1 -1
P 59100 50700 59300 50700 1 0 0
{
T 59350 50650 5 6 0 0 0 0 1
pinseq=1
T 59350 50650 5 6 0 1 0 0 1
pinnumber=1
}
T 59200 50900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 50900 5 10 0 0 0 0 1
device=OUTPUT
T 59100 50600 5 10 0 1 180 0 1
net=JC3:1
T 59900 50600 5 10 1 1 0 0 1
value=JC3
}
C 59100 50000 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 50100 59300 50100 1 0 0
{
T 59350 50050 5 6 0 0 0 0 1
pinseq=1
T 59350 50050 5 6 0 1 0 0 1
pinnumber=1
}
L 59300 50200 59300 50000 3 0 0 0 -1 -1
L 59300 50200 59800 50200 3 0 0 0 -1 -1
L 59800 50200 59900 50100 3 0 0 0 -1 -1
L 59900 50100 59800 50000 3 0 0 0 -1 -1
L 59800 50000 59300 50000 3 0 0 0 -1 -1
T 59200 50300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 50300 5 10 0 0 0 0 1
device=OUTPUT
T 59100 50000 5 10 0 1 180 0 1
net=JD0:1
T 59900 50000 5 10 1 1 0 0 1
value=JD0
}
C 59100 48400 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 48500 59300 48500 1 0 0
{
T 59350 48450 5 6 0 1 0 0 1
pinnumber=1
T 59350 48450 5 6 0 0 0 0 1
pinseq=1
}
L 59300 48600 59300 48400 3 0 0 0 -1 -1
L 59300 48600 59800 48600 3 0 0 0 -1 -1
L 59800 48600 59900 48500 3 0 0 0 -1 -1
L 59900 48500 59800 48400 3 0 0 0 -1 -1
L 59800 48400 59300 48400 3 0 0 0 -1 -1
T 59200 48700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 48700 5 10 0 0 0 0 1
device=OUTPUT
T 59100 48400 5 10 0 1 180 0 1
net=JD6:1
T 59900 48600 5 10 1 1 180 6 1
value=JD6
}
C 59100 49600 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 49700 59300 49700 1 0 0
{
T 59350 49650 5 6 0 1 0 0 1
pinnumber=1
T 59350 49650 5 6 0 0 0 0 1
pinseq=1
}
L 59300 49800 59300 49600 3 0 0 0 -1 -1
L 59300 49800 59800 49800 3 0 0 0 -1 -1
L 59800 49800 59900 49700 3 0 0 0 -1 -1
L 59900 49700 59800 49600 3 0 0 0 -1 -1
L 59800 49600 59300 49600 3 0 0 0 -1 -1
T 59200 49900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 49900 5 10 0 0 0 0 1
device=OUTPUT
T 59100 49600 5 10 0 1 180 0 1
net=JD1:1
T 59900 49600 5 10 1 1 0 0 1
value=JD1
}
C 59100 49800 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 49900 59300 49900 1 0 0
{
T 59350 49850 5 6 0 1 0 0 1
pinnumber=1
T 59350 49850 5 6 0 0 0 0 1
pinseq=1
}
L 59300 50000 59300 49800 3 0 0 0 -1 -1
L 59300 50000 59800 50000 3 0 0 0 -1 -1
L 59800 50000 59900 49900 3 0 0 0 -1 -1
L 59900 49900 59800 49800 3 0 0 0 -1 -1
L 59800 49800 59300 49800 3 0 0 0 -1 -1
T 59200 50100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 50100 5 10 0 0 0 0 1
device=OUTPUT
T 59100 49800 5 10 0 1 180 0 1
net=JD4:1
T 59900 49800 5 10 1 1 0 0 1
value=JD4
}
C 59100 48600 1 0 0 EMBEDDEDoutput-1.sym
[
L 59800 48600 59300 48600 3 0 0 0 -1 -1
L 59900 48700 59800 48600 3 0 0 0 -1 -1
L 59800 48800 59900 48700 3 0 0 0 -1 -1
L 59300 48800 59800 48800 3 0 0 0 -1 -1
L 59300 48800 59300 48600 3 0 0 0 -1 -1
P 59100 48700 59300 48700 1 0 0
{
T 59350 48650 5 6 0 0 0 0 1
pinseq=1
T 59350 48650 5 6 0 1 0 0 1
pinnumber=1
}
T 59200 48900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 48900 5 10 0 0 0 0 1
device=OUTPUT
T 59100 48600 5 10 0 1 180 0 1
net=JD2:1
T 59900 48600 5 10 1 1 0 0 1
value=JD2
}
C 59100 49400 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 49500 59300 49500 1 0 0
{
T 59350 49450 5 6 0 1 0 0 1
pinnumber=1
T 59350 49450 5 6 0 0 0 0 1
pinseq=1
}
L 59300 49600 59300 49400 3 0 0 0 -1 -1
L 59300 49600 59800 49600 3 0 0 0 -1 -1
L 59800 49600 59900 49500 3 0 0 0 -1 -1
L 59900 49500 59800 49400 3 0 0 0 -1 -1
L 59800 49400 59300 49400 3 0 0 0 -1 -1
T 59200 49700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 49700 5 10 0 0 0 0 1
device=OUTPUT
T 59100 49400 5 10 0 1 180 0 1
net=JD5:1
T 59900 49400 5 10 1 1 0 0 1
value=JD5
}
C 59100 48000 1 0 0 EMBEDDEDoutput-1.sym
[
L 59800 48000 59300 48000 3 0 0 0 -1 -1
L 59900 48100 59800 48000 3 0 0 0 -1 -1
L 59800 48200 59900 48100 3 0 0 0 -1 -1
L 59300 48200 59800 48200 3 0 0 0 -1 -1
L 59300 48200 59300 48000 3 0 0 0 -1 -1
P 59100 48100 59300 48100 1 0 0
{
T 59350 48050 5 6 0 0 0 0 1
pinseq=1
T 59350 48050 5 6 0 1 0 0 1
pinnumber=1
}
T 59200 48300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 48300 5 10 0 0 0 0 1
device=OUTPUT
T 59100 48000 5 10 0 1 180 0 1
net=JD3:1
T 59900 48200 5 10 1 1 180 6 1
value=JD3
}
C 59100 47800 1 0 0 EMBEDDEDoutput-1.sym
[
P 59100 47900 59300 47900 1 0 0
{
T 59350 47850 5 6 0 0 0 0 1
pinseq=1
T 59350 47850 5 6 0 1 0 0 1
pinnumber=1
}
L 59300 48000 59300 47800 3 0 0 0 -1 -1
L 59300 48000 59800 48000 3 0 0 0 -1 -1
L 59800 48000 59900 47900 3 0 0 0 -1 -1
L 59900 47900 59800 47800 3 0 0 0 -1 -1
L 59800 47800 59300 47800 3 0 0 0 -1 -1
T 59200 48100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 48100 5 10 0 0 0 0 1
device=OUTPUT
T 59100 47800 5 10 0 1 180 0 1
net=JD7:1
T 59900 48000 5 10 1 1 180 6 1
value=JD7
}
C 59100 47600 1 0 0 EMBEDDEDoutput-1.sym
[
L 59800 47600 59300 47600 3 0 0 0 -1 -1
L 59900 47700 59800 47600 3 0 0 0 -1 -1
L 59800 47800 59900 47700 3 0 0 0 -1 -1
L 59300 47800 59800 47800 3 0 0 0 -1 -1
L 59300 47800 59300 47600 3 0 0 0 -1 -1
P 59100 47700 59300 47700 1 0 0
{
T 59350 47650 5 6 0 1 0 0 1
pinnumber=1
T 59350 47650 5 6 0 0 0 0 1
pinseq=1
}
T 59200 47900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 47900 5 10 0 0 0 0 1
device=OUTPUT
T 59100 47600 5 10 0 1 180 0 1
net=FPGA_AUX0:1
T 61000 47800 5 10 1 1 180 0 1
value=FPGA_AUX0
}
C 59100 47200 1 0 0 EMBEDDEDoutput-1.sym
[
L 59800 47200 59300 47200 3 0 0 0 -1 -1
L 59900 47300 59800 47200 3 0 0 0 -1 -1
L 59800 47400 59900 47300 3 0 0 0 -1 -1
L 59300 47400 59800 47400 3 0 0 0 -1 -1
L 59300 47400 59300 47200 3 0 0 0 -1 -1
P 59100 47300 59300 47300 1 0 0
{
T 59350 47250 5 6 0 1 0 0 1
pinnumber=1
T 59350 47250 5 6 0 0 0 0 1
pinseq=1
}
T 59200 47500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 47500 5 10 0 0 0 0 1
device=OUTPUT
T 59100 47200 5 10 0 1 180 0 1
net=FPGA_AUX2:1
T 61000 47400 5 10 1 1 180 0 1
value=FPGA_AUX2
}
C 59100 47400 1 0 0 EMBEDDEDoutput-1.sym
[
L 59800 47400 59300 47400 3 0 0 0 -1 -1
L 59900 47500 59800 47400 3 0 0 0 -1 -1
L 59800 47600 59900 47500 3 0 0 0 -1 -1
L 59300 47600 59800 47600 3 0 0 0 -1 -1
L 59300 47600 59300 47400 3 0 0 0 -1 -1
P 59100 47500 59300 47500 1 0 0
{
T 59350 47450 5 6 0 1 0 0 1
pinnumber=1
T 59350 47450 5 6 0 0 0 0 1
pinseq=1
}
T 59200 47700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 47700 5 10 0 0 0 0 1
device=OUTPUT
T 59100 47400 5 10 0 1 180 0 1
net=FPGA_AUX1:1
T 61000 47600 5 10 1 1 180 0 1
value=FPGA_AUX1
}
C 59100 47000 1 0 0 EMBEDDEDoutput-1.sym
[
L 59800 47000 59300 47000 3 0 0 0 -1 -1
L 59900 47100 59800 47000 3 0 0 0 -1 -1
L 59800 47200 59900 47100 3 0 0 0 -1 -1
L 59300 47200 59800 47200 3 0 0 0 -1 -1
L 59300 47200 59300 47000 3 0 0 0 -1 -1
P 59100 47100 59300 47100 1 0 0
{
T 59350 47050 5 6 0 1 0 0 1
pinnumber=1
T 59350 47050 5 6 0 0 0 0 1
pinseq=1
}
T 59200 47300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 59200 47300 5 10 0 0 0 0 1
device=OUTPUT
T 59100 47000 5 10 0 1 180 0 1
net=FPGA_AUX3:1
T 61000 47200 5 10 1 1 180 0 1
value=FPGA_AUX3
}
C 59100 46800 1 180 1 EMBEDDEDoutput-1.sym
[
P 59100 46700 59300 46700 1 0 0
{
T 59350 46750 5 6 0 0 0 2 1
pinseq=1
T 59350 46750 5 6 0 1 0 2 1
pinnumber=1
}
L 59300 46600 59300 46800 3 0 0 0 -1 -1
L 59300 46600 59800 46600 3 0 0 0 -1 -1
L 59800 46600 59900 46700 3 0 0 0 -1 -1
L 59900 46700 59800 46800 3 0 0 0 -1 -1
L 59800 46800 59300 46800 3 0 0 0 -1 -1
T 59200 46500 5 10 0 0 0 2 1
device=OUTPUT
]
{
T 59200 46500 5 10 0 0 0 2 1
device=OUTPUT
T 59100 46800 5 10 0 1 180 2 1
net=BBB_P9_41:1
T 61000 46600 5 10 1 1 180 2 1
value=BBB_P9_41
}
C 49500 43700 1 90 1 EMBEDDEDoutput-1.sym
[
L 49500 43000 49500 43500 3 0 0 0 -1 -1
L 49400 42900 49500 43000 3 0 0 0 -1 -1
L 49300 43000 49400 42900 3 0 0 0 -1 -1
L 49300 43500 49300 43000 3 0 0 0 -1 -1
L 49300 43500 49500 43500 3 0 0 0 -1 -1
P 49400 43700 49400 43500 1 0 0
{
T 49450 43450 5 6 0 0 90 6 1
pinseq=1
T 49450 43450 5 6 0 1 90 6 1
pinnumber=1
}
T 49200 43600 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 49200 43600 5 10 0 0 90 6 1
device=OUTPUT
T 49500 43700 5 10 0 1 270 6 1
net=LED0:1
T 49500 42800 5 10 1 1 90 6 1
value=LED0
}
C 49700 43700 1 90 1 EMBEDDEDoutput-1.sym
[
P 49600 43700 49600 43500 1 0 0
{
T 49650 43450 5 6 0 1 90 6 1
pinnumber=1
T 49650 43450 5 6 0 0 90 6 1
pinseq=1
}
L 49500 43500 49700 43500 3 0 0 0 -1 -1
L 49500 43500 49500 43000 3 0 0 0 -1 -1
L 49500 43000 49600 42900 3 0 0 0 -1 -1
L 49600 42900 49700 43000 3 0 0 0 -1 -1
L 49700 43000 49700 43500 3 0 0 0 -1 -1
T 49400 43600 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 49400 43600 5 10 0 0 90 6 1
device=OUTPUT
T 49700 43700 5 10 0 1 270 6 1
net=LED1:1
T 49700 42800 5 10 1 1 90 6 1
value=LED1
}
C 48900 43700 1 270 0 EMBEDDEDoutput-1.sym
[
P 49000 43700 49000 43500 1 0 0
{
T 48950 43450 5 6 0 1 270 0 1
pinnumber=1
T 48950 43450 5 6 0 0 270 0 1
pinseq=1
}
L 49100 43500 48900 43500 3 0 0 0 -1 -1
L 49100 43500 49100 43000 3 0 0 0 -1 -1
L 49100 43000 49000 42900 3 0 0 0 -1 -1
L 49000 42900 48900 43000 3 0 0 0 -1 -1
L 48900 43000 48900 43500 3 0 0 0 -1 -1
T 49200 43600 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 49200 43600 5 10 0 0 270 0 1
device=OUTPUT
T 48900 43700 5 10 0 1 90 0 1
net=BBB_P8_3:1
T 49100 41900 5 10 1 1 90 0 1
value=BBB_P8_3
}
C 46200 46000 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 46000 46000 46000 3 0 0 0 -1 -1
L 45400 45900 45500 46000 3 0 0 0 -1 -1
L 45500 45800 45400 45900 3 0 0 0 -1 -1
L 46000 45800 45500 45800 3 0 0 0 -1 -1
L 46000 45800 46000 46000 3 0 0 0 -1 -1
P 46200 45900 46000 45900 1 0 0
{
T 45950 45950 5 6 0 0 180 0 1
pinseq=1
T 45950 45950 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 45700 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 45700 5 10 0 0 180 0 1
device=OUTPUT
T 46200 46000 5 10 0 1 0 0 1
net=BBB_P8_4:1
T 45300 46000 5 10 1 1 180 0 1
value=BBB_P8_4
}
C 46200 46200 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 46200 46000 46200 3 0 0 0 -1 -1
L 45400 46100 45500 46200 3 0 0 0 -1 -1
L 45500 46000 45400 46100 3 0 0 0 -1 -1
L 46000 46000 45500 46000 3 0 0 0 -1 -1
L 46000 46000 46000 46200 3 0 0 0 -1 -1
P 46200 46100 46000 46100 1 0 0
{
T 45950 46150 5 6 0 0 180 0 1
pinseq=1
T 45950 46150 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 45900 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 45900 5 10 0 0 180 0 1
device=OUTPUT
T 46200 46200 5 10 0 1 0 0 1
net=BBB_P8_5:1
T 45300 46200 5 10 1 1 180 0 1
value=BBB_P8_5
}
C 46200 46600 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 46500 46000 46500 1 0 0
{
T 45950 46550 5 6 0 1 180 0 1
pinnumber=1
T 45950 46550 5 6 0 0 180 0 1
pinseq=1
}
L 46000 46400 46000 46600 3 0 0 0 -1 -1
L 46000 46400 45500 46400 3 0 0 0 -1 -1
L 45500 46400 45400 46500 3 0 0 0 -1 -1
L 45400 46500 45500 46600 3 0 0 0 -1 -1
L 45500 46600 46000 46600 3 0 0 0 -1 -1
T 46100 46300 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 46300 5 10 0 0 180 0 1
device=OUTPUT
T 46200 46600 5 10 0 1 0 0 1
net=BBB_P8_7:1
T 45300 46600 5 10 1 1 180 0 1
value=BBB_P8_7
}
C 46200 46400 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 46400 46000 46400 3 0 0 0 -1 -1
L 45400 46300 45500 46400 3 0 0 0 -1 -1
L 45500 46200 45400 46300 3 0 0 0 -1 -1
L 46000 46200 45500 46200 3 0 0 0 -1 -1
L 46000 46200 46000 46400 3 0 0 0 -1 -1
P 46200 46300 46000 46300 1 0 0
{
T 45950 46350 5 6 0 0 180 0 1
pinseq=1
T 45950 46350 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 46100 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 46100 5 10 0 0 180 0 1
device=OUTPUT
T 46200 46400 5 10 0 1 0 0 1
net=BBB_P8_6:1
T 45300 46400 5 10 1 1 180 0 1
value=BBB_P8_6
}
C 46200 47000 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 46900 46000 46900 1 0 0
{
T 45950 46950 5 6 0 1 180 0 1
pinnumber=1
T 45950 46950 5 6 0 0 180 0 1
pinseq=1
}
L 46000 46800 46000 47000 3 0 0 0 -1 -1
L 46000 46800 45500 46800 3 0 0 0 -1 -1
L 45500 46800 45400 46900 3 0 0 0 -1 -1
L 45400 46900 45500 47000 3 0 0 0 -1 -1
L 45500 47000 46000 47000 3 0 0 0 -1 -1
T 46100 46700 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 46700 5 10 0 0 180 0 1
device=OUTPUT
T 46200 47000 5 10 0 1 0 0 1
net=BBB_P8_8:1
T 45300 47000 5 10 1 1 180 0 1
value=BBB_P8_8
}
C 46200 47200 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 47100 46000 47100 1 0 0
{
T 45950 47150 5 6 0 1 180 0 1
pinnumber=1
T 45950 47150 5 6 0 0 180 0 1
pinseq=1
}
L 46000 47000 46000 47200 3 0 0 0 -1 -1
L 46000 47000 45500 47000 3 0 0 0 -1 -1
L 45500 47000 45400 47100 3 0 0 0 -1 -1
L 45400 47100 45500 47200 3 0 0 0 -1 -1
L 45500 47200 46000 47200 3 0 0 0 -1 -1
T 46100 46900 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 46900 5 10 0 0 180 0 1
device=OUTPUT
T 46200 47200 5 10 0 1 0 0 1
net=BBB_P8_9:1
T 45300 47200 5 10 1 1 180 0 1
value=BBB_P8_9
}
C 46200 47800 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 47800 46000 47800 3 0 0 0 -1 -1
L 45400 47700 45500 47800 3 0 0 0 -1 -1
L 45500 47600 45400 47700 3 0 0 0 -1 -1
L 46000 47600 45500 47600 3 0 0 0 -1 -1
L 46000 47600 46000 47800 3 0 0 0 -1 -1
P 46200 47700 46000 47700 1 0 0
{
T 45950 47750 5 6 0 0 180 0 1
pinseq=1
T 45950 47750 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 47500 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 47500 5 10 0 0 180 0 1
device=OUTPUT
T 46200 47800 5 10 0 1 0 0 1
net=BBB_P8_11:1
T 45300 47800 5 10 1 1 180 0 1
value=BBB_P8_11
}
C 46200 47600 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 47600 46000 47600 3 0 0 0 -1 -1
L 45400 47500 45500 47600 3 0 0 0 -1 -1
L 45500 47400 45400 47500 3 0 0 0 -1 -1
L 46000 47400 45500 47400 3 0 0 0 -1 -1
L 46000 47400 46000 47600 3 0 0 0 -1 -1
P 46200 47500 46000 47500 1 0 0
{
T 45950 47550 5 6 0 0 180 0 1
pinseq=1
T 45950 47550 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 47300 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 47300 5 10 0 0 180 0 1
device=OUTPUT
T 46200 47600 5 10 0 1 0 0 1
net=BBB_P8_10:1
T 45300 47600 5 10 1 1 180 0 1
value=BBB_P8_10
}
C 46200 48200 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 48200 46000 48200 3 0 0 0 -1 -1
L 45400 48100 45500 48200 3 0 0 0 -1 -1
L 45500 48000 45400 48100 3 0 0 0 -1 -1
L 46000 48000 45500 48000 3 0 0 0 -1 -1
L 46000 48000 46000 48200 3 0 0 0 -1 -1
P 46200 48100 46000 48100 1 0 0
{
T 45950 48150 5 6 0 0 180 0 1
pinseq=1
T 45950 48150 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 47900 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 47900 5 10 0 0 180 0 1
device=OUTPUT
T 46200 48200 5 10 0 1 0 0 1
net=BBB_P8_12:1
T 45300 48200 5 10 1 1 180 0 1
value=BBB_P8_12
}
C 46200 48400 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 48300 46000 48300 1 0 0
{
T 45950 48350 5 6 0 1 180 0 1
pinnumber=1
T 45950 48350 5 6 0 0 180 0 1
pinseq=1
}
L 46000 48200 46000 48400 3 0 0 0 -1 -1
L 46000 48200 45500 48200 3 0 0 0 -1 -1
L 45500 48200 45400 48300 3 0 0 0 -1 -1
L 45400 48300 45500 48400 3 0 0 0 -1 -1
L 45500 48400 46000 48400 3 0 0 0 -1 -1
T 46100 48100 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 48100 5 10 0 0 180 0 1
device=OUTPUT
T 46200 48400 5 10 0 1 0 0 1
net=BBB_P8_13:1
T 45300 48400 5 10 1 1 180 0 1
value=BBB_P8_13
}
C 46200 48800 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 48700 46000 48700 1 0 0
{
T 45950 48750 5 6 0 1 180 0 1
pinnumber=1
T 45950 48750 5 6 0 0 180 0 1
pinseq=1
}
L 46000 48600 46000 48800 3 0 0 0 -1 -1
L 46000 48600 45500 48600 3 0 0 0 -1 -1
L 45500 48600 45400 48700 3 0 0 0 -1 -1
L 45400 48700 45500 48800 3 0 0 0 -1 -1
L 45500 48800 46000 48800 3 0 0 0 -1 -1
T 46100 48500 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 48500 5 10 0 0 180 0 1
device=OUTPUT
T 46200 48800 5 10 0 1 0 0 1
net=BBB_P8_15:1
T 45300 48800 5 10 1 1 180 0 1
value=BBB_P8_15
}
C 46200 48600 1 180 0 EMBEDDEDoutput-1.sym
[
P 46200 48500 46000 48500 1 0 0
{
T 45950 48550 5 6 0 1 180 0 1
pinnumber=1
T 45950 48550 5 6 0 0 180 0 1
pinseq=1
}
L 46000 48400 46000 48600 3 0 0 0 -1 -1
L 46000 48400 45500 48400 3 0 0 0 -1 -1
L 45500 48400 45400 48500 3 0 0 0 -1 -1
L 45400 48500 45500 48600 3 0 0 0 -1 -1
L 45500 48600 46000 48600 3 0 0 0 -1 -1
T 46100 48300 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 48300 5 10 0 0 180 0 1
device=OUTPUT
T 46200 48600 5 10 0 1 0 0 1
net=BBB_P8_14:1
T 45300 48600 5 10 1 1 180 0 1
value=BBB_P8_14
}
C 46200 49600 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 49600 46000 49600 3 0 0 0 -1 -1
L 45400 49500 45500 49600 3 0 0 0 -1 -1
L 45500 49400 45400 49500 3 0 0 0 -1 -1
L 46000 49400 45500 49400 3 0 0 0 -1 -1
L 46000 49400 46000 49600 3 0 0 0 -1 -1
P 46200 49500 46000 49500 1 0 0
{
T 45950 49550 5 6 0 0 180 0 1
pinseq=1
T 45950 49550 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 49300 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 49300 5 10 0 0 180 0 1
device=OUTPUT
T 46200 49600 5 10 0 1 0 0 1
net=BBB_P8_16:1
T 45300 49600 5 10 1 1 180 0 1
value=BBB_P8_16
}
C 46200 49800 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 49800 46000 49800 3 0 0 0 -1 -1
L 45400 49700 45500 49800 3 0 0 0 -1 -1
L 45500 49600 45400 49700 3 0 0 0 -1 -1
L 46000 49600 45500 49600 3 0 0 0 -1 -1
L 46000 49600 46000 49800 3 0 0 0 -1 -1
P 46200 49700 46000 49700 1 0 0
{
T 45950 49750 5 6 0 0 180 0 1
pinseq=1
T 45950 49750 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 49500 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 49500 5 10 0 0 180 0 1
device=OUTPUT
T 46200 49800 5 10 0 1 0 0 1
net=BBB_P8_17:1
T 45300 49800 5 10 1 1 180 0 1
value=BBB_P8_17
}
C 46200 50000 1 180 0 EMBEDDEDoutput-1.sym
[
L 45500 50000 46000 50000 3 0 0 0 -1 -1
L 45400 49900 45500 50000 3 0 0 0 -1 -1
L 45500 49800 45400 49900 3 0 0 0 -1 -1
L 46000 49800 45500 49800 3 0 0 0 -1 -1
L 46000 49800 46000 50000 3 0 0 0 -1 -1
P 46200 49900 46000 49900 1 0 0
{
T 45950 49950 5 6 0 0 180 0 1
pinseq=1
T 45950 49950 5 6 0 1 180 0 1
pinnumber=1
}
T 46100 49700 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 46100 49700 5 10 0 0 180 0 1
device=OUTPUT
T 46200 50000 5 10 0 1 0 0 1
net=BBB_P8_18:1
T 45300 50000 5 10 1 1 180 0 1
value=BBB_P8_18
}
C 43700 44100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 43500 44100 43500 44300 1 0 0
{
T 43450 44250 5 8 0 1 90 6 1
pinnumber=1
T 43550 44250 5 8 0 1 90 8 1
pinseq=1
T 43500 44300 9 8 0 1 90 0 1
pinlabel=1
T 43500 44300 5 8 0 1 90 2 1
pintype=pas
}
P 43500 45000 43500 44800 1 0 0
{
T 43450 44850 5 8 0 1 90 0 1
pinnumber=2
T 43550 44850 5 8 0 1 90 2 1
pinseq=2
T 43500 44800 9 8 0 1 90 6 1
pinlabel=2
T 43500 44800 5 8 0 1 90 8 1
pintype=pas
}
L 43300 44500 43700 44500 3 0 0 0 -1 -1
L 43300 44600 43700 44600 3 0 0 0 -1 -1
L 43500 44800 43500 44600 3 0 0 0 -1 -1
L 43500 44500 43500 44300 3 0 0 0 -1 -1
T 43000 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 44300 8 10 0 1 90 0 1
refdes=C?
T 42400 44300 5 10 0 0 90 0 1
description=capacitor
T 42600 44300 5 10 0 0 90 0 1
numslots=0
T 42800 44300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 43000 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 43300 44700 5 10 1 1 180 0 1
refdes=C304
T 42800 44300 5 10 0 0 90 0 1
symversion=0.1
T 42800 44300 5 10 1 1 0 0 1
value=0.1uf
T 43700 44100 5 10 0 0 0 0 1
footprint=my_0603
}
C 41900 44100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 41700 44100 41700 44300 1 0 0
{
T 41650 44250 5 8 0 1 90 6 1
pinnumber=1
T 41750 44250 5 8 0 1 90 8 1
pinseq=1
T 41700 44300 9 8 0 1 90 0 1
pinlabel=1
T 41700 44300 5 8 0 1 90 2 1
pintype=pas
}
P 41700 45000 41700 44800 1 0 0
{
T 41650 44850 5 8 0 1 90 0 1
pinnumber=2
T 41750 44850 5 8 0 1 90 2 1
pinseq=2
T 41700 44800 9 8 0 1 90 6 1
pinlabel=2
T 41700 44800 5 8 0 1 90 8 1
pintype=pas
}
L 41500 44500 41900 44500 3 0 0 0 -1 -1
L 41500 44600 41900 44600 3 0 0 0 -1 -1
L 41700 44800 41700 44600 3 0 0 0 -1 -1
L 41700 44500 41700 44300 3 0 0 0 -1 -1
T 41200 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 41400 44300 8 10 0 1 90 0 1
refdes=C?
T 40600 44300 5 10 0 0 90 0 1
description=capacitor
T 40800 44300 5 10 0 0 90 0 1
numslots=0
T 41000 44300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 41200 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 41500 44700 5 10 1 1 180 0 1
refdes=C302
T 41000 44300 5 10 0 0 90 0 1
symversion=0.1
T 41000 44300 5 10 1 1 0 0 1
value=0.1uf
T 41900 44100 5 10 0 0 0 0 1
footprint=my_0603
}
C 44600 44100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 44400 44100 44400 44300 1 0 0
{
T 44350 44250 5 8 0 1 90 6 1
pinnumber=1
T 44450 44250 5 8 0 1 90 8 1
pinseq=1
T 44400 44300 9 8 0 1 90 0 1
pinlabel=1
T 44400 44300 5 8 0 1 90 2 1
pintype=pas
}
P 44400 45000 44400 44800 1 0 0
{
T 44350 44850 5 8 0 1 90 0 1
pinnumber=2
T 44450 44850 5 8 0 1 90 2 1
pinseq=2
T 44400 44800 9 8 0 1 90 6 1
pinlabel=2
T 44400 44800 5 8 0 1 90 8 1
pintype=pas
}
L 44200 44500 44600 44500 3 0 0 0 -1 -1
L 44200 44600 44600 44600 3 0 0 0 -1 -1
L 44400 44800 44400 44600 3 0 0 0 -1 -1
L 44400 44500 44400 44300 3 0 0 0 -1 -1
T 43900 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 44100 44300 8 10 0 1 90 0 1
refdes=C?
T 43300 44300 5 10 0 0 90 0 1
description=capacitor
T 43500 44300 5 10 0 0 90 0 1
numslots=0
T 43700 44300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 43900 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 44200 44700 5 10 1 1 180 0 1
refdes=C305
T 43700 44300 5 10 0 0 90 0 1
symversion=0.1
T 43700 44300 5 10 1 1 0 0 1
value=0.1uf
T 44600 44100 5 10 0 0 0 0 1
footprint=my_0603
}
C 41900 41600 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 41700 41600 41700 41800 1 0 0
{
T 41650 41750 5 8 0 1 90 6 1
pinnumber=1
T 41750 41750 5 8 0 1 90 8 1
pinseq=1
T 41700 41800 9 8 0 1 90 0 1
pinlabel=1
T 41700 41800 5 8 0 1 90 2 1
pintype=pas
}
P 41700 42500 41700 42300 1 0 0
{
T 41650 42350 5 8 0 1 90 0 1
pinnumber=2
T 41750 42350 5 8 0 1 90 2 1
pinseq=2
T 41700 42300 9 8 0 1 90 6 1
pinlabel=2
T 41700 42300 5 8 0 1 90 8 1
pintype=pas
}
L 41500 42000 41900 42000 3 0 0 0 -1 -1
L 41500 42100 41900 42100 3 0 0 0 -1 -1
L 41700 42300 41700 42100 3 0 0 0 -1 -1
L 41700 42000 41700 41800 3 0 0 0 -1 -1
T 41200 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 41400 41800 8 10 0 1 90 0 1
refdes=C?
T 40600 41800 5 10 0 0 90 0 1
description=capacitor
T 40800 41800 5 10 0 0 90 0 1
numslots=0
T 41000 41800 5 10 0 0 90 0 1
symversion=0.1
]
{
T 41200 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 41500 42200 5 10 1 1 180 0 1
refdes=C312
T 41000 41800 5 10 0 0 90 0 1
symversion=0.1
T 41000 41800 5 10 1 1 0 0 1
value=0.1uf
T 41900 41600 5 10 0 0 0 0 1
footprint=my_0603
}
C 42800 41600 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 42600 41600 42600 41800 1 0 0
{
T 42550 41750 5 8 0 1 90 6 1
pinnumber=1
T 42650 41750 5 8 0 1 90 8 1
pinseq=1
T 42600 41800 9 8 0 1 90 0 1
pinlabel=1
T 42600 41800 5 8 0 1 90 2 1
pintype=pas
}
P 42600 42500 42600 42300 1 0 0
{
T 42550 42350 5 8 0 1 90 0 1
pinnumber=2
T 42650 42350 5 8 0 1 90 2 1
pinseq=2
T 42600 42300 9 8 0 1 90 6 1
pinlabel=2
T 42600 42300 5 8 0 1 90 8 1
pintype=pas
}
L 42400 42000 42800 42000 3 0 0 0 -1 -1
L 42400 42100 42800 42100 3 0 0 0 -1 -1
L 42600 42300 42600 42100 3 0 0 0 -1 -1
L 42600 42000 42600 41800 3 0 0 0 -1 -1
T 42100 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 41800 8 10 0 1 90 0 1
refdes=C?
T 41500 41800 5 10 0 0 90 0 1
description=capacitor
T 41700 41800 5 10 0 0 90 0 1
numslots=0
T 41900 41800 5 10 0 0 90 0 1
symversion=0.1
]
{
T 42100 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 42400 42200 5 10 1 1 180 0 1
refdes=C313
T 41900 41800 5 10 0 0 90 0 1
symversion=0.1
T 41900 41800 5 10 1 1 0 0 1
value=0.1uf
T 42800 41600 5 10 0 0 0 0 1
footprint=my_0603
}
C 42800 44100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 42600 44100 42600 44300 1 0 0
{
T 42550 44250 5 8 0 1 90 6 1
pinnumber=1
T 42650 44250 5 8 0 1 90 8 1
pinseq=1
T 42600 44300 9 8 0 1 90 0 1
pinlabel=1
T 42600 44300 5 8 0 1 90 2 1
pintype=pas
}
P 42600 45000 42600 44800 1 0 0
{
T 42550 44850 5 8 0 1 90 0 1
pinnumber=2
T 42650 44850 5 8 0 1 90 2 1
pinseq=2
T 42600 44800 9 8 0 1 90 6 1
pinlabel=2
T 42600 44800 5 8 0 1 90 8 1
pintype=pas
}
L 42400 44500 42800 44500 3 0 0 0 -1 -1
L 42400 44600 42800 44600 3 0 0 0 -1 -1
L 42600 44800 42600 44600 3 0 0 0 -1 -1
L 42600 44500 42600 44300 3 0 0 0 -1 -1
T 42100 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 44300 8 10 0 1 90 0 1
refdes=C?
T 41500 44300 5 10 0 0 90 0 1
description=capacitor
T 41700 44300 5 10 0 0 90 0 1
numslots=0
T 41900 44300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 42100 44300 5 10 0 0 90 0 1
device=CAPACITOR
T 42400 44700 5 10 1 1 180 0 1
refdes=C303
T 41900 44300 5 10 0 0 90 0 1
symversion=0.1
T 41900 44300 5 10 1 1 0 0 1
value=0.1uf
T 42800 44100 5 10 0 0 0 0 1
footprint=my_0603
}
C 41900 42800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 41700 42800 41700 43000 1 0 0
{
T 41650 42950 5 8 0 1 90 6 1
pinnumber=1
T 41750 42950 5 8 0 1 90 8 1
pinseq=1
T 41700 43000 9 8 0 1 90 0 1
pinlabel=1
T 41700 43000 5 8 0 1 90 2 1
pintype=pas
}
P 41700 43700 41700 43500 1 0 0
{
T 41650 43550 5 8 0 1 90 0 1
pinnumber=2
T 41750 43550 5 8 0 1 90 2 1
pinseq=2
T 41700 43500 9 8 0 1 90 6 1
pinlabel=2
T 41700 43500 5 8 0 1 90 8 1
pintype=pas
}
L 41500 43200 41900 43200 3 0 0 0 -1 -1
L 41500 43300 41900 43300 3 0 0 0 -1 -1
L 41700 43500 41700 43300 3 0 0 0 -1 -1
L 41700 43200 41700 43000 3 0 0 0 -1 -1
T 41200 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 41400 43000 8 10 0 1 90 0 1
refdes=C?
T 40600 43000 5 10 0 0 90 0 1
description=capacitor
T 40800 43000 5 10 0 0 90 0 1
numslots=0
T 41000 43000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 41200 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 41500 43400 5 10 1 1 180 0 1
refdes=C307
T 41000 43000 5 10 0 0 90 0 1
symversion=0.1
T 41000 43000 5 10 1 1 0 0 1
value=0.1uf
T 41900 42800 5 10 0 0 0 0 1
footprint=my_0603
}
C 42800 42800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 42600 42800 42600 43000 1 0 0
{
T 42550 42950 5 8 0 1 90 6 1
pinnumber=1
T 42650 42950 5 8 0 1 90 8 1
pinseq=1
T 42600 43000 9 8 0 1 90 0 1
pinlabel=1
T 42600 43000 5 8 0 1 90 2 1
pintype=pas
}
P 42600 43700 42600 43500 1 0 0
{
T 42550 43550 5 8 0 1 90 0 1
pinnumber=2
T 42650 43550 5 8 0 1 90 2 1
pinseq=2
T 42600 43500 9 8 0 1 90 6 1
pinlabel=2
T 42600 43500 5 8 0 1 90 8 1
pintype=pas
}
L 42400 43200 42800 43200 3 0 0 0 -1 -1
L 42400 43300 42800 43300 3 0 0 0 -1 -1
L 42600 43500 42600 43300 3 0 0 0 -1 -1
L 42600 43200 42600 43000 3 0 0 0 -1 -1
T 42100 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 43000 8 10 0 1 90 0 1
refdes=C?
T 41500 43000 5 10 0 0 90 0 1
description=capacitor
T 41700 43000 5 10 0 0 90 0 1
numslots=0
T 41900 43000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 42100 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 42400 43400 5 10 1 1 180 0 1
refdes=C308
T 41900 43000 5 10 0 0 90 0 1
symversion=0.1
T 41900 43000 5 10 1 1 0 0 1
value=0.1uf
T 42800 42800 5 10 0 0 0 0 1
footprint=my_0603
}
C 43700 42800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 43500 42800 43500 43000 1 0 0
{
T 43450 42950 5 8 0 1 90 6 1
pinnumber=1
T 43550 42950 5 8 0 1 90 8 1
pinseq=1
T 43500 43000 9 8 0 1 90 0 1
pinlabel=1
T 43500 43000 5 8 0 1 90 2 1
pintype=pas
}
P 43500 43700 43500 43500 1 0 0
{
T 43450 43550 5 8 0 1 90 0 1
pinnumber=2
T 43550 43550 5 8 0 1 90 2 1
pinseq=2
T 43500 43500 9 8 0 1 90 6 1
pinlabel=2
T 43500 43500 5 8 0 1 90 8 1
pintype=pas
}
L 43300 43200 43700 43200 3 0 0 0 -1 -1
L 43300 43300 43700 43300 3 0 0 0 -1 -1
L 43500 43500 43500 43300 3 0 0 0 -1 -1
L 43500 43200 43500 43000 3 0 0 0 -1 -1
T 43000 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 43000 8 10 0 1 90 0 1
refdes=C?
T 42400 43000 5 10 0 0 90 0 1
description=capacitor
T 42600 43000 5 10 0 0 90 0 1
numslots=0
T 42800 43000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 43000 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 43400 43400 5 10 1 1 180 0 1
refdes=C309
T 42800 43000 5 10 0 0 90 0 1
symversion=0.1
T 42900 43000 5 10 1 1 0 0 1
value=0.1uf
T 43700 42800 5 10 0 0 0 0 1
footprint=my_0603
}
C 44600 42800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 44400 42800 44400 43000 1 0 0
{
T 44350 42950 5 8 0 1 90 6 1
pinnumber=1
T 44450 42950 5 8 0 1 90 8 1
pinseq=1
T 44400 43000 9 8 0 1 90 0 1
pinlabel=1
T 44400 43000 5 8 0 1 90 2 1
pintype=pas
}
P 44400 43700 44400 43500 1 0 0
{
T 44350 43550 5 8 0 1 90 0 1
pinnumber=2
T 44450 43550 5 8 0 1 90 2 1
pinseq=2
T 44400 43500 9 8 0 1 90 6 1
pinlabel=2
T 44400 43500 5 8 0 1 90 8 1
pintype=pas
}
L 44200 43200 44600 43200 3 0 0 0 -1 -1
L 44200 43300 44600 43300 3 0 0 0 -1 -1
L 44400 43500 44400 43300 3 0 0 0 -1 -1
L 44400 43200 44400 43000 3 0 0 0 -1 -1
T 43900 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 44100 43000 8 10 0 1 90 0 1
refdes=C?
T 43300 43000 5 10 0 0 90 0 1
description=capacitor
T 43500 43000 5 10 0 0 90 0 1
numslots=0
T 43700 43000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 43900 43000 5 10 0 0 90 0 1
device=CAPACITOR
T 44200 43400 5 10 1 1 180 0 1
refdes=C310
T 43700 43000 5 10 0 0 90 0 1
symversion=0.1
T 43700 43000 5 10 1 1 0 0 1
value=0.1uf
T 44600 42800 5 10 0 0 0 0 1
footprint=my_0603
}
C 43700 41600 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 43500 42000 43500 41800 3 0 0 0 -1 -1
L 43500 42300 43500 42100 3 0 0 0 -1 -1
L 43300 42100 43700 42100 3 0 0 0 -1 -1
L 43300 42000 43700 42000 3 0 0 0 -1 -1
P 43500 42500 43500 42300 1 0 0
{
T 43450 42350 5 8 0 1 90 0 1
pinnumber=2
T 43550 42350 5 8 0 1 90 2 1
pinseq=2
T 43500 42300 9 8 0 1 90 6 1
pinlabel=2
T 43500 42300 5 8 0 1 90 8 1
pintype=pas
}
P 43500 41600 43500 41800 1 0 0
{
T 43450 41750 5 8 0 1 90 6 1
pinnumber=1
T 43550 41750 5 8 0 1 90 8 1
pinseq=1
T 43500 41800 9 8 0 1 90 0 1
pinlabel=1
T 43500 41800 5 8 0 1 90 2 1
pintype=pas
}
T 42800 41800 5 10 0 0 90 0 1
symversion=0.1
T 42600 41800 5 10 0 0 90 0 1
numslots=0
T 42400 41800 5 10 0 0 90 0 1
description=capacitor
T 43200 41800 8 10 0 1 90 0 1
refdes=C?
T 43000 41800 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 43000 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 42200 5 10 1 1 180 0 1
refdes=C314
T 42800 41800 5 10 0 0 90 0 1
symversion=0.1
T 42800 41800 5 10 1 1 0 0 1
value=0.1uf
T 43700 41600 5 10 0 0 0 0 1
footprint=my_0603
}
C 44600 41600 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 44400 41600 44400 41800 1 0 0
{
T 44350 41750 5 8 0 1 90 6 1
pinnumber=1
T 44450 41750 5 8 0 1 90 8 1
pinseq=1
T 44400 41800 9 8 0 1 90 0 1
pinlabel=1
T 44400 41800 5 8 0 1 90 2 1
pintype=pas
}
P 44400 42500 44400 42300 1 0 0
{
T 44350 42350 5 8 0 1 90 0 1
pinnumber=2
T 44450 42350 5 8 0 1 90 2 1
pinseq=2
T 44400 42300 9 8 0 1 90 6 1
pinlabel=2
T 44400 42300 5 8 0 1 90 8 1
pintype=pas
}
L 44200 42000 44600 42000 3 0 0 0 -1 -1
L 44200 42100 44600 42100 3 0 0 0 -1 -1
L 44400 42300 44400 42100 3 0 0 0 -1 -1
L 44400 42000 44400 41800 3 0 0 0 -1 -1
T 43900 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 44100 41800 8 10 0 1 90 0 1
refdes=C?
T 43300 41800 5 10 0 0 90 0 1
description=capacitor
T 43500 41800 5 10 0 0 90 0 1
numslots=0
T 43700 41800 5 10 0 0 90 0 1
symversion=0.1
]
{
T 43900 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 44300 42200 5 10 1 1 180 0 1
refdes=C315
T 43700 41800 5 10 0 0 90 0 1
symversion=0.1
T 43800 41800 5 10 1 1 0 0 1
value=0.1uf
T 44600 41600 5 10 0 0 0 0 1
footprint=my_0603
}
C 42800 40300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 42600 40300 42600 40500 1 0 0
{
T 42550 40450 5 8 0 1 90 6 1
pinnumber=1
T 42650 40450 5 8 0 1 90 8 1
pinseq=1
T 42600 40500 9 8 0 1 90 0 1
pinlabel=1
T 42600 40500 5 8 0 1 90 2 1
pintype=pas
}
P 42600 41200 42600 41000 1 0 0
{
T 42550 41050 5 8 0 1 90 0 1
pinnumber=2
T 42650 41050 5 8 0 1 90 2 1
pinseq=2
T 42600 41000 9 8 0 1 90 6 1
pinlabel=2
T 42600 41000 5 8 0 1 90 8 1
pintype=pas
}
L 42400 40700 42800 40700 3 0 0 0 -1 -1
L 42400 40800 42800 40800 3 0 0 0 -1 -1
L 42600 41000 42600 40800 3 0 0 0 -1 -1
L 42600 40700 42600 40500 3 0 0 0 -1 -1
T 42100 40500 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 40500 8 10 0 1 90 0 1
refdes=C?
T 41500 40500 5 10 0 0 90 0 1
description=capacitor
T 41700 40500 5 10 0 0 90 0 1
numslots=0
T 41900 40500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 42100 40500 5 10 0 0 90 0 1
device=CAPACITOR
T 42400 40900 5 10 1 1 180 0 1
refdes=C318
T 41900 40500 5 10 0 0 90 0 1
symversion=0.1
T 41900 40500 5 10 1 1 0 0 1
value=0.1uf
T 42800 40300 5 10 0 0 0 0 1
footprint=my_0603
}
C 43700 40300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 43500 40300 43500 40500 1 0 0
{
T 43450 40450 5 8 0 1 90 6 1
pinnumber=1
T 43550 40450 5 8 0 1 90 8 1
pinseq=1
T 43500 40500 9 8 0 1 90 0 1
pinlabel=1
T 43500 40500 5 8 0 1 90 2 1
pintype=pas
}
P 43500 41200 43500 41000 1 0 0
{
T 43450 41050 5 8 0 1 90 0 1
pinnumber=2
T 43550 41050 5 8 0 1 90 2 1
pinseq=2
T 43500 41000 9 8 0 1 90 6 1
pinlabel=2
T 43500 41000 5 8 0 1 90 8 1
pintype=pas
}
L 43300 40700 43700 40700 3 0 0 0 -1 -1
L 43300 40800 43700 40800 3 0 0 0 -1 -1
L 43500 41000 43500 40800 3 0 0 0 -1 -1
L 43500 40700 43500 40500 3 0 0 0 -1 -1
T 43000 40500 5 10 0 0 90 0 1
device=CAPACITOR
T 43200 40500 8 10 0 1 90 0 1
refdes=C?
T 42400 40500 5 10 0 0 90 0 1
description=capacitor
T 42600 40500 5 10 0 0 90 0 1
numslots=0
T 42800 40500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 43000 40500 5 10 0 0 90 0 1
device=CAPACITOR
T 43300 40900 5 10 1 1 180 0 1
refdes=C319
T 42800 40500 5 10 0 0 90 0 1
symversion=0.1
T 42800 40500 5 10 1 1 0 0 1
value=0.1uf
T 43700 40300 5 10 0 0 0 0 1
footprint=my_0603
}
C 44600 40300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 44400 40300 44400 40500 1 0 0
{
T 44350 40450 5 8 0 1 90 6 1
pinnumber=1
T 44450 40450 5 8 0 1 90 8 1
pinseq=1
T 44400 40500 9 8 0 1 90 0 1
pinlabel=1
T 44400 40500 5 8 0 1 90 2 1
pintype=pas
}
P 44400 41200 44400 41000 1 0 0
{
T 44350 41050 5 8 0 1 90 0 1
pinnumber=2
T 44450 41050 5 8 0 1 90 2 1
pinseq=2
T 44400 41000 9 8 0 1 90 6 1
pinlabel=2
T 44400 41000 5 8 0 1 90 8 1
pintype=pas
}
L 44200 40700 44600 40700 3 0 0 0 -1 -1
L 44200 40800 44600 40800 3 0 0 0 -1 -1
L 44400 41000 44400 40800 3 0 0 0 -1 -1
L 44400 40700 44400 40500 3 0 0 0 -1 -1
T 43900 40500 5 10 0 0 90 0 1
device=CAPACITOR
T 44100 40500 8 10 0 1 90 0 1
refdes=C?
T 43300 40500 5 10 0 0 90 0 1
description=capacitor
T 43500 40500 5 10 0 0 90 0 1
numslots=0
T 43700 40500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 43900 40500 5 10 0 0 90 0 1
device=CAPACITOR
T 44200 40900 5 10 1 1 180 0 1
refdes=C320
T 43700 40500 5 10 0 0 90 0 1
symversion=0.1
T 43700 40500 5 10 1 1 0 0 1
value=0.1uf
T 44600 40300 5 10 0 0 0 0 1
footprint=my_0603
}
C 50100 43700 1 90 1 EMBEDDEDoutput-1.sym
[
T 49800 43600 5 10 0 0 90 6 1
device=OUTPUT
L 50100 43000 50100 43500 3 0 0 0 -1 -1
L 50000 42900 50100 43000 3 0 0 0 -1 -1
L 49900 43000 50000 42900 3 0 0 0 -1 -1
L 49900 43500 49900 43000 3 0 0 0 -1 -1
L 49900 43500 50100 43500 3 0 0 0 -1 -1
P 50000 43700 50000 43500 1 0 0
{
T 50050 43450 5 6 0 0 90 6 1
pinseq=1
T 50050 43450 5 6 0 1 90 6 1
pinnumber=1
}
]
{
T 49800 43600 5 10 0 0 90 6 1
device=OUTPUT
T 50100 42800 5 10 1 1 90 6 1
value=LED2
T 50100 43700 5 10 0 1 270 6 1
net=LED2:1
}
C 59100 47000 1 180 1 EMBEDDEDoutput-1.sym
[
L 59800 47000 59300 47000 3 0 0 0 -1 -1
L 59900 46900 59800 47000 3 0 0 0 -1 -1
L 59800 46800 59900 46900 3 0 0 0 -1 -1
L 59300 46800 59800 46800 3 0 0 0 -1 -1
L 59300 46800 59300 47000 3 0 0 0 -1 -1
P 59100 46900 59300 46900 1 0 0
{
T 59350 46950 5 6 0 1 0 2 1
pinnumber=1
T 59350 46950 5 6 0 0 0 2 1
pinseq=1
}
T 59200 46700 5 10 0 0 0 2 1
device=OUTPUT
]
{
T 59200 46700 5 10 0 0 0 2 1
device=OUTPUT
T 59100 47000 5 10 0 1 180 2 1
net=BBB_P9_42:1
T 61000 46800 5 10 1 1 180 2 1
value=BBB_P9_42
}
C 59100 46200 1 180 1 EMBEDDEDoutput-1.sym
[
L 59800 46200 59300 46200 3 0 0 0 -1 -1
L 59900 46100 59800 46200 3 0 0 0 -1 -1
L 59800 46000 59900 46100 3 0 0 0 -1 -1
L 59300 46000 59800 46000 3 0 0 0 -1 -1
L 59300 46000 59300 46200 3 0 0 0 -1 -1
P 59100 46100 59300 46100 1 0 0
{
T 59350 46150 5 6 0 1 0 2 1
pinnumber=1
T 59350 46150 5 6 0 0 0 2 1
pinseq=1
}
T 59200 45900 5 10 0 0 0 2 1
device=OUTPUT
]
{
T 59200 45900 5 10 0 0 0 2 1
device=OUTPUT
T 59100 46200 5 10 0 1 180 2 1
net=BBB_P9_31:1
T 61000 46000 5 10 1 1 180 2 1
value=BBB_P9_31
}
C 59100 46000 1 180 1 EMBEDDEDoutput-1.sym
[
L 59800 46000 59300 46000 3 0 0 0 -1 -1
L 59900 45900 59800 46000 3 0 0 0 -1 -1
L 59800 45800 59900 45900 3 0 0 0 -1 -1
L 59300 45800 59800 45800 3 0 0 0 -1 -1
L 59300 45800 59300 46000 3 0 0 0 -1 -1
P 59100 45900 59300 45900 1 0 0
{
T 59350 45950 5 6 0 0 0 2 1
pinseq=1
T 59350 45950 5 6 0 1 0 2 1
pinnumber=1
}
T 59200 45700 5 10 0 0 0 2 1
device=OUTPUT
]
{
T 59200 45700 5 10 0 0 0 2 1
device=OUTPUT
T 59100 46000 5 10 0 1 180 2 1
net=BBB_P9_30:1
T 61000 45800 5 10 1 1 180 2 1
value=BBB_P9_30
}
C 54300 43700 1 90 1 EMBEDDEDoutput-1.sym
[
P 54200 43700 54200 43500 1 0 0
{
T 54250 43450 5 6 0 0 270 2 1
pinseq=1
T 54250 43450 5 6 0 1 270 2 1
pinnumber=1
}
L 54100 43500 54300 43500 3 0 0 0 -1 -1
L 54100 43500 54100 43000 3 0 0 0 -1 -1
L 54100 43000 54200 42900 3 0 0 0 -1 -1
L 54200 42900 54300 43000 3 0 0 0 -1 -1
L 54300 43000 54300 43500 3 0 0 0 -1 -1
T 54000 43600 5 10 0 0 270 2 1
device=OUTPUT
]
{
T 54000 43600 5 10 0 0 270 2 1
device=OUTPUT
T 54300 43700 5 10 0 1 90 2 1
net=BBB_P9_29:1
T 54100 41800 5 10 1 1 90 2 1
value=BBB_P9_29
}
C 53900 43700 1 90 1 EMBEDDEDoutput-1.sym
[
L 53900 43000 53900 43500 3 0 0 0 -1 -1
L 53800 42900 53900 43000 3 0 0 0 -1 -1
L 53700 43000 53800 42900 3 0 0 0 -1 -1
L 53700 43500 53700 43000 3 0 0 0 -1 -1
L 53700 43500 53900 43500 3 0 0 0 -1 -1
P 53800 43700 53800 43500 1 0 0
{
T 53850 43450 5 6 0 0 270 2 1
pinseq=1
T 53850 43450 5 6 0 1 270 2 1
pinnumber=1
}
T 53600 43600 5 10 0 0 270 2 1
device=OUTPUT
]
{
T 53600 43600 5 10 0 0 270 2 1
device=OUTPUT
T 53900 43700 5 10 0 1 90 2 1
net=BBB_P9_28:1
T 53700 41800 5 10 1 1 90 2 1
value=BBB_P9_28
}
C 53700 43700 1 90 1 EMBEDDEDoutput-1.sym
[
P 53600 43700 53600 43500 1 0 0
{
T 53650 43450 5 6 0 0 270 2 1
pinseq=1
T 53650 43450 5 6 0 1 270 2 1
pinnumber=1
}
L 53500 43500 53700 43500 3 0 0 0 -1 -1
L 53500 43500 53500 43000 3 0 0 0 -1 -1
L 53500 43000 53600 42900 3 0 0 0 -1 -1
L 53600 42900 53700 43000 3 0 0 0 -1 -1
L 53700 43000 53700 43500 3 0 0 0 -1 -1
T 53400 43600 5 10 0 0 270 2 1
device=OUTPUT
]
{
T 53400 43600 5 10 0 0 270 2 1
device=OUTPUT
T 53700 43700 5 10 0 1 90 2 1
net=BBB_P9_27:1
T 53500 41800 5 10 1 1 90 2 1
value=BBB_P9_27
}
C 53300 43700 1 90 1 EMBEDDEDoutput-1.sym
[
L 53300 43000 53300 43500 3 0 0 0 -1 -1
L 53200 42900 53300 43000 3 0 0 0 -1 -1
L 53100 43000 53200 42900 3 0 0 0 -1 -1
L 53100 43500 53100 43000 3 0 0 0 -1 -1
L 53100 43500 53300 43500 3 0 0 0 -1 -1
P 53200 43700 53200 43500 1 0 0
{
T 53250 43450 5 6 0 0 270 2 1
pinseq=1
T 53250 43450 5 6 0 1 270 2 1
pinnumber=1
}
T 53000 43600 5 10 0 0 270 2 1
device=OUTPUT
]
{
T 53000 43600 5 10 0 0 270 2 1
device=OUTPUT
T 53300 43700 5 10 0 1 90 2 1
net=BBB_P9_26:1
T 53100 41800 5 10 1 1 90 2 1
value=BBB_P9_26
}
C 53100 43700 1 90 1 EMBEDDEDoutput-1.sym
[
P 53000 43700 53000 43500 1 0 0
{
T 53050 43450 5 6 0 0 270 2 1
pinseq=1
T 53050 43450 5 6 0 1 270 2 1
pinnumber=1
}
L 52900 43500 53100 43500 3 0 0 0 -1 -1
L 52900 43500 52900 43000 3 0 0 0 -1 -1
L 52900 43000 53000 42900 3 0 0 0 -1 -1
L 53000 42900 53100 43000 3 0 0 0 -1 -1
L 53100 43000 53100 43500 3 0 0 0 -1 -1
T 52800 43600 5 10 0 0 270 2 1
device=OUTPUT
]
{
T 52800 43600 5 10 0 0 270 2 1
device=OUTPUT
T 53100 43700 5 10 0 1 90 2 1
net=BBB_P9_25:1
T 52900 41800 5 10 1 1 90 2 1
value=BBB_P9_25
}
C 52900 43700 1 90 1 EMBEDDEDoutput-1.sym
[
L 52900 43000 52900 43500 3 0 0 0 -1 -1
L 52800 42900 52900 43000 3 0 0 0 -1 -1
L 52700 43000 52800 42900 3 0 0 0 -1 -1
L 52700 43500 52700 43000 3 0 0 0 -1 -1
L 52700 43500 52900 43500 3 0 0 0 -1 -1
P 52800 43700 52800 43500 1 0 0
{
T 52850 43450 5 6 0 0 270 2 1
pinseq=1
T 52850 43450 5 6 0 1 270 2 1
pinnumber=1
}
T 52600 43600 5 10 0 0 270 2 1
device=OUTPUT
]
{
T 52600 43600 5 10 0 0 270 2 1
device=OUTPUT
T 52900 43700 5 10 0 1 90 2 1
net=BBB_P9_24:1
T 52700 41800 5 10 1 1 90 2 1
value=BBB_P9_24
}
C 52700 43700 1 90 1 EMBEDDEDoutput-1.sym
[
P 52600 43700 52600 43500 1 0 0
{
T 52650 43450 5 6 0 0 270 2 1
pinseq=1
T 52650 43450 5 6 0 1 270 2 1
pinnumber=1
}
L 52500 43500 52700 43500 3 0 0 0 -1 -1
L 52500 43500 52500 43000 3 0 0 0 -1 -1
L 52500 43000 52600 42900 3 0 0 0 -1 -1
L 52600 42900 52700 43000 3 0 0 0 -1 -1
L 52700 43000 52700 43500 3 0 0 0 -1 -1
T 52400 43600 5 10 0 0 270 2 1
device=OUTPUT
]
{
T 52400 43600 5 10 0 0 270 2 1
device=OUTPUT
T 52700 43700 5 10 0 1 90 2 1
net=BBB_P9_23:1
T 52500 41800 5 10 1 1 90 2 1
value=BBB_P9_23
}
C 52500 43700 1 90 1 EMBEDDEDoutput-1.sym
[
L 52500 43000 52500 43500 3 0 0 0 -1 -1
L 52400 42900 52500 43000 3 0 0 0 -1 -1
L 52300 43000 52400 42900 3 0 0 0 -1 -1
L 52300 43500 52300 43000 3 0 0 0 -1 -1
L 52300 43500 52500 43500 3 0 0 0 -1 -1
P 52400 43700 52400 43500 1 0 0
{
T 52450 43450 5 6 0 0 270 2 1
pinseq=1
T 52450 43450 5 6 0 1 270 2 1
pinnumber=1
}
T 52200 43600 5 10 0 0 270 2 1
device=OUTPUT
]
{
T 52200 43600 5 10 0 0 270 2 1
device=OUTPUT
T 52500 43700 5 10 0 1 90 2 1
net=BBB_P9_22:1
T 52300 41800 5 10 1 1 90 2 1
value=BBB_P9_22
}
C 51500 43700 1 90 1 EMBEDDEDoutput-1.sym
[
T 51200 43600 5 10 0 0 270 2 1
device=OUTPUT
P 51400 43700 51400 43500 1 0 0
{
T 51450 43450 5 6 0 0 270 2 1
pinseq=1
T 51450 43450 5 6 0 1 270 2 1
pinnumber=1
}
L 51300 43500 51500 43500 3 0 0 0 -1 -1
L 51300 43500 51300 43000 3 0 0 0 -1 -1
L 51300 43000 51400 42900 3 0 0 0 -1 -1
L 51400 42900 51500 43000 3 0 0 0 -1 -1
L 51500 43000 51500 43500 3 0 0 0 -1 -1
]
{
T 51200 43600 5 10 0 0 270 2 1
device=OUTPUT
T 51500 43700 5 10 0 1 90 2 1
net=BBB_P9_21:1
T 51300 41800 5 10 1 1 90 2 1
value=BBB_P9_21
}
C 51100 43700 1 90 1 EMBEDDEDoutput-1.sym
[
T 50800 43600 5 10 0 0 270 2 1
device=OUTPUT
P 51000 43700 51000 43500 1 0 0
{
T 51050 43450 5 6 0 0 270 2 1
pinseq=1
T 51050 43450 5 6 0 1 270 2 1
pinnumber=1
}
L 50900 43500 51100 43500 3 0 0 0 -1 -1
L 50900 43500 50900 43000 3 0 0 0 -1 -1
L 50900 43000 51000 42900 3 0 0 0 -1 -1
L 51000 42900 51100 43000 3 0 0 0 -1 -1
L 51100 43000 51100 43500 3 0 0 0 -1 -1
]
{
T 50800 43600 5 10 0 0 270 2 1
device=OUTPUT
T 51100 43700 5 10 0 1 90 2 1
net=BBB_P9_12:1
T 50900 41800 5 10 1 1 90 2 1
value=BBB_P9_12
}
C 50900 43700 1 90 1 EMBEDDEDoutput-1.sym
[
T 50600 43600 5 10 0 0 270 2 1
device=OUTPUT
P 50800 43700 50800 43500 1 0 0
{
T 50850 43450 5 6 0 0 270 2 1
pinseq=1
T 50850 43450 5 6 0 1 270 2 1
pinnumber=1
}
L 50700 43500 50900 43500 3 0 0 0 -1 -1
L 50700 43500 50700 43000 3 0 0 0 -1 -1
L 50700 43000 50800 42900 3 0 0 0 -1 -1
L 50800 42900 50900 43000 3 0 0 0 -1 -1
L 50900 43000 50900 43500 3 0 0 0 -1 -1
]
{
T 50600 43600 5 10 0 0 270 2 1
device=OUTPUT
T 50900 43700 5 10 0 1 90 2 1
net=BBB_P9_11:1
T 50700 41800 5 10 1 1 90 2 1
value=BBB_P9_11
}
C 50700 43700 1 90 1 EMBEDDEDoutput-1.sym
[
T 50400 43600 5 10 0 0 270 2 1
device=OUTPUT
L 50700 43000 50700 43500 3 0 0 0 -1 -1
L 50600 42900 50700 43000 3 0 0 0 -1 -1
L 50500 43000 50600 42900 3 0 0 0 -1 -1
L 50500 43500 50500 43000 3 0 0 0 -1 -1
L 50500 43500 50700 43500 3 0 0 0 -1 -1
P 50600 43700 50600 43500 1 0 0
{
T 50650 43450 5 6 0 1 270 2 1
pinnumber=1
T 50650 43450 5 6 0 0 270 2 1
pinseq=1
}
]
{
T 50400 43600 5 10 0 0 270 2 1
device=OUTPUT
T 50700 43700 5 10 0 1 90 2 1
net=SYS_RESETn:1
T 50500 41600 5 10 1 1 90 2 1
value=SYS_RESETn
}
C 50300 43700 1 90 1 EMBEDDEDoutput-1.sym
[
T 50000 43600 5 10 0 0 90 6 1
device=OUTPUT
L 50300 43000 50300 43500 3 0 0 0 -1 -1
L 50200 42900 50300 43000 3 0 0 0 -1 -1
L 50100 43000 50200 42900 3 0 0 0 -1 -1
L 50100 43500 50100 43000 3 0 0 0 -1 -1
L 50100 43500 50300 43500 3 0 0 0 -1 -1
P 50200 43700 50200 43500 1 0 0
{
T 50250 43450 5 6 0 1 90 6 1
pinnumber=1
T 50250 43450 5 6 0 0 90 6 1
pinseq=1
}
]
{
T 50000 43600 5 10 0 0 90 6 1
device=OUTPUT
T 50300 42800 5 10 1 1 90 6 1
value=LED3
T 50300 43700 5 10 0 1 270 6 1
net=LED3:1
}
C 50500 43700 1 90 1 EMBEDDEDoutput-1.sym
[
T 50200 43600 5 10 0 0 90 6 1
device=OUTPUT
L 50500 43000 50500 43500 3 0 0 0 -1 -1
L 50400 42900 50500 43000 3 0 0 0 -1 -1
L 50300 43000 50400 42900 3 0 0 0 -1 -1
L 50300 43500 50300 43000 3 0 0 0 -1 -1
L 50300 43500 50500 43500 3 0 0 0 -1 -1
P 50400 43700 50400 43500 1 0 0
{
T 50450 43450 5 6 0 1 90 6 1
pinnumber=1
T 50450 43450 5 6 0 0 90 6 1
pinseq=1
}
]
{
T 50200 43600 5 10 0 0 90 6 1
device=OUTPUT
T 50500 42800 5 10 1 1 90 6 1
value=LED4
T 50500 43700 5 10 0 1 270 6 1
net=LED4:1
}
C 41900 40300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 41700 40300 41700 40500 1 0 0
{
T 41650 40450 5 8 0 1 90 6 1
pinnumber=1
T 41750 40450 5 8 0 1 90 8 1
pinseq=1
T 41700 40500 9 8 0 1 90 0 1
pinlabel=1
T 41700 40500 5 8 0 1 90 2 1
pintype=pas
}
P 41700 41200 41700 41000 1 0 0
{
T 41650 41050 5 8 0 1 90 0 1
pinnumber=2
T 41750 41050 5 8 0 1 90 2 1
pinseq=2
T 41700 41000 9 8 0 1 90 6 1
pinlabel=2
T 41700 41000 5 8 0 1 90 8 1
pintype=pas
}
L 41500 40700 41900 40700 3 0 0 0 -1 -1
L 41500 40800 41900 40800 3 0 0 0 -1 -1
L 41700 41000 41700 40800 3 0 0 0 -1 -1
L 41700 40700 41700 40500 3 0 0 0 -1 -1
T 41200 40500 5 10 0 0 90 0 1
device=CAPACITOR
T 41400 40500 8 10 0 1 90 0 1
refdes=C?
T 40600 40500 5 10 0 0 90 0 1
description=capacitor
T 40800 40500 5 10 0 0 90 0 1
numslots=0
T 41000 40500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 41200 40500 5 10 0 0 90 0 1
device=CAPACITOR
T 41500 40900 5 10 1 1 180 0 1
refdes=C317
T 41000 40500 5 10 0 0 90 0 1
symversion=0.1
T 41000 40500 5 10 1 1 0 0 1
value=0.1uf
T 41900 40300 5 10 0 0 0 0 1
footprint=my_0603
}
C 41000 40300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 40800 40300 40800 40500 1 0 0
{
T 40750 40450 5 8 0 1 90 6 1
pinnumber=1
T 40850 40450 5 8 0 1 90 8 1
pinseq=1
T 40800 40500 9 8 0 1 90 0 1
pinlabel=1
T 40800 40500 5 8 0 1 90 2 1
pintype=pas
}
P 40800 41200 40800 41000 1 0 0
{
T 40750 41050 5 8 0 1 90 0 1
pinnumber=2
T 40850 41050 5 8 0 1 90 2 1
pinseq=2
T 40800 41000 9 8 0 1 90 6 1
pinlabel=2
T 40800 41000 5 8 0 1 90 8 1
pintype=pas
}
L 40600 40700 41000 40700 3 0 0 0 -1 -1
L 40600 40800 41000 40800 3 0 0 0 -1 -1
L 40800 41000 40800 40800 3 0 0 0 -1 -1
L 40800 40700 40800 40500 3 0 0 0 -1 -1
T 40300 40500 5 10 0 0 90 0 1
device=CAPACITOR
T 40500 40500 8 10 0 1 90 0 1
refdes=C?
T 39700 40500 5 10 0 0 90 0 1
description=capacitor
T 39900 40500 5 10 0 0 90 0 1
numslots=0
T 40100 40500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 40300 40500 5 10 0 0 90 0 1
device=CAPACITOR
T 40600 40900 5 10 1 1 180 0 1
refdes=C316
T 40100 40500 5 10 0 0 90 0 1
symversion=0.1
T 40100 40500 5 10 1 1 0 0 1
value=0.1uf
T 41000 40300 5 10 0 0 0 0 1
footprint=my_0603
}
C 41000 41600 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 40800 41600 40800 41800 1 0 0
{
T 40750 41750 5 8 0 1 90 6 1
pinnumber=1
T 40850 41750 5 8 0 1 90 8 1
pinseq=1
T 40800 41800 9 8 0 1 90 0 1
pinlabel=1
T 40800 41800 5 8 0 1 90 2 1
pintype=pas
}
P 40800 42500 40800 42300 1 0 0
{
T 40750 42350 5 8 0 1 90 0 1
pinnumber=2
T 40850 42350 5 8 0 1 90 2 1
pinseq=2
T 40800 42300 9 8 0 1 90 6 1
pinlabel=2
T 40800 42300 5 8 0 1 90 8 1
pintype=pas
}
L 40600 42000 41000 42000 3 0 0 0 -1 -1
L 40600 42100 41000 42100 3 0 0 0 -1 -1
L 40800 42300 40800 42100 3 0 0 0 -1 -1
L 40800 42000 40800 41800 3 0 0 0 -1 -1
T 40300 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 40500 41800 8 10 0 1 90 0 1
refdes=C?
T 39700 41800 5 10 0 0 90 0 1
description=capacitor
T 39900 41800 5 10 0 0 90 0 1
numslots=0
T 40100 41800 5 10 0 0 90 0 1
symversion=0.1
]
{
T 40300 41800 5 10 0 0 90 0 1
device=CAPACITOR
T 40600 42200 5 10 1 1 180 0 1
refdes=C311
T 40100 41800 5 10 0 0 90 0 1
symversion=0.1
T 40100 41800 5 10 1 1 0 0 1
value=0.1uf
T 41000 41600 5 10 0 0 0 0 1
footprint=my_0603
}
