
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120407                       # Number of seconds simulated
sim_ticks                                120406668060                       # Number of ticks simulated
final_tick                               1178265489373                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85610                       # Simulator instruction rate (inst/s)
host_op_rate                                   108190                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3116277                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906608                       # Number of bytes of host memory used
host_seconds                                 38637.99                       # Real time elapsed on the host
sim_insts                                  3307781023                       # Number of instructions simulated
sim_ops                                    4180236750                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2202752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1106176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       521344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3835136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1680384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1680384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17209                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8642                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4073                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29962                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13128                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13128                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18294269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9187000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4329860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31851525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40396                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13955905                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13955905                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13955905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18294269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9187000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4329860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45807430                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144545821                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23180020                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19088965                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933364                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9419797                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672381                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87760                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104500028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128044150                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23180020                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109935                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6261412                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5584651                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106804                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141573569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114380742     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2785535      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361709      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380108      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2272514      1.61%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124672      0.79%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778888      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1976136      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513265      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141573569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160365                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885838                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103325588                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7004349                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26843990                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110046                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4289587                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732133                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6477                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154443646                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51274                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4289587                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103843087                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4342249                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1496556                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26426905                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1175177                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152985753                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2239                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        404274                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623400                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        21499                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214034076                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713063298                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713063298                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45774851                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33896                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17874                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3812685                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308324                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1699992                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149121564                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33896                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139193989                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108477                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25160546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57091572                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1852                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141573569                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983192                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582057                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84189279     59.47%     59.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23734506     16.76%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11952136      8.44%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807641      5.51%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908799      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701861      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063571      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119847      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95929      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141573569                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977054     74.81%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156698     12.00%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172244     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114960723     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011834      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360736     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844674      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139193989                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.962975                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305996                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009383                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421376020                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174316685                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135078291                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140499985                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       199916                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975475                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          688                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160098                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          595                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4289587                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3649336                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       255044                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149155460                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164281                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187604                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901768                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17874                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        203324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13116                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          688                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235502                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136818766                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112096                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375223                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955126                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295335                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843030                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946543                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135084378                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135078291                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81512979                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221131890                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934502                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368617                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26742143                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958331                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137283982                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88180514     64.23%     64.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22509337     16.40%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810261      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816762      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765138      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538128      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563101      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093955      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006786      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137283982                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006786                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283441255                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302617956                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2972252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445458                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445458                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691822                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691822                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618265386                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186388953                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145817795                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144545821                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22332828                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18408046                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1993613                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9156067                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8564035                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2344833                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88324                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108853201                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122660431                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22332828                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10908868                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25639597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5897879                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3420337                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12627347                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1650154                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141784043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.062364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116144446     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1334005      0.94%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1887719      1.33%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2476560      1.75%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2777635      1.96%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2067029      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1189636      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1752399      1.24%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12154614      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141784043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154503                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.848592                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107652671                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5020779                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25181866                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58052                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3870674                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3569269                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148027663                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3870674                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108394858                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1070916                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2614857                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24500632                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1332100                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     147048322                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          977                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        268109                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       550874                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          802                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    205059986                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    686967264                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    686967264                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167600605                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37459381                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38975                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22614                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4025019                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13976643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7262462                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119616                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1579133                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142928740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38920                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133784428                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26718                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20531448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48404612                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141784043                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.943579                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504692                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85172125     60.07%     60.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22801789     16.08%     76.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12634240      8.91%     85.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8140432      5.74%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7478610      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2979000      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1811003      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       517347      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       249497      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141784043                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64414     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94486     33.37%     56.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       124244     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112320750     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2039863      1.52%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16361      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12201326      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7206128      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133784428                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.925550                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             283144                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002116                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    409662761                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    163499440                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131227274                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134067572                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       326601                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2916799                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       173509                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3870674                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         806950                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       109302                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142967660                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1323997                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13976643                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7262462                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22560                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1172244                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1124820                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2297064                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131973201                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12034701                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1811227                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19239372                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18494263                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7204671                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.913020                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131227527                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131227274                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76865512                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        208795224                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.907859                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368138                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98155184                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120636967                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22339295                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2026382                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137913369                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.874730                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682261                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89011986     64.54%     64.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23512609     17.05%     81.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9234230      6.70%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4751980      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4145255      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1992034      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1725736      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       811960      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2727579      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137913369                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98155184                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120636967                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18148797                       # Number of memory references committed
system.switch_cpus1.commit.loads             11059844                       # Number of loads committed
system.switch_cpus1.commit.membars              16360                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17302169                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108737865                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2461511                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2727579                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278162052                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289823243                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2761778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98155184                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120636967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98155184                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.472625                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.472625                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.679059                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.679059                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       594669222                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182066399                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138655063                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32720                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144545821                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24246214                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19658907                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2069102                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9770910                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9319713                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2608075                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95914                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105844716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132591533                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24246214                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11927788                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29166163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6737186                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2684107                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12362925                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1623253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142336651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113170488     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2047202      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3753997      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3406652      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2171541      1.53%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1781539      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1029485      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1079423      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13896324      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142336651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167741                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.917298                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104767613                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4094589                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28789871                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48773                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4635799                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4195790                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5870                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160387880                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        46429                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4635799                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105617836                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1109774                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1779661                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27969408                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1224167                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158606807                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        233423                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       527986                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224328727                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    738548848                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    738548848                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177641399                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46687328                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34983                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17492                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4397444                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15031706                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7468108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85273                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1674678                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155616418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34984                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144640176                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       162848                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27269253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59769124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    142336651                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016184                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.561055                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81757569     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24925330     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13113727      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7577023      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8386641      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3113238      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2765476      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       530463      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       167184      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142336651                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         579421     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119116     14.16%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142607     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121794578     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2046658      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17491      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13352125      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7429324      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144640176                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000653                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             841144                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    432620995                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182920871                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141459172                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145481320                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       281156                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3451308                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       132051                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4635799                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         716646                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       110377                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155651402                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62576                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15031706                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7468108                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17492                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         95718                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1149482                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1158731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2308213                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142255960                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12825005                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2384216                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20253963                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20244182                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7428958                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.984158                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141589840                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141459172                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82541358                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231807820                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978646                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356077                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103457807                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127386624                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28265168                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2089475                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137700852                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.925097                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694890                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85302196     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24271799     17.63%     79.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12058293      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4102576      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5050676      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1769999      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1246560      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1031572      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2867181      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137700852                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103457807                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127386624                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18916455                       # Number of memory references committed
system.switch_cpus2.commit.loads             11580398                       # Number of loads committed
system.switch_cpus2.commit.membars              17492                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18386887                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114765520                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2627303                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2867181                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           290485463                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          315939555                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2209170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103457807                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127386624                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103457807                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.397148                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.397148                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715744                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715744                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       640510606                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197998420                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149507705                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34984                       # number of misc regfile writes
system.l20.replacements                         17219                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679166                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27459                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.733821                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.708183                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.890228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5860.620296                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4361.781293                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001339                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000380                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.572326                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425955                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80421                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80421                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18592                       # number of Writeback hits
system.l20.Writeback_hits::total                18592                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80421                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80421                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80421                       # number of overall hits
system.l20.overall_hits::total                  80421                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17209                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17219                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17209                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17219                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17209                       # number of overall misses
system.l20.overall_misses::total                17219                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2407211                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4900048702                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4902455913                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2407211                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4900048702                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4902455913                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2407211                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4900048702                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4902455913                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97630                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97640                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18592                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18592                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97630                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97640                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97630                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97640                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176268                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176352                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176268                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176352                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176268                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176352                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 240721.100000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 284737.561857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 284711.999129                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 240721.100000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 284737.561857                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 284711.999129                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 240721.100000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 284737.561857                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 284711.999129                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4267                       # number of writebacks
system.l20.writebacks::total                     4267                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17209                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17219                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17209                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17219                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17209                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17219                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1787415                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3834444772                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3836232187                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1787415                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3834444772                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3836232187                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1787415                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3834444772                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3836232187                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176268                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176352                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176268                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176352                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176268                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176352                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178741.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222816.245685                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 222790.649109                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 178741.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 222816.245685                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 222790.649109                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 178741.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 222816.245685                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 222790.649109                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8657                       # number of replacements
system.l21.tagsinuse                     10239.975945                       # Cycle average of tags in use
system.l21.total_refs                          554365                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18897                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.336138                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          564.195723                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.012607                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3705.042099                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5961.725516                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055097                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000880                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.361821                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.582200                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42793                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42793                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25060                       # number of Writeback hits
system.l21.Writeback_hits::total                25060                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42793                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42793                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42793                       # number of overall hits
system.l21.overall_hits::total                  42793                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8637                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8651                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8642                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8656                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8642                       # number of overall misses
system.l21.overall_misses::total                 8656                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3441255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2388002660                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2391443915                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1471542                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1471542                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3441255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2389474202                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2392915457                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3441255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2389474202                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2392915457                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51430                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51444                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25060                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25060                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51435                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51449                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51435                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51449                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167937                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168163                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168018                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168244                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168018                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168244                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 245803.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 276485.198564                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 276435.546758                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 294308.400000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 294308.400000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 245803.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 276495.510530                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 276445.870726                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 245803.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 276495.510530                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 276445.870726                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5779                       # number of writebacks
system.l21.writebacks::total                     5779                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8637                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8651                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8642                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8656                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8642                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8656                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2575031                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1853038607                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1855613638                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1162373                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1162373                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2575031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1854200980                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1856776011                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2575031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1854200980                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1856776011                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167937                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168163                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168018                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168244                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168018                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168244                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 183930.785714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 214546.556327                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 214497.010519                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 232474.600000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 232474.600000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 183930.785714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 214556.928952                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 214507.394986                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 183930.785714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 214556.928952                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 214507.394986                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4087                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          396374                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16375                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.206046                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          491.176821                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.264768                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1989.817811                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9793.740600                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.039972                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001079                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.161932                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.797017                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36218                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36218                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10897                       # number of Writeback hits
system.l22.Writeback_hits::total                10897                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36218                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36218                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36218                       # number of overall hits
system.l22.overall_hits::total                  36218                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4073                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4087                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4073                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4087                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4073                       # number of overall misses
system.l22.overall_misses::total                 4087                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3716806                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1162885734                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1166602540                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3716806                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1162885734                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1166602540                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3716806                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1162885734                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1166602540                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40291                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40305                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10897                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10897                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40291                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40305                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40291                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40305                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101090                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101402                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101090                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101402                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101090                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101402                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 265486.142857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 285510.860300                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 285442.265721                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 265486.142857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 285510.860300                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 285442.265721                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 265486.142857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 285510.860300                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 285442.265721                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3082                       # number of writebacks
system.l22.writebacks::total                     3082                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4073                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4087                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4073                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4087                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4073                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4087                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2848882                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    910670936                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    913519818                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2848882                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    910670936                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    913519818                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2848882                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    910670936                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    913519818                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101090                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101402                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101090                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101402                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101090                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101402                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203491.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 223587.266388                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 223518.428676                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 203491.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 223587.266388                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 223518.428676                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 203491.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 223587.266388                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 223518.428676                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.832645                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114455                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840208.100000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.832645                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015757                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881142                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106794                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106794                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106794                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106794                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106794                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106794                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2595211                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2595211                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2595211                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2595211                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2595211                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2595211                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106804                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106804                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106804                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106804                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 259521.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 259521.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 259521.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 259521.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 259521.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 259521.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2490211                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2490211                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2490211                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2490211                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2490211                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2490211                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 249021.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 249021.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 249021.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 249021.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 249021.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 249021.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97630                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225339                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97886                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1953.551468                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520100                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479900                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916094                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083906                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960649                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960649                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17416                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17416                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670079                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670079                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670079                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670079                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       406835                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       406835                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       406930                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        406930                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       406930                       # number of overall misses
system.cpu0.dcache.overall_misses::total       406930                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45075438486                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45075438486                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15253841                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15253841                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45090692327                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45090692327                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45090692327                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45090692327                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19077009                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19077009                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19077009                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19077009                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035789                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035789                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021331                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021331                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021331                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021331                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110795.380157                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110795.380157                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 160566.747368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 160566.747368                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110806.999550                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110806.999550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110806.999550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110806.999550                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18592                       # number of writebacks
system.cpu0.dcache.writebacks::total            18592                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309205                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309205                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309300                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309300                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97630                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97630                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97630                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97630                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10378823561                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10378823561                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10378823561                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10378823561                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10378823561                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10378823561                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008589                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008589                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005118                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005118                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005118                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005118                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106307.728782                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106307.728782                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106307.728782                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106307.728782                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106307.728782                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106307.728782                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995914                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015850752                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043965.295775                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995914                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12627331                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12627331                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12627331                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12627331                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12627331                       # number of overall hits
system.cpu1.icache.overall_hits::total       12627331                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4239069                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4239069                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4239069                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4239069                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4239069                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4239069                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12627347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12627347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12627347                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12627347                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12627347                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12627347                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 264941.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 264941.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 264941.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 264941.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 264941.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 264941.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3557455                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3557455                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3557455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3557455                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3557455                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3557455                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 254103.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 254103.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 254103.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 254103.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 254103.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 254103.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51435                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172515857                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51691                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3337.444758                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.221261                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.778739                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911021                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088979                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8960951                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8960951                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7052106                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7052106                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17279                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17279                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16360                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16013057                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16013057                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16013057                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16013057                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       149434                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       149434                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3138                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3138                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152572                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152572                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152572                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152572                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18506975962                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18506975962                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    679100496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    679100496                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19186076458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19186076458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19186076458                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19186076458                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9110385                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9110385                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7055244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7055244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16165629                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16165629                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16165629                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16165629                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016403                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016403                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000445                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000445                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009438                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009438                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009438                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009438                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123847.156350                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123847.156350                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 216411.885277                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 216411.885277                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 125750.966481                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125750.966481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 125750.966481                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125750.966481                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1261455                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 157681.875000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25060                       # number of writebacks
system.cpu1.dcache.writebacks::total            25060                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        98004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        98004                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3133                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3133                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       101137                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       101137                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       101137                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       101137                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51430                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51430                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51435                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51435                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51435                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51435                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5261003220                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5261003220                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1513042                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1513042                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5262516262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5262516262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5262516262                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5262516262                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003182                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003182                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102294.443321                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102294.443321                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 302608.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 302608.400000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102313.915855                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102313.915855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102313.915855                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102313.915855                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996706                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015322782                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192921.775378                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996706                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12362908                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12362908                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12362908                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12362908                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12362908                       # number of overall hits
system.cpu2.icache.overall_hits::total       12362908                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4726396                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4726396                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4726396                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4726396                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4726396                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4726396                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12362925                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12362925                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12362925                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12362925                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12362925                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12362925                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 278023.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 278023.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 278023.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 278023.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 278023.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 278023.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3835206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3835206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3835206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3835206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3835206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3835206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 273943.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 273943.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40291                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169082149                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40547                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4170.028584                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.892678                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.107322                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905831                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094169                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9645752                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9645752                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7301649                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7301649                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17492                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17492                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17492                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17492                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16947401                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16947401                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16947401                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16947401                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122040                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122040                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122040                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122040                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122040                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122040                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14028086356                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14028086356                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14028086356                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14028086356                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14028086356                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14028086356                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9767792                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9767792                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7301649                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7301649                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17069441                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17069441                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17069441                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17069441                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012494                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007150                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007150                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007150                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007150                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114946.626975                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114946.626975                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114946.626975                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114946.626975                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114946.626975                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114946.626975                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10897                       # number of writebacks
system.cpu2.dcache.writebacks::total            10897                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81749                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81749                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81749                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81749                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81749                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81749                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40291                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40291                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40291                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40291                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40291                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40291                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3552672446                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3552672446                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3552672446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3552672446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3552672446                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3552672446                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88175.335584                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88175.335584                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88175.335584                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88175.335584                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88175.335584                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88175.335584                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
