#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x100ea8a60 .scope module, "tb_pwm_gen" "tb_pwm_gen" 2 3;
 .timescale -9 -12;
v0xc1f0503c0_0 .var "clk", 0 0;
v0xc1f050460_0 .var "compare1", 15 0;
v0xc1f050500_0 .var "compare2", 15 0;
v0xc1f0505a0_0 .var "count_val", 15 0;
v0xc1f050640_0 .var "functions", 7 0;
v0xc1f0506e0_0 .var "period", 15 0;
v0xc1f050780_0 .var "pwm_en", 0 0;
v0xc1f050820_0 .net "pwm_out", 0 0, v0xc1f0500a0_0;  1 drivers
v0xc1f0508c0_0 .var "rst_n", 0 0;
S_0x100ea8be0 .scope module, "dut" "pwm_gen" 2 18, 3 1 0, S_0x100ea8a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pwm_en";
    .port_info 3 /INPUT 16 "period";
    .port_info 4 /INPUT 8 "functions";
    .port_info 5 /INPUT 16 "compare1";
    .port_info 6 /INPUT 16 "compare2";
    .port_info 7 /INPUT 16 "count_val";
    .port_info 8 /OUTPUT 1 "pwm_out";
v0x100ead2c0_0 .net "align_lr", 0 0, L_0x100eb3610;  1 drivers
v0x100ead360_0 .net "clk", 0 0, v0xc1f0503c0_0;  1 drivers
v0x100ead400_0 .net "compare1", 15 0, v0xc1f050460_0;  1 drivers
v0x100ead4a0_0 .net "compare2", 15 0, v0xc1f050500_0;  1 drivers
v0x100ead540_0 .net "count_val", 15 0, v0xc1f0505a0_0;  1 drivers
v0x100eb2690_0 .net "functions", 7 0, v0xc1f050640_0;  1 drivers
v0x100eb2730_0 .net "period", 15 0, v0xc1f0506e0_0;  1 drivers
v0xc1f050000_0 .net "pwm_en", 0 0, v0xc1f050780_0;  1 drivers
v0xc1f0500a0_0 .var "pwm_out", 0 0;
v0xc1f050140_0 .net "rst_n", 0 0, v0xc1f0508c0_0;  1 drivers
v0xc1f0501e0_0 .net "unaligned", 0 0, L_0x100eb2820;  1 drivers
E_0xc1ec54180/0 .event negedge, v0xc1f050140_0;
E_0xc1ec54180/1 .event posedge, v0x100ead360_0;
E_0xc1ec54180 .event/or E_0xc1ec54180/0, E_0xc1ec54180/1;
L_0x100eb2820 .part v0xc1f050640_0, 1, 1;
L_0x100eb3610 .part v0xc1f050640_0, 0, 1;
S_0x100eb3490 .scope task, "run_counter" "run_counter" 2 34, 2 34 0, S_0x100ea8a60;
 .timescale -9 -12;
v0xc1f050280_0 .var/i "cycles", 31 0;
v0xc1f050320_0 .var/i "i", 31 0;
E_0xc1ec541c0 .event posedge, v0x100ead360_0;
TD_tb_pwm_gen.run_counter ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc1f050320_0, 0, 32;
T_0.0 ;
    %load/vec4 v0xc1f050320_0;
    %load/vec4 v0xc1f050280_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0xc1ec541c0;
    %load/vec4 v0xc1f0505a0_0;
    %load/vec4 v0xc1f0506e0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0xc1f0505a0_0;
    %addi 1, 0, 16;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0xc1f0505a0_0, 0;
    %load/vec4 v0xc1f050320_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc1f050320_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x100ea8be0;
T_1 ;
    %wait E_0xc1ec54180;
    %load/vec4 v0xc1f050140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc1f0500a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xc1f050000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xc1f0500a0_0;
    %assign/vec4 v0xc1f0500a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x100ead540_0;
    %load/vec4 v0x100eb2730_0;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0xc1f0501e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x100ead2c0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0xc1f0500a0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc1f0500a0_0, 0;
T_1.7 ;
T_1.4 ;
    %load/vec4 v0xc1f0501e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x100ead540_0;
    %load/vec4 v0x100ead400_0;
    %cmp/e;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0xc1f0500a0_0;
    %inv;
    %assign/vec4 v0xc1f0500a0_0, 0;
T_1.12 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x100ead540_0;
    %load/vec4 v0x100ead400_0;
    %cmp/e;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc1f0500a0_0, 0;
T_1.14 ;
    %load/vec4 v0x100ead540_0;
    %load/vec4 v0x100ead4a0_0;
    %cmp/e;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc1f0500a0_0, 0;
T_1.16 ;
T_1.11 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x100ea8a60;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0xc1f0503c0_0;
    %inv;
    %store/vec4 v0xc1f0503c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x100ea8a60;
T_3 ;
    %vpi_call 2 45 "$dumpfile", "pwm_gen.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x100ea8a60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc1f0503c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc1f0508c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc1f050780_0, 0, 1;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0xc1f0506e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc1f050640_0, 0, 8;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0xc1f050460_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0xc1f050500_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc1f0505a0_0, 0, 16;
    %pushi/vec4 3, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc1ec541c0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc1f0508c0_0, 0, 1;
    %vpi_call 2 63 "$display", "\012[TEST 1] PWM Aliniat Stanga" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc1f050640_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc1f050780_0, 0, 1;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0xc1f050280_0, 0, 32;
    %fork TD_tb_pwm_gen.run_counter, S_0x100eb3490;
    %join;
    %vpi_call 2 73 "$display", "\012[TEST 2] PWM Aliniat Dreapta" {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xc1f050640_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc1f0505a0_0, 0, 16;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0xc1f050280_0, 0, 32;
    %fork TD_tb_pwm_gen.run_counter, S_0x100eb3490;
    %join;
    %vpi_call 2 83 "$display", "\012[TEST 3] PWM Nealiniat" {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0xc1f050640_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xc1f0505a0_0, 0, 16;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0xc1f050280_0, 0, 32;
    %fork TD_tb_pwm_gen.run_counter, S_0x100eb3490;
    %join;
    %vpi_call 2 90 "$display", "\012=== SIMULARE TERMINAT\304\202 ===\012" {0 0 0};
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_pwm_gen.v";
    "pwm_gen.v";
