# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USUARIO\ WINDOWS/Desktop/Proyecto\ de\ Grado/Test_cordic/rtl {C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:50 on Aug 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl" C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v 
# -- Compiling module signed_shifter
# -- Compiling module rotator
# -- Compiling module cordic
# 
# Top level modules:
# 	cordic
# End time: 23:31:50 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USUARIO\ WINDOWS/Desktop/Proyecto\ de\ Grado/Test_cordic {C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:50 on Aug 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic" C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 23:31:50 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USUARIO\ WINDOWS/Desktop/Proyecto\ de\ Grado/Test_cordic/simulation/modelsim {C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:50 on Aug 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/simulation/modelsim" C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 23:31:50 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 23:31:50 on Aug 05,2021
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.cordic
# Loading work.rotator
# Loading work.signed_shifter
# ** Warning: (vsim-3015) C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v(205): [PCDPC] - Port size (4) does not match connection size (5) for port 'i'. The port definition is at: C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v(163).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/U1/cordic_u0/U/x_shifter File: C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v
# ** Warning: (vsim-3015) C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v(206): [PCDPC] - Port size (4) does not match connection size (5) for port 'i'. The port definition is at: C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v(163).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/U1/cordic_u0/U/y_shifter File: C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
restart
# ** Warning: (vsim-3015) C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v(205): [PCDPC] - Port size (4) does not match connection size (5) for port 'i'. The port definition is at: C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v(163).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/U1/cordic_u0/U/x_shifter File: C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v
# ** Warning: (vsim-3015) C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v(206): [PCDPC] - Port size (4) does not match connection size (5) for port 'i'. The port definition is at: C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v(163).
#    Time: 0 ps  Iteration: 0  Instance: /TB_SYSTEM/U1/cordic_u0/U/y_shifter File: C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_cordic/rtl/core_cordic.v
run
# Running testbench
run
run
run
run
run
run
run
run
# End time: 23:32:30 on Aug 05,2021, Elapsed time: 0:00:40
# Errors: 0, Warnings: 4
