{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466005878162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466005878164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:51:18 2016 " "Processing started: Wed Jun 15 17:51:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466005878164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466005878164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466005878164 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466005878368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "../src/wb_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/wb_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/tmp.arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/adrian/Documentos/ace-synth/src/tmp.arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.v" "" { Text "/home/adrian/Documentos/ace-synth/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../src/multiplexer.v" "" { Text "/home/adrian/Documentos/ace-synth/src/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/example.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/example.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_example " "Found entity 1: my_example" {  } { { "../src/example.v" "" { Text "/home/adrian/Documentos/ace-synth/src/example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878435 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(60) " "Verilog HDL information at cache.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cache.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cache.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1466005878436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../src/cache.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/ace.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/ace.v" { { "Info" "ISGN_ENTITY_NAME" "1 ace " "Found entity 1: ace" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_delay " "Found entity 1: clock_delay" {  } { { "../src/clock_delay.v" "" { Text "/home/adrian/Documentos/ace-synth/src/clock_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ace-top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ace-top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ace-top " "Found entity 1: ace-top" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/timer.v" "" { Text "/home/adrian/Documentos/ace-synth/src/timer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878443 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_ctrl.v(114) " "Verilog HDL information at io_ctrl.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1466005878444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/io_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/io_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_ctrl " "Found entity 1: io_ctrl" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/7segments_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/7segments_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments_converter " "Found entity 1: segments_converter" {  } { { "../src/7segments_converter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/7segments_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/reseter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/reseter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reseter " "Found entity 1: reseter" {  } { { "../src/reseter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/reseter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878448 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/flipflop.v " "Can't analyze file -- file ../src/flipflop.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1466005878449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/hazard_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/hazard_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_ctrl " "Found entity 1: hazard_ctrl" {  } { { "../src/hazard_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/hazard_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/forward_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/forward_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctrl " "Found entity 1: forward_ctrl" {  } { { "../src/forward_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/forward_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/adrian/Documentos/ace-synth/src/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "../src/flow_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/flow_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_is_branch_out cpu.v(40) " "Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for \"mem_stage_is_branch_out\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005878460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_write_probe cpu.v(71) " "Verilog HDL Implicit Net warning at cpu.v(71): created implicit net for \"wb_stage_write_probe\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005878461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_mem_to_reg cpu.v(81) " "Verilog HDL Implicit Net warning at cpu.v(81): created implicit net for \"mem_stage_mem_to_reg\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005878461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_stage_is_jump cpu.v(134) " "Verilog HDL Implicit Net warning at cpu.v(134): created implicit net for \"ex_stage_is_jump\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005878461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_stage_reg_write_out cpu.v(208) " "Verilog HDL Implicit Net warning at cpu.v(208): created implicit net for \"id_stage_reg_write_out\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005878461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ace-top " "Elaborating entity \"ace-top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466005878519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ace ace:inst " "Elaborating entity \"ace\" for hierarchy \"ace:inst\"" {  } { { "ace-top.bdf" "inst" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878523 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[8\] ace.v(29) " "Output port \"ledg\[8\]\" at ace.v(29) has no driver" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466005878525 "|ace-top|ace:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_delay ace:inst\|clock_delay:clock_delay " "Elaborating entity \"clock_delay\" for hierarchy \"ace:inst\|clock_delay:clock_delay\"" {  } { { "../src/ace.v" "clock_delay" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reseter ace:inst\|reseter:reseter " "Elaborating entity \"reseter\" for hierarchy \"ace:inst\|reseter:reseter\"" {  } { { "../src/ace.v" "reseter" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu ace:inst\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"ace:inst\|cpu:cpu\"" {  } { { "../src/ace.v" "cpu" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878529 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[17..15\] cpu.v(20) " "Output port \"ledr\[17..15\]\" at cpu.v(20) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466005878539 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[13..0\] cpu.v(20) " "Output port \"ledr\[13..0\]\" at cpu.v(20) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466005878539 "|ace-top|ace:inst|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_ctrl ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl " "Elaborating entity \"flow_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl\"" {  } { { "../src/cpu.v" "flow_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_ctrl ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl " "Elaborating entity \"forward_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl\"" {  } { { "../src/cpu.v" "forward_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_ctrl ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl " "Elaborating entity \"hazard_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl\"" {  } { { "../src/cpu.v" "hazard_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter ace:inst\|cpu:cpu\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"ace:inst\|cpu:cpu\|arbiter:arbiter\"" {  } { { "../src/cpu.v" "arbiter" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878570 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878573 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_write_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_data_write_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ic_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"ic_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"dc_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage ace:inst\|cpu:cpu\|if_stage:if_stage " "Elaborating entity \"if_stage\" for hierarchy \"ace:inst\|cpu:cpu\|if_stage:if_stage\"" {  } { { "../src/cpu.v" "if_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(36) " "Verilog HDL assignment warning at if_stage.v(36): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(61) " "Verilog HDL assignment warning at if_stage.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(66) " "Verilog HDL assignment warning at if_stage.v(66): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(76) " "Verilog HDL assignment warning at if_stage.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(80) " "Verilog HDL assignment warning at if_stage.v(80): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction_next if_stage.v(61) " "Verilog HDL Always Construct warning at if_stage.v(61): inferring latch(es) for variable \"instruction_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_next_next if_stage.v(61) " "Verilog HDL Always Construct warning at if_stage.v(61): inferring latch(es) for variable \"pc_next_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_interm if_stage.v(61) " "Verilog HDL Always Construct warning at if_stage.v(61): inferring latch(es) for variable \"pc_interm\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[0\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[0\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[1\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[1\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[2\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[2\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[3\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[3\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[4\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[4\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[5\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[5\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[6\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[6\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[7\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[7\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[8\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[8\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[9\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[9\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[10\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[10\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[11\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[11\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[12\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[12\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[13\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[13\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[14\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[14\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[15\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[15\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[16\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[16\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[17\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[17\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[18\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[18\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[19\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[19\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[20\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[20\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[21\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[21\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[22\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[22\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[23\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[23\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[24\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[24\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[25\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[25\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[26\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[26\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[27\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[27\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[28\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[28\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[29\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[29\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[30\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[30\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[31\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[31\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[0\] if_stage.v(61) " "Inferred latch for \"instruction_next\[0\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[1\] if_stage.v(61) " "Inferred latch for \"instruction_next\[1\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[2\] if_stage.v(61) " "Inferred latch for \"instruction_next\[2\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[3\] if_stage.v(61) " "Inferred latch for \"instruction_next\[3\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[4\] if_stage.v(61) " "Inferred latch for \"instruction_next\[4\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[5\] if_stage.v(61) " "Inferred latch for \"instruction_next\[5\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[6\] if_stage.v(61) " "Inferred latch for \"instruction_next\[6\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[7\] if_stage.v(61) " "Inferred latch for \"instruction_next\[7\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[8\] if_stage.v(61) " "Inferred latch for \"instruction_next\[8\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[9\] if_stage.v(61) " "Inferred latch for \"instruction_next\[9\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[10\] if_stage.v(61) " "Inferred latch for \"instruction_next\[10\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[11\] if_stage.v(61) " "Inferred latch for \"instruction_next\[11\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[12\] if_stage.v(61) " "Inferred latch for \"instruction_next\[12\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[13\] if_stage.v(61) " "Inferred latch for \"instruction_next\[13\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[14\] if_stage.v(61) " "Inferred latch for \"instruction_next\[14\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[15\] if_stage.v(61) " "Inferred latch for \"instruction_next\[15\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[16\] if_stage.v(61) " "Inferred latch for \"instruction_next\[16\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[17\] if_stage.v(61) " "Inferred latch for \"instruction_next\[17\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[18\] if_stage.v(61) " "Inferred latch for \"instruction_next\[18\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[19\] if_stage.v(61) " "Inferred latch for \"instruction_next\[19\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[20\] if_stage.v(61) " "Inferred latch for \"instruction_next\[20\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[21\] if_stage.v(61) " "Inferred latch for \"instruction_next\[21\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[22\] if_stage.v(61) " "Inferred latch for \"instruction_next\[22\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[23\] if_stage.v(61) " "Inferred latch for \"instruction_next\[23\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[24\] if_stage.v(61) " "Inferred latch for \"instruction_next\[24\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[25\] if_stage.v(61) " "Inferred latch for \"instruction_next\[25\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[26\] if_stage.v(61) " "Inferred latch for \"instruction_next\[26\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[27\] if_stage.v(61) " "Inferred latch for \"instruction_next\[27\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[28\] if_stage.v(61) " "Inferred latch for \"instruction_next\[28\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878588 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[29\] if_stage.v(61) " "Inferred latch for \"instruction_next\[29\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878588 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[30\] if_stage.v(61) " "Inferred latch for \"instruction_next\[30\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878588 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[31\] if_stage.v(61) " "Inferred latch for \"instruction_next\[31\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878588 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_stage ace:inst\|cpu:cpu\|id_stage:id_stage " "Elaborating entity \"id_stage\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\"" {  } { { "../src/cpu.v" "id_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control " "Elaborating entity \"control\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\"" {  } { { "../src/id_stage.v" "control" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878594 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(27) " "Verilog HDL Case Statement warning at control.v(27): incomplete case statement has no default case item" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1466005878595 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878595 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878595 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memread control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memread\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "membyte control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"membyte\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isbranch control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"isbranch\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_s control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"alu_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_t control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"alu_t\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isjump control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"isjump\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jumpdst control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"jumpdst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "islink control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"islink\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_ri control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_ri\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_sys control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_sys\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cowrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"cowrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_ret control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_ret\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_ret control.v(27) " "Inferred latch for \"exc_ret\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cowrite control.v(27) " "Inferred latch for \"cowrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_sys control.v(27) " "Inferred latch for \"exc_sys\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_ri control.v(27) " "Inferred latch for \"exc_ri\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "islink control.v(27) " "Inferred latch for \"islink\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpdst control.v(27) " "Inferred latch for \"jumpdst\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isjump control.v(27) " "Inferred latch for \"isjump\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop control.v(27) " "Inferred latch for \"aluop\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_t control.v(27) " "Inferred latch for \"alu_t\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_s control.v(27) " "Inferred latch for \"alu_s\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst control.v(27) " "Inferred latch for \"regdst\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isbranch control.v(27) " "Inferred latch for \"isbranch\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membyte control.v(27) " "Inferred latch for \"membyte\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwrite control.v(27) " "Inferred latch for \"memwrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memread control.v(27) " "Inferred latch for \"memread\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg control.v(27) " "Inferred latch for \"memtoreg\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite control.v(27) " "Inferred latch for \"regwrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile ace:inst\|cpu:cpu\|id_stage:id_stage\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|regfile:regfile\"" {  } { { "../src/id_stage.v" "regfile" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_stage ace:inst\|cpu:cpu\|ex_stage:ex_stage " "Elaborating entity \"ex_stage\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\"" {  } { { "../src/cpu.v" "ex_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol " "Elaborating entity \"alucontrol\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\"" {  } { { "../src/ex_stage.v" "alucontrol" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878616 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(12) " "Verilog HDL Case Statement warning at alucontrol.v(12): incomplete case statement has no default case item" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(32) " "Verilog HDL Case Statement warning at alucontrol.v(32): incomplete case statement has no default case item" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop_out alucontrol.v(11) " "Verilog HDL Always Construct warning at alucontrol.v(11): inferring latch(es) for variable \"aluop_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[0\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[0\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[1\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[1\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[2\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[2\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[3\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[3\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[4\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[4\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\"" {  } { { "../src/ex_stage.v" "alu" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878618 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] alu.v(15) " "Inferred latch for \"tmp\[0\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] alu.v(15) " "Inferred latch for \"tmp\[1\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] alu.v(15) " "Inferred latch for \"tmp\[2\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] alu.v(15) " "Inferred latch for \"tmp\[3\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] alu.v(15) " "Inferred latch for \"tmp\[4\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] alu.v(15) " "Inferred latch for \"tmp\[5\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] alu.v(15) " "Inferred latch for \"tmp\[6\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] alu.v(15) " "Inferred latch for \"tmp\[7\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] alu.v(15) " "Inferred latch for \"tmp\[8\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] alu.v(15) " "Inferred latch for \"tmp\[9\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] alu.v(15) " "Inferred latch for \"tmp\[10\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] alu.v(15) " "Inferred latch for \"tmp\[11\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] alu.v(15) " "Inferred latch for \"tmp\[12\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] alu.v(15) " "Inferred latch for \"tmp\[13\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] alu.v(15) " "Inferred latch for \"tmp\[14\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] alu.v(15) " "Inferred latch for \"tmp\[15\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] alu.v(15) " "Inferred latch for \"tmp\[16\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] alu.v(15) " "Inferred latch for \"tmp\[17\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] alu.v(15) " "Inferred latch for \"tmp\[18\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] alu.v(15) " "Inferred latch for \"tmp\[19\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] alu.v(15) " "Inferred latch for \"tmp\[20\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] alu.v(15) " "Inferred latch for \"tmp\[21\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] alu.v(15) " "Inferred latch for \"tmp\[22\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] alu.v(15) " "Inferred latch for \"tmp\[23\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] alu.v(15) " "Inferred latch for \"tmp\[24\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] alu.v(15) " "Inferred latch for \"tmp\[25\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] alu.v(15) " "Inferred latch for \"tmp\[26\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] alu.v(15) " "Inferred latch for \"tmp\[27\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] alu.v(15) " "Inferred latch for \"tmp\[28\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] alu.v(15) " "Inferred latch for \"tmp\[29\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] alu.v(15) " "Inferred latch for \"tmp\[30\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] alu.v(15) " "Inferred latch for \"tmp\[31\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[32\] alu.v(15) " "Inferred latch for \"tmp\[32\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[33\] alu.v(15) " "Inferred latch for \"tmp\[33\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[34\] alu.v(15) " "Inferred latch for \"tmp\[34\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[35\] alu.v(15) " "Inferred latch for \"tmp\[35\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[36\] alu.v(15) " "Inferred latch for \"tmp\[36\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[37\] alu.v(15) " "Inferred latch for \"tmp\[37\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[38\] alu.v(15) " "Inferred latch for \"tmp\[38\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[39\] alu.v(15) " "Inferred latch for \"tmp\[39\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[40\] alu.v(15) " "Inferred latch for \"tmp\[40\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[41\] alu.v(15) " "Inferred latch for \"tmp\[41\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[42\] alu.v(15) " "Inferred latch for \"tmp\[42\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[43\] alu.v(15) " "Inferred latch for \"tmp\[43\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[44\] alu.v(15) " "Inferred latch for \"tmp\[44\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[45\] alu.v(15) " "Inferred latch for \"tmp\[45\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[46\] alu.v(15) " "Inferred latch for \"tmp\[46\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[47\] alu.v(15) " "Inferred latch for \"tmp\[47\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[48\] alu.v(15) " "Inferred latch for \"tmp\[48\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[49\] alu.v(15) " "Inferred latch for \"tmp\[49\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[50\] alu.v(15) " "Inferred latch for \"tmp\[50\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[51\] alu.v(15) " "Inferred latch for \"tmp\[51\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[52\] alu.v(15) " "Inferred latch for \"tmp\[52\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[53\] alu.v(15) " "Inferred latch for \"tmp\[53\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[54\] alu.v(15) " "Inferred latch for \"tmp\[54\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[55\] alu.v(15) " "Inferred latch for \"tmp\[55\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[56\] alu.v(15) " "Inferred latch for \"tmp\[56\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[57\] alu.v(15) " "Inferred latch for \"tmp\[57\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[58\] alu.v(15) " "Inferred latch for \"tmp\[58\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[59\] alu.v(15) " "Inferred latch for \"tmp\[59\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[60\] alu.v(15) " "Inferred latch for \"tmp\[60\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[61\] alu.v(15) " "Inferred latch for \"tmp\[61\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[62\] alu.v(15) " "Inferred latch for \"tmp\[62\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[63\] alu.v(15) " "Inferred latch for \"tmp\[63\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu.v(15) " "Inferred latch for \"overflow\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage ace:inst\|cpu:cpu\|mem_stage:mem_stage " "Elaborating entity \"mem_stage\" for hierarchy \"ace:inst\|cpu:cpu\|mem_stage:mem_stage\"" {  } { { "../src/cpu.v" "mem_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878625 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_write_req_next mem_stage.v(48) " "Verilog HDL or VHDL warning at mem_stage.v(48): object \"mem_write_req_next\" assigned a value but never read" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_req_next mem_stage.v(51) " "Verilog HDL or VHDL warning at mem_stage.v(51): object \"mem_read_req_next\" assigned a value but never read" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_read_addr_next mem_stage.v(104) " "Verilog HDL Always Construct warning at mem_stage.v(104): inferring latch(es) for variable \"mem_read_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_addr_next mem_stage.v(104) " "Verilog HDL Always Construct warning at mem_stage.v(104): inferring latch(es) for variable \"mem_write_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_data_next mem_stage.v(104) " "Verilog HDL Always Construct warning at mem_stage.v(104): inferring latch(es) for variable \"mem_write_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[0\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[0\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[1\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[1\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[2\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[2\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[3\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[3\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[4\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[4\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[5\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[5\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[6\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[6\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[7\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[7\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[8\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[8\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[9\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[9\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[10\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[10\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[11\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[11\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[12\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[12\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[13\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[13\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[14\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[14\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[15\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[15\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[16\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[16\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[17\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[17\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[18\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[18\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[19\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[19\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[20\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[20\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[21\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[21\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[22\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[22\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[23\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[23\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[24\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[24\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[25\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[25\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[26\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[26\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[27\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[27\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[28\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[28\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[29\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[29\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[30\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[30\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[31\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[31\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[0\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[0\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[1\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[1\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[2\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[2\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[3\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[3\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[4\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[4\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[5\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[5\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[6\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[6\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[7\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[7\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[8\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[8\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[9\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[9\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[10\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[10\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[11\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[11\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[12\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[12\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[13\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[13\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[14\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[14\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[15\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[15\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[16\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[16\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[17\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[17\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[18\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[18\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[19\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[19\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[20\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[20\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[21\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[21\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[22\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[22\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[23\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[23\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[24\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[24\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[25\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[25\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[26\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[26\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[27\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[27\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[28\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[28\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[29\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[29\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[30\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[30\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[31\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[31\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[0\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[0\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[1\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[1\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[2\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[2\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[3\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[3\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[4\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[4\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[5\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[5\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[6\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[6\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[7\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[7\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[8\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[8\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[9\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[9\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[10\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[10\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[11\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[11\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[12\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[12\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[13\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[13\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[14\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[14\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[15\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[15\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[16\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[16\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[17\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[17\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[18\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[18\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[19\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[19\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[20\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[20\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[21\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[21\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[22\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[22\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[23\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[23\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[24\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[24\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[25\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[25\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[26\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[26\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[27\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[27\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[28\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[28\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[29\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[29\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[30\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[30\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[31\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[31\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_stage ace:inst\|cpu:cpu\|wb_stage:wb_stage " "Elaborating entity \"wb_stage\" for hierarchy \"ace:inst\|cpu:cpu\|wb_stage:wb_stage\"" {  } { { "../src/cpu.v" "wb_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments_converter ace:inst\|cpu:cpu\|segments_converter:seg0 " "Elaborating entity \"segments_converter\" for hierarchy \"ace:inst\|cpu:cpu\|segments_converter:seg0\"" {  } { { "../src/cpu.v" "seg0" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ctrl ace:inst\|io_ctrl:io_ctrl " "Elaborating entity \"io_ctrl\" for hierarchy \"ace:inst\|io_ctrl:io_ctrl\"" {  } { { "../src/ace.v" "io_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878646 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(129) " "Verilog HDL Case Statement warning at io_ctrl.v(129): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 129 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1466005878650 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(158) " "Verilog HDL Case Statement warning at io_ctrl.v(158): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 158 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1466005878650 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878650 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledg_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledg_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878650 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"wr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"word\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "real_addr io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"real_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwr_buffer io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"memwr_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[0\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[1\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[2\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[3\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[4\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[5\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[6\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[7\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[8\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[9\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[10\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[11\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[12\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[13\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[14\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[15\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[0\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[1\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[2\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[3\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[4\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[5\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[6\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[7\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[8\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[9\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[10\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[11\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[12\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[13\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[14\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[15\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[16\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[17\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[18\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[19\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[0\] io_ctrl.v(114) " "Inferred latch for \"word\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[1\] io_ctrl.v(114) " "Inferred latch for \"word\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[2\] io_ctrl.v(114) " "Inferred latch for \"word\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[3\] io_ctrl.v(114) " "Inferred latch for \"word\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[4\] io_ctrl.v(114) " "Inferred latch for \"word\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[5\] io_ctrl.v(114) " "Inferred latch for \"word\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[6\] io_ctrl.v(114) " "Inferred latch for \"word\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[7\] io_ctrl.v(114) " "Inferred latch for \"word\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[8\] io_ctrl.v(114) " "Inferred latch for \"word\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[9\] io_ctrl.v(114) " "Inferred latch for \"word\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[10\] io_ctrl.v(114) " "Inferred latch for \"word\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[11\] io_ctrl.v(114) " "Inferred latch for \"word\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[12\] io_ctrl.v(114) " "Inferred latch for \"word\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[13\] io_ctrl.v(114) " "Inferred latch for \"word\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[14\] io_ctrl.v(114) " "Inferred latch for \"word\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[15\] io_ctrl.v(114) " "Inferred latch for \"word\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[16\] io_ctrl.v(114) " "Inferred latch for \"word\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[17\] io_ctrl.v(114) " "Inferred latch for \"word\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[18\] io_ctrl.v(114) " "Inferred latch for \"word\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[19\] io_ctrl.v(114) " "Inferred latch for \"word\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[20\] io_ctrl.v(114) " "Inferred latch for \"word\[20\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[21\] io_ctrl.v(114) " "Inferred latch for \"word\[21\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[22\] io_ctrl.v(114) " "Inferred latch for \"word\[22\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[23\] io_ctrl.v(114) " "Inferred latch for \"word\[23\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[24\] io_ctrl.v(114) " "Inferred latch for \"word\[24\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[25\] io_ctrl.v(114) " "Inferred latch for \"word\[25\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[26\] io_ctrl.v(114) " "Inferred latch for \"word\[26\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[27\] io_ctrl.v(114) " "Inferred latch for \"word\[27\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[28\] io_ctrl.v(114) " "Inferred latch for \"word\[28\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[29\] io_ctrl.v(114) " "Inferred latch for \"word\[29\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[30\] io_ctrl.v(114) " "Inferred latch for \"word\[30\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[31\] io_ctrl.v(114) " "Inferred latch for \"word\[31\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[18\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[19\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[1\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[1\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[2\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[2\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[3\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[3\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[4\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[4\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[5\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[5\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[6\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[6\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[7\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[7\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[8\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[8\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[9\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[9\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[10\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[10\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[11\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[11\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[12\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[12\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[13\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[13\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[14\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[14\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[15\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[15\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[16\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[16\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[17\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[17\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[18\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[18\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[19\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[19\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[20\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[20\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[21\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[21\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[22\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[22\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[23\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[23\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[24\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[24\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[25\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[25\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[26\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[26\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[27\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[27\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[28\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[28\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[29\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[29\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[30\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[30\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[31\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[31\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[0\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[0\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879022 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1466005879269 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[31\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[31\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[30\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[30\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[29\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[29\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[28\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[28\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[27\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[27\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[26\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[26\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[25\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[25\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[24\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[24\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[23\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[23\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[22\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[22\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[21\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[21\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[20\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[20\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[19\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[19\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[18\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[18\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[17\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[17\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[16\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[16\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[15\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[15\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[14\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[14\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[13\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[13\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[12\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[12\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[11\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[11\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[10\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[10\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[9\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[9\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[8\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[8\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[7\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[7\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[6\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[6\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[5\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[5\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[4\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[4\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[3\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[3\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[2\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[2\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[1\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[1\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[0\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[0\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880914 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Div0\"" {  } { { "../src/alu.v" "Div0" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881348 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Mult0\"" {  } { { "../src/alu.v" "Mult0" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881348 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1466005881348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0\"" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881402 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466005881402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\"" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466005881658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881705 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/adrian/Documentos/Altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } } { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 82 0 0 } } { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 282 0 0 } } { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 77 0 0 } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881928 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/adrian/Documentos/Altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } } { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 82 0 0 } } { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 282 0 0 } } { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 77 0 0 } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881928 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1466005881928 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1466005881928 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1466005882494 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1466005882553 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1466005882553 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memread ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg " "Duplicate LATCH primitive \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memread\" merged with LATCH primitive \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg\"" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005882610 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1466005882610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[19\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882612 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882612 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882612 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882612 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882612 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882615 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isjump " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isjump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882615 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[30\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[29\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[28\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[27\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[26\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[25\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[24\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[23\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[22\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[21\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[20\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memwrite " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memwrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[9\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[10\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[11\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[12\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[13\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[14\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[15\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[16\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[17\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[18\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[19\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[20\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[21\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[22\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[23\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[24\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[25\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[26\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[27\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[28\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[29\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[30\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[31\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[19\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[18\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[17\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[16\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[15\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[14\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[13\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[12\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[11\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[10\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[9\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[8\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[7\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[6\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[5\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[4\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[3\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[2\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[1\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[3\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[4\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|opcode\[1\]" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[2\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isbranch " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isbranch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[0\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_s " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_t " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[1\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[2\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[3\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[4\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[5\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[6\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[7\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[8\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[9\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[10\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[11\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[12\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[13\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[14\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[15\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[16\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[17\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[18\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[19\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[20\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[21\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[22\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[23\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[24\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[25\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[26\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[27\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[28\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[29\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[30\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[31\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|aluop " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|aluop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regwrite " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regwrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|islink " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|islink has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regdst " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regdst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[0\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 31 -1 0 } } { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1466005882659 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1466005882659 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[15\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[15\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[14\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[14\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[13\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[13\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[12\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[12\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[11\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[11\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[10\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[10\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[9\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[9\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[8\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[8\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[7\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[7\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[6\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[6\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[5\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[5\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[4\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[4\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[3\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[3\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[2\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[2\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[1\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[1\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[0\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[0\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1466005885171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we_n VCC " "Pin \"sram_we_n\" is stuck at VCC" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 280 752 928 296 "sram_we_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|sram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n GND " "Pin \"sram_ub_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 312 752 928 328 "sram_ub_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n GND " "Pin \"sram_lb_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 328 752 928 344 "sram_lb_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|sram_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_n GND " "Pin \"sram_ce_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 344 752 928 360 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|sram_ce_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[17\] GND " "Pin \"ledr\[17\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[16\] GND " "Pin \"ledr\[16\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[15\] GND " "Pin \"ledr\[15\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[14\] VCC " "Pin \"ledr\[14\]\" is stuck at VCC" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[13\] GND " "Pin \"ledr\[13\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[12\] GND " "Pin \"ledr\[12\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[11\] GND " "Pin \"ledr\[11\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[10\] GND " "Pin \"ledr\[10\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[0\] GND " "Pin \"ledr\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1466005885172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1466005885491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "196 " "196 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1466005889149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/adrian/Documentos/ace-synth/project/output_files/ace-synth.map.smsg " "Generated suppressed messages file /home/adrian/Documentos/ace-synth/project/output_files/ace-synth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1466005889295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466005889668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005889668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5789 " "Implemented 5789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466005890097 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466005890097 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1466005890097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5636 " "Implemented 5636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466005890097 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1466005890097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466005890097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 450 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 450 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466005890136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:51:30 2016 " "Processing ended: Wed Jun 15 17:51:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466005890136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466005890136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466005890136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466005890136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466005891738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466005891739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:51:31 2016 " "Processing started: Wed Jun 15 17:51:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466005891739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1466005891739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1466005891739 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1466005891766 ""}
{ "Info" "0" "" "Project  = ace-synth" {  } {  } 0 0 "Project  = ace-synth" 0 0 "Fitter" 0 0 1466005891767 ""}
{ "Info" "0" "" "Revision = ace-synth" {  } {  } 0 0 "Revision = ace-synth" 0 0 "Fitter" 0 0 1466005891767 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1466005891886 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ace-synth EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ace-synth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466005891915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466005891953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466005891954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466005891954 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466005892296 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466005892307 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466005892901 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8956 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466005892919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8958 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466005892919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8960 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466005892919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8962 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466005892919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8964 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466005892919 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466005892919 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1466005892925 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "246 " "TimeQuest Timing Analyzer is analyzing 246 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1466005895442 ""}
{ "Info" "ISTA_SDC_FOUND" "ace-synth.out.sdc " "Reading SDC File: 'ace-synth.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1466005895448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895493 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key\[0\] " "Node: key\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895493 "|ace-top|key[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Node: ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895493 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage|instruction[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895494 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895494 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895494 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Node: ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895494 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|alu_op"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Node: ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895494 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol|aluop_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1466005895521 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1466005895521 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1466005895522 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466005895522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466005895522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        CLOCK " "  20.000        CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466005895522 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1466005895522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|clock_delay:clock_delay\|clk_new " "Destination node ace:inst\|clock_delay:clock_delay\|clk_new" {  } { { "../src/clock_delay.v" "" { Text "/home/adrian/Documentos/ace-synth/src/clock_delay.v" 4 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|clock_delay:clock_delay|clk_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2352 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895813 ""}  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 248 376 544 264 "clock_50" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8930 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|clock_delay:clock_delay\|clk_new  " "Automatically promoted node ace:inst\|clock_delay:clock_delay\|clk_new " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|reseter:reseter\|flag " "Destination node ace:inst\|reseter:reseter\|flag" {  } { { "../src/reseter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/reseter.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|reseter:reseter|flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2318 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 19 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2307 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2131 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|mem_ack " "Destination node ace:inst\|io_ctrl:io_ctrl\|mem_ack" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 55 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|mem_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|state\[0\] " "Destination node ace:inst\|io_ctrl:io_ctrl\|state\[0\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1466005895813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895813 ""}  } { { "../src/clock_delay.v" "" { Text "/home/adrian/Documentos/ace-synth/src/clock_delay.v" 4 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|clock_delay:clock_delay|clk_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2352 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack_next~0  " "Automatically promoted node ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack_next~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 6 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895814 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895814 ""}  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 29 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3820 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read_next~0  " "Automatically promoted node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read_next~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 19 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2307 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_read_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3806 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[31\]~349  " "Automatically promoted node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[31\]~349 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~350 " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~350" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|data_probe[29]~350 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6455 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~351 " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~351" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|data_probe[29]~351 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6456 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|data_probe[31]~349 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6454 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|if_stage:if_stage\|hit~0  " "Automatically promoted node ace:inst\|cpu:cpu\|if_stage:if_stage\|hit~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|state " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|state" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 29 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next\[28\]~30 " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next\[28\]~30" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|pc_next[28]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3770 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 26 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|hit~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3769 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\]~1  " "Automatically promoted node ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|pc_next_next[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3991 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|Mux54~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|Mux54~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|sram_oe_n~0 " "Destination node ace:inst\|io_ctrl:io_ctrl\|sram_oe_n~0" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 31 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|sram_oe_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|state\[1\]~0 " "Destination node ace:inst\|io_ctrl:io_ctrl\|state\[1\]~0" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8744 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 123 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|Mux54~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3768 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|state_next\[0\]~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|state_next\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|state\[0\]~1 " "Destination node ace:inst\|io_ctrl:io_ctrl\|state\[0\]~1" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 69 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state_next[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3804 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|Mux55~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|Mux55~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|mem_ack " "Destination node ace:inst\|io_ctrl:io_ctrl\|mem_ack" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 55 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|mem_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 123 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|Mux55~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3805 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|Mux59~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|Mux59~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 123 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|Mux59~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 4316 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|WideOr0~4  " "Automatically promoted node ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|WideOr0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|id_stage:id_stage|control:control|WideOr0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3986 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|id_stage:id_stage\|mem_write~0  " "Automatically promoted node ace:inst\|cpu:cpu\|id_stage:id_stage\|mem_write~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|state " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|state" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 29 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu_zero " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu_zero" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 41 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|alu_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[20\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[20\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[31\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[31\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[30\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[30\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[29\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[29\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[28\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[28\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[27\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[27\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[26\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[26\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[25\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[25\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1466005895817 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895817 ""}  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 42 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|id_stage:id_stage|mem_write~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3764 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1466005897060 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466005897069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466005897070 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466005897079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466005897091 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466005897099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1466005898290 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1466005898300 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466005898300 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466005898493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466005904236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466005906595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466005906638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466005908936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466005908936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466005910435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1466005916627 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1466005916627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466005918938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1466005918941 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1466005918941 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1466005918941 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1466005919090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466005919160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466005920958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466005921021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466005922783 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466005924095 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[15\] 3.3-V LVTTL AG3 " "Pin sram_dq\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[15] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[14\] 3.3-V LVTTL AF3 " "Pin sram_dq\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[14] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[13\] 3.3-V LVTTL AE4 " "Pin sram_dq\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[13] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[12\] 3.3-V LVTTL AE3 " "Pin sram_dq\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[12] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[11\] 3.3-V LVTTL AE1 " "Pin sram_dq\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[11] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[10\] 3.3-V LVTTL AE2 " "Pin sram_dq\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[10] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[9\] 3.3-V LVTTL AD2 " "Pin sram_dq\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[9] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[8\] 3.3-V LVTTL AD1 " "Pin sram_dq\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[8] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[7\] 3.3-V LVTTL AF7 " "Pin sram_dq\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[7] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[6\] 3.3-V LVTTL AH6 " "Pin sram_dq\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[6] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[5\] 3.3-V LVTTL AG6 " "Pin sram_dq\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[5] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[4\] 3.3-V LVTTL AF6 " "Pin sram_dq\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[4] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[3\] 3.3-V LVTTL AH4 " "Pin sram_dq\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[3] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[2\] 3.3-V LVTTL AG4 " "Pin sram_dq\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[2] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[1\] 3.3-V LVTTL AF4 " "Pin sram_dq\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[1] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[0\] 3.3-V LVTTL AH3 " "Pin sram_dq\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[0] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL Y2 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { clock_50 } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 248 376 544 264 "clock_50" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1466005924935 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[15\] a permanently disabled " "Pin sram_dq\[15\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[15] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[14\] a permanently disabled " "Pin sram_dq\[14\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[14] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[13\] a permanently disabled " "Pin sram_dq\[13\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[13] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[12\] a permanently disabled " "Pin sram_dq\[12\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[12] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[11\] a permanently disabled " "Pin sram_dq\[11\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[11] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[10\] a permanently disabled " "Pin sram_dq\[10\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[10] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[9\] a permanently disabled " "Pin sram_dq\[9\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[9] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[8\] a permanently disabled " "Pin sram_dq\[8\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[8] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[7\] a permanently disabled " "Pin sram_dq\[7\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[7] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[6\] a permanently disabled " "Pin sram_dq\[6\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[6] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[5\] a permanently disabled " "Pin sram_dq\[5\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[5] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[4\] a permanently disabled " "Pin sram_dq\[4\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[4] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[3\] a permanently disabled " "Pin sram_dq\[3\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[3] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[2\] a permanently disabled " "Pin sram_dq\[2\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[2] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[1\] a permanently disabled " "Pin sram_dq\[1\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[1] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[0\] a permanently disabled " "Pin sram_dq\[0\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[0] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1466005924936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/adrian/Documentos/ace-synth/project/output_files/ace-synth.fit.smsg " "Generated suppressed messages file /home/adrian/Documentos/ace-synth/project/output_files/ace-synth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1466005925494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466005926746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:52:06 2016 " "Processing ended: Wed Jun 15 17:52:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466005926746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466005926746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466005926746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466005926746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1466005928331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466005928332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:52:08 2016 " "Processing started: Wed Jun 15 17:52:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466005928332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1466005928332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1466005928333 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1466005932537 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1466005932670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466005934178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:52:14 2016 " "Processing ended: Wed Jun 15 17:52:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466005934178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466005934178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466005934178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1466005934178 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1466005934273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1466005935501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466005935502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:52:15 2016 " "Processing started: Wed Jun 15 17:52:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466005935502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466005935502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ace-synth -c ace-synth " "Command: quartus_sta ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466005935502 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1466005935531 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466005935764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466005935765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466005935805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466005935805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "246 " "TimeQuest Timing Analyzer is analyzing 246 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1466005936368 ""}
{ "Info" "ISTA_SDC_FOUND" "ace-synth.out.sdc " "Reading SDC File: 'ace-synth.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1466005936488 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key\[0\] " "Node: key\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|key[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Node: ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage|instruction[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Node: ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|alu_op"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Node: ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol|aluop_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1466005936994 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1466005936994 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1466005936995 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1466005937007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.720 " "Worst-case setup slack is 14.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.720         0.000 CLOCK  " "   14.720         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005937016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 CLOCK  " "    0.440         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005937018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005937019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005937019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.682 " "Worst-case minimum pulse width slack is 9.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.682         0.000 CLOCK  " "    9.682         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005937020 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1466005937121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1466005937166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1466005939063 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key\[0\] " "Node: key\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|key[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Node: ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage|instruction[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Node: ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|alu_op"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Node: ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol|aluop_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1466005939358 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1466005939358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.098 " "Worst-case setup slack is 15.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.098         0.000 CLOCK  " "   15.098         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 CLOCK  " "    0.387         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005939367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005939368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.674 " "Worst-case minimum pulse width slack is 9.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.674         0.000 CLOCK  " "    9.674         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939369 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1466005939448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key\[0\] " "Node: key\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|key[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Node: ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage|instruction[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Node: ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|alu_op"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Node: ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol|aluop_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1466005939836 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1466005939836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.252 " "Worst-case setup slack is 17.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.252         0.000 CLOCK  " "   17.252         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 CLOCK  " "    0.201         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005939845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005939847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.267 " "Worst-case minimum pulse width slack is 9.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.267         0.000 CLOCK  " "    9.267         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939848 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466005940426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466005940429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466005940572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:52:20 2016 " "Processing ended: Wed Jun 15 17:52:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466005940572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466005940572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466005940572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466005940572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466005942512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466005942513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:52:22 2016 " "Processing started: Wed Jun 15 17:52:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466005942513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466005942513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466005942514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ace-synth.vo /home/adrian/Documentos/ace-synth/project/simulation/modelsim/ simulation " "Generated file ace-synth.vo in folder \"/home/adrian/Documentos/ace-synth/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1466005944094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466005944193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:52:24 2016 " "Processing ended: Wed Jun 15 17:52:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466005944193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466005944193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466005944193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466005944193 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 498 s " "Quartus II Full Compilation was successful. 0 errors, 498 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466005944313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466005878162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466005878164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:51:18 2016 " "Processing started: Wed Jun 15 17:51:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466005878164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466005878164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466005878164 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466005878368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "../src/wb_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/wb_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/tmp.arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/adrian/Documentos/ace-synth/src/tmp.arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.v" "" { Text "/home/adrian/Documentos/ace-synth/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../src/multiplexer.v" "" { Text "/home/adrian/Documentos/ace-synth/src/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/example.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/example.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_example " "Found entity 1: my_example" {  } { { "../src/example.v" "" { Text "/home/adrian/Documentos/ace-synth/src/example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878435 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(60) " "Verilog HDL information at cache.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cache.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cache.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1466005878436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../src/cache.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/ace.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/ace.v" { { "Info" "ISGN_ENTITY_NAME" "1 ace " "Found entity 1: ace" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_delay " "Found entity 1: clock_delay" {  } { { "../src/clock_delay.v" "" { Text "/home/adrian/Documentos/ace-synth/src/clock_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ace-top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ace-top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ace-top " "Found entity 1: ace-top" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/timer.v" "" { Text "/home/adrian/Documentos/ace-synth/src/timer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878443 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_ctrl.v(114) " "Verilog HDL information at io_ctrl.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1466005878444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/io_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/io_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_ctrl " "Found entity 1: io_ctrl" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/7segments_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/7segments_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments_converter " "Found entity 1: segments_converter" {  } { { "../src/7segments_converter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/7segments_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/reseter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/reseter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reseter " "Found entity 1: reseter" {  } { { "../src/reseter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/reseter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878448 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/flipflop.v " "Can't analyze file -- file ../src/flipflop.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1466005878449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/hazard_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/hazard_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_ctrl " "Found entity 1: hazard_ctrl" {  } { { "../src/hazard_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/hazard_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/forward_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/forward_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctrl " "Found entity 1: forward_ctrl" {  } { { "../src/forward_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/forward_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/adrian/Documentos/ace-synth/src/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/adrian/Documentos/ace-synth/src/flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/adrian/Documentos/ace-synth/src/flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "../src/flow_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/flow_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005878460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005878460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_is_branch_out cpu.v(40) " "Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for \"mem_stage_is_branch_out\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005878460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_write_probe cpu.v(71) " "Verilog HDL Implicit Net warning at cpu.v(71): created implicit net for \"wb_stage_write_probe\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005878461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_mem_to_reg cpu.v(81) " "Verilog HDL Implicit Net warning at cpu.v(81): created implicit net for \"mem_stage_mem_to_reg\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005878461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_stage_is_jump cpu.v(134) " "Verilog HDL Implicit Net warning at cpu.v(134): created implicit net for \"ex_stage_is_jump\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005878461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_stage_reg_write_out cpu.v(208) " "Verilog HDL Implicit Net warning at cpu.v(208): created implicit net for \"id_stage_reg_write_out\"" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005878461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ace-top " "Elaborating entity \"ace-top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466005878519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ace ace:inst " "Elaborating entity \"ace\" for hierarchy \"ace:inst\"" {  } { { "ace-top.bdf" "inst" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878523 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[8\] ace.v(29) " "Output port \"ledg\[8\]\" at ace.v(29) has no driver" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466005878525 "|ace-top|ace:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_delay ace:inst\|clock_delay:clock_delay " "Elaborating entity \"clock_delay\" for hierarchy \"ace:inst\|clock_delay:clock_delay\"" {  } { { "../src/ace.v" "clock_delay" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reseter ace:inst\|reseter:reseter " "Elaborating entity \"reseter\" for hierarchy \"ace:inst\|reseter:reseter\"" {  } { { "../src/ace.v" "reseter" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu ace:inst\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"ace:inst\|cpu:cpu\"" {  } { { "../src/ace.v" "cpu" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878529 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[17..15\] cpu.v(20) " "Output port \"ledr\[17..15\]\" at cpu.v(20) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466005878539 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[13..0\] cpu.v(20) " "Output port \"ledr\[13..0\]\" at cpu.v(20) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466005878539 "|ace-top|ace:inst|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_ctrl ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl " "Elaborating entity \"flow_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl\"" {  } { { "../src/cpu.v" "flow_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_ctrl ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl " "Elaborating entity \"forward_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl\"" {  } { { "../src/cpu.v" "forward_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_ctrl ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl " "Elaborating entity \"hazard_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl\"" {  } { { "../src/cpu.v" "hazard_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter ace:inst\|cpu:cpu\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"ace:inst\|cpu:cpu\|arbiter:arbiter\"" {  } { { "../src/cpu.v" "arbiter" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878570 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878573 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_write_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_data_write_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ic_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"ic_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"dc_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878574 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878575 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878576 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878577 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878578 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878579 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878580 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage ace:inst\|cpu:cpu\|if_stage:if_stage " "Elaborating entity \"if_stage\" for hierarchy \"ace:inst\|cpu:cpu\|if_stage:if_stage\"" {  } { { "../src/cpu.v" "if_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(36) " "Verilog HDL assignment warning at if_stage.v(36): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(61) " "Verilog HDL assignment warning at if_stage.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(66) " "Verilog HDL assignment warning at if_stage.v(66): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(76) " "Verilog HDL assignment warning at if_stage.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(80) " "Verilog HDL assignment warning at if_stage.v(80): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction_next if_stage.v(61) " "Verilog HDL Always Construct warning at if_stage.v(61): inferring latch(es) for variable \"instruction_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_next_next if_stage.v(61) " "Verilog HDL Always Construct warning at if_stage.v(61): inferring latch(es) for variable \"pc_next_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_interm if_stage.v(61) " "Verilog HDL Always Construct warning at if_stage.v(61): inferring latch(es) for variable \"pc_interm\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878584 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[0\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[0\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[1\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[1\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[2\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[2\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[3\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[3\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[4\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[4\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[5\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[5\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[6\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[6\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[7\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[7\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[8\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[8\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[9\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[9\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[10\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[10\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[11\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[11\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[12\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[12\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[13\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[13\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[14\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[14\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[15\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[15\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[16\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[16\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[17\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[17\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[18\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[18\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[19\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[19\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878585 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[20\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[20\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[21\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[21\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[22\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[22\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[23\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[23\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[24\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[24\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[25\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[25\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[26\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[26\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[27\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[27\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[28\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[28\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[29\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[29\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[30\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[30\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[31\] if_stage.v(61) " "Inferred latch for \"pc_next_next\[31\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[0\] if_stage.v(61) " "Inferred latch for \"instruction_next\[0\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[1\] if_stage.v(61) " "Inferred latch for \"instruction_next\[1\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[2\] if_stage.v(61) " "Inferred latch for \"instruction_next\[2\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[3\] if_stage.v(61) " "Inferred latch for \"instruction_next\[3\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[4\] if_stage.v(61) " "Inferred latch for \"instruction_next\[4\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[5\] if_stage.v(61) " "Inferred latch for \"instruction_next\[5\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[6\] if_stage.v(61) " "Inferred latch for \"instruction_next\[6\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[7\] if_stage.v(61) " "Inferred latch for \"instruction_next\[7\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878586 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[8\] if_stage.v(61) " "Inferred latch for \"instruction_next\[8\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[9\] if_stage.v(61) " "Inferred latch for \"instruction_next\[9\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[10\] if_stage.v(61) " "Inferred latch for \"instruction_next\[10\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[11\] if_stage.v(61) " "Inferred latch for \"instruction_next\[11\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[12\] if_stage.v(61) " "Inferred latch for \"instruction_next\[12\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[13\] if_stage.v(61) " "Inferred latch for \"instruction_next\[13\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[14\] if_stage.v(61) " "Inferred latch for \"instruction_next\[14\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[15\] if_stage.v(61) " "Inferred latch for \"instruction_next\[15\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[16\] if_stage.v(61) " "Inferred latch for \"instruction_next\[16\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[17\] if_stage.v(61) " "Inferred latch for \"instruction_next\[17\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[18\] if_stage.v(61) " "Inferred latch for \"instruction_next\[18\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[19\] if_stage.v(61) " "Inferred latch for \"instruction_next\[19\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[20\] if_stage.v(61) " "Inferred latch for \"instruction_next\[20\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[21\] if_stage.v(61) " "Inferred latch for \"instruction_next\[21\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[22\] if_stage.v(61) " "Inferred latch for \"instruction_next\[22\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[23\] if_stage.v(61) " "Inferred latch for \"instruction_next\[23\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[24\] if_stage.v(61) " "Inferred latch for \"instruction_next\[24\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[25\] if_stage.v(61) " "Inferred latch for \"instruction_next\[25\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[26\] if_stage.v(61) " "Inferred latch for \"instruction_next\[26\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[27\] if_stage.v(61) " "Inferred latch for \"instruction_next\[27\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878587 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[28\] if_stage.v(61) " "Inferred latch for \"instruction_next\[28\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878588 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[29\] if_stage.v(61) " "Inferred latch for \"instruction_next\[29\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878588 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[30\] if_stage.v(61) " "Inferred latch for \"instruction_next\[30\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878588 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[31\] if_stage.v(61) " "Inferred latch for \"instruction_next\[31\]\" at if_stage.v(61)" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878588 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_stage ace:inst\|cpu:cpu\|id_stage:id_stage " "Elaborating entity \"id_stage\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\"" {  } { { "../src/cpu.v" "id_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control " "Elaborating entity \"control\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\"" {  } { { "../src/id_stage.v" "control" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878594 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(27) " "Verilog HDL Case Statement warning at control.v(27): incomplete case statement has no default case item" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1466005878595 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878595 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878595 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memread control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memread\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "membyte control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"membyte\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isbranch control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"isbranch\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_s control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"alu_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_t control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"alu_t\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isjump control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"isjump\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jumpdst control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"jumpdst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "islink control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"islink\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_ri control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_ri\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_sys control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_sys\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cowrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"cowrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_ret control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_ret\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_ret control.v(27) " "Inferred latch for \"exc_ret\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cowrite control.v(27) " "Inferred latch for \"cowrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878596 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_sys control.v(27) " "Inferred latch for \"exc_sys\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_ri control.v(27) " "Inferred latch for \"exc_ri\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "islink control.v(27) " "Inferred latch for \"islink\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpdst control.v(27) " "Inferred latch for \"jumpdst\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isjump control.v(27) " "Inferred latch for \"isjump\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop control.v(27) " "Inferred latch for \"aluop\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_t control.v(27) " "Inferred latch for \"alu_t\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_s control.v(27) " "Inferred latch for \"alu_s\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst control.v(27) " "Inferred latch for \"regdst\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isbranch control.v(27) " "Inferred latch for \"isbranch\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membyte control.v(27) " "Inferred latch for \"membyte\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwrite control.v(27) " "Inferred latch for \"memwrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memread control.v(27) " "Inferred latch for \"memread\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg control.v(27) " "Inferred latch for \"memtoreg\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite control.v(27) " "Inferred latch for \"regwrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878597 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile ace:inst\|cpu:cpu\|id_stage:id_stage\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|regfile:regfile\"" {  } { { "../src/id_stage.v" "regfile" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_stage ace:inst\|cpu:cpu\|ex_stage:ex_stage " "Elaborating entity \"ex_stage\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\"" {  } { { "../src/cpu.v" "ex_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol " "Elaborating entity \"alucontrol\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\"" {  } { { "../src/ex_stage.v" "alucontrol" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878616 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(12) " "Verilog HDL Case Statement warning at alucontrol.v(12): incomplete case statement has no default case item" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(32) " "Verilog HDL Case Statement warning at alucontrol.v(32): incomplete case statement has no default case item" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop_out alucontrol.v(11) " "Verilog HDL Always Construct warning at alucontrol.v(11): inferring latch(es) for variable \"aluop_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[0\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[0\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[1\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[1\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[2\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[2\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[3\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[3\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[4\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[4\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878617 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\"" {  } { { "../src/ex_stage.v" "alu" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878618 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] alu.v(15) " "Inferred latch for \"tmp\[0\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] alu.v(15) " "Inferred latch for \"tmp\[1\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] alu.v(15) " "Inferred latch for \"tmp\[2\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] alu.v(15) " "Inferred latch for \"tmp\[3\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] alu.v(15) " "Inferred latch for \"tmp\[4\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] alu.v(15) " "Inferred latch for \"tmp\[5\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] alu.v(15) " "Inferred latch for \"tmp\[6\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] alu.v(15) " "Inferred latch for \"tmp\[7\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] alu.v(15) " "Inferred latch for \"tmp\[8\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] alu.v(15) " "Inferred latch for \"tmp\[9\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] alu.v(15) " "Inferred latch for \"tmp\[10\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878621 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] alu.v(15) " "Inferred latch for \"tmp\[11\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] alu.v(15) " "Inferred latch for \"tmp\[12\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] alu.v(15) " "Inferred latch for \"tmp\[13\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] alu.v(15) " "Inferred latch for \"tmp\[14\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] alu.v(15) " "Inferred latch for \"tmp\[15\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] alu.v(15) " "Inferred latch for \"tmp\[16\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] alu.v(15) " "Inferred latch for \"tmp\[17\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] alu.v(15) " "Inferred latch for \"tmp\[18\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] alu.v(15) " "Inferred latch for \"tmp\[19\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] alu.v(15) " "Inferred latch for \"tmp\[20\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] alu.v(15) " "Inferred latch for \"tmp\[21\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] alu.v(15) " "Inferred latch for \"tmp\[22\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] alu.v(15) " "Inferred latch for \"tmp\[23\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] alu.v(15) " "Inferred latch for \"tmp\[24\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] alu.v(15) " "Inferred latch for \"tmp\[25\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] alu.v(15) " "Inferred latch for \"tmp\[26\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] alu.v(15) " "Inferred latch for \"tmp\[27\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] alu.v(15) " "Inferred latch for \"tmp\[28\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] alu.v(15) " "Inferred latch for \"tmp\[29\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] alu.v(15) " "Inferred latch for \"tmp\[30\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] alu.v(15) " "Inferred latch for \"tmp\[31\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[32\] alu.v(15) " "Inferred latch for \"tmp\[32\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878622 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[33\] alu.v(15) " "Inferred latch for \"tmp\[33\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[34\] alu.v(15) " "Inferred latch for \"tmp\[34\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[35\] alu.v(15) " "Inferred latch for \"tmp\[35\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[36\] alu.v(15) " "Inferred latch for \"tmp\[36\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[37\] alu.v(15) " "Inferred latch for \"tmp\[37\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[38\] alu.v(15) " "Inferred latch for \"tmp\[38\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[39\] alu.v(15) " "Inferred latch for \"tmp\[39\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[40\] alu.v(15) " "Inferred latch for \"tmp\[40\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[41\] alu.v(15) " "Inferred latch for \"tmp\[41\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[42\] alu.v(15) " "Inferred latch for \"tmp\[42\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[43\] alu.v(15) " "Inferred latch for \"tmp\[43\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[44\] alu.v(15) " "Inferred latch for \"tmp\[44\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[45\] alu.v(15) " "Inferred latch for \"tmp\[45\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[46\] alu.v(15) " "Inferred latch for \"tmp\[46\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[47\] alu.v(15) " "Inferred latch for \"tmp\[47\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[48\] alu.v(15) " "Inferred latch for \"tmp\[48\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[49\] alu.v(15) " "Inferred latch for \"tmp\[49\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[50\] alu.v(15) " "Inferred latch for \"tmp\[50\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[51\] alu.v(15) " "Inferred latch for \"tmp\[51\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[52\] alu.v(15) " "Inferred latch for \"tmp\[52\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[53\] alu.v(15) " "Inferred latch for \"tmp\[53\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878623 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[54\] alu.v(15) " "Inferred latch for \"tmp\[54\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[55\] alu.v(15) " "Inferred latch for \"tmp\[55\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[56\] alu.v(15) " "Inferred latch for \"tmp\[56\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[57\] alu.v(15) " "Inferred latch for \"tmp\[57\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[58\] alu.v(15) " "Inferred latch for \"tmp\[58\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[59\] alu.v(15) " "Inferred latch for \"tmp\[59\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[60\] alu.v(15) " "Inferred latch for \"tmp\[60\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[61\] alu.v(15) " "Inferred latch for \"tmp\[61\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[62\] alu.v(15) " "Inferred latch for \"tmp\[62\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[63\] alu.v(15) " "Inferred latch for \"tmp\[63\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu.v(15) " "Inferred latch for \"overflow\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878624 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage ace:inst\|cpu:cpu\|mem_stage:mem_stage " "Elaborating entity \"mem_stage\" for hierarchy \"ace:inst\|cpu:cpu\|mem_stage:mem_stage\"" {  } { { "../src/cpu.v" "mem_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878625 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_write_req_next mem_stage.v(48) " "Verilog HDL or VHDL warning at mem_stage.v(48): object \"mem_write_req_next\" assigned a value but never read" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_req_next mem_stage.v(51) " "Verilog HDL or VHDL warning at mem_stage.v(51): object \"mem_read_req_next\" assigned a value but never read" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_read_addr_next mem_stage.v(104) " "Verilog HDL Always Construct warning at mem_stage.v(104): inferring latch(es) for variable \"mem_read_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_addr_next mem_stage.v(104) " "Verilog HDL Always Construct warning at mem_stage.v(104): inferring latch(es) for variable \"mem_write_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_data_next mem_stage.v(104) " "Verilog HDL Always Construct warning at mem_stage.v(104): inferring latch(es) for variable \"mem_write_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[0\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[0\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[1\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[1\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[2\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[2\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[3\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[3\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878630 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[4\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[4\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[5\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[5\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[6\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[6\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[7\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[7\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[8\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[8\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[9\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[9\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[10\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[10\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[11\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[11\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[12\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[12\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[13\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[13\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[14\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[14\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[15\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[15\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[16\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[16\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[17\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[17\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[18\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[18\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[19\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[19\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[20\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[20\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[21\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[21\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[22\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[22\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[23\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[23\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878631 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[24\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[24\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[25\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[25\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[26\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[26\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[27\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[27\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[28\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[28\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[29\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[29\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[30\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[30\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[31\] mem_stage.v(104) " "Inferred latch for \"mem_write_data_next\[31\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[0\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[0\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[1\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[1\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[2\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[2\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[3\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[3\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[4\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[4\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[5\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[5\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[6\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[6\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[7\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[7\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[8\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[8\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[9\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[9\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[10\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[10\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[11\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[11\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878632 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[12\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[12\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[13\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[13\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[14\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[14\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[15\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[15\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[16\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[16\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[17\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[17\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[18\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[18\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[19\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[19\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[20\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[20\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[21\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[21\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[22\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[22\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[23\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[23\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[24\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[24\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[25\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[25\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[26\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[26\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[27\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[27\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[28\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[28\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[29\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[29\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[30\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[30\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[31\] mem_stage.v(104) " "Inferred latch for \"mem_write_addr_next\[31\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878633 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[0\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[0\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[1\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[1\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[2\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[2\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[3\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[3\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[4\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[4\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[5\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[5\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[6\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[6\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[7\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[7\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[8\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[8\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[9\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[9\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[10\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[10\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[11\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[11\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[12\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[12\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[13\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[13\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[14\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[14\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[15\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[15\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[16\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[16\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[17\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[17\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[18\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[18\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[19\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[19\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878634 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[20\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[20\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[21\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[21\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[22\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[22\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[23\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[23\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[24\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[24\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[25\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[25\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[26\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[26\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[27\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[27\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[28\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[28\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[29\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[29\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[30\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[30\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[31\] mem_stage.v(104) " "Inferred latch for \"mem_read_addr_next\[31\]\" at mem_stage.v(104)" {  } { { "../src/mem_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/mem_stage.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878635 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_stage ace:inst\|cpu:cpu\|wb_stage:wb_stage " "Elaborating entity \"wb_stage\" for hierarchy \"ace:inst\|cpu:cpu\|wb_stage:wb_stage\"" {  } { { "../src/cpu.v" "wb_stage" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments_converter ace:inst\|cpu:cpu\|segments_converter:seg0 " "Elaborating entity \"segments_converter\" for hierarchy \"ace:inst\|cpu:cpu\|segments_converter:seg0\"" {  } { { "../src/cpu.v" "seg0" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ctrl ace:inst\|io_ctrl:io_ctrl " "Elaborating entity \"io_ctrl\" for hierarchy \"ace:inst\|io_ctrl:io_ctrl\"" {  } { { "../src/ace.v" "io_ctrl" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005878646 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(129) " "Verilog HDL Case Statement warning at io_ctrl.v(129): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 129 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1466005878650 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(158) " "Verilog HDL Case Statement warning at io_ctrl.v(158): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 158 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1466005878650 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878650 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledg_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledg_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878650 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"wr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"word\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "real_addr io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"real_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwr_buffer io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"memwr_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[0\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[1\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[2\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[3\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[4\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[5\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[6\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[7\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[8\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[9\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[10\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[11\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[12\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878651 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[13\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[14\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[15\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[0\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[1\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[2\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[3\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[4\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[5\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[6\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[7\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[8\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[9\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[10\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[11\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[12\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[13\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[14\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[15\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[16\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878652 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[17\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[18\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[19\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[0\] io_ctrl.v(114) " "Inferred latch for \"word\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[1\] io_ctrl.v(114) " "Inferred latch for \"word\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[2\] io_ctrl.v(114) " "Inferred latch for \"word\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[3\] io_ctrl.v(114) " "Inferred latch for \"word\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[4\] io_ctrl.v(114) " "Inferred latch for \"word\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[5\] io_ctrl.v(114) " "Inferred latch for \"word\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[6\] io_ctrl.v(114) " "Inferred latch for \"word\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[7\] io_ctrl.v(114) " "Inferred latch for \"word\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[8\] io_ctrl.v(114) " "Inferred latch for \"word\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[9\] io_ctrl.v(114) " "Inferred latch for \"word\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[10\] io_ctrl.v(114) " "Inferred latch for \"word\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[11\] io_ctrl.v(114) " "Inferred latch for \"word\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[12\] io_ctrl.v(114) " "Inferred latch for \"word\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[13\] io_ctrl.v(114) " "Inferred latch for \"word\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[14\] io_ctrl.v(114) " "Inferred latch for \"word\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[15\] io_ctrl.v(114) " "Inferred latch for \"word\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[16\] io_ctrl.v(114) " "Inferred latch for \"word\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[17\] io_ctrl.v(114) " "Inferred latch for \"word\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878653 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[18\] io_ctrl.v(114) " "Inferred latch for \"word\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[19\] io_ctrl.v(114) " "Inferred latch for \"word\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[20\] io_ctrl.v(114) " "Inferred latch for \"word\[20\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[21\] io_ctrl.v(114) " "Inferred latch for \"word\[21\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[22\] io_ctrl.v(114) " "Inferred latch for \"word\[22\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[23\] io_ctrl.v(114) " "Inferred latch for \"word\[23\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[24\] io_ctrl.v(114) " "Inferred latch for \"word\[24\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[25\] io_ctrl.v(114) " "Inferred latch for \"word\[25\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[26\] io_ctrl.v(114) " "Inferred latch for \"word\[26\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[27\] io_ctrl.v(114) " "Inferred latch for \"word\[27\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[28\] io_ctrl.v(114) " "Inferred latch for \"word\[28\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[29\] io_ctrl.v(114) " "Inferred latch for \"word\[29\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[30\] io_ctrl.v(114) " "Inferred latch for \"word\[30\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[31\] io_ctrl.v(114) " "Inferred latch for \"word\[31\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878654 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878655 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[18\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[19\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878656 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466005878657 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[1\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[1\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[2\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[2\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[3\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[3\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[4\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[4\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[5\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[5\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[6\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[6\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[7\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[7\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[8\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[8\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[9\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[9\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[10\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[10\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[11\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[11\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[12\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[12\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[13\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[13\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[14\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[14\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[15\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[15\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[16\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[16\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[17\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[17\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[18\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[18\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[19\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[19\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[20\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[20\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[21\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[21\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[22\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[22\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[23\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[23\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[24\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[24\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[25\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[25\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[26\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[26\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[27\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[27\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[28\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[28\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[29\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[29\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[30\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[30\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[31\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[31\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[0\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_data_write_next\[0\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005879022 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1466005879269 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1466005879269 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[31\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[31\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[30\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[30\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[29\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[29\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[28\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[28\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[27\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[27\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[26\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[26\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[25\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[25\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[24\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[24\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[23\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[23\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[22\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[22\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[21\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[21\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[20\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[20\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[19\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[19\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[18\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[18\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[17\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[17\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[16\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[16\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[15\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[15\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[14\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[14\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[13\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[13\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[12\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[12\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[11\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[11\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[10\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[10\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[9\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[9\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[8\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[8\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[7\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[7\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[6\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[6\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[5\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[5\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[4\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[4\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[3\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[3\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[2\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[2\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[1\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[1\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[0\] " "LATCH primitive \"ace:inst\|cpu:cpu\|arbiter:arbiter\|dc_read_data_next\[0\]\" is permanently disabled" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 75 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1466005880914 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Div0\"" {  } { { "../src/alu.v" "Div0" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881348 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|Mult0\"" {  } { { "../src/alu.v" "Mult0" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881348 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1466005881348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0\"" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881402 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466005881402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\"" {  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005881658 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466005881658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466005881705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466005881705 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/adrian/Documentos/Altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } } { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 82 0 0 } } { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 282 0 0 } } { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 77 0 0 } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881928 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/adrian/Documentos/ace-synth/project/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/adrian/Documentos/Altera/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 87 -1 0 } } { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 82 0 0 } } { "../src/cpu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/cpu.v" 282 0 0 } } { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 77 0 0 } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005881928 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1466005881928 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1466005881928 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1466005882494 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1466005882553 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1466005882553 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memread ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg " "Duplicate LATCH primitive \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memread\" merged with LATCH primitive \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg\"" {  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466005882610 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1466005882610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[19\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882612 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882612 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882612 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882612 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882612 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882613 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882614 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882615 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isjump " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isjump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882615 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[30\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[29\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[28\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[27\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[26\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[25\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882616 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[24\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[23\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[22\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[21\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[20\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memwrite " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memwrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|memtoreg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882617 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882618 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[9\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[10\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[11\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[12\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[13\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[14\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882619 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[15\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[16\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[17\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[18\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[19\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[20\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[21\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[22\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882620 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[23\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[24\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[25\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[26\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[27\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[28\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[29\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[30\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882621 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|word\[31\] " "Latch ace:inst\|io_ctrl:io_ctrl\|word\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[19\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[18\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[17\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[16\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[15\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[14\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[13\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882622 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[12\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[11\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[10\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[9\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[8\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[7\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[6\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[5\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882623 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[4\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[3\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[2\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[1\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[3\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[4\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|opcode\[1\]" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882624 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[2\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op" {  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isbranch " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|isbranch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[0\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_s " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_t " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|alu_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[1\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882625 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[2\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[3\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[4\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[5\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[6\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[7\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[8\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882626 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[9\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[10\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[11\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[12\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[13\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[14\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[15\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882627 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[16\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[17\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[18\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[19\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[20\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[21\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[22\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882628 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[23\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[24\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[25\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[26\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[27\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[28\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[29\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882629 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[30\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[31\] " "Latch ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\|tmp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[1\]" {  } { { "../src/alucontrol.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alucontrol.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/alu.v" "" { Text "/home/adrian/Documentos/ace-synth/src/alu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|aluop " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|aluop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regwrite " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regwrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|islink " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|islink has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regdst " "Latch ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|regdst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[0\] " "Latch ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|ledg\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|ledg\[1\]" {  } { { "../src/ace.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ace.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466005882630 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466005882630 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 31 -1 0 } } { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1466005882659 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1466005882659 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[15\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[15\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[14\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[14\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[13\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[13\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[12\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[12\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[11\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[11\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[10\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[10\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[9\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[9\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[8\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[8\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[7\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[7\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[6\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[6\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[5\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[5\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[4\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[4\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[3\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[3\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[2\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[2\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[1\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[1\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[0\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[0\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005885171 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1466005885171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we_n VCC " "Pin \"sram_we_n\" is stuck at VCC" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 280 752 928 296 "sram_we_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|sram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n GND " "Pin \"sram_ub_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 312 752 928 328 "sram_ub_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n GND " "Pin \"sram_lb_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 328 752 928 344 "sram_lb_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|sram_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_n GND " "Pin \"sram_ce_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 344 752 928 360 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|sram_ce_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[17\] GND " "Pin \"ledr\[17\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[16\] GND " "Pin \"ledr\[16\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[15\] GND " "Pin \"ledr\[15\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[14\] VCC " "Pin \"ledr\[14\]\" is stuck at VCC" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[13\] GND " "Pin \"ledr\[13\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[12\] GND " "Pin \"ledr\[12\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[11\] GND " "Pin \"ledr\[11\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[10\] GND " "Pin \"ledr\[10\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[0\] GND " "Pin \"ledr\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466005885172 "|ace-top|ledr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1466005885172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1466005885491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "196 " "196 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1466005889149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/adrian/Documentos/ace-synth/project/output_files/ace-synth.map.smsg " "Generated suppressed messages file /home/adrian/Documentos/ace-synth/project/output_files/ace-synth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1466005889295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466005889668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466005889668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5789 " "Implemented 5789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466005890097 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466005890097 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1466005890097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5636 " "Implemented 5636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466005890097 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1466005890097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466005890097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 450 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 450 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466005890136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:51:30 2016 " "Processing ended: Wed Jun 15 17:51:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466005890136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466005890136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466005890136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466005890136 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1466005891886 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ace-synth EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ace-synth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466005891915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466005891953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466005891954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466005891954 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466005892296 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466005892307 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466005892901 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466005892901 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8956 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466005892919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8958 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466005892919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8960 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466005892919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8962 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466005892919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8964 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466005892919 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466005892919 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1466005892925 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "246 " "TimeQuest Timing Analyzer is analyzing 246 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1466005895442 ""}
{ "Info" "ISTA_SDC_FOUND" "ace-synth.out.sdc " "Reading SDC File: 'ace-synth.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1466005895448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895493 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key\[0\] " "Node: key\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895493 "|ace-top|key[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Node: ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895493 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage|instruction[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895494 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895494 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895494 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Node: ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895494 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|alu_op"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Node: ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466005895494 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol|aluop_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1466005895521 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1466005895521 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1466005895522 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466005895522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466005895522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        CLOCK " "  20.000        CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466005895522 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1466005895522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|clock_delay:clock_delay\|clk_new " "Destination node ace:inst\|clock_delay:clock_delay\|clk_new" {  } { { "../src/clock_delay.v" "" { Text "/home/adrian/Documentos/ace-synth/src/clock_delay.v" 4 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|clock_delay:clock_delay|clk_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2352 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895813 ""}  } { { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 248 376 544 264 "clock_50" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8930 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|clock_delay:clock_delay\|clk_new  " "Automatically promoted node ace:inst\|clock_delay:clock_delay\|clk_new " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|reseter:reseter\|flag " "Destination node ace:inst\|reseter:reseter\|flag" {  } { { "../src/reseter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/reseter.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|reseter:reseter|flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2318 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 19 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2307 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2131 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[27\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[28\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[29\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[30\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\] " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[31\]" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|instruction[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|mem_ack " "Destination node ace:inst\|io_ctrl:io_ctrl\|mem_ack" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 55 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|mem_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|state\[0\] " "Destination node ace:inst\|io_ctrl:io_ctrl\|state\[0\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895813 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1466005895813 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895813 ""}  } { { "../src/clock_delay.v" "" { Text "/home/adrian/Documentos/ace-synth/src/clock_delay.v" 4 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|clock_delay:clock_delay|clk_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2352 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895813 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack_next~0  " "Automatically promoted node ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack_next~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895814 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 6 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895814 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895814 ""}  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 29 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3820 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read_next~0  " "Automatically promoted node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read_next~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read " "Destination node ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_read" {  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 19 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2307 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } { { "../src/arbiter.v" "" { Text "/home/adrian/Documentos/ace-synth/src/arbiter.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|arbiter:arbiter|mem_read_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3806 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[31\]~349  " "Automatically promoted node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[31\]~349 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~350 " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~350" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|data_probe[29]~350 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6455 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~351 " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|data_probe\[29\]~351" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|data_probe[29]~351 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6456 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 8 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|data_probe[31]~349 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 6454 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|if_stage:if_stage\|hit~0  " "Automatically promoted node ace:inst\|cpu:cpu\|if_stage:if_stage\|hit~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|state " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|state" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 29 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next\[28\]~30 " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next\[28\]~30" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 34 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|pc_next[28]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3770 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895815 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 26 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|hit~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3769 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\]~1  " "Automatically promoted node ace:inst\|cpu:cpu\|if_stage:if_stage\|pc_next_next\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 61 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|pc_next_next[31]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3991 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|Mux54~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|Mux54~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|sram_oe_n~0 " "Destination node ace:inst\|io_ctrl:io_ctrl\|sram_oe_n~0" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 31 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|sram_oe_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|state\[1\]~0 " "Destination node ace:inst\|io_ctrl:io_ctrl\|state\[1\]~0" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8744 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 123 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|Mux54~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3768 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|state_next\[0\]~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|state_next\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|state\[0\]~1 " "Destination node ace:inst\|io_ctrl:io_ctrl\|state\[0\]~1" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 92 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 8745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 69 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|state_next[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3804 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|Mux55~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|Mux55~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|mem_ack " "Destination node ace:inst\|io_ctrl:io_ctrl\|mem_ack" {  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 55 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|mem_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 123 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|Mux55~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3805 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|io_ctrl:io_ctrl\|Mux59~0  " "Automatically promoted node ace:inst\|io_ctrl:io_ctrl\|Mux59~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895816 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/adrian/Documentos/ace-synth/src/io_ctrl.v" 123 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|Mux59~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 4316 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|WideOr0~4  " "Automatically promoted node ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\|WideOr0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""}  } { { "../src/control.v" "" { Text "/home/adrian/Documentos/ace-synth/src/control.v" 27 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|id_stage:id_stage|control:control|WideOr0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3986 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|id_stage:id_stage\|mem_write~0  " "Automatically promoted node ace:inst\|cpu:cpu\|id_stage:id_stage\|mem_write~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|if_stage:if_stage\|state " "Destination node ace:inst\|cpu:cpu\|if_stage:if_stage\|state" {  } { { "../src/if_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/if_stage.v" 29 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|if_stage:if_stage|state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 2170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu_zero " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu_zero" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 41 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|alu_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[20\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[20\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[31\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[31\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[30\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[30\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[29\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[29\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[28\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[28\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[27\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[27\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[26\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[26\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[25\] " "Destination node ace:inst\|cpu:cpu\|ex_stage:ex_stage\|pc_branch\[25\]" {  } { { "../src/ex_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/ex_stage.v" 94 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|ex_stage:ex_stage|pc_branch[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466005895817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1466005895817 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466005895817 ""}  } { { "../src/id_stage.v" "" { Text "/home/adrian/Documentos/ace-synth/src/id_stage.v" 42 -1 0 } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|id_stage:id_stage|mem_write~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 3764 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466005895817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1466005897060 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466005897069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466005897070 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466005897079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466005897091 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466005897099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1466005898290 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1466005898300 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466005898300 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466005898493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466005904236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466005906595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466005906638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466005908936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466005908936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466005910435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1466005916627 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1466005916627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466005918938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1466005918941 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1466005918941 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1466005918941 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1466005919090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466005919160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466005920958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466005921021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466005922783 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466005924095 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[15\] 3.3-V LVTTL AG3 " "Pin sram_dq\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[15] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[14\] 3.3-V LVTTL AF3 " "Pin sram_dq\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[14] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[13\] 3.3-V LVTTL AE4 " "Pin sram_dq\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[13] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[12\] 3.3-V LVTTL AE3 " "Pin sram_dq\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[12] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[11\] 3.3-V LVTTL AE1 " "Pin sram_dq\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[11] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[10\] 3.3-V LVTTL AE2 " "Pin sram_dq\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[10] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[9\] 3.3-V LVTTL AD2 " "Pin sram_dq\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[9] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[8\] 3.3-V LVTTL AD1 " "Pin sram_dq\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[8] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[7\] 3.3-V LVTTL AF7 " "Pin sram_dq\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[7] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[6\] 3.3-V LVTTL AH6 " "Pin sram_dq\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[6] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[5\] 3.3-V LVTTL AG6 " "Pin sram_dq\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[5] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[4\] 3.3-V LVTTL AF6 " "Pin sram_dq\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[4] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[3\] 3.3-V LVTTL AH4 " "Pin sram_dq\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[3] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[2\] 3.3-V LVTTL AG4 " "Pin sram_dq\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[2] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[1\] 3.3-V LVTTL AF4 " "Pin sram_dq\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[1] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[0\] 3.3-V LVTTL AH3 " "Pin sram_dq\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[0] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL Y2 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { clock_50 } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 248 376 544 264 "clock_50" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1466005924935 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1466005924935 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[15\] a permanently disabled " "Pin sram_dq\[15\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[15] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[14\] a permanently disabled " "Pin sram_dq\[14\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[14] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[13\] a permanently disabled " "Pin sram_dq\[13\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[13] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[12\] a permanently disabled " "Pin sram_dq\[12\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[12] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[11\] a permanently disabled " "Pin sram_dq\[11\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[11] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[10\] a permanently disabled " "Pin sram_dq\[10\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[10] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[9\] a permanently disabled " "Pin sram_dq\[9\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[9] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[8\] a permanently disabled " "Pin sram_dq\[8\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[8] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[7\] a permanently disabled " "Pin sram_dq\[7\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[7] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[6\] a permanently disabled " "Pin sram_dq\[6\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[6] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[5\] a permanently disabled " "Pin sram_dq\[5\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[5] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[4\] a permanently disabled " "Pin sram_dq\[4\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[4] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[3\] a permanently disabled " "Pin sram_dq\[3\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[3] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[2\] a permanently disabled " "Pin sram_dq\[2\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[2] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[1\] a permanently disabled " "Pin sram_dq\[1\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[1] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[0\] a permanently disabled " "Pin sram_dq\[0\] has a permanently disabled output enable" {  } { { "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/adrian/Documentos/Altera/quartus/linux/pin_planner.ppl" { sram_dq[0] } } } { "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/adrian/Documentos/Altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "ace-top.bdf" "" { Schematic "/home/adrian/Documentos/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/adrian/Documentos/Altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/adrian/Documentos/ace-synth/project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1466005924936 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1466005924936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/adrian/Documentos/ace-synth/project/output_files/ace-synth.fit.smsg " "Generated suppressed messages file /home/adrian/Documentos/ace-synth/project/output_files/ace-synth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1466005925494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466005926746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:52:06 2016 " "Processing ended: Wed Jun 15 17:52:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466005926746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466005926746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466005926746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466005926746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466005928331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466005928332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:52:08 2016 " "Processing started: Wed Jun 15 17:52:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466005928332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1466005928332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1466005928333 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1466005932537 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1466005932670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466005934178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:52:14 2016 " "Processing ended: Wed Jun 15 17:52:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466005934178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466005934178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466005934178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1466005934178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466005935501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466005935502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:52:15 2016 " "Processing started: Wed Jun 15 17:52:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466005935502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466005935502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ace-synth -c ace-synth " "Command: quartus_sta ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466005935502 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1466005935531 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466005935764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466005935765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466005935805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1466005935805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "246 " "TimeQuest Timing Analyzer is analyzing 246 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1466005936368 ""}
{ "Info" "ISTA_SDC_FOUND" "ace-synth.out.sdc " "Reading SDC File: 'ace-synth.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1466005936488 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key\[0\] " "Node: key\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|key[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Node: ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage|instruction[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Node: ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|alu_op"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Node: ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005936527 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol|aluop_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1466005936994 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1466005936994 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1466005936995 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1466005937007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.720 " "Worst-case setup slack is 14.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.720         0.000 CLOCK  " "   14.720         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005937016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 CLOCK  " "    0.440         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005937018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005937019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005937019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.682 " "Worst-case minimum pulse width slack is 9.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.682         0.000 CLOCK  " "    9.682         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005937020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005937020 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1466005937121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1466005937166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1466005939063 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key\[0\] " "Node: key\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|key[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Node: ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage|instruction[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Node: ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|alu_op"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Node: ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939348 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol|aluop_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1466005939358 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1466005939358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.098 " "Worst-case setup slack is 15.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.098         0.000 CLOCK  " "   15.098         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 CLOCK  " "    0.387         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005939367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005939368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.674 " "Worst-case minimum pulse width slack is 9.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.674         0.000 CLOCK  " "    9.674         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939369 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1466005939448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key\[0\] " "Node: key\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|key[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] " "Node: ace:inst\|cpu:cpu\|if_stage:if_stage\|instruction\[26\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage|instruction[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|ic_read_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|ic_read_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] " "Node: ace:inst\|cpu:cpu\|arbiter:arbiter\|mem_addr\[20\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter|mem_addr[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op " "Node: ace:inst\|cpu:cpu\|id_stage:id_stage\|alu_op was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|alu_op"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] " "Node: ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\|aluop_out\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1466005939826 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol|aluop_out[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK (Rise) CLOCK (Rise) setup and hold " "From CLOCK (Rise) to CLOCK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1466005939836 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1466005939836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.252 " "Worst-case setup slack is 17.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.252         0.000 CLOCK  " "   17.252         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 CLOCK  " "    0.201         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005939845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1466005939847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.267 " "Worst-case minimum pulse width slack is 9.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.267         0.000 CLOCK  " "    9.267         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466005939848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466005939848 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466005940426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466005940429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466005940572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:52:20 2016 " "Processing ended: Wed Jun 15 17:52:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466005940572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466005940572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466005940572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466005940572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466005942512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466005942513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:52:22 2016 " "Processing started: Wed Jun 15 17:52:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466005942513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466005942513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466005942514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ace-synth.vo /home/adrian/Documentos/ace-synth/project/simulation/modelsim/ simulation " "Generated file ace-synth.vo in folder \"/home/adrian/Documentos/ace-synth/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1466005944094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466005944193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 17:52:24 2016 " "Processing ended: Wed Jun 15 17:52:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466005944193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466005944193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466005944193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466005944193 ""}
