<!-- start content -->
			<p><b>Block:</b> SRAM (<code>sram</code>)<br />
<b>Block Author</b>: Pierre Yves Droz, Henry Chen<br />
<b>Document Author</b>: Ben Blackman<br />
</p>
<table id="toc" class="toc"><tr><td><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Summary"><span class="tocnumber">1</span> <span class="toctext">Summary</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Mask_Parameters"><span class="tocnumber">2</span> <span class="toctext">Mask Parameters</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Ports"><span class="tocnumber">3</span> <span class="toctext">Ports</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Description"><span class="tocnumber">4</span> <span class="toctext">Description</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Usage"><span class="tocnumber">4.1</span> <span class="toctext">Usage</span></a></li>
</ul>
</li>
</ul>
</td></tr></table><script>if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } </script>
<h2> <span class="mw-headline" id="Summary"> Summary </span></h2>
<p>The sram block represents a 36x512k SRAM chip on the IBOB. It stores 36-bit words and requires 19 bits to access its address space.
</p>
<h2> <span class="mw-headline" id="Mask_Parameters"> Mask Parameters </span></h2>
<table width="500" border="1" cellpadding="3">
<tr>
<th> Parameter
</th><th> Variable
</th><th> Description
</th></tr>
<tr>
<td> SRAM
</td><td> sram
</td><td> Selects which SRAM chip this block represents.
</td></tr>
<tr>
<td> Data Type
</td><td> arith_type
</td><td> Type to which the data is cast on both the input and output.
</td></tr>
<tr>
<td> Data binary point (bitwidth is 36)
</td><td> bin_pt
</td><td> Position of the binary point of the data.
</td></tr>
<tr>
<td> Sample period
</td><td> sample_period
</td><td> Sets the period with reference to the clock frequency.
</td></tr>
<tr>
<td> Simulate SRAM using ModelSim
</td><td> use_sim
</td><td> Turns ModelSim simulation on or off.
</td></tr>
</table>
<h2> <span class="mw-headline" id="Ports"> Ports </span></h2>
<table width="500" border="1" cellpadding="3">
<tr>
<th> Port
</th><th> Dir
</th><th> Data Type
</th><th> Description
</th></tr>
<tr>
<td> we
</td><td> IN
</td><td> boolean
</td><td> A signal that when high, causes the data on data_in to be written to address.
</td></tr>
<tr>
<td> be
</td><td> IN
</td><td> unsigned_4_0
</td><td> A signal that enables different 9-bit bytes of data_in to be written.
</td></tr>
<tr>
<td> address
</td><td> IN
</td><td> unsigned_19_0
</td><td> A signal that specifies the address where either data_in is to be stored or from where data_out is to be read.
</td></tr>
<tr>
<td> data_in
</td><td> IN
</td><td> arith_type_36
</td><td> A signal that contains the data to be stored.
</td></tr>
<tr>
<td> data_out
</td><td> OUT
</td><td> arith_type_36
</td><td> A signal that contains the data coming out of address.
</td></tr>
<tr>
<td> data_valid
</td><td> OUT
</td><td> boolean
</td><td> A signal that is high when data_out is valid.
</td></tr>
</table>
<h2> <span class="mw-headline" id="Description"> Description </span></h2>
<h3> <span class="mw-headline" id="Usage"> Usage </span></h3>
<p>The SRAM block is 36x512k, signifying that its input and output are 36-bit words and it can store 512k words. Each clock cyle, if <code>we</code> is high, then each bit of be determines whether each 9-bit chunk will be written to address. <code>be</code> is 4 bits with the highest bit corresponding to the most significant chunk (so if <code>be</code> is 1100, only the top 18 bits will be written). If <code>we</code> is low, then the SRAM block ignores <code>data_in</code> and be and reads the word stored at <code>address</code>.
</p>