Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: test_mat.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_mat.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_mat"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : test_mat
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//psf/shared_vm/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_2_arq/mat_ply.vhd" in Library work.
Package <mat_ply> compiled.
Package body <mat_ply> compiled.
Compiling vhdl file "//psf/shared_vm/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_2_arq/test_mat.vhd" in Library work.
Entity <test_mat> compiled.
Entity <test_mat> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test_mat> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_mat> in library <work> (Architecture <Behavioral>).
Entity <test_mat> analyzed. Unit <test_mat> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <test_mat>.
    Related source file is "//psf/shared_vm/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_2_arq/test_mat.vhd".
    Found 160-bit register for signal <prod<0>>.
    Found 160-bit register for signal <prod<1>>.
    Found 160-bit register for signal <prod<2>>.
    Found 160-bit register for signal <prod<3>>.
    Found 32-bit adder for signal <n0000<0>_0$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_0$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_0$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_0$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<0>_1$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_1$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_1$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_1$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<0>_2$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_2$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_2$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_2$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<0>_3$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_3$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_3$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_3$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<0>_4$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_4$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_4$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<0>_4$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<1>_0$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_0$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_0$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_0$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<1>_1$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_1$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_1$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_1$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<1>_2$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_2$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_2$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_2$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<1>_3$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_3$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_3$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_3$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<1>_4$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_4$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_4$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<1>_4$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<2>_0$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_0$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_0$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_0$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<2>_1$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_1$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_1$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_1$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<2>_2$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_2$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_2$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_2$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<2>_3$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_3$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_3$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_3$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<2>_4$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_4$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_4$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<2>_4$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<3>_0$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_0$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_0$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_0$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<3>_1$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_1$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_1$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_1$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<3>_2$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_2$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_2$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_2$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<3>_3$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_3$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_3$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_3$mult0002> created at line 30.
    Found 32-bit adder for signal <n0000<3>_4$addsub0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_4$mult0000> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_4$mult0001> created at line 30.
    Found 16x16-bit multiplier for signal <n0000<3>_4$mult0002> created at line 30.
    Summary:
	inferred 640 D-type flip-flop(s).
	inferred  40 Adder/Subtractor(s).
	inferred  60 Multiplier(s).
Unit <test_mat> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 60
 16x16-bit multiplier                                  : 60
# Adders/Subtractors                                   : 40
 32-bit adder                                          : 40
# Registers                                            : 20
 32-bit register                                       : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 60
 16x16-bit multiplier                                  : 60
# Adders/Subtractors                                   : 40
 32-bit adder                                          : 40
# Registers                                            : 640
 Flip-Flops                                            : 640

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_mat> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_mat, actual ratio is 969.
Optimizing block <test_mat> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <test_mat>, final ratio is 910.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 640
 Flip-Flops                                            : 640

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test_mat.ngr
Top Level Output File Name         : test_mat
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1073

Cell Usage :
# BELS                             : 56242
#      GND                         : 1
#      LUT1                        : 728
#      LUT2                        : 8756
#      LUT3                        : 1013
#      LUT4                        : 6610
#      MULT_AND                    : 6010
#      MUXCY                       : 16468
#      XORCY                       : 16656
# FlipFlops/Latches                : 640
#      FD                          : 640
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1072
#      IBUF                        : 432
#      OBUF                        : 640
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                     8740  out of    960   910% (*) 
 Number of 4 input LUTs:              17107  out of   1920   890% (*) 
 Number of IOs:                        1073
 Number of bonded IOBs:                1073  out of     66   1625% (*) 
    IOB Flip Flops:                     640
 Number of MULT18X18SIOs:                 4  out of      4   100%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 640   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 15.584ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5375081184 / 640
-------------------------------------------------------------------------
Offset:              15.584ns (Levels of Logic = 39)
  Source:            a<1><1><0> (PAD)
  Destination:       prod<1>_0_31 (FF)
  Destination Clock: clk rising

  Data Path: a<1><1><0> to prod<1>_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   1.106   1.086  a_1__1__0_IBUF (a_1__1__0_IBUF)
     MULT_AND:I0->LO       0   0.645   0.000  Mmult_n0000<1>_0_mult0001_a<1><1><0>_x_b<1><0><3>_mand (Mmult_n0000<1>_0_mult0001_a<1><1><0>_x_b<1><0><3>_mand1)
     MUXCY:DI->O           1   0.773   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<3> (Mmult_n0000<1>_0_mult0001_Madd7_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<4> (Mmult_n0000<1>_0_mult0001_Madd7_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<5> (Mmult_n0000<1>_0_mult0001_Madd7_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<6> (Mmult_n0000<1>_0_mult0001_Madd7_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<7> (Mmult_n0000<1>_0_mult0001_Madd7_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<8> (Mmult_n0000<1>_0_mult0001_Madd7_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<9> (Mmult_n0000<1>_0_mult0001_Madd7_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<10> (Mmult_n0000<1>_0_mult0001_Madd7_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<11> (Mmult_n0000<1>_0_mult0001_Madd7_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<12> (Mmult_n0000<1>_0_mult0001_Madd7_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<13> (Mmult_n0000<1>_0_mult0001_Madd7_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<14> (Mmult_n0000<1>_0_mult0001_Madd7_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<15> (Mmult_n0000<1>_0_mult0001_Madd7_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<16> (Mmult_n0000<1>_0_mult0001_Madd7_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<17> (Mmult_n0000<1>_0_mult0001_Madd7_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<18> (Mmult_n0000<1>_0_mult0001_Madd7_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<19> (Mmult_n0000<1>_0_mult0001_Madd7_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<20> (Mmult_n0000<1>_0_mult0001_Madd7_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<21> (Mmult_n0000<1>_0_mult0001_Madd7_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<22> (Mmult_n0000<1>_0_mult0001_Madd7_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<23> (Mmult_n0000<1>_0_mult0001_Madd7_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<24> (Mmult_n0000<1>_0_mult0001_Madd7_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Mmult_n0000<1>_0_mult0001_Madd7_cy<25> (Mmult_n0000<1>_0_mult0001_Madd7_cy<25>)
     XORCY:CI->O           1   0.699   0.426  Mmult_n0000<1>_0_mult0001_Madd7_xor<26> (Mmult_n0000<1>_0_mult0001_Madd_264)
     LUT2:I1->O            1   0.612   0.000  Mmult_n0000<1>_0_mult0001_Madd10_lut<26> (Mmult_n0000<1>_0_mult0001_Madd10_lut<26>)
     MUXCY:S->O            1   0.404   0.000  Mmult_n0000<1>_0_mult0001_Madd10_cy<26> (Mmult_n0000<1>_0_mult0001_Madd10_cy<26>)
     XORCY:CI->O           1   0.699   0.426  Mmult_n0000<1>_0_mult0001_Madd10_xor<27> (Mmult_n0000<1>_0_mult0001_Madd_275)
     LUT2:I1->O            1   0.612   0.000  Mmult_n0000<1>_0_mult0001_Madd13_lut<27> (Mmult_n0000<1>_0_mult0001_Madd13_lut<27>)
     MUXCY:S->O            1   0.404   0.000  Mmult_n0000<1>_0_mult0001_Madd13_cy<27> (Mmult_n0000<1>_0_mult0001_Madd13_cy<27>)
     XORCY:CI->O           1   0.699   0.509  Mmult_n0000<1>_0_mult0001_Madd13_xor<28> (Mmult_n0000<1>_0_mult0001_Madd_287)
     LUT1:I0->O            1   0.612   0.000  Mmult_n0000<1>_0_mult0001_Madd14_cy<28>_rt (Mmult_n0000<1>_0_mult0001_Madd14_cy<28>_rt)
     MUXCY:S->O            1   0.404   0.000  Mmult_n0000<1>_0_mult0001_Madd14_cy<28> (Mmult_n0000<1>_0_mult0001_Madd14_cy<28>)
     XORCY:CI->O           2   0.699   0.532  Mmult_n0000<1>_0_mult0001_Madd14_xor<29> (n0000<1>_0_mult0001<29>)
     LUT3:I0->O            1   0.612   0.509  Madd__n0000<1><0>C281 (Madd__n0000<1><0>C28)
     LUT4:I0->O            1   0.612   0.000  Madd__n0000<1><0>_Madd_lut<30> (Madd__n0000<1><0>_Madd_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Madd__n0000<1><0>_Madd_cy<30> (Madd__n0000<1><0>_Madd_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Madd__n0000<1><0>_Madd_xor<31> (Madd__index0005<31>)
     FD:D                      0.268          prod<1>_0_31
    ----------------------------------------
    Total                     15.584ns (12.096ns logic, 3.488ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 640 / 640
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            prod<0>_0_31 (FF)
  Destination:       prod<0><0><31> (PAD)
  Source Clock:      clk rising

  Data Path: prod<0>_0_31 to prod<0><0><31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  prod<0>_0_31 (prod<0>_0_31)
     OBUF:I->O                 3.169          prod_0__0__31_OBUF (prod<0><0><31>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 81.00 secs
Total CPU time to Xst completion: 80.09 secs
 
--> 

Total memory usage is 720656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

