/*
 * stm32f407xx.h
 *
 *  Created on: Jul 4, 2021
 *      Author: Bhat Chaitra
 */

#ifndef STM32F407XX_H_
#define STM32F407XX_H_

/*MEMORY RELATED DEFINITIONS*/
#define FLASH_BASEADDR				0x80000000U			//BASE ADDRESS OF FLASH MEMORY
#define SRAM1_BASEADDR				0x20000000U			//BASE ADDRESS OF SRAM1
#define SRAM2_BASEADDR				0x2001C000U			//BASE ADDRESS OF SRAM2
#define SYSTEM_MEM_BASEADDR			0x1FFF0000U			//BASE ADDRESS OF SYSTEM MEMORY/ROM
#define OTP_AREA_BASEADDR			0x1FFF7800U			//BASE ADDRESS OF OTP AREAS

/*BUS RELATED DEFINITIONS*/
#define AHB1_BASEADDR				0x40020000U
#define AHB2_BASEADDR				0x50000000U
#define AHB3_BASEADDR				0xA0000000U
#define APB1_BASEADDR				0x40000000U
#define APB2_BASEADDR				0x40010000U

/*GPIO DEFINITIONS*/
#define GPIOA_BASEADDR				0x40020000U
#define GPIOB_BASEADDR				0x40020400U
#define GPIOC_BASEADDR				0x40020800U
#define GPIOD_BASEADDR				0x40020C00U
#define GPIOE_BASEADDR				0x40021000U
#define GPIOF_BASEADDR				0x40021400U
#define GPIOG_BASEADDR				0x40021800U
#define GPIOH_BASEADDR				0x40021C00U
#define GPIOI_BASEADDR				0x40022000U
#define GPIOJ_BASEADDR				0x40022400U

/*I2C DEFINITIONS*/
#define I2C1_BASEADDR				0x40005400U
#define I2C2_BASEADDR				0x40005800U
#define I2C3_BASEADDR				0x40005C00U

/*TIMER DEFINITIONS*/
#define TIM1_BASEADDR				0x40010000U
#define TIM2_BASEADDR				0x40000000U
#define TIM3_BASEADDR				0x40000400U
#define TIM4_BASEADDR				0x40000800U
#define TIM5_BASEADDR				0x40000C00U
#define TIM6_BASEADDR				0x40001000U
#define TIM7_BASEADDR				0x40001400U
#define TIM8_BASEADDR				0x40010400U
#define TIM9_BASEADDR				0x40014000U
#define TIM10_BASEADDR				0x40014400U
#define TIM11_BASEADDR				0x40014800U
#define
#define
#define
#define
#define
#define
#define
#define
#define
#define



#endif /* STM32F407XX_H_ */
