
neptune-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012444  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000688  080125e8  080125e8  000225e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012c70  08012c70  00030304  2**0
                  CONTENTS
  4 .ARM          00000008  08012c70  08012c70  00022c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012c78  08012c78  00030304  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012c78  08012c78  00022c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012c7c  08012c7c  00022c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000304  20000000  08012c80  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000068e0  20000304  08012f84  00030304  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006be4  08012f84  00036be4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030304  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002656f  00000000  00000000  00030334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000581c  00000000  00000000  000568a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f00  00000000  00000000  0005c0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c68  00000000  00000000  0005dfc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e8cb  00000000  00000000  0005fc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024752  00000000  00000000  0007e4f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac5e0  00000000  00000000  000a2c45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c0  00000000  00000000  0014f225  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000946c  00000000  00000000  0014f2e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00000c27  00000000  00000000  00158754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000304 	.word	0x20000304
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080125cc 	.word	0x080125cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000308 	.word	0x20000308
 80001dc:	080125cc 	.word	0x080125cc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <BMX055_init>:
/**
 @brief Begin Device
 @retval true normaly done
 @retval false device error
 */
bool BMX055_init(BMX055_Handle *bmx055) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
	// Set CS pins HIGH
	HAL_GPIO_WritePin(bmx055->acc_CS_port, bmx055->acc_CS_pin, GPIO_PIN_SET);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6858      	ldr	r0, [r3, #4]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	891b      	ldrh	r3, [r3, #8]
 8000fac:	2201      	movs	r2, #1
 8000fae:	4619      	mov	r1, r3
 8000fb0:	f003 fa70 	bl	8004494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(bmx055->gyro_CS_port, bmx055->gyro_CS_pin, GPIO_PIN_SET);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6918      	ldr	r0, [r3, #16]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	8a9b      	ldrh	r3, [r3, #20]
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	f003 fa68 	bl	8004494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(bmx055->mag_CS_port, bmx055->mag_CS_pin, GPIO_PIN_SET);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	69d8      	ldr	r0, [r3, #28]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	8c1b      	ldrh	r3, [r3, #32]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	4619      	mov	r1, r3
 8000fd0:	f003 fa60 	bl	8004494 <HAL_GPIO_WritePin>

	// Set accel scale factor and map to m/s^2
	// 12bit (4096) accelerometer maps to specified range. This is used to calculate scale factor.
	// Note: +-16g is range of 32g
	switch (bmx055->acc_range) {
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	7a9b      	ldrb	r3, [r3, #10]
 8000fd8:	3b03      	subs	r3, #3
 8000fda:	2b09      	cmp	r3, #9
 8000fdc:	d826      	bhi.n	800102c <BMX055_init+0x90>
 8000fde:	a201      	add	r2, pc, #4	; (adr r2, 8000fe4 <BMX055_init+0x48>)
 8000fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe4:	08001025 	.word	0x08001025
 8000fe8:	0800102d 	.word	0x0800102d
 8000fec:	0800101d 	.word	0x0800101d
 8000ff0:	0800102d 	.word	0x0800102d
 8000ff4:	0800102d 	.word	0x0800102d
 8000ff8:	08001015 	.word	0x08001015
 8000ffc:	0800102d 	.word	0x0800102d
 8001000:	0800102d 	.word	0x0800102d
 8001004:	0800102d 	.word	0x0800102d
 8001008:	0800100d 	.word	0x0800100d
	case BMX055_ACC_RANGE_16:
		// 16g
		bmx055->acc_rescale = (2.0 * 16.0 / 4096.0) * 9.81;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a29      	ldr	r2, [pc, #164]	; (80010b4 <BMX055_init+0x118>)
 8001010:	60da      	str	r2, [r3, #12]
		break;
 8001012:	e00b      	b.n	800102c <BMX055_init+0x90>
	case BMX055_ACC_RANGE_8:
		// 8g
		bmx055->acc_rescale = (2.0 * 8.0 / 4096.0) * 9.81;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4a28      	ldr	r2, [pc, #160]	; (80010b8 <BMX055_init+0x11c>)
 8001018:	60da      	str	r2, [r3, #12]
		break;
 800101a:	e007      	b.n	800102c <BMX055_init+0x90>
	case BMX055_ACC_RANGE_4:
		// 4g
		bmx055->acc_rescale = (2.0 * 4.0 / 4096.0) * 9.81;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a27      	ldr	r2, [pc, #156]	; (80010bc <BMX055_init+0x120>)
 8001020:	60da      	str	r2, [r3, #12]
		break;
 8001022:	e003      	b.n	800102c <BMX055_init+0x90>
	case BMX055_ACC_RANGE_2:
		// 2g
		bmx055->acc_rescale = (2.0 * 2.0 / 4096.0) * 9.81;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a26      	ldr	r2, [pc, #152]	; (80010c0 <BMX055_init+0x124>)
 8001028:	60da      	str	r2, [r3, #12]
		break;
 800102a:	bf00      	nop
	}

	// Set gyro scale factor for map to degrees and map from deg to rad
	// 16bit (65536) gyro maps to specified range. This is used to calculate scale factor.
	// Note: +-2000 deg/s is range of 4000 deg/s
	switch (bmx055->gyro_range) {
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	7d9b      	ldrb	r3, [r3, #22]
 8001030:	2b04      	cmp	r3, #4
 8001032:	d821      	bhi.n	8001078 <BMX055_init+0xdc>
 8001034:	a201      	add	r2, pc, #4	; (adr r2, 800103c <BMX055_init+0xa0>)
 8001036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800103a:	bf00      	nop
 800103c:	08001051 	.word	0x08001051
 8001040:	08001059 	.word	0x08001059
 8001044:	08001061 	.word	0x08001061
 8001048:	08001069 	.word	0x08001069
 800104c:	08001071 	.word	0x08001071
	case BMX055_GYRO_RANGE_16_4:
		// 2000
		bmx055->gyro_rescale = (2.0 * 2000.0 / 65536.0) * (M_PI / 180.0);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4a1c      	ldr	r2, [pc, #112]	; (80010c4 <BMX055_init+0x128>)
 8001054:	619a      	str	r2, [r3, #24]
		break;
 8001056:	e00f      	b.n	8001078 <BMX055_init+0xdc>
	case BMX055_GYRO_RANGE_32_8:
		// 1000
		bmx055->gyro_rescale = (2.0 * 1000.0 / 65536.0) * (M_PI / 180.0);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4a1b      	ldr	r2, [pc, #108]	; (80010c8 <BMX055_init+0x12c>)
 800105c:	619a      	str	r2, [r3, #24]
		break;
 800105e:	e00b      	b.n	8001078 <BMX055_init+0xdc>
	case BMX055_GYRO_RANGE_65_6:
		// 500
		bmx055->gyro_rescale = (2.0 * 500.0 / 65536.0) * (M_PI / 180.0);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	4a1a      	ldr	r2, [pc, #104]	; (80010cc <BMX055_init+0x130>)
 8001064:	619a      	str	r2, [r3, #24]
		break;
 8001066:	e007      	b.n	8001078 <BMX055_init+0xdc>
	case BMX055_GYRO_RANGE_131_2:
		// 250
		bmx055->gyro_rescale = (2.0 * 250.0 / 65536.0) * (M_PI / 180.0);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	4a19      	ldr	r2, [pc, #100]	; (80010d0 <BMX055_init+0x134>)
 800106c:	619a      	str	r2, [r3, #24]
		break;
 800106e:	e003      	b.n	8001078 <BMX055_init+0xdc>
	case BMX055_GYRO_RANGE_262_4:
		// 125
		bmx055->gyro_rescale = (2.0 * 125.0 / 65536.0) * (M_PI / 180.0);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	4a18      	ldr	r2, [pc, #96]	; (80010d4 <BMX055_init+0x138>)
 8001074:	619a      	str	r2, [r3, #24]
		break;
 8001076:	bf00      	nop
	}

	// Set mag scale factor to units of uT
	// XY axes are 12bit (4096) and Z axis is 15bit (32768).
	// XY axis maximum value is +-1300uT and Z axis maximum value is +-2500uT
	bmx055->mag_rescale_xy = (2.0*1300.0 / 4096.0);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	4a17      	ldr	r2, [pc, #92]	; (80010d8 <BMX055_init+0x13c>)
 800107c:	625a      	str	r2, [r3, #36]	; 0x24
	bmx055->mag_rescale_z = (2.0*2500.0 / 32768.0);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a16      	ldr	r2, [pc, #88]	; (80010dc <BMX055_init+0x140>)
 8001082:	629a      	str	r2, [r3, #40]	; 0x28


	if (BMX055_searchDevice(bmx055)) {
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f000 f82b 	bl	80010e0 <BMX055_searchDevice>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d00c      	beq.n	80010aa <BMX055_init+0x10e>
		BMX055_configuration(bmx055);
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f000 f878 	bl	8001186 <BMX055_configuration>
//		uint8_t res = perform_adv_self_test(bmx055);
		if (!perform_normal_self_test(bmx055))
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f000 fc0a 	bl	80018b0 <perform_normal_self_test>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d101      	bne.n	80010a6 <BMX055_init+0x10a>
			return true;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e002      	b.n	80010ac <BMX055_init+0x110>
		else
			return false;
 80010a6:	2300      	movs	r3, #0
 80010a8:	e000      	b.n	80010ac <BMX055_init+0x110>
	} else {
		return false;
 80010aa:	2300      	movs	r3, #0
	}
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	3d9cf5c3 	.word	0x3d9cf5c3
 80010b8:	3d1cf5c3 	.word	0x3d1cf5c3
 80010bc:	3c9cf5c3 	.word	0x3c9cf5c3
 80010c0:	3c1cf5c3 	.word	0x3c1cf5c3
 80010c4:	3a8ba058 	.word	0x3a8ba058
 80010c8:	3a0ba058 	.word	0x3a0ba058
 80010cc:	398ba058 	.word	0x398ba058
 80010d0:	390ba058 	.word	0x390ba058
 80010d4:	388ba058 	.word	0x388ba058
 80010d8:	3f228000 	.word	0x3f228000
 80010dc:	3e1c4000 	.word	0x3e1c4000

080010e0 <BMX055_searchDevice>:
/**
 * @brief Search bmx055
 * @retval true  Found Device
 * @retval false : Not Found Device
 */
bool BMX055_searchDevice(BMX055_Handle *bmx055) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af02      	add	r7, sp, #8
 80010e6:	6078      	str	r0, [r7, #4]
	uint8_t acc_device = 0x00;
 80010e8:	2300      	movs	r3, #0
 80010ea:	73fb      	strb	r3, [r7, #15]
	uint8_t mag_device = 0x00;
 80010ec:	2300      	movs	r3, #0
 80010ee:	73bb      	strb	r3, [r7, #14]

	// Mag SoftReset
	uint8_t data = 0x82;
 80010f0:	2382      	movs	r3, #130	; 0x82
 80010f2:	737b      	strb	r3, [r7, #13]
	BMX055_writeSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_POW_CTL_REG, &data, 1);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	69d9      	ldr	r1, [r3, #28]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	8c1a      	ldrh	r2, [r3, #32]
 80010fc:	2301      	movs	r3, #1
 80010fe:	9301      	str	r3, [sp, #4]
 8001100:	f107 030d 	add.w	r3, r7, #13
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	234b      	movs	r3, #75	; 0x4b
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f000 fb6f 	bl	80017ec <BMX055_writeSPI>
	HAL_Delay(2);
 800110e:	2002      	movs	r0, #2
 8001110:	f002 fc62 	bl	80039d8 <HAL_Delay>

	/* Mag Setting */
	// set sleep mode
	data = BMX055_MAG_POW_CTL_SLEEP_MODE;
 8001114:	2301      	movs	r3, #1
 8001116:	737b      	strb	r3, [r7, #13]
	BMX055_writeSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_POW_CTL_REG, &data, 1);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	69d9      	ldr	r1, [r3, #28]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	8c1a      	ldrh	r2, [r3, #32]
 8001120:	2301      	movs	r3, #1
 8001122:	9301      	str	r3, [sp, #4]
 8001124:	f107 030d 	add.w	r3, r7, #13
 8001128:	9300      	str	r3, [sp, #0]
 800112a:	234b      	movs	r3, #75	; 0x4b
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f000 fb5d 	bl	80017ec <BMX055_writeSPI>
	HAL_Delay(3);
 8001132:	2003      	movs	r0, #3
 8001134:	f002 fc50 	bl	80039d8 <HAL_Delay>

	BMX055_readSPI(bmx055, bmx055->acc_CS_port, bmx055->acc_CS_pin, BMX055_WHO_AM_I_REG, &acc_device, 1);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6859      	ldr	r1, [r3, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	891a      	ldrh	r2, [r3, #8]
 8001140:	2301      	movs	r3, #1
 8001142:	9301      	str	r3, [sp, #4]
 8001144:	f107 030f 	add.w	r3, r7, #15
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	2300      	movs	r3, #0
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f000 fb79 	bl	8001844 <BMX055_readSPI>

	BMX055_readSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_REP_CHIP_ID, &mag_device, 1);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	69d9      	ldr	r1, [r3, #28]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	8c1a      	ldrh	r2, [r3, #32]
 800115a:	2301      	movs	r3, #1
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	f107 030e 	add.w	r3, r7, #14
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	2340      	movs	r3, #64	; 0x40
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 fb6c 	bl	8001844 <BMX055_readSPI>

	if (acc_device == BMX055_ACC_DEVICE && mag_device == BMX055_MAG_DEVICE) {
 800116c:	7bfb      	ldrb	r3, [r7, #15]
 800116e:	2bfa      	cmp	r3, #250	; 0xfa
 8001170:	d104      	bne.n	800117c <BMX055_searchDevice+0x9c>
 8001172:	7bbb      	ldrb	r3, [r7, #14]
 8001174:	2b32      	cmp	r3, #50	; 0x32
 8001176:	d101      	bne.n	800117c <BMX055_searchDevice+0x9c>
		return true;
 8001178:	2301      	movs	r3, #1
 800117a:	e000      	b.n	800117e <BMX055_searchDevice+0x9e>
	} else {
		return false;
 800117c:	2300      	movs	r3, #0
	}
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <BMX055_configuration>:

/**
 * @brief Set Config
 */
void BMX055_configuration(BMX055_Handle *bmx055) {
 8001186:	b580      	push	{r7, lr}
 8001188:	b086      	sub	sp, #24
 800118a:	af02      	add	r7, sp, #8
 800118c:	6078      	str	r0, [r7, #4]
	/* SoftReset */
	uint8_t data = BMX055_INITIATED_SOFT_RESET;
 800118e:	23b6      	movs	r3, #182	; 0xb6
 8001190:	73fb      	strb	r3, [r7, #15]
	// Accel SoftReset
	BMX055_writeSPI(bmx055, bmx055->acc_CS_port, bmx055->acc_CS_pin, BMX055_RESET_REG, &data, 1);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6859      	ldr	r1, [r3, #4]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	891a      	ldrh	r2, [r3, #8]
 800119a:	2301      	movs	r3, #1
 800119c:	9301      	str	r3, [sp, #4]
 800119e:	f107 030f 	add.w	r3, r7, #15
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	2314      	movs	r3, #20
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f000 fb20 	bl	80017ec <BMX055_writeSPI>
	HAL_Delay(2);  // wait 1.8ms
 80011ac:	2002      	movs	r0, #2
 80011ae:	f002 fc13 	bl	80039d8 <HAL_Delay>
	// Gyro SoftReset
	BMX055_writeSPI(bmx055, bmx055->gyro_CS_port, bmx055->gyro_CS_pin, BMX055_RESET_REG, &data, 1);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6919      	ldr	r1, [r3, #16]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	8a9a      	ldrh	r2, [r3, #20]
 80011ba:	2301      	movs	r3, #1
 80011bc:	9301      	str	r3, [sp, #4]
 80011be:	f107 030f 	add.w	r3, r7, #15
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	2314      	movs	r3, #20
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f000 fb10 	bl	80017ec <BMX055_writeSPI>
	HAL_Delay(2);  // wait 1.8ms
 80011cc:	2002      	movs	r0, #2
 80011ce:	f002 fc03 	bl	80039d8 <HAL_Delay>

	// adv.st, DataRate, OperationMode, SelfTest (NomalMode)
	data = bmx055->mag_data_rate;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80011d8:	73fb      	strb	r3, [r7, #15]
	BMX055_writeSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_ADV_OP_OUTPUT_REG, &data, 1);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	69d9      	ldr	r1, [r3, #28]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	8c1a      	ldrh	r2, [r3, #32]
 80011e2:	2301      	movs	r3, #1
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	f107 030f 	add.w	r3, r7, #15
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	234c      	movs	r3, #76	; 0x4c
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f000 fafc 	bl	80017ec <BMX055_writeSPI>
	// Repetitions for X-Y Axis  0x04 -> 0b00000100 -> (1+2(2^2)) = 9
	data = 0x04;
 80011f4:	2304      	movs	r3, #4
 80011f6:	73fb      	strb	r3, [r7, #15]
	BMX055_writeSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_REP_XY_REG, &data, 1);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69d9      	ldr	r1, [r3, #28]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	8c1a      	ldrh	r2, [r3, #32]
 8001200:	2301      	movs	r3, #1
 8001202:	9301      	str	r3, [sp, #4]
 8001204:	f107 030f 	add.w	r3, r7, #15
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2351      	movs	r3, #81	; 0x51
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f000 faed 	bl	80017ec <BMX055_writeSPI>
	// Repetitions for Z-Axis  0x0F-> 0b00001111-> (1 +(2^0 + 2^1 + 2^2 + 2^3) = 15
	data = 0x0F;
 8001212:	230f      	movs	r3, #15
 8001214:	73fb      	strb	r3, [r7, #15]
	BMX055_writeSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_REP_Z_REG, &data, 1);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	69d9      	ldr	r1, [r3, #28]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	8c1a      	ldrh	r2, [r3, #32]
 800121e:	2301      	movs	r3, #1
 8001220:	9301      	str	r3, [sp, #4]
 8001222:	f107 030f 	add.w	r3, r7, #15
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2352      	movs	r3, #82	; 0x52
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f000 fade 	bl	80017ec <BMX055_writeSPI>

	BMX055_readSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_ADV_OP_OUTPUT_REG, &data, 1);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	69d9      	ldr	r1, [r3, #28]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	8c1a      	ldrh	r2, [r3, #32]
 8001238:	2301      	movs	r3, #1
 800123a:	9301      	str	r3, [sp, #4]
 800123c:	f107 030f 	add.w	r3, r7, #15
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	234c      	movs	r3, #76	; 0x4c
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 fafd 	bl	8001844 <BMX055_readSPI>

	/* Accel Setting */
	// Select Accel PMU Range
	data = bmx055->acc_range;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	7a9b      	ldrb	r3, [r3, #10]
 800124e:	73fb      	strb	r3, [r7, #15]
	BMX055_writeSPI(bmx055, bmx055->acc_CS_port, bmx055->acc_CS_pin, BMX055_ACC_PMU_RANGE_REG, &data, 1);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6859      	ldr	r1, [r3, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	891a      	ldrh	r2, [r3, #8]
 8001258:	2301      	movs	r3, #1
 800125a:	9301      	str	r3, [sp, #4]
 800125c:	f107 030f 	add.w	r3, r7, #15
 8001260:	9300      	str	r3, [sp, #0]
 8001262:	230f      	movs	r3, #15
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f000 fac1 	bl	80017ec <BMX055_writeSPI>
	// Select Accel PMU_BW
	data = bmx055->acc_range;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	7a9b      	ldrb	r3, [r3, #10]
 800126e:	73fb      	strb	r3, [r7, #15]
	BMX055_writeSPI(bmx055, bmx055->acc_CS_port, bmx055->acc_CS_pin, BMX055_ACC_PMU_BW_REG, &data, 1);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6859      	ldr	r1, [r3, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	891a      	ldrh	r2, [r3, #8]
 8001278:	2301      	movs	r3, #1
 800127a:	9301      	str	r3, [sp, #4]
 800127c:	f107 030f 	add.w	r3, r7, #15
 8001280:	9300      	str	r3, [sp, #0]
 8001282:	2310      	movs	r3, #16
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f000 fab1 	bl	80017ec <BMX055_writeSPI>
	// Select Accel PMU_LPW  (NomalMode, SleepDuration 0.5ms)
	data = BMX055_ACC_PMU_LPW_MODE_NOMAL | BMX055_ACC_PMU_LPW_SLEEP_DUR_0_5MS;
 800128a:	2300      	movs	r3, #0
 800128c:	73fb      	strb	r3, [r7, #15]
	BMX055_writeSPI(bmx055, bmx055->acc_CS_port, bmx055->acc_CS_pin, BMX055_ACC_PMU_LPW_REG, &data, 1);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6859      	ldr	r1, [r3, #4]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	891a      	ldrh	r2, [r3, #8]
 8001296:	2301      	movs	r3, #1
 8001298:	9301      	str	r3, [sp, #4]
 800129a:	f107 030f 	add.w	r3, r7, #15
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	2311      	movs	r3, #17
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f000 faa2 	bl	80017ec <BMX055_writeSPI>

	/* Gyro Setting */
	// Select Gyro Range
	data = bmx055->gyro_range;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	7d9b      	ldrb	r3, [r3, #22]
 80012ac:	73fb      	strb	r3, [r7, #15]
	BMX055_writeSPI(bmx055, bmx055->gyro_CS_port, bmx055->gyro_CS_pin, BMX055_GYRO_RANGE_REG, &data, 1);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6919      	ldr	r1, [r3, #16]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	8a9a      	ldrh	r2, [r3, #20]
 80012b6:	2301      	movs	r3, #1
 80012b8:	9301      	str	r3, [sp, #4]
 80012ba:	f107 030f 	add.w	r3, r7, #15
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	230f      	movs	r3, #15
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f000 fa92 	bl	80017ec <BMX055_writeSPI>
	// Select Gyro BW
	data = bmx055->gyro_bandwidth;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	7ddb      	ldrb	r3, [r3, #23]
 80012cc:	73fb      	strb	r3, [r7, #15]
	BMX055_writeSPI(bmx055, bmx055->gyro_CS_port, bmx055->gyro_CS_pin, BMX055_GYRO_BW_REG, &data, 1);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6919      	ldr	r1, [r3, #16]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	8a9a      	ldrh	r2, [r3, #20]
 80012d6:	2301      	movs	r3, #1
 80012d8:	9301      	str	r3, [sp, #4]
 80012da:	f107 030f 	add.w	r3, r7, #15
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	2310      	movs	r3, #16
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f000 fa82 	bl	80017ec <BMX055_writeSPI>
	// Select Gyro LPM1 (NomalMode, SleepDuration 2ms)
	data = BMX055_GYRO_LPM1_MODE_NOMAL | BMX055_GYRO_LPM1_SLEEP_DUR_2MS;
 80012e8:	2300      	movs	r3, #0
 80012ea:	73fb      	strb	r3, [r7, #15]
	BMX055_writeSPI(bmx055, bmx055->gyro_CS_port, bmx055->gyro_CS_pin, BMX055_GYRO_LPM1_REG, &data, 1);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6919      	ldr	r1, [r3, #16]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	8a9a      	ldrh	r2, [r3, #20]
 80012f4:	2301      	movs	r3, #1
 80012f6:	9301      	str	r3, [sp, #4]
 80012f8:	f107 030f 	add.w	r3, r7, #15
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	2311      	movs	r3, #17
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f000 fa73 	bl	80017ec <BMX055_writeSPI>

	HAL_Delay(200);
 8001306:	20c8      	movs	r0, #200	; 0xc8
 8001308:	f002 fb66 	bl	80039d8 <HAL_Delay>
}
 800130c:	bf00      	nop
 800130e:	3710      	adds	r7, #16
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <BMX055_readAccel>:

/**
 * @brief Read Accel
 * @param [out] *accl : accel value  (X-accel : accl[0], Y-accel : accl[1], Z-accel : accl[2])
 */
void BMX055_readAccel(BMX055_Handle *bmx055, float *accl) {
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b08d      	sub	sp, #52	; 0x34
 8001318:	af02      	add	r7, sp, #8
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
	uint16_t accl_data[6] = { 0 };
 800131e:	f107 0318 	add.w	r3, r7, #24
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
	int accel_read[3];

	// read accel value
	for (int i = 0; i < 6; i++) {
 800132a:	2300      	movs	r3, #0
 800132c:	627b      	str	r3, [r7, #36]	; 0x24
 800132e:	e017      	b.n	8001360 <BMX055_readAccel+0x4c>
		BMX055_readSPI(bmx055, bmx055->acc_CS_port, bmx055->acc_CS_pin,
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6859      	ldr	r1, [r3, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	8918      	ldrh	r0, [r3, #8]
 8001338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133a:	b2db      	uxtb	r3, r3
 800133c:	3302      	adds	r3, #2
 800133e:	b2dc      	uxtb	r4, r3
		BMX055_ACC_DATA_START_REG + i, &accl_data[i], 1);
 8001340:	f107 0218 	add.w	r2, r7, #24
 8001344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	4413      	add	r3, r2
		BMX055_readSPI(bmx055, bmx055->acc_CS_port, bmx055->acc_CS_pin,
 800134a:	2201      	movs	r2, #1
 800134c:	9201      	str	r2, [sp, #4]
 800134e:	9300      	str	r3, [sp, #0]
 8001350:	4623      	mov	r3, r4
 8001352:	4602      	mov	r2, r0
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f000 fa75 	bl	8001844 <BMX055_readSPI>
	for (int i = 0; i < 6; i++) {
 800135a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135c:	3301      	adds	r3, #1
 800135e:	627b      	str	r3, [r7, #36]	; 0x24
 8001360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001362:	2b05      	cmp	r3, #5
 8001364:	dde4      	ble.n	8001330 <BMX055_readAccel+0x1c>
	}

	// conv data  accel:12bit
	accel_read[0] = ((accl_data[1] << 4) | (accl_data[0] >> 4));
 8001366:	8b7b      	ldrh	r3, [r7, #26]
 8001368:	011b      	lsls	r3, r3, #4
 800136a:	8b3a      	ldrh	r2, [r7, #24]
 800136c:	0912      	lsrs	r2, r2, #4
 800136e:	b292      	uxth	r2, r2
 8001370:	4313      	orrs	r3, r2
 8001372:	60fb      	str	r3, [r7, #12]

	if (accel_read[0] > 2047) {
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800137a:	db03      	blt.n	8001384 <BMX055_readAccel+0x70>
		accel_read[0] -= 4096;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8001382:	60fb      	str	r3, [r7, #12]
	}
	accl[0] = accel_read[0] * bmx055->acc_rescale;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	ee07 3a90 	vmov	s15, r3
 800138a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	edd3 7a03 	vldr	s15, [r3, #12]
 8001394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	edc3 7a00 	vstr	s15, [r3]

	accel_read[1] = ((accl_data[3] << 4) | (accl_data[2] >> 4));
 800139e:	8bfb      	ldrh	r3, [r7, #30]
 80013a0:	011b      	lsls	r3, r3, #4
 80013a2:	8bba      	ldrh	r2, [r7, #28]
 80013a4:	0912      	lsrs	r2, r2, #4
 80013a6:	b292      	uxth	r2, r2
 80013a8:	4313      	orrs	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
	if (accel_read[1] > 2047) {
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80013b2:	db03      	blt.n	80013bc <BMX055_readAccel+0xa8>
		accel_read[1] -= 4096;
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 80013ba:	613b      	str	r3, [r7, #16]
	}
	accl[1] = accel_read[1] * bmx055->acc_rescale;
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	ee07 3a90 	vmov	s15, r3
 80013c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	edd3 7a03 	vldr	s15, [r3, #12]
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	3304      	adds	r3, #4
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc3 7a00 	vstr	s15, [r3]

	accel_read[2] = ((accl_data[5] << 4) | (accl_data[4] >> 4));
 80013d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80013da:	011b      	lsls	r3, r3, #4
 80013dc:	8c3a      	ldrh	r2, [r7, #32]
 80013de:	0912      	lsrs	r2, r2, #4
 80013e0:	b292      	uxth	r2, r2
 80013e2:	4313      	orrs	r3, r2
 80013e4:	617b      	str	r3, [r7, #20]
	if (accel_read[2] > 2047) {
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80013ec:	db03      	blt.n	80013f6 <BMX055_readAccel+0xe2>
		accel_read[2] -= 4096;
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 80013f4:	617b      	str	r3, [r7, #20]
	}
	accl[2] = accel_read[2] * bmx055->acc_rescale;
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	ee07 3a90 	vmov	s15, r3
 80013fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	edd3 7a03 	vldr	s15, [r3, #12]
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	3308      	adds	r3, #8
 800140a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800140e:	edc3 7a00 	vstr	s15, [r3]
}
 8001412:	bf00      	nop
 8001414:	372c      	adds	r7, #44	; 0x2c
 8001416:	46bd      	mov	sp, r7
 8001418:	bd90      	pop	{r4, r7, pc}

0800141a <BMX055_readGyro>:

/**
 * @brief Read Gyro
 * @param [out] *gyro gyro value (X-gyro: gyro[0], Y-gyro: gyro[1], Z-gyro: gyro[2])
 */
void BMX055_readGyro(BMX055_Handle *bmx055, float *gyro) {
 800141a:	b590      	push	{r4, r7, lr}
 800141c:	b08b      	sub	sp, #44	; 0x2c
 800141e:	af02      	add	r7, sp, #8
 8001420:	6078      	str	r0, [r7, #4]
 8001422:	6039      	str	r1, [r7, #0]
	uint8_t gyro_data[6];
	int gyro_read[3];

	// read gyro value
	for (int i = 0; i < 6; i++) {
 8001424:	2300      	movs	r3, #0
 8001426:	61fb      	str	r3, [r7, #28]
 8001428:	e016      	b.n	8001458 <BMX055_readGyro+0x3e>
		BMX055_readSPI(bmx055, bmx055->gyro_CS_port, bmx055->gyro_CS_pin,
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6919      	ldr	r1, [r3, #16]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	8a98      	ldrh	r0, [r3, #20]
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	3302      	adds	r3, #2
 8001438:	b2dc      	uxtb	r4, r3
 800143a:	f107 0214 	add.w	r2, r7, #20
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	4413      	add	r3, r2
 8001442:	2201      	movs	r2, #1
 8001444:	9201      	str	r2, [sp, #4]
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	4623      	mov	r3, r4
 800144a:	4602      	mov	r2, r0
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 f9f9 	bl	8001844 <BMX055_readSPI>
	for (int i = 0; i < 6; i++) {
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	3301      	adds	r3, #1
 8001456:	61fb      	str	r3, [r7, #28]
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	2b05      	cmp	r3, #5
 800145c:	dde5      	ble.n	800142a <BMX055_readGyro+0x10>
		BMX055_GYRO_DATA_START_REG + i, &gyro_data[i], 1);
	}

	// conv data  gyro:16bit
	gyro_read[0] = ((gyro_data[1] << 8) + gyro_data[0]);
 800145e:	7d7b      	ldrb	r3, [r7, #21]
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	7d3a      	ldrb	r2, [r7, #20]
 8001464:	4413      	add	r3, r2
 8001466:	60bb      	str	r3, [r7, #8]
	if (gyro_read[0] > 32767) {
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800146e:	db03      	blt.n	8001478 <BMX055_readGyro+0x5e>
		gyro_read[0] -= 65536;
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8001476:	60bb      	str	r3, [r7, #8]
	}
	gyro[0] = gyro_read[0] * bmx055->gyro_rescale;
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	ee07 3a90 	vmov	s15, r3
 800147e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	edd3 7a06 	vldr	s15, [r3, #24]
 8001488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	edc3 7a00 	vstr	s15, [r3]

	gyro_read[1] = ((gyro_data[3] << 8) + gyro_data[2]);
 8001492:	7dfb      	ldrb	r3, [r7, #23]
 8001494:	021b      	lsls	r3, r3, #8
 8001496:	7dba      	ldrb	r2, [r7, #22]
 8001498:	4413      	add	r3, r2
 800149a:	60fb      	str	r3, [r7, #12]
	if (gyro_read[1] > 32767) {
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80014a2:	db03      	blt.n	80014ac <BMX055_readGyro+0x92>
		gyro_read[1] -= 65536;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80014aa:	60fb      	str	r3, [r7, #12]
	}
	gyro[1] = gyro_read[1] * bmx055->gyro_rescale;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	ee07 3a90 	vmov	s15, r3
 80014b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	edd3 7a06 	vldr	s15, [r3, #24]
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	3304      	adds	r3, #4
 80014c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c4:	edc3 7a00 	vstr	s15, [r3]

	gyro_read[2] = ((gyro_data[5] << 8) + gyro_data[4]);
 80014c8:	7e7b      	ldrb	r3, [r7, #25]
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	7e3a      	ldrb	r2, [r7, #24]
 80014ce:	4413      	add	r3, r2
 80014d0:	613b      	str	r3, [r7, #16]
	if (gyro_read[2] > 32767) {
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80014d8:	db03      	blt.n	80014e2 <BMX055_readGyro+0xc8>
		gyro_read[2] -= 65536;
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80014e0:	613b      	str	r3, [r7, #16]
	}
	gyro[2] = gyro_read[2] * bmx055->gyro_rescale;
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	ee07 3a90 	vmov	s15, r3
 80014e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	edd3 7a06 	vldr	s15, [r3, #24]
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	3308      	adds	r3, #8
 80014f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014fa:	edc3 7a00 	vstr	s15, [r3]
}
 80014fe:	bf00      	nop
 8001500:	3724      	adds	r7, #36	; 0x24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd90      	pop	{r4, r7, pc}
	...

08001508 <BMX055_readRawMag>:

/**
 * @brief Read Mag
 * @param [out] *mag mag value (X-mag: mag[0], Y-mag: mag[1], Z-mag: mag[2])
 */
void BMX055_readRawMag(BMX055_Handle *bmx055, float *mag) {
 8001508:	b590      	push	{r4, r7, lr}
 800150a:	b089      	sub	sp, #36	; 0x24
 800150c:	af02      	add	r7, sp, #8
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
	uint8_t mag_data[8];

	// read mag value
	for (int i = 0; i < 8; i++) {
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	e016      	b.n	8001546 <BMX055_readRawMag+0x3e>
		BMX055_readSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin,
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	69d9      	ldr	r1, [r3, #28]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	8c18      	ldrh	r0, [r3, #32]
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	b2db      	uxtb	r3, r3
 8001524:	3342      	adds	r3, #66	; 0x42
 8001526:	b2dc      	uxtb	r4, r3
 8001528:	f107 020c 	add.w	r2, r7, #12
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	4413      	add	r3, r2
 8001530:	2201      	movs	r2, #1
 8001532:	9201      	str	r2, [sp, #4]
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	4623      	mov	r3, r4
 8001538:	4602      	mov	r2, r0
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f000 f982 	bl	8001844 <BMX055_readSPI>
	for (int i = 0; i < 8; i++) {
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	3301      	adds	r3, #1
 8001544:	617b      	str	r3, [r7, #20]
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	2b07      	cmp	r3, #7
 800154a:	dde5      	ble.n	8001518 <BMX055_readRawMag+0x10>
		BMX055_MAG_DATA_START_REG + i, &mag_data[i], 1);
	}

	// conv data  mag x:12bit
	mag[0] = ((int16_t) (mag_data[1] << 5) + (int16_t) (mag_data[0] >> 3));
 800154c:	7b7b      	ldrb	r3, [r7, #13]
 800154e:	015b      	lsls	r3, r3, #5
 8001550:	b21b      	sxth	r3, r3
 8001552:	461a      	mov	r2, r3
 8001554:	7b3b      	ldrb	r3, [r7, #12]
 8001556:	08db      	lsrs	r3, r3, #3
 8001558:	b2db      	uxtb	r3, r3
 800155a:	4413      	add	r3, r2
 800155c:	ee07 3a90 	vmov	s15, r3
 8001560:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	edc3 7a00 	vstr	s15, [r3]
	if (mag[0] > 4095) {
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	edd3 7a00 	vldr	s15, [r3]
 8001570:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001638 <BMX055_readRawMag+0x130>
 8001574:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157c:	dd09      	ble.n	8001592 <BMX055_readRawMag+0x8a>
		mag[0] -= 8192;
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	edd3 7a00 	vldr	s15, [r3]
 8001584:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800163c <BMX055_readRawMag+0x134>
 8001588:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	edc3 7a00 	vstr	s15, [r3]
	}

	// conv data  mag y:12bit
	mag[1] = ((int16_t) (mag_data[3] << 5) + (int16_t) (mag_data[2] >> 3));
 8001592:	7bfb      	ldrb	r3, [r7, #15]
 8001594:	015b      	lsls	r3, r3, #5
 8001596:	b21b      	sxth	r3, r3
 8001598:	461a      	mov	r2, r3
 800159a:	7bbb      	ldrb	r3, [r7, #14]
 800159c:	08db      	lsrs	r3, r3, #3
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	441a      	add	r2, r3
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	3304      	adds	r3, #4
 80015a6:	ee07 2a90 	vmov	s15, r2
 80015aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ae:	edc3 7a00 	vstr	s15, [r3]
	if (mag[1] > 4095) {
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	3304      	adds	r3, #4
 80015b6:	edd3 7a00 	vldr	s15, [r3]
 80015ba:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001638 <BMX055_readRawMag+0x130>
 80015be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c6:	dd0b      	ble.n	80015e0 <BMX055_readRawMag+0xd8>
		mag[1] -= 8192;
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	3304      	adds	r3, #4
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	3304      	adds	r3, #4
 80015d4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800163c <BMX055_readRawMag+0x134>
 80015d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015dc:	edc3 7a00 	vstr	s15, [r3]
	}

	// conv data  mag z:15bit
	mag[2] = ((int16_t) (mag_data[5] << 7) + (int16_t) (mag_data[4] >> 1));
 80015e0:	7c7b      	ldrb	r3, [r7, #17]
 80015e2:	01db      	lsls	r3, r3, #7
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	461a      	mov	r2, r3
 80015e8:	7c3b      	ldrb	r3, [r7, #16]
 80015ea:	085b      	lsrs	r3, r3, #1
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	441a      	add	r2, r3
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	3308      	adds	r3, #8
 80015f4:	ee07 2a90 	vmov	s15, r2
 80015f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015fc:	edc3 7a00 	vstr	s15, [r3]
	if (mag[2] > 16383) {
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	3308      	adds	r3, #8
 8001604:	edd3 7a00 	vldr	s15, [r3]
 8001608:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001640 <BMX055_readRawMag+0x138>
 800160c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001614:	dc00      	bgt.n	8001618 <BMX055_readRawMag+0x110>
		mag[2] -= 32768;
	}
}
 8001616:	e00b      	b.n	8001630 <BMX055_readRawMag+0x128>
		mag[2] -= 32768;
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	3308      	adds	r3, #8
 800161c:	edd3 7a00 	vldr	s15, [r3]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	3308      	adds	r3, #8
 8001624:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001644 <BMX055_readRawMag+0x13c>
 8001628:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800162c:	edc3 7a00 	vstr	s15, [r3]
}
 8001630:	bf00      	nop
 8001632:	371c      	adds	r7, #28
 8001634:	46bd      	mov	sp, r7
 8001636:	bd90      	pop	{r4, r7, pc}
 8001638:	457ff000 	.word	0x457ff000
 800163c:	46000000 	.word	0x46000000
 8001640:	467ffc00 	.word	0x467ffc00
 8001644:	47000000 	.word	0x47000000

08001648 <BMX055_readCompensatedMag>:

arm_status BMX055_readCompensatedMag(BMX055_Handle *bmx055, float *mag) {
 8001648:	b580      	push	{r7, lr}
 800164a:	b090      	sub	sp, #64	; 0x40
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
	// Read raw mag data
	BMX055_readRawMag(bmx055, mag);
 8001652:	6839      	ldr	r1, [r7, #0]
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f7ff ff57 	bl	8001508 <BMX055_readRawMag>

	// Apply scale factor to raw mag data
	mag[0] *= bmx055->mag_rescale_xy;
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	ed93 7a00 	vldr	s14, [r3]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	edc3 7a00 	vstr	s15, [r3]
	mag[1] *= bmx055->mag_rescale_xy;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	3304      	adds	r3, #4
 8001674:	ed93 7a00 	vldr	s14, [r3]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	3304      	adds	r3, #4
 8001682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001686:	edc3 7a00 	vstr	s15, [r3]
	mag[2] *= bmx055->mag_rescale_z;
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	3308      	adds	r3, #8
 800168e:	ed93 7a00 	vldr	s14, [r3]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	3308      	adds	r3, #8
 800169c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a0:	edc3 7a00 	vstr	s15, [r3]

	// Put data into dsp struct
	arm_matrix_instance_f32 raw_data;
	arm_mat_init_f32(&raw_data, 3, 1, mag);
 80016a4:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	2201      	movs	r2, #1
 80016ac:	2103      	movs	r1, #3
 80016ae:	f00d fb15 	bl	800ecdc <arm_mat_init_f32>

	// Apply hard iron compensation
	arm_matrix_instance_f32 hard_iron_compensated;
	float hard_iron_compensated_buff[3];
	arm_mat_init_f32(&hard_iron_compensated, 3, 1, hard_iron_compensated_buff);
 80016b2:	f107 0320 	add.w	r3, r7, #32
 80016b6:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80016ba:	2201      	movs	r2, #1
 80016bc:	2103      	movs	r1, #3
 80016be:	f00d fb0d 	bl	800ecdc <arm_mat_init_f32>

	arm_status result = arm_mat_sub_f32(&raw_data, &bmx055->mag_hard_iron_offsets, &hard_iron_compensated);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 80016c8:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80016cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80016d0:	4618      	mov	r0, r3
 80016d2:	f00d fa03 	bl	800eadc <arm_mat_sub_f32>
 80016d6:	4603      	mov	r3, r0
 80016d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (result)
 80016dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d002      	beq.n	80016ea <BMX055_readCompensatedMag+0xa2>
		return result;
 80016e4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80016e8:	e01b      	b.n	8001722 <BMX055_readCompensatedMag+0xda>

	// Apply soft iron compensation
	arm_matrix_instance_f32 soft_iron_compensated;
	float soft_iron_compensated_buff[3];
	arm_mat_init_f32(&soft_iron_compensated, 3, 1, soft_iron_compensated_buff);
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	f107 0018 	add.w	r0, r7, #24
 80016f2:	2201      	movs	r2, #1
 80016f4:	2103      	movs	r1, #3
 80016f6:	f00d faf1 	bl	800ecdc <arm_mat_init_f32>
	result = arm_mat_mult_f32(&bmx055->mag_soft_iron_offsets, &hard_iron_compensated, &soft_iron_compensated);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3334      	adds	r3, #52	; 0x34
 80016fe:	f107 0218 	add.w	r2, r7, #24
 8001702:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001706:	4618      	mov	r0, r3
 8001708:	f00d fa44 	bl	800eb94 <arm_mat_mult_f32>
 800170c:	4603      	mov	r3, r0
 800170e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	// Return compensated data in uT
	memcpy(mag, &soft_iron_compensated.pData[0], 3 * sizeof(float));
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	220c      	movs	r2, #12
 8001716:	4619      	mov	r1, r3
 8001718:	6838      	ldr	r0, [r7, #0]
 800171a:	f00d fc98 	bl	800f04e <memcpy>

	return result;
 800171e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8001722:	4618      	mov	r0, r3
 8001724:	3740      	adds	r7, #64	; 0x40
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}

0800172a <BMX055_exp_filter>:
	data = (read_data | 0b10000000) & 0b10111000;
	BMX055_writeSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_AXES_REG, &data, 1);
	HAL_Delay(10);
}

void BMX055_exp_filter(float *prev_data, float *current_data, float *result, size_t len, float alpha) {
 800172a:	b580      	push	{r7, lr}
 800172c:	b094      	sub	sp, #80	; 0x50
 800172e:	af00      	add	r7, sp, #0
 8001730:	6178      	str	r0, [r7, #20]
 8001732:	6139      	str	r1, [r7, #16]
 8001734:	60fa      	str	r2, [r7, #12]
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	ed87 0a01 	vstr	s0, [r7, #4]
	arm_matrix_instance_f32 cur_dat;
	arm_matrix_instance_f32 prev_dat;
	arm_matrix_instance_f32 res;
	float current_data_float[3];
	float prev_data_float[3];
	arm_scale_f32((float*) current_data, alpha, (float*) current_data, len);
 800173c:	68ba      	ldr	r2, [r7, #8]
 800173e:	6939      	ldr	r1, [r7, #16]
 8001740:	ed97 0a01 	vldr	s0, [r7, #4]
 8001744:	6938      	ldr	r0, [r7, #16]
 8001746:	f00d fb29 	bl	800ed9c <arm_scale_f32>
	arm_scale_f32((float*) prev_data, (1 - alpha), (float*) prev_data, len);
 800174a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800174e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001752:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001756:	68ba      	ldr	r2, [r7, #8]
 8001758:	6979      	ldr	r1, [r7, #20]
 800175a:	eeb0 0a67 	vmov.f32	s0, s15
 800175e:	6978      	ldr	r0, [r7, #20]
 8001760:	f00d fb1c 	bl	800ed9c <arm_scale_f32>
	// Copy and cast data into arrays. arm_mat_init requires float_32 arrays
	for (int i = 0; i < len; i++) {
 8001764:	2300      	movs	r3, #0
 8001766:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001768:	e018      	b.n	800179c <BMX055_exp_filter+0x72>
		current_data_float[i] = (float) current_data[i];
 800176a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4413      	add	r3, r2
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	3350      	adds	r3, #80	; 0x50
 800177a:	443b      	add	r3, r7
 800177c:	3b28      	subs	r3, #40	; 0x28
 800177e:	601a      	str	r2, [r3, #0]
		prev_data_float[i] = (float) prev_data[i];
 8001780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	4413      	add	r3, r2
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	3350      	adds	r3, #80	; 0x50
 8001790:	443b      	add	r3, r7
 8001792:	3b34      	subs	r3, #52	; 0x34
 8001794:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < len; i++) {
 8001796:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001798:	3301      	adds	r3, #1
 800179a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800179c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d8e2      	bhi.n	800176a <BMX055_exp_filter+0x40>
	}
	arm_mat_init_f32(&cur_dat, 3, 1, current_data_float);
 80017a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017a8:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80017ac:	2201      	movs	r2, #1
 80017ae:	2103      	movs	r1, #3
 80017b0:	f00d fa94 	bl	800ecdc <arm_mat_init_f32>
	arm_mat_init_f32(&prev_dat, 3, 1, prev_data_float);
 80017b4:	f107 031c 	add.w	r3, r7, #28
 80017b8:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80017bc:	2201      	movs	r2, #1
 80017be:	2103      	movs	r1, #3
 80017c0:	f00d fa8c 	bl	800ecdc <arm_mat_init_f32>
	arm_mat_init_f32(&res, 3, 1, result);
 80017c4:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2201      	movs	r2, #1
 80017cc:	2103      	movs	r1, #3
 80017ce:	f00d fa85 	bl	800ecdc <arm_mat_init_f32>
	arm_mat_add_f32(&cur_dat, &prev_dat, &res);
 80017d2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80017d6:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80017da:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80017de:	4618      	mov	r0, r3
 80017e0:	f00d fa80 	bl	800ece4 <arm_mat_add_f32>
}
 80017e4:	bf00      	nop
 80017e6:	3750      	adds	r7, #80	; 0x50
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <BMX055_writeSPI>:
 * @param [in] CS_Pin
 * @param [in] register_addr
 * @param [in] data
 * @param [in] len
 */
void BMX055_writeSPI(BMX055_Handle *bmx055, GPIO_TypeDef *CS_Port, uint16_t CS_Pin, uint8_t register_addr, uint8_t *data, size_t len) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	4611      	mov	r1, r2
 80017f8:	461a      	mov	r2, r3
 80017fa:	460b      	mov	r3, r1
 80017fc:	80fb      	strh	r3, [r7, #6]
 80017fe:	4613      	mov	r3, r2
 8001800:	717b      	strb	r3, [r7, #5]
	HAL_GPIO_WritePin(CS_Port, CS_Pin, GPIO_PIN_RESET);
 8001802:	88fb      	ldrh	r3, [r7, #6]
 8001804:	2200      	movs	r2, #0
 8001806:	4619      	mov	r1, r3
 8001808:	68b8      	ldr	r0, [r7, #8]
 800180a:	f002 fe43 	bl	8004494 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(bmx055->hspi, &register_addr, 1, 1000);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6818      	ldr	r0, [r3, #0]
 8001812:	1d79      	adds	r1, r7, #5
 8001814:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001818:	2201      	movs	r2, #1
 800181a:	f004 fda4 	bl	8006366 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(bmx055->hspi, data, len, 1000);
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	6818      	ldr	r0, [r3, #0]
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	b29a      	uxth	r2, r3
 8001826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800182a:	69b9      	ldr	r1, [r7, #24]
 800182c:	f004 fd9b 	bl	8006366 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_Port, CS_Pin, GPIO_PIN_SET);
 8001830:	88fb      	ldrh	r3, [r7, #6]
 8001832:	2201      	movs	r2, #1
 8001834:	4619      	mov	r1, r3
 8001836:	68b8      	ldr	r0, [r7, #8]
 8001838:	f002 fe2c 	bl	8004494 <HAL_GPIO_WritePin>
}
 800183c:	bf00      	nop
 800183e:	3710      	adds	r7, #16
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}

08001844 <BMX055_readSPI>:
 * @param [in] device Device type (gyro, accel or mag)
 * @param [in] register_addr Register Address
 * @param [in] num Data Length
 * @param [out] *buf Read Data
 */
void BMX055_readSPI(BMX055_Handle *bmx055, GPIO_TypeDef *CS_Port, uint16_t CS_Pin, uint8_t register_addr, uint8_t *data, size_t len) {
 8001844:	b590      	push	{r4, r7, lr}
 8001846:	b08d      	sub	sp, #52	; 0x34
 8001848:	af02      	add	r7, sp, #8
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	4611      	mov	r1, r2
 8001850:	461a      	mov	r2, r3
 8001852:	460b      	mov	r3, r1
 8001854:	80fb      	strh	r3, [r7, #6]
 8001856:	4613      	mov	r3, r2
 8001858:	717b      	strb	r3, [r7, #5]
	// Add RW bit to start of register
	register_addr = register_addr | 0x80;
 800185a:	797b      	ldrb	r3, [r7, #5]
 800185c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001860:	b2db      	uxtb	r3, r3
 8001862:	717b      	strb	r3, [r7, #5]
	uint8_t packet[20];

	HAL_GPIO_WritePin(CS_Port, CS_Pin, GPIO_PIN_RESET);
 8001864:	88fb      	ldrh	r3, [r7, #6]
 8001866:	2200      	movs	r2, #0
 8001868:	4619      	mov	r1, r3
 800186a:	68b8      	ldr	r0, [r7, #8]
 800186c:	f002 fe12 	bl	8004494 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmx055->hspi, &register_addr, packet, len + 1, 1000);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6818      	ldr	r0, [r3, #0]
 8001874:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001876:	b29b      	uxth	r3, r3
 8001878:	3301      	adds	r3, #1
 800187a:	b29b      	uxth	r3, r3
 800187c:	f107 0214 	add.w	r2, r7, #20
 8001880:	1d79      	adds	r1, r7, #5
 8001882:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8001886:	9400      	str	r4, [sp, #0]
 8001888:	f004 ffba 	bl	8006800 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_Port, CS_Pin, GPIO_PIN_SET);
 800188c:	88fb      	ldrh	r3, [r7, #6]
 800188e:	2201      	movs	r2, #1
 8001890:	4619      	mov	r1, r3
 8001892:	68b8      	ldr	r0, [r7, #8]
 8001894:	f002 fdfe 	bl	8004494 <HAL_GPIO_WritePin>

	// Copy data into "data" spot in memory
	memcpy(data, &packet[1], len);
 8001898:	f107 0314 	add.w	r3, r7, #20
 800189c:	3301      	adds	r3, #1
 800189e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80018a0:	4619      	mov	r1, r3
 80018a2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80018a4:	f00d fbd3 	bl	800f04e <memcpy>
}
 80018a8:	bf00      	nop
 80018aa:	372c      	adds	r7, #44	; 0x2c
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd90      	pop	{r4, r7, pc}

080018b0 <perform_normal_self_test>:
}

/*!
 * @brief This internal API is used to perform normal self test
 */
static int8_t perform_normal_self_test(BMX055_Handle *bmx055) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af02      	add	r7, sp, #8
 80018b6:	6078      	str	r0, [r7, #4]
	uint8_t read_data;
	uint8_t data;
	// Set sleep mode
	BMX055_readSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_ADV_OP_OUTPUT_REG, &read_data, 1);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	69d9      	ldr	r1, [r3, #28]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	8c1a      	ldrh	r2, [r3, #32]
 80018c0:	2301      	movs	r3, #1
 80018c2:	9301      	str	r3, [sp, #4]
 80018c4:	f107 030e 	add.w	r3, r7, #14
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	234c      	movs	r3, #76	; 0x4c
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff ffb9 	bl	8001844 <BMX055_readSPI>
	data = read_data | 0b00000110; // Set opMode to sleep
 80018d2:	7bbb      	ldrb	r3, [r7, #14]
 80018d4:	f043 0306 	orr.w	r3, r3, #6
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	737b      	strb	r3, [r7, #13]
	BMX055_writeSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_ADV_OP_OUTPUT_REG, &data, 1);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	69d9      	ldr	r1, [r3, #28]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	8c1a      	ldrh	r2, [r3, #32]
 80018e4:	2301      	movs	r3, #1
 80018e6:	9301      	str	r3, [sp, #4]
 80018e8:	f107 030d 	add.w	r3, r7, #13
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	234c      	movs	r3, #76	; 0x4c
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff ff7b 	bl	80017ec <BMX055_writeSPI>

	/* Set the Self Test bit(bit0) of the 0x4C register */
	data = read_data | 0b00000001; // Set opMode to sleep
 80018f6:	7bbb      	ldrb	r3, [r7, #14]
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	737b      	strb	r3, [r7, #13]
	BMX055_writeSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_ADV_OP_OUTPUT_REG, &data, 1);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	69d9      	ldr	r1, [r3, #28]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	8c1a      	ldrh	r2, [r3, #32]
 8001908:	2301      	movs	r3, #1
 800190a:	9301      	str	r3, [sp, #4]
 800190c:	f107 030d 	add.w	r3, r7, #13
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	234c      	movs	r3, #76	; 0x4c
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f7ff ff69 	bl	80017ec <BMX055_writeSPI>
	HAL_Delay(2);
 800191a:	2002      	movs	r0, #2
 800191c:	f002 f85c 	bl	80039d8 <HAL_Delay>

	/* Validate normal self test */
	uint8_t self_test_rslt[3];
	uint8_t status;
	// Read the data from register 0x42, 0x44 and 0x46
	BMX055_readSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_DATA_START_REG, &self_test_rslt[0], 1);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	69d9      	ldr	r1, [r3, #28]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	8c1a      	ldrh	r2, [r3, #32]
 8001928:	2301      	movs	r3, #1
 800192a:	9301      	str	r3, [sp, #4]
 800192c:	f107 0308 	add.w	r3, r7, #8
 8001930:	9300      	str	r3, [sp, #0]
 8001932:	2342      	movs	r3, #66	; 0x42
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff ff85 	bl	8001844 <BMX055_readSPI>

	BMX055_readSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_DATA_START_REG + 2, &self_test_rslt[1], 1);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	69d9      	ldr	r1, [r3, #28]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	8c1a      	ldrh	r2, [r3, #32]
 8001942:	2301      	movs	r3, #1
 8001944:	9301      	str	r3, [sp, #4]
 8001946:	f107 0308 	add.w	r3, r7, #8
 800194a:	3301      	adds	r3, #1
 800194c:	9300      	str	r3, [sp, #0]
 800194e:	2344      	movs	r3, #68	; 0x44
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff ff77 	bl	8001844 <BMX055_readSPI>

	BMX055_readSPI(bmx055, bmx055->mag_CS_port, bmx055->mag_CS_pin, BMX055_MAG_DATA_START_REG + 4, &self_test_rslt[2], 1);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	69d9      	ldr	r1, [r3, #28]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	8c1a      	ldrh	r2, [r3, #32]
 800195e:	2301      	movs	r3, #1
 8001960:	9301      	str	r3, [sp, #4]
 8001962:	f107 0308 	add.w	r3, r7, #8
 8001966:	3302      	adds	r3, #2
 8001968:	9300      	str	r3, [sp, #0]
 800196a:	2346      	movs	r3, #70	; 0x46
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff ff69 	bl	8001844 <BMX055_readSPI>

	/* Combine the self test status and store it in the first
	 * 3 bits of the status variable for processing
	 */
	status = (uint8_t) ((self_test_rslt[2] & 1) & (self_test_rslt[1] & 1) & (self_test_rslt[0] & 1));
 8001972:	7aba      	ldrb	r2, [r7, #10]
 8001974:	7a7b      	ldrb	r3, [r7, #9]
 8001976:	4013      	ands	r3, r2
 8001978:	b2da      	uxtb	r2, r3
 800197a:	7a3b      	ldrb	r3, [r7, #8]
 800197c:	4013      	ands	r3, r2
 800197e:	b2db      	uxtb	r3, r3
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	73fb      	strb	r3, [r7, #15]

	if (status)
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <perform_normal_self_test+0xe0>
		return BMX055_MAG_SELF_TEST_SUCCESS;
 800198c:	2300      	movs	r3, #0
 800198e:	e000      	b.n	8001992 <perform_normal_self_test+0xe2>
	else
		return BMX055_MAG_SELF_TEST_FAIL;
 8001990:	2307      	movs	r3, #7
}
 8001992:	4618      	mov	r0, r3
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 800199a:	b4b0      	push	{r4, r5, r7}
 800199c:	b08f      	sub	sp, #60	; 0x3c
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 80019a2:	f240 13b1 	movw	r3, #433	; 0x1b1
 80019a6:	62bb      	str	r3, [r7, #40]	; 0x28
	new_LoRa.spredingFactor        = SF_7      ;
 80019a8:	2307      	movs	r3, #7
 80019aa:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	new_LoRa.bandWidth			   = BW_125KHz ;
 80019ae:	2307      	movs	r3, #7
 80019b0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	new_LoRa.crcRate               = CR_4_5    ;
 80019b4:	2301      	movs	r3, #1
 80019b6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	new_LoRa.power				   = POWER_20db;
 80019ba:	23ff      	movs	r3, #255	; 0xff
 80019bc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	new_LoRa.overCurrentProtection = 100       ;
 80019c0:	2364      	movs	r3, #100	; 0x64
 80019c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	new_LoRa.preamble			   = 8         ;
 80019c6:	2308      	movs	r3, #8
 80019c8:	863b      	strh	r3, [r7, #48]	; 0x30

	return new_LoRa;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	461d      	mov	r5, r3
 80019ce:	f107 0408 	add.w	r4, r7, #8
 80019d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019da:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019de:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	373c      	adds	r7, #60	; 0x3c
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bcb0      	pop	{r4, r5, r7}
 80019ea:	4770      	bx	lr

080019ec <LoRa_reset>:
		description : reset module
		arguments   :
			LoRa* LoRa --> LoRa object handler
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6898      	ldr	r0, [r3, #8]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	899b      	ldrh	r3, [r3, #12]
 80019fc:	2200      	movs	r2, #0
 80019fe:	4619      	mov	r1, r3
 8001a00:	f002 fd48 	bl	8004494 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001a04:	2001      	movs	r0, #1
 8001a06:	f001 ffe7 	bl	80039d8 <HAL_Delay>
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6898      	ldr	r0, [r3, #8]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	899b      	ldrh	r3, [r3, #12]
 8001a12:	2201      	movs	r2, #1
 8001a14:	4619      	mov	r1, r3
 8001a16:	f002 fd3d 	bl	8004494 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001a1a:	2064      	movs	r0, #100	; 0x64
 8001a1c:	f001 ffdc 	bl	80039d8 <HAL_Delay>
}
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <LoRa_gotoMode>:
		arguments   :
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8001a32:	2101      	movs	r1, #1
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f000 fa63 	bl	8001f00 <LoRa_read>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	73bb      	strb	r3, [r7, #14]
	data = read;
 8001a3e:	7bbb      	ldrb	r3, [r7, #14]
 8001a40:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d107      	bne.n	8001a58 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8001a48:	7bbb      	ldrb	r3, [r7, #14]
 8001a4a:	f023 0307 	bic.w	r3, r3, #7
 8001a4e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	61da      	str	r2, [r3, #28]
 8001a56:	e05e      	b.n	8001b16 <LoRa_gotoMode+0xee>
	}else if (mode == STNBY_MODE){
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d10c      	bne.n	8001a78 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8001a5e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001a62:	f023 0307 	bic.w	r3, r3, #7
 8001a66:	b25b      	sxtb	r3, r3
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	b25b      	sxtb	r3, r3
 8001a6e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2201      	movs	r2, #1
 8001a74:	61da      	str	r2, [r3, #28]
 8001a76:	e04e      	b.n	8001b16 <LoRa_gotoMode+0xee>
	}else if (mode == FS_MODE_TX) {
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d10c      	bne.n	8001a98 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x02;
 8001a7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001a82:	f023 0307 	bic.w	r3, r3, #7
 8001a86:	b25b      	sxtb	r3, r3
 8001a88:	f043 0302 	orr.w	r3, r3, #2
 8001a8c:	b25b      	sxtb	r3, r3
 8001a8e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = FS_MODE_TX;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2202      	movs	r2, #2
 8001a94:	61da      	str	r2, [r3, #28]
 8001a96:	e03e      	b.n	8001b16 <LoRa_gotoMode+0xee>
	}else if (mode == TRANSMIT_MODE){
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	2b03      	cmp	r3, #3
 8001a9c:	d10c      	bne.n	8001ab8 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x03;
 8001a9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001aa2:	f023 0307 	bic.w	r3, r3, #7
 8001aa6:	b25b      	sxtb	r3, r3
 8001aa8:	f043 0303 	orr.w	r3, r3, #3
 8001aac:	b25b      	sxtb	r3, r3
 8001aae:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2203      	movs	r2, #3
 8001ab4:	61da      	str	r2, [r3, #28]
 8001ab6:	e02e      	b.n	8001b16 <LoRa_gotoMode+0xee>
	}else if (mode == FS_MODE_RX){
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	2b04      	cmp	r3, #4
 8001abc:	d10c      	bne.n	8001ad8 <LoRa_gotoMode+0xb0>
		data = (read & 0xF8) | 0x04;
 8001abe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001ac2:	f023 0307 	bic.w	r3, r3, #7
 8001ac6:	b25b      	sxtb	r3, r3
 8001ac8:	f043 0304 	orr.w	r3, r3, #4
 8001acc:	b25b      	sxtb	r3, r3
 8001ace:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2203      	movs	r2, #3
 8001ad4:	61da      	str	r2, [r3, #28]
 8001ad6:	e01e      	b.n	8001b16 <LoRa_gotoMode+0xee>
	}else if (mode == RXCONTIN_MODE){
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	2b05      	cmp	r3, #5
 8001adc:	d10c      	bne.n	8001af8 <LoRa_gotoMode+0xd0>
		data = (read & 0xF8) | 0x05;
 8001ade:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001ae2:	f023 0307 	bic.w	r3, r3, #7
 8001ae6:	b25b      	sxtb	r3, r3
 8001ae8:	f043 0305 	orr.w	r3, r3, #5
 8001aec:	b25b      	sxtb	r3, r3
 8001aee:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2205      	movs	r2, #5
 8001af4:	61da      	str	r2, [r3, #28]
 8001af6:	e00e      	b.n	8001b16 <LoRa_gotoMode+0xee>
	}else if (mode == RXSINGLE_MODE){
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	2b06      	cmp	r3, #6
 8001afc:	d10b      	bne.n	8001b16 <LoRa_gotoMode+0xee>
		data = (read & 0xF8) | 0x06;
 8001afe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001b02:	f023 0307 	bic.w	r3, r3, #7
 8001b06:	b25b      	sxtb	r3, r3
 8001b08:	f043 0306 	orr.w	r3, r3, #6
 8001b0c:	b25b      	sxtb	r3, r3
 8001b0e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2206      	movs	r2, #6
 8001b14:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 fa09 	bl	8001f34 <LoRa_write>
	HAL_Delay(10);
 8001b22:	200a      	movs	r0, #10
 8001b24:	f001 ff58 	bl	80039d8 <HAL_Delay>
}
 8001b28:	bf00      	nop
 8001b2a:	3710      	adds	r7, #16
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <LoRa_setModulation>:
		arguments   :
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes. 0->FSK, 1->OOK, 2->LoRa
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setModulation(LoRa* _LoRa, int mode) {
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
	uint8_t read = LoRa_read(_LoRa, RegOpMode);
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f000 f9df 	bl	8001f00 <LoRa_read>
 8001b42:	4603      	mov	r3, r0
 8001b44:	73fb      	strb	r3, [r7, #15]
	uint8_t data = read;
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
 8001b48:	73bb      	strb	r3, [r7, #14]
//	uint8_t prev_mode = _LoRa->current_mode;

	// Set modem to sleep mode
	LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7ff ff6b 	bl	8001a28 <LoRa_gotoMode>

	// Toggle first RegOpMode bit
	if(mode == 2) {	// LoRa
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d116      	bne.n	8001b86 <LoRa_setModulation+0x56>
		LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8001b58:	2100      	movs	r1, #0
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f7ff ff64 	bl	8001a28 <LoRa_gotoMode>
		LoRa_write(_LoRa, RegOpMode, 0b10000000);
 8001b60:	2280      	movs	r2, #128	; 0x80
 8001b62:	2101      	movs	r1, #1
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f000 f9e5 	bl	8001f34 <LoRa_write>
		HAL_Delay(100);
 8001b6a:	2064      	movs	r0, #100	; 0x64
 8001b6c:	f001 ff34 	bl	80039d8 <HAL_Delay>
		read = LoRa_read(_LoRa, RegOpMode);
 8001b70:	2101      	movs	r1, #1
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f000 f9c4 	bl	8001f00 <LoRa_read>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	73fb      	strb	r3, [r7, #15]
		_LoRa->modulationMode = LORA_MODULATION;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2202      	movs	r2, #2
 8001b80:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8001b84:	e037      	b.n	8001bf6 <LoRa_setModulation+0xc6>
	}
	else if (mode == 1) {	// OOK
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d11b      	bne.n	8001bc4 <LoRa_setModulation+0x94>
		LoRa_write(_LoRa, RegOpMode, (read & 0x7F));
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
 8001b8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	461a      	mov	r2, r3
 8001b96:	2101      	movs	r1, #1
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f000 f9cb 	bl	8001f34 <LoRa_write>
		LoRa_write(_LoRa, RegOpMode, (read & 0x60) | 0x20);
 8001b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ba6:	b25b      	sxtb	r3, r3
 8001ba8:	f043 0320 	orr.w	r3, r3, #32
 8001bac:	b25b      	sxtb	r3, r3
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f000 f9bd 	bl	8001f34 <LoRa_write>
		_LoRa->modulationMode = OOK_MODULATION;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8001bc2:	e018      	b.n	8001bf6 <LoRa_setModulation+0xc6>
	}
	else if (mode == 0) {	// FSK
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d115      	bne.n	8001bf6 <LoRa_setModulation+0xc6>
		LoRa_write(_LoRa, RegOpMode, (read & 0x7F));
 8001bca:	7bfb      	ldrb	r3, [r7, #15]
 8001bcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 f9ac 	bl	8001f34 <LoRa_write>
		LoRa_write(_LoRa, RegOpMode, (read & 0x60));
 8001bdc:	7bfb      	ldrb	r3, [r7, #15]
 8001bde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	461a      	mov	r2, r3
 8001be6:	2101      	movs	r1, #1
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f000 f9a3 	bl	8001f34 <LoRa_write>
		_LoRa->modulationMode = FSK_MODULATION;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	}

	HAL_Delay(10);
 8001bf6:	200a      	movs	r0, #10
 8001bf8:	f001 feee 	bl	80039d8 <HAL_Delay>
//	LoRa_gotoMode(_LoRa, prev_mode);
}
 8001bfc:	bf00      	nop
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <LoRa_readReg>:
														you want to send
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	603b      	str	r3, [r7, #0]
 8001c10:	4613      	mov	r3, r2
 8001c12:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	6818      	ldr	r0, [r3, #0]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	889b      	ldrh	r3, [r3, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	4619      	mov	r1, r3
 8001c20:	f002 fc38 	bl	8004494 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6998      	ldr	r0, [r3, #24]
 8001c28:	88fa      	ldrh	r2, [r7, #6]
 8001c2a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c2e:	68b9      	ldr	r1, [r7, #8]
 8001c30:	f004 fb99 	bl	8006366 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001c34:	bf00      	nop
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f004 ff82 	bl	8006b44 <HAL_SPI_GetState>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d1f7      	bne.n	8001c36 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	6998      	ldr	r0, [r3, #24]
 8001c4a:	8b3a      	ldrh	r2, [r7, #24]
 8001c4c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c50:	6839      	ldr	r1, [r7, #0]
 8001c52:	f004 fcc4 	bl	80065de <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001c56:	bf00      	nop
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f004 ff71 	bl	8006b44 <HAL_SPI_GetState>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d1f7      	bne.n	8001c58 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6818      	ldr	r0, [r3, #0]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	889b      	ldrh	r3, [r3, #4]
 8001c70:	2201      	movs	r2, #1
 8001c72:	4619      	mov	r1, r3
 8001c74:	f002 fc0e 	bl	8004494 <HAL_GPIO_WritePin>
}
 8001c78:	bf00      	nop
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <LoRa_writeReg>:
														you want to send
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	603b      	str	r3, [r7, #0]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6818      	ldr	r0, [r3, #0]
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	889b      	ldrh	r3, [r3, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	f002 fbfa 	bl	8004494 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6998      	ldr	r0, [r3, #24]
 8001ca4:	88fa      	ldrh	r2, [r7, #6]
 8001ca6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001caa:	68b9      	ldr	r1, [r7, #8]
 8001cac:	f004 fb5b 	bl	8006366 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001cb0:	bf00      	nop
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f004 ff44 	bl	8006b44 <HAL_SPI_GetState>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d1f7      	bne.n	8001cb2 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	6998      	ldr	r0, [r3, #24]
 8001cc6:	8b3a      	ldrh	r2, [r7, #24]
 8001cc8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001ccc:	6839      	ldr	r1, [r7, #0]
 8001cce:	f004 fb4a 	bl	8006366 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001cd2:	bf00      	nop
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f004 ff33 	bl	8006b44 <HAL_SPI_GetState>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d1f7      	bne.n	8001cd4 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6818      	ldr	r0, [r3, #0]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	889b      	ldrh	r3, [r3, #4]
 8001cec:	2201      	movs	r2, #1
 8001cee:	4619      	mov	r1, r3
 8001cf0:	f002 fbd0 	bl	8004494 <HAL_GPIO_WritePin>
}
 8001cf4:	bf00      	nop
 8001cf6:	3710      	adds	r7, #16
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <LoRa_setFrequency>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	04db      	lsls	r3, r3, #19
 8001d0a:	115b      	asrs	r3, r3, #5
 8001d0c:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	0c1b      	lsrs	r3, r3, #16
 8001d12:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8001d14:	7afb      	ldrb	r3, [r7, #11]
 8001d16:	461a      	mov	r2, r3
 8001d18:	2106      	movs	r1, #6
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 f90a 	bl	8001f34 <LoRa_write>
	HAL_Delay(5);
 8001d20:	2005      	movs	r0, #5
 8001d22:	f001 fe59 	bl	80039d8 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	0a1b      	lsrs	r3, r3, #8
 8001d2a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001d2c:	7afb      	ldrb	r3, [r7, #11]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	2107      	movs	r1, #7
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f8fe 	bl	8001f34 <LoRa_write>
	HAL_Delay(5);
 8001d38:	2005      	movs	r0, #5
 8001d3a:	f001 fe4d 	bl	80039d8 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8001d42:	7afb      	ldrb	r3, [r7, #11]
 8001d44:	461a      	mov	r2, r3
 8001d46:	2108      	movs	r1, #8
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 f8f3 	bl	8001f34 <LoRa_write>
	HAL_Delay(5);
 8001d4e:	2005      	movs	r0, #5
 8001d50:	f001 fe42 	bl	80039d8 <HAL_Delay>
}
 8001d54:	bf00      	nop
 8001d56:	3710      	adds	r7, #16
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <LoRa_setSpreadingFactor>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	2b0c      	cmp	r3, #12
 8001d6a:	dd01      	ble.n	8001d70 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8001d6c:	230c      	movs	r3, #12
 8001d6e:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	2b06      	cmp	r3, #6
 8001d74:	dc01      	bgt.n	8001d7a <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8001d76:	2307      	movs	r3, #7
 8001d78:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001d7a:	211e      	movs	r1, #30
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 f8bf 	bl	8001f00 <LoRa_read>
 8001d82:	4603      	mov	r3, r0
 8001d84:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8001d86:	200a      	movs	r0, #10
 8001d88:	f001 fe26 	bl	80039d8 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	011b      	lsls	r3, r3, #4
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	7bfb      	ldrb	r3, [r7, #15]
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	4413      	add	r3, r2
 8001d9e:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8001da0:	7bbb      	ldrb	r3, [r7, #14]
 8001da2:	461a      	mov	r2, r3
 8001da4:	211e      	movs	r1, #30
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 f8c4 	bl	8001f34 <LoRa_write>
	HAL_Delay(10);
 8001dac:	200a      	movs	r0, #10
 8001dae:	f001 fe13 	bl	80039d8 <HAL_Delay>
}
 8001db2:	bf00      	nop
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <LoRa_setPower>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power e.g POWER_17db
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001dc6:	78fb      	ldrb	r3, [r7, #3]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	2109      	movs	r1, #9
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f000 f8b1 	bl	8001f34 <LoRa_write>
	HAL_Delay(10);
 8001dd2:	200a      	movs	r0, #10
 8001dd4:	f001 fe00 	bl	80039d8 <HAL_Delay>
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <LoRa_setOCP>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001df0:	78fb      	ldrb	r3, [r7, #3]
 8001df2:	2b2c      	cmp	r3, #44	; 0x2c
 8001df4:	d801      	bhi.n	8001dfa <LoRa_setOCP+0x1a>
		current = 45;
 8001df6:	232d      	movs	r3, #45	; 0x2d
 8001df8:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8001dfa:	78fb      	ldrb	r3, [r7, #3]
 8001dfc:	2bf0      	cmp	r3, #240	; 0xf0
 8001dfe:	d901      	bls.n	8001e04 <LoRa_setOCP+0x24>
		current = 240;
 8001e00:	23f0      	movs	r3, #240	; 0xf0
 8001e02:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001e04:	78fb      	ldrb	r3, [r7, #3]
 8001e06:	2b78      	cmp	r3, #120	; 0x78
 8001e08:	d809      	bhi.n	8001e1e <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8001e0a:	78fb      	ldrb	r3, [r7, #3]
 8001e0c:	3b2d      	subs	r3, #45	; 0x2d
 8001e0e:	4a12      	ldr	r2, [pc, #72]	; (8001e58 <LoRa_setOCP+0x78>)
 8001e10:	fb82 1203 	smull	r1, r2, r2, r3
 8001e14:	1052      	asrs	r2, r2, #1
 8001e16:	17db      	asrs	r3, r3, #31
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	73fb      	strb	r3, [r7, #15]
 8001e1c:	e00b      	b.n	8001e36 <LoRa_setOCP+0x56>
	else if(current <= 240)
 8001e1e:	78fb      	ldrb	r3, [r7, #3]
 8001e20:	2bf0      	cmp	r3, #240	; 0xf0
 8001e22:	d808      	bhi.n	8001e36 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8001e24:	78fb      	ldrb	r3, [r7, #3]
 8001e26:	331e      	adds	r3, #30
 8001e28:	4a0b      	ldr	r2, [pc, #44]	; (8001e58 <LoRa_setOCP+0x78>)
 8001e2a:	fb82 1203 	smull	r1, r2, r2, r3
 8001e2e:	1092      	asrs	r2, r2, #2
 8001e30:	17db      	asrs	r3, r3, #31
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8001e36:	7bfb      	ldrb	r3, [r7, #15]
 8001e38:	3320      	adds	r3, #32
 8001e3a:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
 8001e3e:	461a      	mov	r2, r3
 8001e40:	210b      	movs	r1, #11
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 f876 	bl	8001f34 <LoRa_write>
	HAL_Delay(10);
 8001e48:	200a      	movs	r0, #10
 8001e4a:	f001 fdc5 	bl	80039d8 <HAL_Delay>
}
 8001e4e:	bf00      	nop
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	66666667 	.word	0x66666667

08001e5c <LoRa_setCRCon>:
		description : set timeout msb to 0xFF + set CRC enable.
		arguments   :
			LoRa* LoRa        --> LoRa object handler
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setCRCon(LoRa* _LoRa) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
	uint8_t read, data;
	if(_LoRa->modulationMode == LORA_MODULATION) {
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d110      	bne.n	8001e90 <LoRa_setCRCon+0x34>
		read = LoRa_read(_LoRa, RegModemConfig2);
 8001e6e:	211e      	movs	r1, #30
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f000 f845 	bl	8001f00 <LoRa_read>
 8001e76:	4603      	mov	r3, r0
 8001e78:	73fb      	strb	r3, [r7, #15]
		data = (read & 0xFB) | 0x04;
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
 8001e7c:	f043 0304 	orr.w	r3, r3, #4
 8001e80:	73bb      	strb	r3, [r7, #14]
		LoRa_write(_LoRa, RegModemConfig2, data);
 8001e82:	7bbb      	ldrb	r3, [r7, #14]
 8001e84:	461a      	mov	r2, r3
 8001e86:	211e      	movs	r1, #30
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f000 f853 	bl	8001f34 <LoRa_write>
	else {
		read = LoRa_read(_LoRa, RegPacketConfig1);
		data = (read & 0xEF) | 0x10;
		LoRa_write(_LoRa, RegModemConfig2, data);
	}
}
 8001e8e:	e00f      	b.n	8001eb0 <LoRa_setCRCon+0x54>
		read = LoRa_read(_LoRa, RegPacketConfig1);
 8001e90:	2130      	movs	r1, #48	; 0x30
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f000 f834 	bl	8001f00 <LoRa_read>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	73fb      	strb	r3, [r7, #15]
		data = (read & 0xEF) | 0x10;
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
 8001e9e:	f043 0310 	orr.w	r3, r3, #16
 8001ea2:	73bb      	strb	r3, [r7, #14]
		LoRa_write(_LoRa, RegModemConfig2, data);
 8001ea4:	7bbb      	ldrb	r3, [r7, #14]
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	211e      	movs	r1, #30
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 f842 	bl	8001f34 <LoRa_write>
}
 8001eb0:	bf00      	nop
 8001eb2:	3710      	adds	r7, #16
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <LoRa_setTOMsb_setCRCon>:
		description : set timeout msb to 0xFF + set CRC enable.
		arguments   :
			LoRa* LoRa        --> LoRa object handler
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
	uint8_t read, data;
	if(_LoRa->modulationMode == LORA_MODULATION) {
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d110      	bne.n	8001eec <LoRa_setTOMsb_setCRCon+0x34>
		read = LoRa_read(_LoRa, RegModemConfig2);
 8001eca:	211e      	movs	r1, #30
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f000 f817 	bl	8001f00 <LoRa_read>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	73fb      	strb	r3, [r7, #15]
		data = read | 0x07;
 8001ed6:	7bfb      	ldrb	r3, [r7, #15]
 8001ed8:	f043 0307 	orr.w	r3, r3, #7
 8001edc:	73bb      	strb	r3, [r7, #14]
		LoRa_write(_LoRa, RegModemConfig2, data);
 8001ede:	7bbb      	ldrb	r3, [r7, #14]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	211e      	movs	r1, #30
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f000 f825 	bl	8001f34 <LoRa_write>
 8001eea:	e002      	b.n	8001ef2 <LoRa_setTOMsb_setCRCon+0x3a>
	}
	else {
		LoRa_setCRCon(_LoRa);
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f7ff ffb5 	bl	8001e5c <LoRa_setCRCon>
	}

	HAL_Delay(10);
 8001ef2:	200a      	movs	r0, #10
 8001ef4:	f001 fd70 	bl	80039d8 <HAL_Delay>
}
 8001ef8:	bf00      	nop
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <LoRa_read>:
		arguments   :
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D
		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af02      	add	r7, sp, #8
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001f16:	f107 030f 	add.w	r3, r7, #15
 8001f1a:	f107 010e 	add.w	r1, r7, #14
 8001f1e:	2201      	movs	r2, #1
 8001f20:	9200      	str	r2, [sp, #0]
 8001f22:	2201      	movs	r2, #1
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff fe6d 	bl	8001c04 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8001f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <LoRa_write>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af02      	add	r7, sp, #8
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	70fb      	strb	r3, [r7, #3]
 8001f40:	4613      	mov	r3, r2
 8001f42:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001f44:	78fb      	ldrb	r3, [r7, #3]
 8001f46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001f4e:	78bb      	ldrb	r3, [r7, #2]
 8001f50:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8001f52:	f107 030f 	add.w	r3, r7, #15
 8001f56:	f107 010e 	add.w	r1, r7, #14
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	9200      	str	r2, [sp, #0]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff fe8d 	bl	8001c80 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <LoRa_BurstWrite>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b086      	sub	sp, #24
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	60f8      	str	r0, [r7, #12]
 8001f76:	607a      	str	r2, [r7, #4]
 8001f78:	461a      	mov	r2, r3
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	72fb      	strb	r3, [r7, #11]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8001f82:	7afb      	ldrb	r3, [r7, #11]
 8001f84:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6818      	ldr	r0, [r3, #0]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	889b      	ldrh	r3, [r3, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	4619      	mov	r1, r3
 8001f98:	f002 fa7c 	bl	8004494 <HAL_GPIO_WritePin>
	//say module thai I want to write in RegFiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6998      	ldr	r0, [r3, #24]
 8001fa0:	f107 0117 	add.w	r1, r7, #23
 8001fa4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001fa8:	2201      	movs	r2, #1
 8001faa:	f004 f9dc 	bl	8006366 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001fae:	bf00      	nop
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f004 fdc5 	bl	8006b44 <HAL_SPI_GetState>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d1f7      	bne.n	8001fb0 <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6998      	ldr	r0, [r3, #24]
 8001fc4:	7abb      	ldrb	r3, [r7, #10]
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	f004 f9ca 	bl	8006366 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001fd2:	bf00      	nop
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f004 fdb3 	bl	8006b44 <HAL_SPI_GetState>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d1f7      	bne.n	8001fd4 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	889b      	ldrh	r3, [r3, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	4619      	mov	r1, r3
 8001ff0:	f002 fa50 	bl	8004494 <HAL_GPIO_WritePin>
}
 8001ff4:	bf00      	nop
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <LoRa_isvalid>:
		description : check the LoRa instruct values
		arguments   :
			LoRa* LoRa --> LoRa object handler
		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]

	return 1;
 8002004:	2301      	movs	r3, #1
}
 8002006:	4618      	mov	r0, r3
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8002012:	b580      	push	{r7, lr}
 8002014:	b086      	sub	sp, #24
 8002016:	af00      	add	r7, sp, #0
 8002018:	60f8      	str	r0, [r7, #12]
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	4611      	mov	r1, r2
 800201e:	461a      	mov	r2, r3
 8002020:	460b      	mov	r3, r1
 8002022:	71fb      	strb	r3, [r7, #7]
 8002024:	4613      	mov	r3, r2
 8002026:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 800202e:	2101      	movs	r1, #1
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f7ff fcf9 	bl	8001a28 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8002036:	210e      	movs	r1, #14
 8002038:	68f8      	ldr	r0, [r7, #12]
 800203a:	f7ff ff61 	bl	8001f00 <LoRa_read>
 800203e:	4603      	mov	r3, r0
 8002040:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8002042:	7cfb      	ldrb	r3, [r7, #19]
 8002044:	461a      	mov	r2, r3
 8002046:	210d      	movs	r1, #13
 8002048:	68f8      	ldr	r0, [r7, #12]
 800204a:	f7ff ff73 	bl	8001f34 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	461a      	mov	r2, r3
 8002052:	2132      	movs	r1, #50	; 0x32
 8002054:	68f8      	ldr	r0, [r7, #12]
 8002056:	f7ff ff6d 	bl	8001f34 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	68ba      	ldr	r2, [r7, #8]
 800205e:	2100      	movs	r1, #0
 8002060:	68f8      	ldr	r0, [r7, #12]
 8002062:	f7ff ff84 	bl	8001f6e <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8002066:	2103      	movs	r1, #3
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f7ff fcdd 	bl	8001a28 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 800206e:	2112      	movs	r1, #18
 8002070:	68f8      	ldr	r0, [r7, #12]
 8002072:	f7ff ff45 	bl	8001f00 <LoRa_read>
 8002076:	4603      	mov	r3, r0
 8002078:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 800207a:	7cfb      	ldrb	r3, [r7, #19]
 800207c:	f003 0308 	and.w	r3, r3, #8
 8002080:	2b00      	cmp	r3, #0
 8002082:	d00a      	beq.n	800209a <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8002084:	22ff      	movs	r2, #255	; 0xff
 8002086:	2112      	movs	r1, #18
 8002088:	68f8      	ldr	r0, [r7, #12]
 800208a:	f7ff ff53 	bl	8001f34 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 800208e:	6979      	ldr	r1, [r7, #20]
 8002090:	68f8      	ldr	r0, [r7, #12]
 8002092:	f7ff fcc9 	bl	8001a28 <LoRa_gotoMode>
			return 1;
 8002096:	2301      	movs	r3, #1
 8002098:	e00f      	b.n	80020ba <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 800209a:	88bb      	ldrh	r3, [r7, #4]
 800209c:	3b01      	subs	r3, #1
 800209e:	80bb      	strh	r3, [r7, #4]
 80020a0:	88bb      	ldrh	r3, [r7, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d105      	bne.n	80020b2 <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 80020a6:	6979      	ldr	r1, [r7, #20]
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f7ff fcbd 	bl	8001a28 <LoRa_gotoMode>
				return 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	e003      	b.n	80020ba <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 80020b2:	2001      	movs	r0, #1
 80020b4:	f001 fc90 	bl	80039d8 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 80020b8:	e7d9      	b.n	800206e <LoRa_transmit+0x5c>
	}

}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <LoRa_startReceiving>:
		description : Start receiving continuously
		arguments   :
			LoRa*    LoRa     --> LoRa object handler
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b082      	sub	sp, #8
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80020ca:	2105      	movs	r1, #5
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff fcab 	bl	8001a28 <LoRa_gotoMode>
}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <LoRa_receive>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read
		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 80020da:	b590      	push	{r4, r7, lr}
 80020dc:	b089      	sub	sp, #36	; 0x24
 80020de:	af00      	add	r7, sp, #0
 80020e0:	60f8      	str	r0, [r7, #12]
 80020e2:	60b9      	str	r1, [r7, #8]
 80020e4:	4613      	mov	r3, r2
 80020e6:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 80020e8:	2300      	movs	r3, #0
 80020ea:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i<length; i++)
 80020ec:	2300      	movs	r3, #0
 80020ee:	61bb      	str	r3, [r7, #24]
 80020f0:	e007      	b.n	8002102 <LoRa_receive+0x28>
		data[i]=0;
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	68ba      	ldr	r2, [r7, #8]
 80020f6:	4413      	add	r3, r2
 80020f8:	2200      	movs	r2, #0
 80020fa:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length; i++)
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	3301      	adds	r3, #1
 8002100:	61bb      	str	r3, [r7, #24]
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	429a      	cmp	r2, r3
 8002108:	dbf3      	blt.n	80020f2 <LoRa_receive+0x18>

	LoRa_gotoMode(_LoRa, STNBY_MODE);
 800210a:	2101      	movs	r1, #1
 800210c:	68f8      	ldr	r0, [r7, #12]
 800210e:	f7ff fc8b 	bl	8001a28 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegIrqFlags);
 8002112:	2112      	movs	r1, #18
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f7ff fef3 	bl	8001f00 <LoRa_read>
 800211a:	4603      	mov	r3, r0
 800211c:	74fb      	strb	r3, [r7, #19]
	if((read & 0x40) != 0){
 800211e:	7cfb      	ldrb	r3, [r7, #19]
 8002120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002124:	2b00      	cmp	r3, #0
 8002126:	d02f      	beq.n	8002188 <LoRa_receive+0xae>
		LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8002128:	22ff      	movs	r2, #255	; 0xff
 800212a:	2112      	movs	r1, #18
 800212c:	68f8      	ldr	r0, [r7, #12]
 800212e:	f7ff ff01 	bl	8001f34 <LoRa_write>
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8002132:	2113      	movs	r1, #19
 8002134:	68f8      	ldr	r0, [r7, #12]
 8002136:	f7ff fee3 	bl	8001f00 <LoRa_read>
 800213a:	4603      	mov	r3, r0
 800213c:	74bb      	strb	r3, [r7, #18]
		read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 800213e:	2110      	movs	r1, #16
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f7ff fedd 	bl	8001f00 <LoRa_read>
 8002146:	4603      	mov	r3, r0
 8002148:	74fb      	strb	r3, [r7, #19]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800214a:	7cfb      	ldrb	r3, [r7, #19]
 800214c:	461a      	mov	r2, r3
 800214e:	210d      	movs	r1, #13
 8002150:	68f8      	ldr	r0, [r7, #12]
 8002152:	f7ff feef 	bl	8001f34 <LoRa_write>
		min = length >= number_of_bytes ? number_of_bytes : length;
 8002156:	7cba      	ldrb	r2, [r7, #18]
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	4293      	cmp	r3, r2
 800215c:	bf28      	it	cs
 800215e:	4613      	movcs	r3, r2
 8002160:	77fb      	strb	r3, [r7, #31]
		for(int i=0; i<min; i++)
 8002162:	2300      	movs	r3, #0
 8002164:	617b      	str	r3, [r7, #20]
 8002166:	e00b      	b.n	8002180 <LoRa_receive+0xa6>
			data[i] = LoRa_read(_LoRa, RegFiFo);
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	68ba      	ldr	r2, [r7, #8]
 800216c:	18d4      	adds	r4, r2, r3
 800216e:	2100      	movs	r1, #0
 8002170:	68f8      	ldr	r0, [r7, #12]
 8002172:	f7ff fec5 	bl	8001f00 <LoRa_read>
 8002176:	4603      	mov	r3, r0
 8002178:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++)
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	3301      	adds	r3, #1
 800217e:	617b      	str	r3, [r7, #20]
 8002180:	7ffb      	ldrb	r3, [r7, #31]
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	429a      	cmp	r2, r3
 8002186:	dbef      	blt.n	8002168 <LoRa_receive+0x8e>
	}
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8002188:	2105      	movs	r1, #5
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f7ff fc4c 	bl	8001a28 <LoRa_gotoMode>
    return min;
 8002190:	7ffb      	ldrb	r3, [r7, #31]
}
 8002192:	4618      	mov	r0, r3
 8002194:	3724      	adds	r7, #36	; 0x24
 8002196:	46bd      	mov	sp, r7
 8002198:	bd90      	pop	{r4, r7, pc}

0800219a <LoRa_init>:
		description : initialize and set the right setting according to LoRa sruct vars
		arguments   :
			LoRa* LoRa        --> LoRa object handler
		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 800219a:	b580      	push	{r7, lr}
 800219c:	b084      	sub	sp, #16
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	// Check modulation mode
	read = LoRa_read(_LoRa, RegOpMode);
 80021a2:	2101      	movs	r1, #1
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7ff feab 	bl	8001f00 <LoRa_read>
 80021aa:	4603      	mov	r3, r0
 80021ac:	73fb      	strb	r3, [r7, #15]
	if((read & 0x80) == 0x80) _LoRa->modulationMode = LORA_MODULATION;
 80021ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	da04      	bge.n	80021c0 <LoRa_init+0x26>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2202      	movs	r2, #2
 80021ba:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80021be:	e012      	b.n	80021e6 <LoRa_init+0x4c>
	else {
		if((read & 0x60) == 0x00) _LoRa->modulationMode = FSK_MODULATION;
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d104      	bne.n	80021d4 <LoRa_init+0x3a>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80021d2:	e008      	b.n	80021e6 <LoRa_init+0x4c>
		else if((read & 0x60) == 0x20) _LoRa->modulationMode = OOK_MODULATION;
 80021d4:	7bfb      	ldrb	r3, [r7, #15]
 80021d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80021da:	2b20      	cmp	r3, #32
 80021dc:	d103      	bne.n	80021e6 <LoRa_init+0x4c>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2201      	movs	r2, #1
 80021e2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	}

	if(LoRa_isvalid(_LoRa)){
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7ff ff08 	bl	8001ffc <LoRa_isvalid>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f000 80c8 	beq.w	8002384 <LoRa_init+0x1ea>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80021f4:	2100      	movs	r1, #0
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff fc16 	bl	8001a28 <LoRa_gotoMode>
			HAL_Delay(10);
 80021fc:	200a      	movs	r0, #10
 80021fe:	f001 fbeb 	bl	80039d8 <HAL_Delay>
			if( _LoRa->modulationMode == LORA_MODULATION) {
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002208:	2b02      	cmp	r3, #2
 800220a:	d115      	bne.n	8002238 <LoRa_init+0x9e>
				// turn on lora mode:
				read = LoRa_read(_LoRa, RegOpMode);
 800220c:	2101      	movs	r1, #1
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7ff fe76 	bl	8001f00 <LoRa_read>
 8002214:	4603      	mov	r3, r0
 8002216:	73fb      	strb	r3, [r7, #15]
				HAL_Delay(10);
 8002218:	200a      	movs	r0, #10
 800221a:	f001 fbdd 	bl	80039d8 <HAL_Delay>
				data = read | 0x80;
 800221e:	7bfb      	ldrb	r3, [r7, #15]
 8002220:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002224:	73bb      	strb	r3, [r7, #14]
				LoRa_write(_LoRa, RegOpMode, data);
 8002226:	7bbb      	ldrb	r3, [r7, #14]
 8002228:	461a      	mov	r2, r3
 800222a:	2101      	movs	r1, #1
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f7ff fe81 	bl	8001f34 <LoRa_write>
				HAL_Delay(100);
 8002232:	2064      	movs	r0, #100	; 0x64
 8002234:	f001 fbd0 	bl	80039d8 <HAL_Delay>
			}

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a1b      	ldr	r3, [r3, #32]
 800223c:	4619      	mov	r1, r3
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7ff fd5c 	bl	8001cfc <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800224a:	4619      	mov	r1, r3
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff fdb4 	bl	8001dba <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002258:	4619      	mov	r1, r3
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7ff fdc0 	bl	8001de0 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8002260:	2223      	movs	r2, #35	; 0x23
 8002262:	210c      	movs	r1, #12
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f7ff fe65 	bl	8001f34 <LoRa_write>

		// Set Tx start condition
			if(_LoRa->modulationMode != LORA_MODULATION) {
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002270:	2b02      	cmp	r3, #2
 8002272:	d004      	beq.n	800227e <LoRa_init+0xe4>
				LoRa_write(_LoRa, RegFifoThresh, 0x80);
 8002274:	2280      	movs	r2, #128	; 0x80
 8002276:	2135      	movs	r1, #53	; 0x35
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f7ff fe5b 	bl	8001f34 <LoRa_write>
			}

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7ff fe1a 	bl	8001eb8 <LoRa_setTOMsb_setCRCon>
			if(_LoRa->modulationMode == LORA_MODULATION) {
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800228a:	2b02      	cmp	r3, #2
 800228c:	d11f      	bne.n	80022ce <LoRa_init+0x134>
				LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002294:	4619      	mov	r1, r3
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f7ff fd60 	bl	8001d5c <LoRa_setSpreadingFactor>
				// set Timeout Lsb:
				LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 800229c:	22ff      	movs	r2, #255	; 0xff
 800229e:	211f      	movs	r1, #31
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f7ff fe47 	bl	8001f34 <LoRa_write>
				// set bandwidth, coding rate and expilicit mode:
				// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
				//       bits represent --> |   bandwidth   |     CR    |I/E|
				data = 0;
 80022a6:	2300      	movs	r3, #0
 80022a8:	73bb      	strb	r3, [r7, #14]
				data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	4413      	add	r3, r2
 80022c0:	73bb      	strb	r3, [r7, #14]
				LoRa_write(_LoRa, RegModemConfig1, data);
 80022c2:	7bbb      	ldrb	r3, [r7, #14]
 80022c4:	461a      	mov	r2, r3
 80022c6:	211d      	movs	r1, #29
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f7ff fe33 	bl	8001f34 <LoRa_write>
			}

		// set preamble:
			if(_LoRa->modulationMode == LORA_MODULATION) {
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d112      	bne.n	80022fe <LoRa_init+0x164>
				LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022dc:	0a1b      	lsrs	r3, r3, #8
 80022de:	b29b      	uxth	r3, r3
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	461a      	mov	r2, r3
 80022e4:	2120      	movs	r1, #32
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7ff fe24 	bl	8001f34 <LoRa_write>
				LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	461a      	mov	r2, r3
 80022f4:	2121      	movs	r1, #33	; 0x21
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff fe1c 	bl	8001f34 <LoRa_write>
 80022fc:	e004      	b.n	8002308 <LoRa_init+0x16e>
			}
			else {
				LoRa_write(_LoRa, RegPreambleDetect, 0xAA);		// Preamble detect ON, preable detect size 2 bytes, detector tolerance 0x0A (default)
 80022fe:	22aa      	movs	r2, #170	; 0xaa
 8002300:	211f      	movs	r1, #31
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff fe16 	bl	8001f34 <LoRa_write>
			}

		// DIO mapping:   --> DIO: RxDone
			if(_LoRa->modulationMode == LORA_MODULATION) {
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800230e:	2b02      	cmp	r3, #2
 8002310:	d110      	bne.n	8002334 <LoRa_init+0x19a>
				read = LoRa_read(_LoRa, RegDioMapping1);
 8002312:	2140      	movs	r1, #64	; 0x40
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f7ff fdf3 	bl	8001f00 <LoRa_read>
 800231a:	4603      	mov	r3, r0
 800231c:	73fb      	strb	r3, [r7, #15]
				data = read | 0x3F;
 800231e:	7bfb      	ldrb	r3, [r7, #15]
 8002320:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8002324:	73bb      	strb	r3, [r7, #14]
				LoRa_write(_LoRa, RegDioMapping1, data);
 8002326:	7bbb      	ldrb	r3, [r7, #14]
 8002328:	461a      	mov	r2, r3
 800232a:	2140      	movs	r1, #64	; 0x40
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f7ff fe01 	bl	8001f34 <LoRa_write>
 8002332:	e00f      	b.n	8002354 <LoRa_init+0x1ba>
			}
			else {
				// DIO2: RxDone
				read = LoRa_read(_LoRa, RegDioMapping1);
 8002334:	2140      	movs	r1, #64	; 0x40
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff fde2 	bl	8001f00 <LoRa_read>
 800233c:	4603      	mov	r3, r0
 800233e:	73fb      	strb	r3, [r7, #15]
				data = read | 0x3F;
 8002340:	7bfb      	ldrb	r3, [r7, #15]
 8002342:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8002346:	73bb      	strb	r3, [r7, #14]
				LoRa_write(_LoRa, RegDioMapping1, data);
 8002348:	7bbb      	ldrb	r3, [r7, #14]
 800234a:	461a      	mov	r2, r3
 800234c:	2140      	movs	r1, #64	; 0x40
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f7ff fdf0 	bl	8001f34 <LoRa_write>
			}


		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8002354:	2101      	movs	r1, #1
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7ff fb66 	bl	8001a28 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8002362:	200a      	movs	r0, #10
 8002364:	f001 fb38 	bl	80039d8 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 8002368:	2142      	movs	r1, #66	; 0x42
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f7ff fdc8 	bl	8001f00 <LoRa_read>
 8002370:	4603      	mov	r3, r0
 8002372:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 8002374:	7bfb      	ldrb	r3, [r7, #15]
 8002376:	2b12      	cmp	r3, #18
 8002378:	d101      	bne.n	800237e <LoRa_init+0x1e4>
				return LORA_OK;
 800237a:	23c8      	movs	r3, #200	; 0xc8
 800237c:	e004      	b.n	8002388 <LoRa_init+0x1ee>
			else
				return LORA_NOT_FOUND;
 800237e:	f44f 73ca 	mov.w	r3, #404	; 0x194
 8002382:	e001      	b.n	8002388 <LoRa_init+0x1ee>
	}
	else {
		return LORA_UNAVAILABLE;
 8002384:	f240 13f7 	movw	r3, #503	; 0x1f7
	}
}
 8002388:	4618      	mov	r0, r3
 800238a:	3710      	adds	r7, #16
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 0 */
uint32_t micros(TIM_HandleTypeDef *timer) {
	return __HAL_TIM_GET_COUNTER(timer);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af02      	add	r7, sp, #8
 8002396:	4603      	mov	r3, r0
 8002398:	80fb      	strh	r3, [r7, #6]
	// Give notification to Sample_Sensors_Handle so that scheduler enables the task
//	vTaskNotifyGiveFromISR(Sample_Sensors_Handle, NULL);
	switch (GPIO_Pin) {
 800239a:	88fb      	ldrh	r3, [r7, #6]
 800239c:	2b01      	cmp	r3, #1
 800239e:	d109      	bne.n	80023b4 <HAL_GPIO_EXTI_Callback+0x24>
	// 	bmx055_data.mag[3] = micros(Micros_Timer);
	// 	xTaskNotifyFromISR(SensorReadHandle, (uint32_t)Mag_Sensor, eSetBits, NULL);
	// 	return;
	case GPIO_PIN_0:
		/* LoRa interrupt */
		xTaskNotifyFromISR(LoRaHandle, NULL, eNoAction, NULL);
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <HAL_GPIO_EXTI_Callback+0x2c>)
 80023a2:	6818      	ldr	r0, [r3, #0]
 80023a4:	2300      	movs	r3, #0
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	2300      	movs	r3, #0
 80023aa:	2200      	movs	r2, #0
 80023ac:	2100      	movs	r1, #0
 80023ae:	f00a fdc9 	bl	800cf44 <xTaskGenericNotifyFromISR>
	default:
		return;
 80023b2:	bf00      	nop
 80023b4:	bf00      	nop
	}
}
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20000504 	.word	0x20000504

080023c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023c0:	b5b0      	push	{r4, r5, r7, lr}
 80023c2:	b08c      	sub	sp, #48	; 0x30
 80023c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023c6:	f001 fa95 	bl	80038f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023ca:	f000 f8cd 	bl	8002568 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023ce:	f000 faf7 	bl	80029c0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80023d2:	f000 f985 	bl	80026e0 <MX_SPI1_Init>
  MX_SPI2_Init();
 80023d6:	f000 f9b9 	bl	800274c <MX_SPI2_Init>
  MX_SPI3_Init();
 80023da:	f000 f9ed 	bl	80027b8 <MX_SPI3_Init>
  MX_ADC1_Init();
 80023de:	f000 f92d 	bl	800263c <MX_ADC1_Init>
  MX_TIM3_Init();
 80023e2:	f000 fa6b 	bl	80028bc <MX_TIM3_Init>
  MX_TIM2_Init();
 80023e6:	f000 fa1d 	bl	8002824 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80023ea:	2006      	movs	r0, #6
 80023ec:	f001 feb3 	bl	8004156 <HAL_NVIC_DisableIRQ>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80023f0:	2100      	movs	r1, #0
 80023f2:	484b      	ldr	r0, [pc, #300]	; (8002520 <main+0x160>)
 80023f4:	f004 fde8 	bl	8006fc8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80023f8:	2104      	movs	r1, #4
 80023fa:	4849      	ldr	r0, [pc, #292]	; (8002520 <main+0x160>)
 80023fc:	f004 fde4 	bl	8006fc8 <HAL_TIM_PWM_Start>

  /* LoRa configurations */
	LoRa_Handle = newLoRa();
 8002400:	4c48      	ldr	r4, [pc, #288]	; (8002524 <main+0x164>)
 8002402:	463b      	mov	r3, r7
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff fac8 	bl	800199a <newLoRa>
 800240a:	4625      	mov	r5, r4
 800240c:	463c      	mov	r4, r7
 800240e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002410:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002414:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002416:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800241a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	LoRa_Handle.hSPIx = &hspi2;
 800241e:	4b41      	ldr	r3, [pc, #260]	; (8002524 <main+0x164>)
 8002420:	4a41      	ldr	r2, [pc, #260]	; (8002528 <main+0x168>)
 8002422:	619a      	str	r2, [r3, #24]
	LoRa_Handle.CS_port = RF_CE_GPIO_Port;
 8002424:	4b3f      	ldr	r3, [pc, #252]	; (8002524 <main+0x164>)
 8002426:	4a41      	ldr	r2, [pc, #260]	; (800252c <main+0x16c>)
 8002428:	601a      	str	r2, [r3, #0]
	LoRa_Handle.CS_pin = RF_CE_Pin;
 800242a:	4b3e      	ldr	r3, [pc, #248]	; (8002524 <main+0x164>)
 800242c:	2204      	movs	r2, #4
 800242e:	809a      	strh	r2, [r3, #4]
	LoRa_Handle.reset_port = RF_RESET_GPIO_Port;
 8002430:	4b3c      	ldr	r3, [pc, #240]	; (8002524 <main+0x164>)
 8002432:	4a3e      	ldr	r2, [pc, #248]	; (800252c <main+0x16c>)
 8002434:	609a      	str	r2, [r3, #8]
	LoRa_Handle.reset_pin = RF_RESET_Pin;
 8002436:	4b3b      	ldr	r3, [pc, #236]	; (8002524 <main+0x164>)
 8002438:	2202      	movs	r2, #2
 800243a:	819a      	strh	r2, [r3, #12]
	LoRa_Handle.DIO0_port = RF_10O_GPIO_Port;
 800243c:	4b39      	ldr	r3, [pc, #228]	; (8002524 <main+0x164>)
 800243e:	4a3b      	ldr	r2, [pc, #236]	; (800252c <main+0x16c>)
 8002440:	611a      	str	r2, [r3, #16]
	LoRa_Handle.DIO0_pin = RF_10O_Pin;
 8002442:	4b38      	ldr	r3, [pc, #224]	; (8002524 <main+0x164>)
 8002444:	2201      	movs	r2, #1
 8002446:	829a      	strh	r2, [r3, #20]

	LoRa_Handle.frequency = 915;
 8002448:	4b36      	ldr	r3, [pc, #216]	; (8002524 <main+0x164>)
 800244a:	f240 3293 	movw	r2, #915	; 0x393
 800244e:	621a      	str	r2, [r3, #32]
	LoRa_Handle.spredingFactor = SF_7;						// default = SF_7
 8002450:	4b34      	ldr	r3, [pc, #208]	; (8002524 <main+0x164>)
 8002452:	2207      	movs	r2, #7
 8002454:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	LoRa_Handle.bandWidth = BW_125KHz;				  	// default = BW_125KHz
 8002458:	4b32      	ldr	r3, [pc, #200]	; (8002524 <main+0x164>)
 800245a:	2207      	movs	r2, #7
 800245c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	LoRa_Handle.crcRate = CR_4_5;						// default = CR_4_5
 8002460:	4b30      	ldr	r3, [pc, #192]	; (8002524 <main+0x164>)
 8002462:	2201      	movs	r2, #1
 8002464:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	LoRa_Handle.power = POWER_20db;					// default = 20db
 8002468:	4b2e      	ldr	r3, [pc, #184]	; (8002524 <main+0x164>)
 800246a:	22ff      	movs	r2, #255	; 0xff
 800246c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	LoRa_Handle.overCurrentProtection = 120; 				// default = 100 mA
 8002470:	4b2c      	ldr	r3, [pc, #176]	; (8002524 <main+0x164>)
 8002472:	2278      	movs	r2, #120	; 0x78
 8002474:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	LoRa_Handle.preamble = 8;		  					// default = 8;
 8002478:	4b2a      	ldr	r3, [pc, #168]	; (8002524 <main+0x164>)
 800247a:	2208      	movs	r2, #8
 800247c:	851a      	strh	r2, [r3, #40]	; 0x28

	HAL_GPIO_WritePin(RF_CE_GPIO_Port, RF_CE_Pin, GPIO_PIN_SET);
 800247e:	2201      	movs	r2, #1
 8002480:	2104      	movs	r1, #4
 8002482:	482a      	ldr	r0, [pc, #168]	; (800252c <main+0x16c>)
 8002484:	f002 f806 	bl	8004494 <HAL_GPIO_WritePin>

  /* Assign magnetometer calibration constants */
	arm_mat_init_f32(&bmx055.mag_hard_iron_offsets, 3, 1, hard_iron_offset_data);
 8002488:	4b29      	ldr	r3, [pc, #164]	; (8002530 <main+0x170>)
 800248a:	2201      	movs	r2, #1
 800248c:	2103      	movs	r1, #3
 800248e:	4829      	ldr	r0, [pc, #164]	; (8002534 <main+0x174>)
 8002490:	f00c fc24 	bl	800ecdc <arm_mat_init_f32>
	arm_mat_init_f32(&bmx055.mag_soft_iron_offsets, 3, 3, soft_iron_offset_data);
 8002494:	4b28      	ldr	r3, [pc, #160]	; (8002538 <main+0x178>)
 8002496:	2203      	movs	r2, #3
 8002498:	2103      	movs	r1, #3
 800249a:	4828      	ldr	r0, [pc, #160]	; (800253c <main+0x17c>)
 800249c:	f00c fc1e 	bl	800ecdc <arm_mat_init_f32>

  /* BMX055 configurations */
	bmx055.hspi = &hspi1;
 80024a0:	4b27      	ldr	r3, [pc, #156]	; (8002540 <main+0x180>)
 80024a2:	4a28      	ldr	r2, [pc, #160]	; (8002544 <main+0x184>)
 80024a4:	601a      	str	r2, [r3, #0]
	// Accelerometer parameters
	bmx055.acc_CS_port = ACC_CE_GPIO_Port;
 80024a6:	4b26      	ldr	r3, [pc, #152]	; (8002540 <main+0x180>)
 80024a8:	4a27      	ldr	r2, [pc, #156]	; (8002548 <main+0x188>)
 80024aa:	605a      	str	r2, [r3, #4]
	bmx055.acc_CS_pin = ACC_CE_Pin;
 80024ac:	4b24      	ldr	r3, [pc, #144]	; (8002540 <main+0x180>)
 80024ae:	2201      	movs	r2, #1
 80024b0:	811a      	strh	r2, [r3, #8]
	bmx055.acc_range = BMX055_ACC_RANGE_4;
 80024b2:	4b23      	ldr	r3, [pc, #140]	; (8002540 <main+0x180>)
 80024b4:	2205      	movs	r2, #5
 80024b6:	729a      	strb	r2, [r3, #10]
	bmx055.acc_bandwidth = BMX055_ACC_PMU_BW_7_81;
 80024b8:	4b21      	ldr	r3, [pc, #132]	; (8002540 <main+0x180>)
 80024ba:	2208      	movs	r2, #8
 80024bc:	72da      	strb	r2, [r3, #11]

	// Gyroscope parameters
	bmx055.gyro_CS_port = GYR_CE_GPIO_Port;
 80024be:	4b20      	ldr	r3, [pc, #128]	; (8002540 <main+0x180>)
 80024c0:	4a21      	ldr	r2, [pc, #132]	; (8002548 <main+0x188>)
 80024c2:	611a      	str	r2, [r3, #16]
	bmx055.gyro_CS_pin = GYR_CE_Pin;
 80024c4:	4b1e      	ldr	r3, [pc, #120]	; (8002540 <main+0x180>)
 80024c6:	2202      	movs	r2, #2
 80024c8:	829a      	strh	r2, [r3, #20]
	bmx055.gyro_range = BMX055_GYRO_RANGE_65_6;		// 500 deg/s
 80024ca:	4b1d      	ldr	r3, [pc, #116]	; (8002540 <main+0x180>)
 80024cc:	2202      	movs	r2, #2
 80024ce:	759a      	strb	r2, [r3, #22]
	bmx055.gyro_bandwidth = BMX055_GYRO_BW_64;
 80024d0:	4b1b      	ldr	r3, [pc, #108]	; (8002540 <main+0x180>)
 80024d2:	2206      	movs	r2, #6
 80024d4:	75da      	strb	r2, [r3, #23]

	// Magnetometer parameters
	bmx055.mag_CS_port = MAG_CE_GPIO_Port;
 80024d6:	4b1a      	ldr	r3, [pc, #104]	; (8002540 <main+0x180>)
 80024d8:	4a1b      	ldr	r2, [pc, #108]	; (8002548 <main+0x188>)
 80024da:	61da      	str	r2, [r3, #28]
	bmx055.mag_CS_pin = MAG_CE_Pin;
 80024dc:	4b18      	ldr	r3, [pc, #96]	; (8002540 <main+0x180>)
 80024de:	2204      	movs	r2, #4
 80024e0:	841a      	strh	r2, [r3, #32]
	bmx055.mag_data_rate = BMX055_MAG_DATA_RATE_30;
 80024e2:	4b17      	ldr	r3, [pc, #92]	; (8002540 <main+0x180>)
 80024e4:	2238      	movs	r2, #56	; 0x38
 80024e6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  /* Servo configurations */

	/* Start timers */
	HAL_TIM_Base_Start(Micros_Timer);
 80024ea:	4b18      	ldr	r3, [pc, #96]	; (800254c <main+0x18c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f004 fcb6 	bl	8006e60 <HAL_TIM_Base_Start>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80024f4:	f008 ff26 	bl	800b344 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of SensorRead */
  SensorReadHandle = osThreadNew(start_sensor_reading, NULL, &SensorRead_attributes);
 80024f8:	4a15      	ldr	r2, [pc, #84]	; (8002550 <main+0x190>)
 80024fa:	2100      	movs	r1, #0
 80024fc:	4815      	ldr	r0, [pc, #84]	; (8002554 <main+0x194>)
 80024fe:	f008 ff6b 	bl	800b3d8 <osThreadNew>
 8002502:	4603      	mov	r3, r0
 8002504:	4a14      	ldr	r2, [pc, #80]	; (8002558 <main+0x198>)
 8002506:	6013      	str	r3, [r2, #0]

  /* creation of LoRa */
  LoRaHandle = osThreadNew(start_LoRa_task, NULL, &LoRa_attributes);
 8002508:	4a14      	ldr	r2, [pc, #80]	; (800255c <main+0x19c>)
 800250a:	2100      	movs	r1, #0
 800250c:	4814      	ldr	r0, [pc, #80]	; (8002560 <main+0x1a0>)
 800250e:	f008 ff63 	bl	800b3d8 <osThreadNew>
 8002512:	4603      	mov	r3, r0
 8002514:	4a13      	ldr	r2, [pc, #76]	; (8002564 <main+0x1a4>)
 8002516:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002518:	f008 ff38 	bl	800b38c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800251c:	e7fe      	b.n	800251c <main+0x15c>
 800251e:	bf00      	nop
 8002520:	200004b8 	.word	0x200004b8
 8002524:	20000580 	.word	0x20000580
 8002528:	200003c0 	.word	0x200003c0
 800252c:	40020800 	.word	0x40020800
 8002530:	20000000 	.word	0x20000000
 8002534:	20000534 	.word	0x20000534
 8002538:	2000000c 	.word	0x2000000c
 800253c:	2000053c 	.word	0x2000053c
 8002540:	20000508 	.word	0x20000508
 8002544:	20000368 	.word	0x20000368
 8002548:	40020400 	.word	0x40020400
 800254c:	20000030 	.word	0x20000030
 8002550:	080127c8 	.word	0x080127c8
 8002554:	08002ad1 	.word	0x08002ad1
 8002558:	20000500 	.word	0x20000500
 800255c:	080127ec 	.word	0x080127ec
 8002560:	08002b61 	.word	0x08002b61
 8002564:	20000504 	.word	0x20000504

08002568 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b094      	sub	sp, #80	; 0x50
 800256c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800256e:	f107 0320 	add.w	r3, r7, #32
 8002572:	2230      	movs	r2, #48	; 0x30
 8002574:	2100      	movs	r1, #0
 8002576:	4618      	mov	r0, r3
 8002578:	f00c fd77 	bl	800f06a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800257c:	f107 030c 	add.w	r3, r7, #12
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	609a      	str	r2, [r3, #8]
 8002588:	60da      	str	r2, [r3, #12]
 800258a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800258c:	2300      	movs	r3, #0
 800258e:	60bb      	str	r3, [r7, #8]
 8002590:	4b28      	ldr	r3, [pc, #160]	; (8002634 <SystemClock_Config+0xcc>)
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	4a27      	ldr	r2, [pc, #156]	; (8002634 <SystemClock_Config+0xcc>)
 8002596:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800259a:	6413      	str	r3, [r2, #64]	; 0x40
 800259c:	4b25      	ldr	r3, [pc, #148]	; (8002634 <SystemClock_Config+0xcc>)
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a4:	60bb      	str	r3, [r7, #8]
 80025a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025a8:	2300      	movs	r3, #0
 80025aa:	607b      	str	r3, [r7, #4]
 80025ac:	4b22      	ldr	r3, [pc, #136]	; (8002638 <SystemClock_Config+0xd0>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a21      	ldr	r2, [pc, #132]	; (8002638 <SystemClock_Config+0xd0>)
 80025b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025b6:	6013      	str	r3, [r2, #0]
 80025b8:	4b1f      	ldr	r3, [pc, #124]	; (8002638 <SystemClock_Config+0xd0>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80025c0:	607b      	str	r3, [r7, #4]
 80025c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80025c4:	2301      	movs	r3, #1
 80025c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80025c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025ce:	2302      	movs	r3, #2
 80025d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80025d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80025d8:	230c      	movs	r3, #12
 80025da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 384;
 80025dc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80025e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80025e2:	2304      	movs	r3, #4
 80025e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80025e6:	2308      	movs	r3, #8
 80025e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025ea:	f107 0320 	add.w	r3, r7, #32
 80025ee:	4618      	mov	r0, r3
 80025f0:	f003 fa00 	bl	80059f4 <HAL_RCC_OscConfig>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <SystemClock_Config+0x96>
  {
    Error_Handler();
 80025fa:	f000 fc75 	bl	8002ee8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025fe:	230f      	movs	r3, #15
 8002600:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002602:	2302      	movs	r3, #2
 8002604:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002606:	2300      	movs	r3, #0
 8002608:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800260a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800260e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002610:	2300      	movs	r3, #0
 8002612:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002614:	f107 030c 	add.w	r3, r7, #12
 8002618:	2103      	movs	r1, #3
 800261a:	4618      	mov	r0, r3
 800261c:	f003 fc62 	bl	8005ee4 <HAL_RCC_ClockConfig>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002626:	f000 fc5f 	bl	8002ee8 <Error_Handler>
  }
}
 800262a:	bf00      	nop
 800262c:	3750      	adds	r7, #80	; 0x50
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40023800 	.word	0x40023800
 8002638:	40007000 	.word	0x40007000

0800263c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002642:	463b      	mov	r3, r7
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	605a      	str	r2, [r3, #4]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800264e:	4b21      	ldr	r3, [pc, #132]	; (80026d4 <MX_ADC1_Init+0x98>)
 8002650:	4a21      	ldr	r2, [pc, #132]	; (80026d8 <MX_ADC1_Init+0x9c>)
 8002652:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002654:	4b1f      	ldr	r3, [pc, #124]	; (80026d4 <MX_ADC1_Init+0x98>)
 8002656:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800265a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800265c:	4b1d      	ldr	r3, [pc, #116]	; (80026d4 <MX_ADC1_Init+0x98>)
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002662:	4b1c      	ldr	r3, [pc, #112]	; (80026d4 <MX_ADC1_Init+0x98>)
 8002664:	2200      	movs	r2, #0
 8002666:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002668:	4b1a      	ldr	r3, [pc, #104]	; (80026d4 <MX_ADC1_Init+0x98>)
 800266a:	2200      	movs	r2, #0
 800266c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800266e:	4b19      	ldr	r3, [pc, #100]	; (80026d4 <MX_ADC1_Init+0x98>)
 8002670:	2200      	movs	r2, #0
 8002672:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002676:	4b17      	ldr	r3, [pc, #92]	; (80026d4 <MX_ADC1_Init+0x98>)
 8002678:	2200      	movs	r2, #0
 800267a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800267c:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <MX_ADC1_Init+0x98>)
 800267e:	4a17      	ldr	r2, [pc, #92]	; (80026dc <MX_ADC1_Init+0xa0>)
 8002680:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002682:	4b14      	ldr	r3, [pc, #80]	; (80026d4 <MX_ADC1_Init+0x98>)
 8002684:	2200      	movs	r2, #0
 8002686:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002688:	4b12      	ldr	r3, [pc, #72]	; (80026d4 <MX_ADC1_Init+0x98>)
 800268a:	2201      	movs	r2, #1
 800268c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800268e:	4b11      	ldr	r3, [pc, #68]	; (80026d4 <MX_ADC1_Init+0x98>)
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002696:	4b0f      	ldr	r3, [pc, #60]	; (80026d4 <MX_ADC1_Init+0x98>)
 8002698:	2201      	movs	r2, #1
 800269a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800269c:	480d      	ldr	r0, [pc, #52]	; (80026d4 <MX_ADC1_Init+0x98>)
 800269e:	f001 f9bf 	bl	8003a20 <HAL_ADC_Init>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80026a8:	f000 fc1e 	bl	8002ee8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80026ac:	2302      	movs	r3, #2
 80026ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80026b0:	2301      	movs	r3, #1
 80026b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80026b4:	2300      	movs	r3, #0
 80026b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026b8:	463b      	mov	r3, r7
 80026ba:	4619      	mov	r1, r3
 80026bc:	4805      	ldr	r0, [pc, #20]	; (80026d4 <MX_ADC1_Init+0x98>)
 80026be:	f001 f9f3 	bl	8003aa8 <HAL_ADC_ConfigChannel>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80026c8:	f000 fc0e 	bl	8002ee8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80026cc:	bf00      	nop
 80026ce:	3710      	adds	r7, #16
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	20000320 	.word	0x20000320
 80026d8:	40012000 	.word	0x40012000
 80026dc:	0f000001 	.word	0x0f000001

080026e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80026e4:	4b17      	ldr	r3, [pc, #92]	; (8002744 <MX_SPI1_Init+0x64>)
 80026e6:	4a18      	ldr	r2, [pc, #96]	; (8002748 <MX_SPI1_Init+0x68>)
 80026e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80026ea:	4b16      	ldr	r3, [pc, #88]	; (8002744 <MX_SPI1_Init+0x64>)
 80026ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80026f2:	4b14      	ldr	r3, [pc, #80]	; (8002744 <MX_SPI1_Init+0x64>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80026f8:	4b12      	ldr	r3, [pc, #72]	; (8002744 <MX_SPI1_Init+0x64>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026fe:	4b11      	ldr	r3, [pc, #68]	; (8002744 <MX_SPI1_Init+0x64>)
 8002700:	2200      	movs	r2, #0
 8002702:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002704:	4b0f      	ldr	r3, [pc, #60]	; (8002744 <MX_SPI1_Init+0x64>)
 8002706:	2200      	movs	r2, #0
 8002708:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800270a:	4b0e      	ldr	r3, [pc, #56]	; (8002744 <MX_SPI1_Init+0x64>)
 800270c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002710:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002712:	4b0c      	ldr	r3, [pc, #48]	; (8002744 <MX_SPI1_Init+0x64>)
 8002714:	2218      	movs	r2, #24
 8002716:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002718:	4b0a      	ldr	r3, [pc, #40]	; (8002744 <MX_SPI1_Init+0x64>)
 800271a:	2200      	movs	r2, #0
 800271c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800271e:	4b09      	ldr	r3, [pc, #36]	; (8002744 <MX_SPI1_Init+0x64>)
 8002720:	2200      	movs	r2, #0
 8002722:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002724:	4b07      	ldr	r3, [pc, #28]	; (8002744 <MX_SPI1_Init+0x64>)
 8002726:	2200      	movs	r2, #0
 8002728:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800272a:	4b06      	ldr	r3, [pc, #24]	; (8002744 <MX_SPI1_Init+0x64>)
 800272c:	220a      	movs	r2, #10
 800272e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002730:	4804      	ldr	r0, [pc, #16]	; (8002744 <MX_SPI1_Init+0x64>)
 8002732:	f003 fd8f 	bl	8006254 <HAL_SPI_Init>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800273c:	f000 fbd4 	bl	8002ee8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002740:	bf00      	nop
 8002742:	bd80      	pop	{r7, pc}
 8002744:	20000368 	.word	0x20000368
 8002748:	40013000 	.word	0x40013000

0800274c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002750:	4b17      	ldr	r3, [pc, #92]	; (80027b0 <MX_SPI2_Init+0x64>)
 8002752:	4a18      	ldr	r2, [pc, #96]	; (80027b4 <MX_SPI2_Init+0x68>)
 8002754:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002756:	4b16      	ldr	r3, [pc, #88]	; (80027b0 <MX_SPI2_Init+0x64>)
 8002758:	f44f 7282 	mov.w	r2, #260	; 0x104
 800275c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800275e:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <MX_SPI2_Init+0x64>)
 8002760:	2200      	movs	r2, #0
 8002762:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002764:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <MX_SPI2_Init+0x64>)
 8002766:	2200      	movs	r2, #0
 8002768:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800276a:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <MX_SPI2_Init+0x64>)
 800276c:	2200      	movs	r2, #0
 800276e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002770:	4b0f      	ldr	r3, [pc, #60]	; (80027b0 <MX_SPI2_Init+0x64>)
 8002772:	2200      	movs	r2, #0
 8002774:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002776:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <MX_SPI2_Init+0x64>)
 8002778:	f44f 7200 	mov.w	r2, #512	; 0x200
 800277c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800277e:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <MX_SPI2_Init+0x64>)
 8002780:	2220      	movs	r2, #32
 8002782:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002784:	4b0a      	ldr	r3, [pc, #40]	; (80027b0 <MX_SPI2_Init+0x64>)
 8002786:	2200      	movs	r2, #0
 8002788:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800278a:	4b09      	ldr	r3, [pc, #36]	; (80027b0 <MX_SPI2_Init+0x64>)
 800278c:	2200      	movs	r2, #0
 800278e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002790:	4b07      	ldr	r3, [pc, #28]	; (80027b0 <MX_SPI2_Init+0x64>)
 8002792:	2200      	movs	r2, #0
 8002794:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002796:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <MX_SPI2_Init+0x64>)
 8002798:	220a      	movs	r2, #10
 800279a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800279c:	4804      	ldr	r0, [pc, #16]	; (80027b0 <MX_SPI2_Init+0x64>)
 800279e:	f003 fd59 	bl	8006254 <HAL_SPI_Init>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80027a8:	f000 fb9e 	bl	8002ee8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80027ac:	bf00      	nop
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	200003c0 	.word	0x200003c0
 80027b4:	40003800 	.word	0x40003800

080027b8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80027bc:	4b17      	ldr	r3, [pc, #92]	; (800281c <MX_SPI3_Init+0x64>)
 80027be:	4a18      	ldr	r2, [pc, #96]	; (8002820 <MX_SPI3_Init+0x68>)
 80027c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80027c2:	4b16      	ldr	r3, [pc, #88]	; (800281c <MX_SPI3_Init+0x64>)
 80027c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80027c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80027ca:	4b14      	ldr	r3, [pc, #80]	; (800281c <MX_SPI3_Init+0x64>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80027d0:	4b12      	ldr	r3, [pc, #72]	; (800281c <MX_SPI3_Init+0x64>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027d6:	4b11      	ldr	r3, [pc, #68]	; (800281c <MX_SPI3_Init+0x64>)
 80027d8:	2200      	movs	r2, #0
 80027da:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027dc:	4b0f      	ldr	r3, [pc, #60]	; (800281c <MX_SPI3_Init+0x64>)
 80027de:	2200      	movs	r2, #0
 80027e0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80027e2:	4b0e      	ldr	r3, [pc, #56]	; (800281c <MX_SPI3_Init+0x64>)
 80027e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027e8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80027ea:	4b0c      	ldr	r3, [pc, #48]	; (800281c <MX_SPI3_Init+0x64>)
 80027ec:	2230      	movs	r2, #48	; 0x30
 80027ee:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027f0:	4b0a      	ldr	r3, [pc, #40]	; (800281c <MX_SPI3_Init+0x64>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80027f6:	4b09      	ldr	r3, [pc, #36]	; (800281c <MX_SPI3_Init+0x64>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027fc:	4b07      	ldr	r3, [pc, #28]	; (800281c <MX_SPI3_Init+0x64>)
 80027fe:	2200      	movs	r2, #0
 8002800:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002802:	4b06      	ldr	r3, [pc, #24]	; (800281c <MX_SPI3_Init+0x64>)
 8002804:	220a      	movs	r2, #10
 8002806:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002808:	4804      	ldr	r0, [pc, #16]	; (800281c <MX_SPI3_Init+0x64>)
 800280a:	f003 fd23 	bl	8006254 <HAL_SPI_Init>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002814:	f000 fb68 	bl	8002ee8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002818:	bf00      	nop
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000418 	.word	0x20000418
 8002820:	40003c00 	.word	0x40003c00

08002824 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800282a:	f107 0308 	add.w	r3, r7, #8
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	605a      	str	r2, [r3, #4]
 8002834:	609a      	str	r2, [r3, #8]
 8002836:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002838:	463b      	mov	r3, r7
 800283a:	2200      	movs	r2, #0
 800283c:	601a      	str	r2, [r3, #0]
 800283e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002840:	4b1d      	ldr	r3, [pc, #116]	; (80028b8 <MX_TIM2_Init+0x94>)
 8002842:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002846:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 192-1;
 8002848:	4b1b      	ldr	r3, [pc, #108]	; (80028b8 <MX_TIM2_Init+0x94>)
 800284a:	22bf      	movs	r2, #191	; 0xbf
 800284c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800284e:	4b1a      	ldr	r3, [pc, #104]	; (80028b8 <MX_TIM2_Init+0x94>)
 8002850:	2200      	movs	r2, #0
 8002852:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002854:	4b18      	ldr	r3, [pc, #96]	; (80028b8 <MX_TIM2_Init+0x94>)
 8002856:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800285a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800285c:	4b16      	ldr	r3, [pc, #88]	; (80028b8 <MX_TIM2_Init+0x94>)
 800285e:	2200      	movs	r2, #0
 8002860:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002862:	4b15      	ldr	r3, [pc, #84]	; (80028b8 <MX_TIM2_Init+0x94>)
 8002864:	2200      	movs	r2, #0
 8002866:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002868:	4813      	ldr	r0, [pc, #76]	; (80028b8 <MX_TIM2_Init+0x94>)
 800286a:	f004 faa9 	bl	8006dc0 <HAL_TIM_Base_Init>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002874:	f000 fb38 	bl	8002ee8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002878:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800287c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800287e:	f107 0308 	add.w	r3, r7, #8
 8002882:	4619      	mov	r1, r3
 8002884:	480c      	ldr	r0, [pc, #48]	; (80028b8 <MX_TIM2_Init+0x94>)
 8002886:	f004 fd11 	bl	80072ac <HAL_TIM_ConfigClockSource>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002890:	f000 fb2a 	bl	8002ee8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002894:	2300      	movs	r3, #0
 8002896:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002898:	2300      	movs	r3, #0
 800289a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800289c:	463b      	mov	r3, r7
 800289e:	4619      	mov	r1, r3
 80028a0:	4805      	ldr	r0, [pc, #20]	; (80028b8 <MX_TIM2_Init+0x94>)
 80028a2:	f005 f897 	bl	80079d4 <HAL_TIMEx_MasterConfigSynchronization>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80028ac:	f000 fb1c 	bl	8002ee8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80028b0:	bf00      	nop
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	20000470 	.word	0x20000470

080028bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08e      	sub	sp, #56	; 0x38
 80028c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	605a      	str	r2, [r3, #4]
 80028cc:	609a      	str	r2, [r3, #8]
 80028ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028d0:	f107 0320 	add.w	r3, r7, #32
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028da:	1d3b      	adds	r3, r7, #4
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	60da      	str	r2, [r3, #12]
 80028e6:	611a      	str	r2, [r3, #16]
 80028e8:	615a      	str	r2, [r3, #20]
 80028ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028ec:	4b32      	ldr	r3, [pc, #200]	; (80029b8 <MX_TIM3_Init+0xfc>)
 80028ee:	4a33      	ldr	r2, [pc, #204]	; (80029bc <MX_TIM3_Init+0x100>)
 80028f0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9600-1;
 80028f2:	4b31      	ldr	r3, [pc, #196]	; (80029b8 <MX_TIM3_Init+0xfc>)
 80028f4:	f242 527f 	movw	r2, #9599	; 0x257f
 80028f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028fa:	4b2f      	ldr	r3, [pc, #188]	; (80029b8 <MX_TIM3_Init+0xfc>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200-1;
 8002900:	4b2d      	ldr	r3, [pc, #180]	; (80029b8 <MX_TIM3_Init+0xfc>)
 8002902:	22c7      	movs	r2, #199	; 0xc7
 8002904:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002906:	4b2c      	ldr	r3, [pc, #176]	; (80029b8 <MX_TIM3_Init+0xfc>)
 8002908:	2200      	movs	r2, #0
 800290a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800290c:	4b2a      	ldr	r3, [pc, #168]	; (80029b8 <MX_TIM3_Init+0xfc>)
 800290e:	2200      	movs	r2, #0
 8002910:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002912:	4829      	ldr	r0, [pc, #164]	; (80029b8 <MX_TIM3_Init+0xfc>)
 8002914:	f004 fa54 	bl	8006dc0 <HAL_TIM_Base_Init>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800291e:	f000 fae3 	bl	8002ee8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002922:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002926:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002928:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800292c:	4619      	mov	r1, r3
 800292e:	4822      	ldr	r0, [pc, #136]	; (80029b8 <MX_TIM3_Init+0xfc>)
 8002930:	f004 fcbc 	bl	80072ac <HAL_TIM_ConfigClockSource>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800293a:	f000 fad5 	bl	8002ee8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800293e:	481e      	ldr	r0, [pc, #120]	; (80029b8 <MX_TIM3_Init+0xfc>)
 8002940:	f004 fae8 	bl	8006f14 <HAL_TIM_PWM_Init>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800294a:	f000 facd 	bl	8002ee8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800294e:	2300      	movs	r3, #0
 8002950:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002952:	2300      	movs	r3, #0
 8002954:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002956:	f107 0320 	add.w	r3, r7, #32
 800295a:	4619      	mov	r1, r3
 800295c:	4816      	ldr	r0, [pc, #88]	; (80029b8 <MX_TIM3_Init+0xfc>)
 800295e:	f005 f839 	bl	80079d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002968:	f000 fabe 	bl	8002ee8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800296c:	2360      	movs	r3, #96	; 0x60
 800296e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002970:	2300      	movs	r3, #0
 8002972:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002974:	2300      	movs	r3, #0
 8002976:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800297c:	1d3b      	adds	r3, r7, #4
 800297e:	2200      	movs	r2, #0
 8002980:	4619      	mov	r1, r3
 8002982:	480d      	ldr	r0, [pc, #52]	; (80029b8 <MX_TIM3_Init+0xfc>)
 8002984:	f004 fbd0 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800298e:	f000 faab 	bl	8002ee8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002992:	1d3b      	adds	r3, r7, #4
 8002994:	2204      	movs	r2, #4
 8002996:	4619      	mov	r1, r3
 8002998:	4807      	ldr	r0, [pc, #28]	; (80029b8 <MX_TIM3_Init+0xfc>)
 800299a:	f004 fbc5 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80029a4:	f000 faa0 	bl	8002ee8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80029a8:	4803      	ldr	r0, [pc, #12]	; (80029b8 <MX_TIM3_Init+0xfc>)
 80029aa:	f000 fdb5 	bl	8003518 <HAL_TIM_MspPostInit>

}
 80029ae:	bf00      	nop
 80029b0:	3738      	adds	r7, #56	; 0x38
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	200004b8 	.word	0x200004b8
 80029bc:	40000400 	.word	0x40000400

080029c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b08a      	sub	sp, #40	; 0x28
 80029c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029c6:	f107 0314 	add.w	r3, r7, #20
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	605a      	str	r2, [r3, #4]
 80029d0:	609a      	str	r2, [r3, #8]
 80029d2:	60da      	str	r2, [r3, #12]
 80029d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	613b      	str	r3, [r7, #16]
 80029da:	4b3a      	ldr	r3, [pc, #232]	; (8002ac4 <MX_GPIO_Init+0x104>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029de:	4a39      	ldr	r2, [pc, #228]	; (8002ac4 <MX_GPIO_Init+0x104>)
 80029e0:	f043 0304 	orr.w	r3, r3, #4
 80029e4:	6313      	str	r3, [r2, #48]	; 0x30
 80029e6:	4b37      	ldr	r3, [pc, #220]	; (8002ac4 <MX_GPIO_Init+0x104>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	f003 0304 	and.w	r3, r3, #4
 80029ee:	613b      	str	r3, [r7, #16]
 80029f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	4b33      	ldr	r3, [pc, #204]	; (8002ac4 <MX_GPIO_Init+0x104>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fa:	4a32      	ldr	r2, [pc, #200]	; (8002ac4 <MX_GPIO_Init+0x104>)
 80029fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a00:	6313      	str	r3, [r2, #48]	; 0x30
 8002a02:	4b30      	ldr	r3, [pc, #192]	; (8002ac4 <MX_GPIO_Init+0x104>)
 8002a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a0a:	60fb      	str	r3, [r7, #12]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60bb      	str	r3, [r7, #8]
 8002a12:	4b2c      	ldr	r3, [pc, #176]	; (8002ac4 <MX_GPIO_Init+0x104>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a16:	4a2b      	ldr	r2, [pc, #172]	; (8002ac4 <MX_GPIO_Init+0x104>)
 8002a18:	f043 0301 	orr.w	r3, r3, #1
 8002a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a1e:	4b29      	ldr	r3, [pc, #164]	; (8002ac4 <MX_GPIO_Init+0x104>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	60bb      	str	r3, [r7, #8]
 8002a28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	607b      	str	r3, [r7, #4]
 8002a2e:	4b25      	ldr	r3, [pc, #148]	; (8002ac4 <MX_GPIO_Init+0x104>)
 8002a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a32:	4a24      	ldr	r2, [pc, #144]	; (8002ac4 <MX_GPIO_Init+0x104>)
 8002a34:	f043 0302 	orr.w	r3, r3, #2
 8002a38:	6313      	str	r3, [r2, #48]	; 0x30
 8002a3a:	4b22      	ldr	r3, [pc, #136]	; (8002ac4 <MX_GPIO_Init+0x104>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	607b      	str	r3, [r7, #4]
 8002a44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_RESET_Pin|RF_CE_Pin|SD_CE_Pin, GPIO_PIN_RESET);
 8002a46:	2200      	movs	r2, #0
 8002a48:	210e      	movs	r1, #14
 8002a4a:	481f      	ldr	r0, [pc, #124]	; (8002ac8 <MX_GPIO_Init+0x108>)
 8002a4c:	f001 fd22 	bl	8004494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ACC_CE_Pin|GYR_CE_Pin|MAG_CE_Pin, GPIO_PIN_RESET);
 8002a50:	2200      	movs	r2, #0
 8002a52:	2107      	movs	r1, #7
 8002a54:	481d      	ldr	r0, [pc, #116]	; (8002acc <MX_GPIO_Init+0x10c>)
 8002a56:	f001 fd1d 	bl	8004494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RF_10O_Pin */
  GPIO_InitStruct.Pin = RF_10O_Pin;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a5e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a64:	2300      	movs	r3, #0
 8002a66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_10O_GPIO_Port, &GPIO_InitStruct);
 8002a68:	f107 0314 	add.w	r3, r7, #20
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4816      	ldr	r0, [pc, #88]	; (8002ac8 <MX_GPIO_Init+0x108>)
 8002a70:	f001 fb8c 	bl	800418c <HAL_GPIO_Init>

  /*Configure GPIO pins : RF_RESET_Pin RF_CE_Pin SD_CE_Pin */
  GPIO_InitStruct.Pin = RF_RESET_Pin|RF_CE_Pin|SD_CE_Pin;
 8002a74:	230e      	movs	r3, #14
 8002a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a80:	2300      	movs	r3, #0
 8002a82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a84:	f107 0314 	add.w	r3, r7, #20
 8002a88:	4619      	mov	r1, r3
 8002a8a:	480f      	ldr	r0, [pc, #60]	; (8002ac8 <MX_GPIO_Init+0x108>)
 8002a8c:	f001 fb7e 	bl	800418c <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_CE_Pin GYR_CE_Pin MAG_CE_Pin */
  GPIO_InitStruct.Pin = ACC_CE_Pin|GYR_CE_Pin|MAG_CE_Pin;
 8002a90:	2307      	movs	r3, #7
 8002a92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a94:	2301      	movs	r3, #1
 8002a96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa0:	f107 0314 	add.w	r3, r7, #20
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4809      	ldr	r0, [pc, #36]	; (8002acc <MX_GPIO_Init+0x10c>)
 8002aa8:	f001 fb70 	bl	800418c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002aac:	2200      	movs	r2, #0
 8002aae:	2105      	movs	r1, #5
 8002ab0:	2006      	movs	r0, #6
 8002ab2:	f001 fb26 	bl	8004102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002ab6:	2006      	movs	r0, #6
 8002ab8:	f001 fb3f 	bl	800413a <HAL_NVIC_EnableIRQ>

}
 8002abc:	bf00      	nop
 8002abe:	3728      	adds	r7, #40	; 0x28
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	40020800 	.word	0x40020800
 8002acc:	40020400 	.word	0x40020400

08002ad0 <start_sensor_reading>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_start_sensor_reading */
void start_sensor_reading(void *argument)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b088      	sub	sp, #32
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002ad8:	f00b faf0 	bl	800e0bc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
	// Init BMX055
	if (!BMX055_init(&bmx055)) {
 8002adc:	481a      	ldr	r0, [pc, #104]	; (8002b48 <start_sensor_reading+0x78>)
 8002ade:	f7fe fa5d 	bl	8000f9c <BMX055_init>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	f083 0301 	eor.w	r3, r3, #1
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d002      	beq.n	8002af4 <start_sensor_reading+0x24>
		printf("[main] BMX055 failed to start\r\n");
 8002aee:	4817      	ldr	r0, [pc, #92]	; (8002b4c <start_sensor_reading+0x7c>)
 8002af0:	f00d f830 	bl	800fb54 <puts>
//	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
	// HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

	// Sensor type that is ready when task is released
	uint32_t sensor_type;
  osDelay(2000);  // give it a lil
 8002af4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002af8:	f008 fd00 	bl	800b4fc <osDelay>
		// xTaskNotifyWait(0, 0, &sensor_type, (TickType_t) portMAX_DELAY);

		/* Check each sensor each loop for new data */
    float accel_data[3];
    float gyro_data[3];
    BMX055_readAccel(&bmx055, accel_data);
 8002afc:	f107 0314 	add.w	r3, r7, #20
 8002b00:	4619      	mov	r1, r3
 8002b02:	4811      	ldr	r0, [pc, #68]	; (8002b48 <start_sensor_reading+0x78>)
 8002b04:	f7fe fc06 	bl	8001314 <BMX055_readAccel>
    BMX055_exp_filter(bmx055_data.accel, accel_data, bmx055_data.accel, sizeof(accel_data) / sizeof(int),
 8002b08:	f107 0114 	add.w	r1, r7, #20
 8002b0c:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8002b50 <start_sensor_reading+0x80>
 8002b10:	2303      	movs	r3, #3
 8002b12:	4a10      	ldr	r2, [pc, #64]	; (8002b54 <start_sensor_reading+0x84>)
 8002b14:	480f      	ldr	r0, [pc, #60]	; (8002b54 <start_sensor_reading+0x84>)
 8002b16:	f7fe fe08 	bl	800172a <BMX055_exp_filter>
    ACCEL_ALPHA);
    BMX055_readGyro(&bmx055, gyro_data);
 8002b1a:	f107 0308 	add.w	r3, r7, #8
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4809      	ldr	r0, [pc, #36]	; (8002b48 <start_sensor_reading+0x78>)
 8002b22:	f7fe fc7a 	bl	800141a <BMX055_readGyro>
    BMX055_exp_filter(bmx055_data.gyro, gyro_data, bmx055_data.gyro, sizeof(gyro_data) / sizeof(int),
 8002b26:	f107 0108 	add.w	r1, r7, #8
 8002b2a:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8002b2e:	2303      	movs	r3, #3
 8002b30:	4a09      	ldr	r2, [pc, #36]	; (8002b58 <start_sensor_reading+0x88>)
 8002b32:	4809      	ldr	r0, [pc, #36]	; (8002b58 <start_sensor_reading+0x88>)
 8002b34:	f7fe fdf9 	bl	800172a <BMX055_exp_filter>
    GYRO_ALPHA);
    BMX055_readCompensatedMag(&bmx055, bmx055_data.mag);
 8002b38:	4908      	ldr	r1, [pc, #32]	; (8002b5c <start_sensor_reading+0x8c>)
 8002b3a:	4803      	ldr	r0, [pc, #12]	; (8002b48 <start_sensor_reading+0x78>)
 8002b3c:	f7fe fd84 	bl	8001648 <BMX055_readCompensatedMag>

    osDelay(30);  // every 30ms let's grab some new data
 8002b40:	201e      	movs	r0, #30
 8002b42:	f008 fcdb 	bl	800b4fc <osDelay>
	for (;;) {
 8002b46:	e7d9      	b.n	8002afc <start_sensor_reading+0x2c>
 8002b48:	20000508 	.word	0x20000508
 8002b4c:	0801261c 	.word	0x0801261c
 8002b50:	3f666666 	.word	0x3f666666
 8002b54:	20000544 	.word	0x20000544
 8002b58:	20000558 	.word	0x20000558
 8002b5c:	2000056c 	.word	0x2000056c

08002b60 <start_LoRa_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_LoRa_task */
void start_LoRa_task(void *argument)
{
 8002b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b62:	b0db      	sub	sp, #364	; 0x16c
 8002b64:	af10      	add	r7, sp, #64	; 0x40
 8002b66:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002b6a:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002b6e:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN start_LoRa_task */
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002b70:	2006      	movs	r0, #6
 8002b72:	f001 fae2 	bl	800413a <HAL_NVIC_EnableIRQ>
  LoRa_reset(&LoRa_Handle);
 8002b76:	48d6      	ldr	r0, [pc, #856]	; (8002ed0 <start_LoRa_task+0x370>)
 8002b78:	f7fe ff38 	bl	80019ec <LoRa_reset>
	LoRa_setModulation(&LoRa_Handle, LORA_MODULATION);
 8002b7c:	2102      	movs	r1, #2
 8002b7e:	48d4      	ldr	r0, [pc, #848]	; (8002ed0 <start_LoRa_task+0x370>)
 8002b80:	f7fe ffd6 	bl	8001b30 <LoRa_setModulation>
	if (LoRa_init(&LoRa_Handle) != LORA_OK) {
 8002b84:	48d2      	ldr	r0, [pc, #840]	; (8002ed0 <start_LoRa_task+0x370>)
 8002b86:	f7ff fb08 	bl	800219a <LoRa_init>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2bc8      	cmp	r3, #200	; 0xc8
 8002b8e:	d003      	beq.n	8002b98 <start_LoRa_task+0x38>
      CDC_Transmit_FS("LoRa connection failed\r\n", strlen("LoRa connection failed\r\n"));
 8002b90:	2118      	movs	r1, #24
 8002b92:	48d0      	ldr	r0, [pc, #832]	; (8002ed4 <start_LoRa_task+0x374>)
 8002b94:	f00b fb50 	bl	800e238 <CDC_Transmit_FS>
	}

	LoRa_startReceiving(&LoRa_Handle);
 8002b98:	48cd      	ldr	r0, [pc, #820]	; (8002ed0 <start_LoRa_task+0x370>)
 8002b9a:	f7ff fa92 	bl	80020c2 <LoRa_startReceiving>
//  }
  /* Infinite loop */
  for(;;)
  {
    // Wait for LoRa to be ready before running task
    xTaskNotifyWait(0, 0, NULL, (TickType_t) portMAX_DELAY);
 8002b9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	2000      	movs	r0, #0
 8002ba8:	f00a f96c 	bl	800ce84 <xTaskNotifyWait>

    // Read bytes in FIFO buffer
    uint8_t read_data[255];
    size_t bytes_read = LoRa_receive(&LoRa_Handle, read_data, sizeof(read_data));
 8002bac:	f107 030c 	add.w	r3, r7, #12
 8002bb0:	22ff      	movs	r2, #255	; 0xff
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	48c6      	ldr	r0, [pc, #792]	; (8002ed0 <start_LoRa_task+0x370>)
 8002bb6:	f7ff fa90 	bl	80020da <LoRa_receive>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    switch (read_data[0]) {
 8002bc0:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8002bc4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	2b04      	cmp	r3, #4
 8002bce:	f200 817b 	bhi.w	8002ec8 <start_LoRa_task+0x368>
 8002bd2:	a201      	add	r2, pc, #4	; (adr r2, 8002bd8 <start_LoRa_task+0x78>)
 8002bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd8:	08002bed 	.word	0x08002bed
 8002bdc:	08002c81 	.word	0x08002c81
 8002be0:	08002ca7 	.word	0x08002ca7
 8002be4:	08002cbf 	.word	0x08002cbf
 8002be8:	08002e09 	.word	0x08002e09
      case SET_ANGLES: ;
      	if (bytes_read < 3) break;
 8002bec:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	f240 816b 	bls.w	8002ecc <start_LoRa_task+0x36c>
//      	SERVO_ENABLED = 1;
//      	motors.m1_angle = (float) read_data[1];
//      	motors.m2_angle = (float) read_data[2];
      	set_motor(1, 1, (float) read_data[bytes_read-2], htim3);
 8002bf6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002bfa:	3b02      	subs	r3, #2
 8002bfc:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8002c00:	f5a2 728e 	sub.w	r2, r2, #284	; 0x11c
 8002c04:	5cd3      	ldrb	r3, [r2, r3]
 8002c06:	ee07 3a90 	vmov	s15, r3
 8002c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c0e:	4eb2      	ldr	r6, [pc, #712]	; (8002ed8 <start_LoRa_task+0x378>)
 8002c10:	466d      	mov	r5, sp
 8002c12:	f106 0408 	add.w	r4, r6, #8
 8002c16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c22:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c26:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002c2a:	e896 000c 	ldmia.w	r6, {r2, r3}
 8002c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8002c32:	2101      	movs	r1, #1
 8002c34:	2001      	movs	r0, #1
 8002c36:	f000 f9bd 	bl	8002fb4 <set_motor>
      	set_motor(2, 1, (float) read_data[bytes_read-1], htim3);
 8002c3a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8002c44:	f5a2 728e 	sub.w	r2, r2, #284	; 0x11c
 8002c48:	5cd3      	ldrb	r3, [r2, r3]
 8002c4a:	ee07 3a90 	vmov	s15, r3
 8002c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c52:	4ea1      	ldr	r6, [pc, #644]	; (8002ed8 <start_LoRa_task+0x378>)
 8002c54:	466d      	mov	r5, sp
 8002c56:	f106 0408 	add.w	r4, r6, #8
 8002c5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c66:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c6a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002c6e:	e896 000c 	ldmia.w	r6, {r2, r3}
 8002c72:	eeb0 0a67 	vmov.f32	s0, s15
 8002c76:	2101      	movs	r1, #1
 8002c78:	2002      	movs	r0, #2
 8002c7a:	f000 f99b 	bl	8002fb4 <set_motor>
        break;
 8002c7e:	e126      	b.n	8002ece <start_LoRa_task+0x36e>
      case GIMBLE_MOTORS:
        gimble_test(htim3);
 8002c80:	4e95      	ldr	r6, [pc, #596]	; (8002ed8 <start_LoRa_task+0x378>)
 8002c82:	466d      	mov	r5, sp
 8002c84:	f106 0410 	add.w	r4, r6, #16
 8002c88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c94:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c98:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c9c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002ca0:	f000 f9ea 	bl	8003078 <gimble_test>
        break;
 8002ca4:	e113      	b.n	8002ece <start_LoRa_task+0x36e>
      case PONG: ;
        uint8_t resp = 1;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
        LoRa_transmit(&LoRa_Handle, &resp, 1, TRANSMIT_TIMEOUT);
 8002cac:	f207 1123 	addw	r1, r7, #291	; 0x123
 8002cb0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	4886      	ldr	r0, [pc, #536]	; (8002ed0 <start_LoRa_task+0x370>)
 8002cb8:	f7ff f9ab 	bl	8002012 <LoRa_transmit>
        break;
 8002cbc:	e107      	b.n	8002ece <start_LoRa_task+0x36e>
      case SENS_REPORT: ;
        float dummy[2];
        get_roll_and_pitch(bmx055_data.accel, &dummy[0], &dummy[1]);
 8002cbe:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002cc2:	1d1a      	adds	r2, r3, #4
 8002cc4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4884      	ldr	r0, [pc, #528]	; (8002edc <start_LoRa_task+0x37c>)
 8002ccc:	f000 fd6c 	bl	80037a8 <get_roll_and_pitch>
        uint8_t packet[4];
        if (dummy[0] < 0) {
 8002cd0:	edd7 7a46 	vldr	s15, [r7, #280]	; 0x118
 8002cd4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cdc:	d51c      	bpl.n	8002d18 <start_LoRa_task+0x1b8>
        	packet[0] = 1;  // sign bit
 8002cde:	2301      	movs	r3, #1
 8002ce0:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114
        	packet[1] = round(-dummy[0]);
 8002ce4:	edd7 7a46 	vldr	s15, [r7, #280]	; 0x118
 8002ce8:	eef1 7a67 	vneg.f32	s15, s15
 8002cec:	ee17 3a90 	vmov	r3, s15
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7fd fc31 	bl	8000558 <__aeabi_f2d>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	ec43 2b10 	vmov	d0, r2, r3
 8002cfe:	f00f f879 	bl	8011df4 <round>
 8002d02:	ec53 2b10 	vmov	r2, r3, d0
 8002d06:	4610      	mov	r0, r2
 8002d08:	4619      	mov	r1, r3
 8002d0a:	f7fd ff55 	bl	8000bb8 <__aeabi_d2uiz>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
 8002d16:	e017      	b.n	8002d48 <start_LoRa_task+0x1e8>
        } else {
        	packet[0] = 0;  // sign bit
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114
        	packet[1] = round(dummy[0]);
 8002d1e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7fd fc18 	bl	8000558 <__aeabi_f2d>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	ec43 2b10 	vmov	d0, r2, r3
 8002d30:	f00f f860 	bl	8011df4 <round>
 8002d34:	ec53 2b10 	vmov	r2, r3, d0
 8002d38:	4610      	mov	r0, r2
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	f7fd ff3c 	bl	8000bb8 <__aeabi_d2uiz>
 8002d40:	4603      	mov	r3, r0
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
        }
        if (dummy[1] < 0) {
 8002d48:	edd7 7a47 	vldr	s15, [r7, #284]	; 0x11c
 8002d4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d54:	d51c      	bpl.n	8002d90 <start_LoRa_task+0x230>
        	packet[2] = 1;  // sign bit
 8002d56:	2301      	movs	r3, #1
 8002d58:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
        	packet[3] = round(-dummy[1]);
 8002d5c:	edd7 7a47 	vldr	s15, [r7, #284]	; 0x11c
 8002d60:	eef1 7a67 	vneg.f32	s15, s15
 8002d64:	ee17 3a90 	vmov	r3, s15
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fd fbf5 	bl	8000558 <__aeabi_f2d>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	460b      	mov	r3, r1
 8002d72:	ec43 2b10 	vmov	d0, r2, r3
 8002d76:	f00f f83d 	bl	8011df4 <round>
 8002d7a:	ec53 2b10 	vmov	r2, r3, d0
 8002d7e:	4610      	mov	r0, r2
 8002d80:	4619      	mov	r1, r3
 8002d82:	f7fd ff19 	bl	8000bb8 <__aeabi_d2uiz>
 8002d86:	4603      	mov	r3, r0
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 8002d8e:	e017      	b.n	8002dc0 <start_LoRa_task+0x260>
        } else {
        	packet[2] = 0;  // sign bit
 8002d90:	2300      	movs	r3, #0
 8002d92:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
        	packet[3] = round(dummy[1]);
 8002d96:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7fd fbdc 	bl	8000558 <__aeabi_f2d>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	ec43 2b10 	vmov	d0, r2, r3
 8002da8:	f00f f824 	bl	8011df4 <round>
 8002dac:	ec53 2b10 	vmov	r2, r3, d0
 8002db0:	4610      	mov	r0, r2
 8002db2:	4619      	mov	r1, r3
 8002db4:	f7fd ff00 	bl	8000bb8 <__aeabi_d2uiz>
 8002db8:	4603      	mov	r3, r0
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        }

        LoRa_transmit(&LoRa_Handle, &packet[0], 1, TRANSMIT_TIMEOUT);
 8002dc0:	f507 718a 	add.w	r1, r7, #276	; 0x114
 8002dc4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002dc8:	2201      	movs	r2, #1
 8002dca:	4841      	ldr	r0, [pc, #260]	; (8002ed0 <start_LoRa_task+0x370>)
 8002dcc:	f7ff f921 	bl	8002012 <LoRa_transmit>
        LoRa_transmit(&LoRa_Handle, &packet[1], 1, TRANSMIT_TIMEOUT);
 8002dd0:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002dd4:	1c59      	adds	r1, r3, #1
 8002dd6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002dda:	2201      	movs	r2, #1
 8002ddc:	483c      	ldr	r0, [pc, #240]	; (8002ed0 <start_LoRa_task+0x370>)
 8002dde:	f7ff f918 	bl	8002012 <LoRa_transmit>
        LoRa_transmit(&LoRa_Handle, &packet[2], 1, TRANSMIT_TIMEOUT);
 8002de2:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002de6:	1c99      	adds	r1, r3, #2
 8002de8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002dec:	2201      	movs	r2, #1
 8002dee:	4838      	ldr	r0, [pc, #224]	; (8002ed0 <start_LoRa_task+0x370>)
 8002df0:	f7ff f90f 	bl	8002012 <LoRa_transmit>
        LoRa_transmit(&LoRa_Handle, &packet[3], 1, TRANSMIT_TIMEOUT);
 8002df4:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002df8:	1cd9      	adds	r1, r3, #3
 8002dfa:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002dfe:	2201      	movs	r2, #1
 8002e00:	4833      	ldr	r0, [pc, #204]	; (8002ed0 <start_LoRa_task+0x370>)
 8002e02:	f7ff f906 	bl	8002012 <LoRa_transmit>
//        LoRa_transmit(&LoRa_Handle, packet, 4, TRANSMIT_TIMEOUT);
        break;
 8002e06:	e062      	b.n	8002ece <start_LoRa_task+0x36e>
      case COUNTER_TILT: ;
        float roll;
        float pitch;
        get_roll_and_pitch(bmx055_data.accel, &roll, &pitch);
 8002e08:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 8002e0c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e10:	4619      	mov	r1, r3
 8002e12:	4832      	ldr	r0, [pc, #200]	; (8002edc <start_LoRa_task+0x37c>)
 8002e14:	f000 fcc8 	bl	80037a8 <get_roll_and_pitch>
        roll = fmaxf(fminf(roll, 180), 0);
 8002e18:	edd7 7a44 	vldr	s15, [r7, #272]	; 0x110
 8002e1c:	eddf 0a30 	vldr	s1, [pc, #192]	; 8002ee0 <start_LoRa_task+0x380>
 8002e20:	eeb0 0a67 	vmov.f32	s0, s15
 8002e24:	f00f f847 	bl	8011eb6 <fminf>
 8002e28:	eef0 7a40 	vmov.f32	s15, s0
 8002e2c:	eddf 0a2d 	vldr	s1, [pc, #180]	; 8002ee4 <start_LoRa_task+0x384>
 8002e30:	eeb0 0a67 	vmov.f32	s0, s15
 8002e34:	f00f f824 	bl	8011e80 <fmaxf>
 8002e38:	eef0 7a40 	vmov.f32	s15, s0
 8002e3c:	edc7 7a44 	vstr	s15, [r7, #272]	; 0x110
        pitch = fmaxf(fminf(pitch, 180), 0);
 8002e40:	edd7 7a43 	vldr	s15, [r7, #268]	; 0x10c
 8002e44:	eddf 0a26 	vldr	s1, [pc, #152]	; 8002ee0 <start_LoRa_task+0x380>
 8002e48:	eeb0 0a67 	vmov.f32	s0, s15
 8002e4c:	f00f f833 	bl	8011eb6 <fminf>
 8002e50:	eef0 7a40 	vmov.f32	s15, s0
 8002e54:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002ee4 <start_LoRa_task+0x384>
 8002e58:	eeb0 0a67 	vmov.f32	s0, s15
 8002e5c:	f00f f810 	bl	8011e80 <fmaxf>
 8002e60:	eef0 7a40 	vmov.f32	s15, s0
 8002e64:	edc7 7a43 	vstr	s15, [r7, #268]	; 0x10c
        set_motor(1, 0, roll, htim3);
 8002e68:	edd7 7a44 	vldr	s15, [r7, #272]	; 0x110
 8002e6c:	4e1a      	ldr	r6, [pc, #104]	; (8002ed8 <start_LoRa_task+0x378>)
 8002e6e:	466d      	mov	r5, sp
 8002e70:	f106 0408 	add.w	r4, r6, #8
 8002e74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e80:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e84:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002e88:	e896 000c 	ldmia.w	r6, {r2, r3}
 8002e8c:	eeb0 0a67 	vmov.f32	s0, s15
 8002e90:	2100      	movs	r1, #0
 8002e92:	2001      	movs	r0, #1
 8002e94:	f000 f88e 	bl	8002fb4 <set_motor>
      	set_motor(2, 0, pitch, htim3);
 8002e98:	edd7 7a43 	vldr	s15, [r7, #268]	; 0x10c
 8002e9c:	4e0e      	ldr	r6, [pc, #56]	; (8002ed8 <start_LoRa_task+0x378>)
 8002e9e:	466d      	mov	r5, sp
 8002ea0:	f106 0408 	add.w	r4, r6, #8
 8002ea4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ea6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ea8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002eaa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002eac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002eae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002eb0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002eb4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002eb8:	e896 000c 	ldmia.w	r6, {r2, r3}
 8002ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	2002      	movs	r0, #2
 8002ec4:	f000 f876 	bl	8002fb4 <set_motor>
      default:
        break;
 8002ec8:	bf00      	nop
 8002eca:	e668      	b.n	8002b9e <start_LoRa_task+0x3e>
      	if (bytes_read < 3) break;
 8002ecc:	bf00      	nop
  {
 8002ece:	e666      	b.n	8002b9e <start_LoRa_task+0x3e>
 8002ed0:	20000580 	.word	0x20000580
 8002ed4:	0801263c 	.word	0x0801263c
 8002ed8:	200004b8 	.word	0x200004b8
 8002edc:	20000544 	.word	0x20000544
 8002ee0:	43340000 	.word	0x43340000
 8002ee4:	00000000 	.word	0x00000000

08002ee8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002eec:	b672      	cpsid	i
}
 8002eee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ef0:	e7fe      	b.n	8002ef0 <Error_Handler+0x8>
 8002ef2:	0000      	movs	r0, r0
 8002ef4:	0000      	movs	r0, r0
	...

08002ef8 <_degrees_to_duty_cycle>:
 *      Author: jb
 */

#include "servos.h"

float _degrees_to_duty_cycle(float degrees) {
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	ed87 0a01 	vstr	s0, [r7, #4]
	float duty_cycle = MIN_DUTY_CYCLE + ((MAX_DUTY_CYCLE - MIN_DUTY_CYCLE) / (MAX_ANGLE - MIN_ANGLE)) * (degrees - MIN_ANGLE);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7fd fb28 	bl	8000558 <__aeabi_f2d>
 8002f08:	a310      	add	r3, pc, #64	; (adr r3, 8002f4c <_degrees_to_duty_cycle+0x54>)
 8002f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0e:	f7fd fb7b 	bl	8000608 <__aeabi_dmul>
 8002f12:	4602      	mov	r2, r0
 8002f14:	460b      	mov	r3, r1
 8002f16:	4610      	mov	r0, r2
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f04f 0200 	mov.w	r2, #0
 8002f1e:	4b0a      	ldr	r3, [pc, #40]	; (8002f48 <_degrees_to_duty_cycle+0x50>)
 8002f20:	f7fd f9bc 	bl	800029c <__adddf3>
 8002f24:	4602      	mov	r2, r0
 8002f26:	460b      	mov	r3, r1
 8002f28:	4610      	mov	r0, r2
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	f7fd fe64 	bl	8000bf8 <__aeabi_d2f>
 8002f30:	4603      	mov	r3, r0
 8002f32:	60fb      	str	r3, [r7, #12]

	return duty_cycle;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	ee07 3a90 	vmov	s15, r3
}
 8002f3a:	eeb0 0a67 	vmov.f32	s0, s15
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	f3af 8000 	nop.w
 8002f48:	40040000 	.word	0x40040000
 8002f4c:	16c16c17 	.word	0x16c16c17
 8002f50:	3fa6c16c 	.word	0x3fa6c16c
 8002f54:	00000000 	.word	0x00000000

08002f58 <_byte_to_duty_cycle>:

float _byte_to_duty_cycle(float byte) {
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	ed87 0a01 	vstr	s0, [r7, #4]
	float duty_cycle = MIN_DUTY_CYCLE + ((MAX_DUTY_CYCLE - MIN_DUTY_CYCLE) / 255) * byte;
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7fd faf8 	bl	8000558 <__aeabi_f2d>
 8002f68:	a310      	add	r3, pc, #64	; (adr r3, 8002fac <_byte_to_duty_cycle+0x54>)
 8002f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6e:	f7fd fb4b 	bl	8000608 <__aeabi_dmul>
 8002f72:	4602      	mov	r2, r0
 8002f74:	460b      	mov	r3, r1
 8002f76:	4610      	mov	r0, r2
 8002f78:	4619      	mov	r1, r3
 8002f7a:	f04f 0200 	mov.w	r2, #0
 8002f7e:	4b0a      	ldr	r3, [pc, #40]	; (8002fa8 <_byte_to_duty_cycle+0x50>)
 8002f80:	f7fd f98c 	bl	800029c <__adddf3>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4610      	mov	r0, r2
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	f7fd fe34 	bl	8000bf8 <__aeabi_d2f>
 8002f90:	4603      	mov	r3, r0
 8002f92:	60fb      	str	r3, [r7, #12]

	return duty_cycle;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	ee07 3a90 	vmov	s15, r3
}
 8002f9a:	eeb0 0a67 	vmov.f32	s0, s15
 8002f9e:	3710      	adds	r7, #16
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	f3af 8000 	nop.w
 8002fa8:	40040000 	.word	0x40040000
 8002fac:	10101010 	.word	0x10101010
 8002fb0:	3fa01010 	.word	0x3fa01010

08002fb4 <set_motor>:

void set_motor(int motor_id, int mode, float input, TIM_HandleTypeDef htim) {
 8002fb4:	b082      	sub	sp, #8
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b094      	sub	sp, #80	; 0x50
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	60f8      	str	r0, [r7, #12]
 8002fbe:	60b9      	str	r1, [r7, #8]
 8002fc0:	ed87 0a01 	vstr	s0, [r7, #4]
 8002fc4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002fc8:	e881 000c 	stmia.w	r1, {r2, r3}
	float duty_cycle;
	if (mode == 0) {
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d106      	bne.n	8002fe0 <set_motor+0x2c>
		duty_cycle = _degrees_to_duty_cycle(input);
 8002fd2:	ed97 0a01 	vldr	s0, [r7, #4]
 8002fd6:	f7ff ff8f 	bl	8002ef8 <_degrees_to_duty_cycle>
 8002fda:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
 8002fde:	e005      	b.n	8002fec <set_motor+0x38>
	} else {
		duty_cycle = _byte_to_duty_cycle(input);
 8002fe0:	ed97 0a01 	vldr	s0, [r7, #4]
 8002fe4:	f7ff ffb8 	bl	8002f58 <_byte_to_duty_cycle>
 8002fe8:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
	}

	// duty cycle = ccr / arr * 100
	float normalised = duty_cycle * 200 / 100;
 8002fec:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002ff0:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800306c <set_motor+0xb8>
 8002ff4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ff8:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8003070 <set_motor+0xbc>
 8002ffc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003000:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

	if (motor_id == 1) {
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d108      	bne.n	800301c <set_motor+0x68>
		htim.Instance->CCR1 = normalised;
 800300a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800300c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8003010:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003014:	ee17 2a90 	vmov	r2, s15
 8003018:	635a      	str	r2, [r3, #52]	; 0x34
		// log an error over USB
		char buff[50];
		sprintf(buff, "ERROR: Invalid motor ID: %d\n", motor_id);
		CDC_Transmit_FS(buff, strlen(buff));
	}
}
 800301a:	e01f      	b.n	800305c <set_motor+0xa8>
	} else if (motor_id == 2) {
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2b02      	cmp	r3, #2
 8003020:	d108      	bne.n	8003034 <set_motor+0x80>
		htim.Instance->CCR2 = normalised;
 8003022:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003024:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8003028:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800302c:	ee17 2a90 	vmov	r2, s15
 8003030:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003032:	e013      	b.n	800305c <set_motor+0xa8>
		sprintf(buff, "ERROR: Invalid motor ID: %d\n", motor_id);
 8003034:	f107 0314 	add.w	r3, r7, #20
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	490e      	ldr	r1, [pc, #56]	; (8003074 <set_motor+0xc0>)
 800303c:	4618      	mov	r0, r3
 800303e:	f00c fe0b 	bl	800fc58 <siprintf>
		CDC_Transmit_FS(buff, strlen(buff));
 8003042:	f107 0314 	add.w	r3, r7, #20
 8003046:	4618      	mov	r0, r3
 8003048:	f7fd f8ca 	bl	80001e0 <strlen>
 800304c:	4603      	mov	r3, r0
 800304e:	b29a      	uxth	r2, r3
 8003050:	f107 0314 	add.w	r3, r7, #20
 8003054:	4611      	mov	r1, r2
 8003056:	4618      	mov	r0, r3
 8003058:	f00b f8ee 	bl	800e238 <CDC_Transmit_FS>
}
 800305c:	bf00      	nop
 800305e:	3750      	adds	r7, #80	; 0x50
 8003060:	46bd      	mov	sp, r7
 8003062:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003066:	b002      	add	sp, #8
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	43480000 	.word	0x43480000
 8003070:	42c80000 	.word	0x42c80000
 8003074:	08012748 	.word	0x08012748

08003078 <gimble_test>:

void gimble_test(TIM_HandleTypeDef htim) {
 8003078:	b084      	sub	sp, #16
 800307a:	b5b0      	push	{r4, r5, r7, lr}
 800307c:	b092      	sub	sp, #72	; 0x48
 800307e:	af10      	add	r7, sp, #64	; 0x40
 8003080:	f107 0418 	add.w	r4, r7, #24
 8003084:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	set_motor(1, 0, 0, htim);
 8003088:	466d      	mov	r5, sp
 800308a:	f107 0420 	add.w	r4, r7, #32
 800308e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003090:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003092:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003094:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003096:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003098:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800309a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800309e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80030a2:	f107 0318 	add.w	r3, r7, #24
 80030a6:	cb0c      	ldmia	r3, {r2, r3}
 80030a8:	ed9f 0a6a 	vldr	s0, [pc, #424]	; 8003254 <gimble_test+0x1dc>
 80030ac:	2100      	movs	r1, #0
 80030ae:	2001      	movs	r0, #1
 80030b0:	f7ff ff80 	bl	8002fb4 <set_motor>
	HAL_Delay(1000);
 80030b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030b8:	f000 fc8e 	bl	80039d8 <HAL_Delay>
	set_motor(1, 0, 180, htim);
 80030bc:	466d      	mov	r5, sp
 80030be:	f107 0420 	add.w	r4, r7, #32
 80030c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030ce:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80030d2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80030d6:	f107 0318 	add.w	r3, r7, #24
 80030da:	cb0c      	ldmia	r3, {r2, r3}
 80030dc:	ed9f 0a5e 	vldr	s0, [pc, #376]	; 8003258 <gimble_test+0x1e0>
 80030e0:	2100      	movs	r1, #0
 80030e2:	2001      	movs	r0, #1
 80030e4:	f7ff ff66 	bl	8002fb4 <set_motor>
	HAL_Delay(1000);
 80030e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030ec:	f000 fc74 	bl	80039d8 <HAL_Delay>
	set_motor(1, 0, 90, htim);
 80030f0:	466d      	mov	r5, sp
 80030f2:	f107 0420 	add.w	r4, r7, #32
 80030f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003100:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003102:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003106:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800310a:	f107 0318 	add.w	r3, r7, #24
 800310e:	cb0c      	ldmia	r3, {r2, r3}
 8003110:	ed9f 0a52 	vldr	s0, [pc, #328]	; 800325c <gimble_test+0x1e4>
 8003114:	2100      	movs	r1, #0
 8003116:	2001      	movs	r0, #1
 8003118:	f7ff ff4c 	bl	8002fb4 <set_motor>
	HAL_Delay(1000);
 800311c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003120:	f000 fc5a 	bl	80039d8 <HAL_Delay>
	set_motor(2, 0, 0, htim);
 8003124:	466d      	mov	r5, sp
 8003126:	f107 0420 	add.w	r4, r7, #32
 800312a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800312c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800312e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003130:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003132:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003134:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003136:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800313a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800313e:	f107 0318 	add.w	r3, r7, #24
 8003142:	cb0c      	ldmia	r3, {r2, r3}
 8003144:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8003254 <gimble_test+0x1dc>
 8003148:	2100      	movs	r1, #0
 800314a:	2002      	movs	r0, #2
 800314c:	f7ff ff32 	bl	8002fb4 <set_motor>
	HAL_Delay(1000);
 8003150:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003154:	f000 fc40 	bl	80039d8 <HAL_Delay>
	set_motor(2, 0, 180, htim);
 8003158:	466d      	mov	r5, sp
 800315a:	f107 0420 	add.w	r4, r7, #32
 800315e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003160:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003162:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003164:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003166:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003168:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800316a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800316e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003172:	f107 0318 	add.w	r3, r7, #24
 8003176:	cb0c      	ldmia	r3, {r2, r3}
 8003178:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8003258 <gimble_test+0x1e0>
 800317c:	2100      	movs	r1, #0
 800317e:	2002      	movs	r0, #2
 8003180:	f7ff ff18 	bl	8002fb4 <set_motor>
	HAL_Delay(1000);
 8003184:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003188:	f000 fc26 	bl	80039d8 <HAL_Delay>
	set_motor(2, 0, 90, htim);
 800318c:	466d      	mov	r5, sp
 800318e:	f107 0420 	add.w	r4, r7, #32
 8003192:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003194:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003196:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003198:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800319a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800319c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800319e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80031a2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80031a6:	f107 0318 	add.w	r3, r7, #24
 80031aa:	cb0c      	ldmia	r3, {r2, r3}
 80031ac:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800325c <gimble_test+0x1e4>
 80031b0:	2100      	movs	r1, #0
 80031b2:	2002      	movs	r0, #2
 80031b4:	f7ff fefe 	bl	8002fb4 <set_motor>
	HAL_Delay(1000);
 80031b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80031bc:	f000 fc0c 	bl	80039d8 <HAL_Delay>

	for (int angle=0; angle < 180; angle++) {
 80031c0:	2300      	movs	r3, #0
 80031c2:	607b      	str	r3, [r7, #4]
 80031c4:	e03b      	b.n	800323e <gimble_test+0x1c6>
		set_motor(1, 0, angle, htim);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	ee07 3a90 	vmov	s15, r3
 80031cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031d0:	466d      	mov	r5, sp
 80031d2:	f107 0420 	add.w	r4, r7, #32
 80031d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031e2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80031e6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80031ea:	f107 0318 	add.w	r3, r7, #24
 80031ee:	cb0c      	ldmia	r3, {r2, r3}
 80031f0:	eeb0 0a67 	vmov.f32	s0, s15
 80031f4:	2100      	movs	r1, #0
 80031f6:	2001      	movs	r0, #1
 80031f8:	f7ff fedc 	bl	8002fb4 <set_motor>
		set_motor(2, 0, angle, htim);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	ee07 3a90 	vmov	s15, r3
 8003202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003206:	466d      	mov	r5, sp
 8003208:	f107 0420 	add.w	r4, r7, #32
 800320c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800320e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003210:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003212:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003214:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003216:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003218:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800321c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003220:	f107 0318 	add.w	r3, r7, #24
 8003224:	cb0c      	ldmia	r3, {r2, r3}
 8003226:	eeb0 0a67 	vmov.f32	s0, s15
 800322a:	2100      	movs	r1, #0
 800322c:	2002      	movs	r0, #2
 800322e:	f7ff fec1 	bl	8002fb4 <set_motor>
		HAL_Delay(10);
 8003232:	200a      	movs	r0, #10
 8003234:	f000 fbd0 	bl	80039d8 <HAL_Delay>
	for (int angle=0; angle < 180; angle++) {
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3301      	adds	r3, #1
 800323c:	607b      	str	r3, [r7, #4]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2bb3      	cmp	r3, #179	; 0xb3
 8003242:	ddc0      	ble.n	80031c6 <gimble_test+0x14e>
	}
}
 8003244:	bf00      	nop
 8003246:	bf00      	nop
 8003248:	3708      	adds	r7, #8
 800324a:	46bd      	mov	sp, r7
 800324c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8003250:	b004      	add	sp, #16
 8003252:	4770      	bx	lr
 8003254:	00000000 	.word	0x00000000
 8003258:	43340000 	.word	0x43340000
 800325c:	42b40000 	.word	0x42b40000

08003260 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003266:	2300      	movs	r3, #0
 8003268:	607b      	str	r3, [r7, #4]
 800326a:	4b12      	ldr	r3, [pc, #72]	; (80032b4 <HAL_MspInit+0x54>)
 800326c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326e:	4a11      	ldr	r2, [pc, #68]	; (80032b4 <HAL_MspInit+0x54>)
 8003270:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003274:	6453      	str	r3, [r2, #68]	; 0x44
 8003276:	4b0f      	ldr	r3, [pc, #60]	; (80032b4 <HAL_MspInit+0x54>)
 8003278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800327e:	607b      	str	r3, [r7, #4]
 8003280:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003282:	2300      	movs	r3, #0
 8003284:	603b      	str	r3, [r7, #0]
 8003286:	4b0b      	ldr	r3, [pc, #44]	; (80032b4 <HAL_MspInit+0x54>)
 8003288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328a:	4a0a      	ldr	r2, [pc, #40]	; (80032b4 <HAL_MspInit+0x54>)
 800328c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003290:	6413      	str	r3, [r2, #64]	; 0x40
 8003292:	4b08      	ldr	r3, [pc, #32]	; (80032b4 <HAL_MspInit+0x54>)
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800329a:	603b      	str	r3, [r7, #0]
 800329c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800329e:	2200      	movs	r2, #0
 80032a0:	210f      	movs	r1, #15
 80032a2:	f06f 0001 	mvn.w	r0, #1
 80032a6:	f000 ff2c 	bl	8004102 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032aa:	bf00      	nop
 80032ac:	3708      	adds	r7, #8
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	40023800 	.word	0x40023800

080032b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b08a      	sub	sp, #40	; 0x28
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c0:	f107 0314 	add.w	r3, r7, #20
 80032c4:	2200      	movs	r2, #0
 80032c6:	601a      	str	r2, [r3, #0]
 80032c8:	605a      	str	r2, [r3, #4]
 80032ca:	609a      	str	r2, [r3, #8]
 80032cc:	60da      	str	r2, [r3, #12]
 80032ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a17      	ldr	r2, [pc, #92]	; (8003334 <HAL_ADC_MspInit+0x7c>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d127      	bne.n	800332a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032da:	2300      	movs	r3, #0
 80032dc:	613b      	str	r3, [r7, #16]
 80032de:	4b16      	ldr	r3, [pc, #88]	; (8003338 <HAL_ADC_MspInit+0x80>)
 80032e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e2:	4a15      	ldr	r2, [pc, #84]	; (8003338 <HAL_ADC_MspInit+0x80>)
 80032e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032e8:	6453      	str	r3, [r2, #68]	; 0x44
 80032ea:	4b13      	ldr	r3, [pc, #76]	; (8003338 <HAL_ADC_MspInit+0x80>)
 80032ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f2:	613b      	str	r3, [r7, #16]
 80032f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032f6:	2300      	movs	r3, #0
 80032f8:	60fb      	str	r3, [r7, #12]
 80032fa:	4b0f      	ldr	r3, [pc, #60]	; (8003338 <HAL_ADC_MspInit+0x80>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fe:	4a0e      	ldr	r2, [pc, #56]	; (8003338 <HAL_ADC_MspInit+0x80>)
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	6313      	str	r3, [r2, #48]	; 0x30
 8003306:	4b0c      	ldr	r3, [pc, #48]	; (8003338 <HAL_ADC_MspInit+0x80>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = S1_FBK_Pin|S2_FBK_Pin;
 8003312:	230c      	movs	r3, #12
 8003314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003316:	2303      	movs	r3, #3
 8003318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800331e:	f107 0314 	add.w	r3, r7, #20
 8003322:	4619      	mov	r1, r3
 8003324:	4805      	ldr	r0, [pc, #20]	; (800333c <HAL_ADC_MspInit+0x84>)
 8003326:	f000 ff31 	bl	800418c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800332a:	bf00      	nop
 800332c:	3728      	adds	r7, #40	; 0x28
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	40012000 	.word	0x40012000
 8003338:	40023800 	.word	0x40023800
 800333c:	40020000 	.word	0x40020000

08003340 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b08e      	sub	sp, #56	; 0x38
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003348:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	605a      	str	r2, [r3, #4]
 8003352:	609a      	str	r2, [r3, #8]
 8003354:	60da      	str	r2, [r3, #12]
 8003356:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a4c      	ldr	r2, [pc, #304]	; (8003490 <HAL_SPI_MspInit+0x150>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d12c      	bne.n	80033bc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003362:	2300      	movs	r3, #0
 8003364:	623b      	str	r3, [r7, #32]
 8003366:	4b4b      	ldr	r3, [pc, #300]	; (8003494 <HAL_SPI_MspInit+0x154>)
 8003368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336a:	4a4a      	ldr	r2, [pc, #296]	; (8003494 <HAL_SPI_MspInit+0x154>)
 800336c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003370:	6453      	str	r3, [r2, #68]	; 0x44
 8003372:	4b48      	ldr	r3, [pc, #288]	; (8003494 <HAL_SPI_MspInit+0x154>)
 8003374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003376:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800337a:	623b      	str	r3, [r7, #32]
 800337c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800337e:	2300      	movs	r3, #0
 8003380:	61fb      	str	r3, [r7, #28]
 8003382:	4b44      	ldr	r3, [pc, #272]	; (8003494 <HAL_SPI_MspInit+0x154>)
 8003384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003386:	4a43      	ldr	r2, [pc, #268]	; (8003494 <HAL_SPI_MspInit+0x154>)
 8003388:	f043 0301 	orr.w	r3, r3, #1
 800338c:	6313      	str	r3, [r2, #48]	; 0x30
 800338e:	4b41      	ldr	r3, [pc, #260]	; (8003494 <HAL_SPI_MspInit+0x154>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	61fb      	str	r3, [r7, #28]
 8003398:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 800339a:	23e0      	movs	r3, #224	; 0xe0
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800339e:	2302      	movs	r3, #2
 80033a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a2:	2300      	movs	r3, #0
 80033a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033a6:	2303      	movs	r3, #3
 80033a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033aa:	2305      	movs	r3, #5
 80033ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033b2:	4619      	mov	r1, r3
 80033b4:	4838      	ldr	r0, [pc, #224]	; (8003498 <HAL_SPI_MspInit+0x158>)
 80033b6:	f000 fee9 	bl	800418c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80033ba:	e064      	b.n	8003486 <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI2)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a36      	ldr	r2, [pc, #216]	; (800349c <HAL_SPI_MspInit+0x15c>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d12d      	bne.n	8003422 <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80033c6:	2300      	movs	r3, #0
 80033c8:	61bb      	str	r3, [r7, #24]
 80033ca:	4b32      	ldr	r3, [pc, #200]	; (8003494 <HAL_SPI_MspInit+0x154>)
 80033cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ce:	4a31      	ldr	r2, [pc, #196]	; (8003494 <HAL_SPI_MspInit+0x154>)
 80033d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033d4:	6413      	str	r3, [r2, #64]	; 0x40
 80033d6:	4b2f      	ldr	r3, [pc, #188]	; (8003494 <HAL_SPI_MspInit+0x154>)
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033de:	61bb      	str	r3, [r7, #24]
 80033e0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033e2:	2300      	movs	r3, #0
 80033e4:	617b      	str	r3, [r7, #20]
 80033e6:	4b2b      	ldr	r3, [pc, #172]	; (8003494 <HAL_SPI_MspInit+0x154>)
 80033e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ea:	4a2a      	ldr	r2, [pc, #168]	; (8003494 <HAL_SPI_MspInit+0x154>)
 80033ec:	f043 0302 	orr.w	r3, r3, #2
 80033f0:	6313      	str	r3, [r2, #48]	; 0x30
 80033f2:	4b28      	ldr	r3, [pc, #160]	; (8003494 <HAL_SPI_MspInit+0x154>)
 80033f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f6:	f003 0302 	and.w	r3, r3, #2
 80033fa:	617b      	str	r3, [r7, #20]
 80033fc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RF_SCK_Pin|RF_MISO_Pin|RF_MOSI_Pin;
 80033fe:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003402:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003404:	2302      	movs	r3, #2
 8003406:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003408:	2300      	movs	r3, #0
 800340a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800340c:	2303      	movs	r3, #3
 800340e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003410:	2305      	movs	r3, #5
 8003412:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003414:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003418:	4619      	mov	r1, r3
 800341a:	4821      	ldr	r0, [pc, #132]	; (80034a0 <HAL_SPI_MspInit+0x160>)
 800341c:	f000 feb6 	bl	800418c <HAL_GPIO_Init>
}
 8003420:	e031      	b.n	8003486 <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI3)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a1f      	ldr	r2, [pc, #124]	; (80034a4 <HAL_SPI_MspInit+0x164>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d12c      	bne.n	8003486 <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800342c:	2300      	movs	r3, #0
 800342e:	613b      	str	r3, [r7, #16]
 8003430:	4b18      	ldr	r3, [pc, #96]	; (8003494 <HAL_SPI_MspInit+0x154>)
 8003432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003434:	4a17      	ldr	r2, [pc, #92]	; (8003494 <HAL_SPI_MspInit+0x154>)
 8003436:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800343a:	6413      	str	r3, [r2, #64]	; 0x40
 800343c:	4b15      	ldr	r3, [pc, #84]	; (8003494 <HAL_SPI_MspInit+0x154>)
 800343e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003440:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003444:	613b      	str	r3, [r7, #16]
 8003446:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003448:	2300      	movs	r3, #0
 800344a:	60fb      	str	r3, [r7, #12]
 800344c:	4b11      	ldr	r3, [pc, #68]	; (8003494 <HAL_SPI_MspInit+0x154>)
 800344e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003450:	4a10      	ldr	r2, [pc, #64]	; (8003494 <HAL_SPI_MspInit+0x154>)
 8003452:	f043 0304 	orr.w	r3, r3, #4
 8003456:	6313      	str	r3, [r2, #48]	; 0x30
 8003458:	4b0e      	ldr	r3, [pc, #56]	; (8003494 <HAL_SPI_MspInit+0x154>)
 800345a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	60fb      	str	r3, [r7, #12]
 8003462:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 8003464:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003468:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800346a:	2302      	movs	r3, #2
 800346c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346e:	2300      	movs	r3, #0
 8003470:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003472:	2303      	movs	r3, #3
 8003474:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003476:	2306      	movs	r3, #6
 8003478:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800347a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800347e:	4619      	mov	r1, r3
 8003480:	4809      	ldr	r0, [pc, #36]	; (80034a8 <HAL_SPI_MspInit+0x168>)
 8003482:	f000 fe83 	bl	800418c <HAL_GPIO_Init>
}
 8003486:	bf00      	nop
 8003488:	3738      	adds	r7, #56	; 0x38
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	40013000 	.word	0x40013000
 8003494:	40023800 	.word	0x40023800
 8003498:	40020000 	.word	0x40020000
 800349c:	40003800 	.word	0x40003800
 80034a0:	40020400 	.word	0x40020400
 80034a4:	40003c00 	.word	0x40003c00
 80034a8:	40020800 	.word	0x40020800

080034ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034bc:	d10e      	bne.n	80034dc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034be:	2300      	movs	r3, #0
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	4b13      	ldr	r3, [pc, #76]	; (8003510 <HAL_TIM_Base_MspInit+0x64>)
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	4a12      	ldr	r2, [pc, #72]	; (8003510 <HAL_TIM_Base_MspInit+0x64>)
 80034c8:	f043 0301 	orr.w	r3, r3, #1
 80034cc:	6413      	str	r3, [r2, #64]	; 0x40
 80034ce:	4b10      	ldr	r3, [pc, #64]	; (8003510 <HAL_TIM_Base_MspInit+0x64>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	60fb      	str	r3, [r7, #12]
 80034d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80034da:	e012      	b.n	8003502 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a0c      	ldr	r2, [pc, #48]	; (8003514 <HAL_TIM_Base_MspInit+0x68>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d10d      	bne.n	8003502 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034e6:	2300      	movs	r3, #0
 80034e8:	60bb      	str	r3, [r7, #8]
 80034ea:	4b09      	ldr	r3, [pc, #36]	; (8003510 <HAL_TIM_Base_MspInit+0x64>)
 80034ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ee:	4a08      	ldr	r2, [pc, #32]	; (8003510 <HAL_TIM_Base_MspInit+0x64>)
 80034f0:	f043 0302 	orr.w	r3, r3, #2
 80034f4:	6413      	str	r3, [r2, #64]	; 0x40
 80034f6:	4b06      	ldr	r3, [pc, #24]	; (8003510 <HAL_TIM_Base_MspInit+0x64>)
 80034f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	60bb      	str	r3, [r7, #8]
 8003500:	68bb      	ldr	r3, [r7, #8]
}
 8003502:	bf00      	nop
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	40023800 	.word	0x40023800
 8003514:	40000400 	.word	0x40000400

08003518 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b088      	sub	sp, #32
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003520:	f107 030c 	add.w	r3, r7, #12
 8003524:	2200      	movs	r2, #0
 8003526:	601a      	str	r2, [r3, #0]
 8003528:	605a      	str	r2, [r3, #4]
 800352a:	609a      	str	r2, [r3, #8]
 800352c:	60da      	str	r2, [r3, #12]
 800352e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a12      	ldr	r2, [pc, #72]	; (8003580 <HAL_TIM_MspPostInit+0x68>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d11d      	bne.n	8003576 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800353a:	2300      	movs	r3, #0
 800353c:	60bb      	str	r3, [r7, #8]
 800353e:	4b11      	ldr	r3, [pc, #68]	; (8003584 <HAL_TIM_MspPostInit+0x6c>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003542:	4a10      	ldr	r2, [pc, #64]	; (8003584 <HAL_TIM_MspPostInit+0x6c>)
 8003544:	f043 0302 	orr.w	r3, r3, #2
 8003548:	6313      	str	r3, [r2, #48]	; 0x30
 800354a:	4b0e      	ldr	r3, [pc, #56]	; (8003584 <HAL_TIM_MspPostInit+0x6c>)
 800354c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	60bb      	str	r3, [r7, #8]
 8003554:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = S1_CTRL_Pin|S2_CTRL_Pin;
 8003556:	2330      	movs	r3, #48	; 0x30
 8003558:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800355a:	2302      	movs	r3, #2
 800355c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800355e:	2300      	movs	r3, #0
 8003560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003562:	2300      	movs	r3, #0
 8003564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003566:	2302      	movs	r3, #2
 8003568:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800356a:	f107 030c 	add.w	r3, r7, #12
 800356e:	4619      	mov	r1, r3
 8003570:	4805      	ldr	r0, [pc, #20]	; (8003588 <HAL_TIM_MspPostInit+0x70>)
 8003572:	f000 fe0b 	bl	800418c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003576:	bf00      	nop
 8003578:	3720      	adds	r7, #32
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	40000400 	.word	0x40000400
 8003584:	40023800 	.word	0x40023800
 8003588:	40020400 	.word	0x40020400

0800358c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003590:	e7fe      	b.n	8003590 <NMI_Handler+0x4>

08003592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003592:	b480      	push	{r7}
 8003594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003596:	e7fe      	b.n	8003596 <HardFault_Handler+0x4>

08003598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800359c:	e7fe      	b.n	800359c <MemManage_Handler+0x4>

0800359e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800359e:	b480      	push	{r7}
 80035a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035a2:	e7fe      	b.n	80035a2 <BusFault_Handler+0x4>

080035a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035a8:	e7fe      	b.n	80035a8 <UsageFault_Handler+0x4>

080035aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035aa:	b480      	push	{r7}
 80035ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035ae:	bf00      	nop
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035bc:	f000 f9ec 	bl	8003998 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80035c0:	f009 fbd4 	bl	800cd6c <xTaskGetSchedulerState>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d001      	beq.n	80035ce <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80035ca:	f00a fafd 	bl	800dbc8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035ce:	bf00      	nop
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RF_10O_Pin);
 80035d6:	2001      	movs	r0, #1
 80035d8:	f000 ff76 	bl	80044c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80035dc:	bf00      	nop
 80035de:	bd80      	pop	{r7, pc}

080035e0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80035e4:	4802      	ldr	r0, [pc, #8]	; (80035f0 <OTG_FS_IRQHandler+0x10>)
 80035e6:	f001 f8d7 	bl	8004798 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80035ea:	bf00      	nop
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	200064a8 	.word	0x200064a8

080035f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80035f4:	b480      	push	{r7}
 80035f6:	af00      	add	r7, sp, #0
  return 1;
 80035f8:	2301      	movs	r3, #1
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <_kill>:

int _kill(int pid, int sig)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800360e:	f00b fbfb 	bl	800ee08 <__errno>
 8003612:	4603      	mov	r3, r0
 8003614:	2216      	movs	r2, #22
 8003616:	601a      	str	r2, [r3, #0]
  return -1;
 8003618:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800361c:	4618      	mov	r0, r3
 800361e:	3708      	adds	r7, #8
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <_exit>:

void _exit (int status)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800362c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f7ff ffe7 	bl	8003604 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003636:	e7fe      	b.n	8003636 <_exit+0x12>

08003638 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003644:	2300      	movs	r3, #0
 8003646:	617b      	str	r3, [r7, #20]
 8003648:	e00a      	b.n	8003660 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800364a:	f3af 8000 	nop.w
 800364e:	4601      	mov	r1, r0
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	1c5a      	adds	r2, r3, #1
 8003654:	60ba      	str	r2, [r7, #8]
 8003656:	b2ca      	uxtb	r2, r1
 8003658:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	3301      	adds	r3, #1
 800365e:	617b      	str	r3, [r7, #20]
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	429a      	cmp	r2, r3
 8003666:	dbf0      	blt.n	800364a <_read+0x12>
  }

  return len;
 8003668:	687b      	ldr	r3, [r7, #4]
}
 800366a:	4618      	mov	r0, r3
 800366c:	3718      	adds	r7, #24
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b086      	sub	sp, #24
 8003676:	af00      	add	r7, sp, #0
 8003678:	60f8      	str	r0, [r7, #12]
 800367a:	60b9      	str	r1, [r7, #8]
 800367c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800367e:	2300      	movs	r3, #0
 8003680:	617b      	str	r3, [r7, #20]
 8003682:	e009      	b.n	8003698 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	60ba      	str	r2, [r7, #8]
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	4618      	mov	r0, r3
 800368e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	3301      	adds	r3, #1
 8003696:	617b      	str	r3, [r7, #20]
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	429a      	cmp	r2, r3
 800369e:	dbf1      	blt.n	8003684 <_write+0x12>
  }
  return len;
 80036a0:	687b      	ldr	r3, [r7, #4]
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3718      	adds	r7, #24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <_close>:

int _close(int file)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b083      	sub	sp, #12
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80036b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	370c      	adds	r7, #12
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr

080036c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b083      	sub	sp, #12
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
 80036ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80036d2:	605a      	str	r2, [r3, #4]
  return 0;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr

080036e2 <_isatty>:

int _isatty(int file)
{
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80036ea:	2301      	movs	r3, #1
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3714      	adds	r7, #20
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
	...

08003714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800371c:	4a14      	ldr	r2, [pc, #80]	; (8003770 <_sbrk+0x5c>)
 800371e:	4b15      	ldr	r3, [pc, #84]	; (8003774 <_sbrk+0x60>)
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003728:	4b13      	ldr	r3, [pc, #76]	; (8003778 <_sbrk+0x64>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d102      	bne.n	8003736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003730:	4b11      	ldr	r3, [pc, #68]	; (8003778 <_sbrk+0x64>)
 8003732:	4a12      	ldr	r2, [pc, #72]	; (800377c <_sbrk+0x68>)
 8003734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003736:	4b10      	ldr	r3, [pc, #64]	; (8003778 <_sbrk+0x64>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4413      	add	r3, r2
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	429a      	cmp	r2, r3
 8003742:	d207      	bcs.n	8003754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003744:	f00b fb60 	bl	800ee08 <__errno>
 8003748:	4603      	mov	r3, r0
 800374a:	220c      	movs	r2, #12
 800374c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800374e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003752:	e009      	b.n	8003768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003754:	4b08      	ldr	r3, [pc, #32]	; (8003778 <_sbrk+0x64>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800375a:	4b07      	ldr	r3, [pc, #28]	; (8003778 <_sbrk+0x64>)
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4413      	add	r3, r2
 8003762:	4a05      	ldr	r2, [pc, #20]	; (8003778 <_sbrk+0x64>)
 8003764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003766:	68fb      	ldr	r3, [r7, #12]
}
 8003768:	4618      	mov	r0, r3
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	20020000 	.word	0x20020000
 8003774:	00000400 	.word	0x00000400
 8003778:	200005b0 	.word	0x200005b0
 800377c:	20006be8 	.word	0x20006be8

08003780 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003784:	4b06      	ldr	r3, [pc, #24]	; (80037a0 <SystemInit+0x20>)
 8003786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800378a:	4a05      	ldr	r2, [pc, #20]	; (80037a0 <SystemInit+0x20>)
 800378c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003790:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003794:	bf00      	nop
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	e000ed00 	.word	0xe000ed00
 80037a4:	00000000 	.word	0x00000000

080037a8 <get_roll_and_pitch>:
#include "utils.h"

void get_roll_and_pitch(float acc[3], float *roll, float *pitch) {
 80037a8:	b5b0      	push	{r4, r5, r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
    *roll = atan2(acc[1], acc[2]) * 57.3;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	3304      	adds	r3, #4
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7fc fecc 	bl	8000558 <__aeabi_f2d>
 80037c0:	4604      	mov	r4, r0
 80037c2:	460d      	mov	r5, r1
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	3308      	adds	r3, #8
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fc fec4 	bl	8000558 <__aeabi_f2d>
 80037d0:	4602      	mov	r2, r0
 80037d2:	460b      	mov	r3, r1
 80037d4:	ec43 2b11 	vmov	d1, r2, r3
 80037d8:	ec45 4b10 	vmov	d0, r4, r5
 80037dc:	f00e fba2 	bl	8011f24 <atan2>
 80037e0:	ec51 0b10 	vmov	r0, r1, d0
 80037e4:	a32c      	add	r3, pc, #176	; (adr r3, 8003898 <get_roll_and_pitch+0xf0>)
 80037e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ea:	f7fc ff0d 	bl	8000608 <__aeabi_dmul>
 80037ee:	4602      	mov	r2, r0
 80037f0:	460b      	mov	r3, r1
 80037f2:	4610      	mov	r0, r2
 80037f4:	4619      	mov	r1, r3
 80037f6:	f7fd f9ff 	bl	8000bf8 <__aeabi_d2f>
 80037fa:	4602      	mov	r2, r0
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	601a      	str	r2, [r3, #0]
    *pitch = atan2(-acc[0], sqrt(acc[1]*acc[1] + acc[2]*acc[2])) * 57.3;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	edd3 7a00 	vldr	s15, [r3]
 8003806:	eef1 7a67 	vneg.f32	s15, s15
 800380a:	ee17 3a90 	vmov	r3, s15
 800380e:	4618      	mov	r0, r3
 8003810:	f7fc fea2 	bl	8000558 <__aeabi_f2d>
 8003814:	4604      	mov	r4, r0
 8003816:	460d      	mov	r5, r1
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	3304      	adds	r3, #4
 800381c:	ed93 7a00 	vldr	s14, [r3]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	3304      	adds	r3, #4
 8003824:	edd3 7a00 	vldr	s15, [r3]
 8003828:	ee27 7a27 	vmul.f32	s14, s14, s15
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	3308      	adds	r3, #8
 8003830:	edd3 6a00 	vldr	s13, [r3]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	3308      	adds	r3, #8
 8003838:	edd3 7a00 	vldr	s15, [r3]
 800383c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003844:	ee17 0a90 	vmov	r0, s15
 8003848:	f7fc fe86 	bl	8000558 <__aeabi_f2d>
 800384c:	4602      	mov	r2, r0
 800384e:	460b      	mov	r3, r1
 8003850:	ec43 2b10 	vmov	d0, r2, r3
 8003854:	f00e fb68 	bl	8011f28 <sqrt>
 8003858:	eeb0 7a40 	vmov.f32	s14, s0
 800385c:	eef0 7a60 	vmov.f32	s15, s1
 8003860:	eeb0 1a47 	vmov.f32	s2, s14
 8003864:	eef0 1a67 	vmov.f32	s3, s15
 8003868:	ec45 4b10 	vmov	d0, r4, r5
 800386c:	f00e fb5a 	bl	8011f24 <atan2>
 8003870:	ec51 0b10 	vmov	r0, r1, d0
 8003874:	a308      	add	r3, pc, #32	; (adr r3, 8003898 <get_roll_and_pitch+0xf0>)
 8003876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387a:	f7fc fec5 	bl	8000608 <__aeabi_dmul>
 800387e:	4602      	mov	r2, r0
 8003880:	460b      	mov	r3, r1
 8003882:	4610      	mov	r0, r2
 8003884:	4619      	mov	r1, r3
 8003886:	f7fd f9b7 	bl	8000bf8 <__aeabi_d2f>
 800388a:	4602      	mov	r2, r0
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	bf00      	nop
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bdb0      	pop	{r4, r5, r7, pc}
 8003898:	66666666 	.word	0x66666666
 800389c:	404ca666 	.word	0x404ca666

080038a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80038a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038a4:	480d      	ldr	r0, [pc, #52]	; (80038dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80038a6:	490e      	ldr	r1, [pc, #56]	; (80038e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80038a8:	4a0e      	ldr	r2, [pc, #56]	; (80038e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80038aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038ac:	e002      	b.n	80038b4 <LoopCopyDataInit>

080038ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038b2:	3304      	adds	r3, #4

080038b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038b8:	d3f9      	bcc.n	80038ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ba:	4a0b      	ldr	r2, [pc, #44]	; (80038e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80038bc:	4c0b      	ldr	r4, [pc, #44]	; (80038ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80038be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038c0:	e001      	b.n	80038c6 <LoopFillZerobss>

080038c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038c4:	3204      	adds	r2, #4

080038c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038c8:	d3fb      	bcc.n	80038c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80038ca:	f7ff ff59 	bl	8003780 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038ce:	f00b fb97 	bl	800f000 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038d2:	f7fe fd75 	bl	80023c0 <main>
  bx  lr    
 80038d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80038d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038e0:	20000304 	.word	0x20000304
  ldr r2, =_sidata
 80038e4:	08012c80 	.word	0x08012c80
  ldr r2, =_sbss
 80038e8:	20000304 	.word	0x20000304
  ldr r4, =_ebss
 80038ec:	20006be4 	.word	0x20006be4

080038f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038f0:	e7fe      	b.n	80038f0 <ADC_IRQHandler>
	...

080038f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80038f8:	4b0e      	ldr	r3, [pc, #56]	; (8003934 <HAL_Init+0x40>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a0d      	ldr	r2, [pc, #52]	; (8003934 <HAL_Init+0x40>)
 80038fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003902:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003904:	4b0b      	ldr	r3, [pc, #44]	; (8003934 <HAL_Init+0x40>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a0a      	ldr	r2, [pc, #40]	; (8003934 <HAL_Init+0x40>)
 800390a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800390e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003910:	4b08      	ldr	r3, [pc, #32]	; (8003934 <HAL_Init+0x40>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a07      	ldr	r2, [pc, #28]	; (8003934 <HAL_Init+0x40>)
 8003916:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800391a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800391c:	2003      	movs	r0, #3
 800391e:	f000 fbe5 	bl	80040ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003922:	200f      	movs	r0, #15
 8003924:	f000 f808 	bl	8003938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003928:	f7ff fc9a 	bl	8003260 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	40023c00 	.word	0x40023c00

08003938 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003940:	4b12      	ldr	r3, [pc, #72]	; (800398c <HAL_InitTick+0x54>)
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	4b12      	ldr	r3, [pc, #72]	; (8003990 <HAL_InitTick+0x58>)
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	4619      	mov	r1, r3
 800394a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800394e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003952:	fbb2 f3f3 	udiv	r3, r2, r3
 8003956:	4618      	mov	r0, r3
 8003958:	f000 fc0b 	bl	8004172 <HAL_SYSTICK_Config>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e00e      	b.n	8003984 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2b0f      	cmp	r3, #15
 800396a:	d80a      	bhi.n	8003982 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800396c:	2200      	movs	r2, #0
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003974:	f000 fbc5 	bl	8004102 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003978:	4a06      	ldr	r2, [pc, #24]	; (8003994 <HAL_InitTick+0x5c>)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800397e:	2300      	movs	r3, #0
 8003980:	e000      	b.n	8003984 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
}
 8003984:	4618      	mov	r0, r3
 8003986:	3708      	adds	r7, #8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	20000034 	.word	0x20000034
 8003990:	2000003c 	.word	0x2000003c
 8003994:	20000038 	.word	0x20000038

08003998 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800399c:	4b06      	ldr	r3, [pc, #24]	; (80039b8 <HAL_IncTick+0x20>)
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	461a      	mov	r2, r3
 80039a2:	4b06      	ldr	r3, [pc, #24]	; (80039bc <HAL_IncTick+0x24>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4413      	add	r3, r2
 80039a8:	4a04      	ldr	r2, [pc, #16]	; (80039bc <HAL_IncTick+0x24>)
 80039aa:	6013      	str	r3, [r2, #0]
}
 80039ac:	bf00      	nop
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	2000003c 	.word	0x2000003c
 80039bc:	200005b4 	.word	0x200005b4

080039c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  return uwTick;
 80039c4:	4b03      	ldr	r3, [pc, #12]	; (80039d4 <HAL_GetTick+0x14>)
 80039c6:	681b      	ldr	r3, [r3, #0]
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	200005b4 	.word	0x200005b4

080039d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039e0:	f7ff ffee 	bl	80039c0 <HAL_GetTick>
 80039e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039f0:	d005      	beq.n	80039fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039f2:	4b0a      	ldr	r3, [pc, #40]	; (8003a1c <HAL_Delay+0x44>)
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	461a      	mov	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	4413      	add	r3, r2
 80039fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039fe:	bf00      	nop
 8003a00:	f7ff ffde 	bl	80039c0 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d8f7      	bhi.n	8003a00 <HAL_Delay+0x28>
  {
  }
}
 8003a10:	bf00      	nop
 8003a12:	bf00      	nop
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	2000003c 	.word	0x2000003c

08003a20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e033      	b.n	8003a9e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d109      	bne.n	8003a52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7ff fc3a 	bl	80032b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a56:	f003 0310 	and.w	r3, r3, #16
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d118      	bne.n	8003a90 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a62:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a66:	f023 0302 	bic.w	r3, r3, #2
 8003a6a:	f043 0202 	orr.w	r2, r3, #2
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 f94a 	bl	8003d0c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	f023 0303 	bic.w	r3, r3, #3
 8003a86:	f043 0201 	orr.w	r2, r3, #1
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	641a      	str	r2, [r3, #64]	; 0x40
 8003a8e:	e001      	b.n	8003a94 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3710      	adds	r7, #16
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
	...

08003aa8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d101      	bne.n	8003ac4 <HAL_ADC_ConfigChannel+0x1c>
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	e113      	b.n	8003cec <HAL_ADC_ConfigChannel+0x244>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2b09      	cmp	r3, #9
 8003ad2:	d925      	bls.n	8003b20 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68d9      	ldr	r1, [r3, #12]
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	4413      	add	r3, r2
 8003ae8:	3b1e      	subs	r3, #30
 8003aea:	2207      	movs	r2, #7
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	43da      	mvns	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	400a      	ands	r2, r1
 8003af8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68d9      	ldr	r1, [r3, #12]
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	4403      	add	r3, r0
 8003b12:	3b1e      	subs	r3, #30
 8003b14:	409a      	lsls	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	60da      	str	r2, [r3, #12]
 8003b1e:	e022      	b.n	8003b66 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6919      	ldr	r1, [r3, #16]
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	4613      	mov	r3, r2
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	4413      	add	r3, r2
 8003b34:	2207      	movs	r2, #7
 8003b36:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3a:	43da      	mvns	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	400a      	ands	r2, r1
 8003b42:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	6919      	ldr	r1, [r3, #16]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	689a      	ldr	r2, [r3, #8]
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	4618      	mov	r0, r3
 8003b56:	4603      	mov	r3, r0
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	4403      	add	r3, r0
 8003b5c:	409a      	lsls	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2b06      	cmp	r3, #6
 8003b6c:	d824      	bhi.n	8003bb8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4413      	add	r3, r2
 8003b7e:	3b05      	subs	r3, #5
 8003b80:	221f      	movs	r2, #31
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	43da      	mvns	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	400a      	ands	r2, r1
 8003b8e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685a      	ldr	r2, [r3, #4]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	4413      	add	r3, r2
 8003ba8:	3b05      	subs	r3, #5
 8003baa:	fa00 f203 	lsl.w	r2, r0, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	635a      	str	r2, [r3, #52]	; 0x34
 8003bb6:	e04c      	b.n	8003c52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	2b0c      	cmp	r3, #12
 8003bbe:	d824      	bhi.n	8003c0a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4413      	add	r3, r2
 8003bd0:	3b23      	subs	r3, #35	; 0x23
 8003bd2:	221f      	movs	r2, #31
 8003bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd8:	43da      	mvns	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	400a      	ands	r2, r1
 8003be0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	4618      	mov	r0, r3
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	3b23      	subs	r3, #35	; 0x23
 8003bfc:	fa00 f203 	lsl.w	r2, r0, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	430a      	orrs	r2, r1
 8003c06:	631a      	str	r2, [r3, #48]	; 0x30
 8003c08:	e023      	b.n	8003c52 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	4613      	mov	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	3b41      	subs	r3, #65	; 0x41
 8003c1c:	221f      	movs	r2, #31
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43da      	mvns	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	400a      	ands	r2, r1
 8003c2a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	4618      	mov	r0, r3
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	4413      	add	r3, r2
 8003c44:	3b41      	subs	r3, #65	; 0x41
 8003c46:	fa00 f203 	lsl.w	r2, r0, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c52:	4b29      	ldr	r3, [pc, #164]	; (8003cf8 <HAL_ADC_ConfigChannel+0x250>)
 8003c54:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a28      	ldr	r2, [pc, #160]	; (8003cfc <HAL_ADC_ConfigChannel+0x254>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d10f      	bne.n	8003c80 <HAL_ADC_ConfigChannel+0x1d8>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2b12      	cmp	r3, #18
 8003c66:	d10b      	bne.n	8003c80 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a1d      	ldr	r2, [pc, #116]	; (8003cfc <HAL_ADC_ConfigChannel+0x254>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d12b      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x23a>
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a1c      	ldr	r2, [pc, #112]	; (8003d00 <HAL_ADC_ConfigChannel+0x258>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d003      	beq.n	8003c9c <HAL_ADC_ConfigChannel+0x1f4>
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2b11      	cmp	r3, #17
 8003c9a:	d122      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a11      	ldr	r2, [pc, #68]	; (8003d00 <HAL_ADC_ConfigChannel+0x258>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d111      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003cbe:	4b11      	ldr	r3, [pc, #68]	; (8003d04 <HAL_ADC_ConfigChannel+0x25c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a11      	ldr	r2, [pc, #68]	; (8003d08 <HAL_ADC_ConfigChannel+0x260>)
 8003cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc8:	0c9a      	lsrs	r2, r3, #18
 8003cca:	4613      	mov	r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	4413      	add	r3, r2
 8003cd0:	005b      	lsls	r3, r3, #1
 8003cd2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003cd4:	e002      	b.n	8003cdc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1f9      	bne.n	8003cd6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3714      	adds	r7, #20
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	40012300 	.word	0x40012300
 8003cfc:	40012000 	.word	0x40012000
 8003d00:	10000012 	.word	0x10000012
 8003d04:	20000034 	.word	0x20000034
 8003d08:	431bde83 	.word	0x431bde83

08003d0c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b085      	sub	sp, #20
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d14:	4b79      	ldr	r3, [pc, #484]	; (8003efc <ADC_Init+0x1f0>)
 8003d16:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	685a      	ldr	r2, [r3, #4]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	685a      	ldr	r2, [r3, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	6859      	ldr	r1, [r3, #4]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	021a      	lsls	r2, r3, #8
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003d64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6859      	ldr	r1, [r3, #4]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689a      	ldr	r2, [r3, #8]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6899      	ldr	r1, [r3, #8]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68da      	ldr	r2, [r3, #12]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d9e:	4a58      	ldr	r2, [pc, #352]	; (8003f00 <ADC_Init+0x1f4>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d022      	beq.n	8003dea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	689a      	ldr	r2, [r3, #8]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003db2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	6899      	ldr	r1, [r3, #8]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003dd4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6899      	ldr	r1, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	430a      	orrs	r2, r1
 8003de6:	609a      	str	r2, [r3, #8]
 8003de8:	e00f      	b.n	8003e0a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	689a      	ldr	r2, [r3, #8]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003df8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e08:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689a      	ldr	r2, [r3, #8]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f022 0202 	bic.w	r2, r2, #2
 8003e18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	6899      	ldr	r1, [r3, #8]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	7e1b      	ldrb	r3, [r3, #24]
 8003e24:	005a      	lsls	r2, r3, #1
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d01b      	beq.n	8003e70 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	685a      	ldr	r2, [r3, #4]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e46:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	685a      	ldr	r2, [r3, #4]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003e56:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6859      	ldr	r1, [r3, #4]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e62:	3b01      	subs	r3, #1
 8003e64:	035a      	lsls	r2, r3, #13
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	605a      	str	r2, [r3, #4]
 8003e6e:	e007      	b.n	8003e80 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e7e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003e8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	051a      	lsls	r2, r3, #20
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689a      	ldr	r2, [r3, #8]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003eb4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	6899      	ldr	r1, [r3, #8]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003ec2:	025a      	lsls	r2, r3, #9
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689a      	ldr	r2, [r3, #8]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003eda:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	6899      	ldr	r1, [r3, #8]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	029a      	lsls	r2, r3, #10
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	430a      	orrs	r2, r1
 8003eee:	609a      	str	r2, [r3, #8]
}
 8003ef0:	bf00      	nop
 8003ef2:	3714      	adds	r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr
 8003efc:	40012300 	.word	0x40012300
 8003f00:	0f000001 	.word	0x0f000001

08003f04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b085      	sub	sp, #20
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f003 0307 	and.w	r3, r3, #7
 8003f12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f14:	4b0c      	ldr	r3, [pc, #48]	; (8003f48 <__NVIC_SetPriorityGrouping+0x44>)
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f1a:	68ba      	ldr	r2, [r7, #8]
 8003f1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f20:	4013      	ands	r3, r2
 8003f22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f36:	4a04      	ldr	r2, [pc, #16]	; (8003f48 <__NVIC_SetPriorityGrouping+0x44>)
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	60d3      	str	r3, [r2, #12]
}
 8003f3c:	bf00      	nop
 8003f3e:	3714      	adds	r7, #20
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr
 8003f48:	e000ed00 	.word	0xe000ed00

08003f4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f50:	4b04      	ldr	r3, [pc, #16]	; (8003f64 <__NVIC_GetPriorityGrouping+0x18>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	0a1b      	lsrs	r3, r3, #8
 8003f56:	f003 0307 	and.w	r3, r3, #7
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	e000ed00 	.word	0xe000ed00

08003f68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	db0b      	blt.n	8003f92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f7a:	79fb      	ldrb	r3, [r7, #7]
 8003f7c:	f003 021f 	and.w	r2, r3, #31
 8003f80:	4907      	ldr	r1, [pc, #28]	; (8003fa0 <__NVIC_EnableIRQ+0x38>)
 8003f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	2001      	movs	r0, #1
 8003f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	e000e100 	.word	0xe000e100

08003fa4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	4603      	mov	r3, r0
 8003fac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	db12      	blt.n	8003fdc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fb6:	79fb      	ldrb	r3, [r7, #7]
 8003fb8:	f003 021f 	and.w	r2, r3, #31
 8003fbc:	490a      	ldr	r1, [pc, #40]	; (8003fe8 <__NVIC_DisableIRQ+0x44>)
 8003fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc2:	095b      	lsrs	r3, r3, #5
 8003fc4:	2001      	movs	r0, #1
 8003fc6:	fa00 f202 	lsl.w	r2, r0, r2
 8003fca:	3320      	adds	r3, #32
 8003fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003fd0:	f3bf 8f4f 	dsb	sy
}
 8003fd4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003fd6:	f3bf 8f6f 	isb	sy
}
 8003fda:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	e000e100 	.word	0xe000e100

08003fec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	6039      	str	r1, [r7, #0]
 8003ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	db0a      	blt.n	8004016 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	b2da      	uxtb	r2, r3
 8004004:	490c      	ldr	r1, [pc, #48]	; (8004038 <__NVIC_SetPriority+0x4c>)
 8004006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800400a:	0112      	lsls	r2, r2, #4
 800400c:	b2d2      	uxtb	r2, r2
 800400e:	440b      	add	r3, r1
 8004010:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004014:	e00a      	b.n	800402c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	b2da      	uxtb	r2, r3
 800401a:	4908      	ldr	r1, [pc, #32]	; (800403c <__NVIC_SetPriority+0x50>)
 800401c:	79fb      	ldrb	r3, [r7, #7]
 800401e:	f003 030f 	and.w	r3, r3, #15
 8004022:	3b04      	subs	r3, #4
 8004024:	0112      	lsls	r2, r2, #4
 8004026:	b2d2      	uxtb	r2, r2
 8004028:	440b      	add	r3, r1
 800402a:	761a      	strb	r2, [r3, #24]
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	e000e100 	.word	0xe000e100
 800403c:	e000ed00 	.word	0xe000ed00

08004040 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004040:	b480      	push	{r7}
 8004042:	b089      	sub	sp, #36	; 0x24
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f003 0307 	and.w	r3, r3, #7
 8004052:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	f1c3 0307 	rsb	r3, r3, #7
 800405a:	2b04      	cmp	r3, #4
 800405c:	bf28      	it	cs
 800405e:	2304      	movcs	r3, #4
 8004060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	3304      	adds	r3, #4
 8004066:	2b06      	cmp	r3, #6
 8004068:	d902      	bls.n	8004070 <NVIC_EncodePriority+0x30>
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	3b03      	subs	r3, #3
 800406e:	e000      	b.n	8004072 <NVIC_EncodePriority+0x32>
 8004070:	2300      	movs	r3, #0
 8004072:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004074:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	fa02 f303 	lsl.w	r3, r2, r3
 800407e:	43da      	mvns	r2, r3
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	401a      	ands	r2, r3
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004088:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	fa01 f303 	lsl.w	r3, r1, r3
 8004092:	43d9      	mvns	r1, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004098:	4313      	orrs	r3, r2
         );
}
 800409a:	4618      	mov	r0, r3
 800409c:	3724      	adds	r7, #36	; 0x24
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
	...

080040a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	3b01      	subs	r3, #1
 80040b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040b8:	d301      	bcc.n	80040be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040ba:	2301      	movs	r3, #1
 80040bc:	e00f      	b.n	80040de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040be:	4a0a      	ldr	r2, [pc, #40]	; (80040e8 <SysTick_Config+0x40>)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3b01      	subs	r3, #1
 80040c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040c6:	210f      	movs	r1, #15
 80040c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80040cc:	f7ff ff8e 	bl	8003fec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040d0:	4b05      	ldr	r3, [pc, #20]	; (80040e8 <SysTick_Config+0x40>)
 80040d2:	2200      	movs	r2, #0
 80040d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040d6:	4b04      	ldr	r3, [pc, #16]	; (80040e8 <SysTick_Config+0x40>)
 80040d8:	2207      	movs	r2, #7
 80040da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	e000e010 	.word	0xe000e010

080040ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f7ff ff05 	bl	8003f04 <__NVIC_SetPriorityGrouping>
}
 80040fa:	bf00      	nop
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004102:	b580      	push	{r7, lr}
 8004104:	b086      	sub	sp, #24
 8004106:	af00      	add	r7, sp, #0
 8004108:	4603      	mov	r3, r0
 800410a:	60b9      	str	r1, [r7, #8]
 800410c:	607a      	str	r2, [r7, #4]
 800410e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004110:	2300      	movs	r3, #0
 8004112:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004114:	f7ff ff1a 	bl	8003f4c <__NVIC_GetPriorityGrouping>
 8004118:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	68b9      	ldr	r1, [r7, #8]
 800411e:	6978      	ldr	r0, [r7, #20]
 8004120:	f7ff ff8e 	bl	8004040 <NVIC_EncodePriority>
 8004124:	4602      	mov	r2, r0
 8004126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800412a:	4611      	mov	r1, r2
 800412c:	4618      	mov	r0, r3
 800412e:	f7ff ff5d 	bl	8003fec <__NVIC_SetPriority>
}
 8004132:	bf00      	nop
 8004134:	3718      	adds	r7, #24
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b082      	sub	sp, #8
 800413e:	af00      	add	r7, sp, #0
 8004140:	4603      	mov	r3, r0
 8004142:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004148:	4618      	mov	r0, r3
 800414a:	f7ff ff0d 	bl	8003f68 <__NVIC_EnableIRQ>
}
 800414e:	bf00      	nop
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b082      	sub	sp, #8
 800415a:	af00      	add	r7, sp, #0
 800415c:	4603      	mov	r3, r0
 800415e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff ff1d 	bl	8003fa4 <__NVIC_DisableIRQ>
}
 800416a:	bf00      	nop
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b082      	sub	sp, #8
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f7ff ff94 	bl	80040a8 <SysTick_Config>
 8004180:	4603      	mov	r3, r0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
	...

0800418c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800418c:	b480      	push	{r7}
 800418e:	b089      	sub	sp, #36	; 0x24
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004196:	2300      	movs	r3, #0
 8004198:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800419a:	2300      	movs	r3, #0
 800419c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800419e:	2300      	movs	r3, #0
 80041a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041a2:	2300      	movs	r3, #0
 80041a4:	61fb      	str	r3, [r7, #28]
 80041a6:	e159      	b.n	800445c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041a8:	2201      	movs	r2, #1
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	697a      	ldr	r2, [r7, #20]
 80041b8:	4013      	ands	r3, r2
 80041ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	f040 8148 	bne.w	8004456 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f003 0303 	and.w	r3, r3, #3
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d005      	beq.n	80041de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d130      	bne.n	8004240 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	2203      	movs	r2, #3
 80041ea:	fa02 f303 	lsl.w	r3, r2, r3
 80041ee:	43db      	mvns	r3, r3
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	4013      	ands	r3, r2
 80041f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	68da      	ldr	r2, [r3, #12]
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004202:	69ba      	ldr	r2, [r7, #24]
 8004204:	4313      	orrs	r3, r2
 8004206:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	69ba      	ldr	r2, [r7, #24]
 800420c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004214:	2201      	movs	r2, #1
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	43db      	mvns	r3, r3
 800421e:	69ba      	ldr	r2, [r7, #24]
 8004220:	4013      	ands	r3, r2
 8004222:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	091b      	lsrs	r3, r3, #4
 800422a:	f003 0201 	and.w	r2, r3, #1
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	4313      	orrs	r3, r2
 8004238:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	69ba      	ldr	r2, [r7, #24]
 800423e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f003 0303 	and.w	r3, r3, #3
 8004248:	2b03      	cmp	r3, #3
 800424a:	d017      	beq.n	800427c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	005b      	lsls	r3, r3, #1
 8004256:	2203      	movs	r2, #3
 8004258:	fa02 f303 	lsl.w	r3, r2, r3
 800425c:	43db      	mvns	r3, r3
 800425e:	69ba      	ldr	r2, [r7, #24]
 8004260:	4013      	ands	r3, r2
 8004262:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	4313      	orrs	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f003 0303 	and.w	r3, r3, #3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d123      	bne.n	80042d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	08da      	lsrs	r2, r3, #3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3208      	adds	r2, #8
 8004290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004294:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	f003 0307 	and.w	r3, r3, #7
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	220f      	movs	r2, #15
 80042a0:	fa02 f303 	lsl.w	r3, r2, r3
 80042a4:	43db      	mvns	r3, r3
 80042a6:	69ba      	ldr	r2, [r7, #24]
 80042a8:	4013      	ands	r3, r2
 80042aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	691a      	ldr	r2, [r3, #16]
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	f003 0307 	and.w	r3, r3, #7
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	4313      	orrs	r3, r2
 80042c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	08da      	lsrs	r2, r3, #3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	3208      	adds	r2, #8
 80042ca:	69b9      	ldr	r1, [r7, #24]
 80042cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	005b      	lsls	r3, r3, #1
 80042da:	2203      	movs	r2, #3
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	43db      	mvns	r3, r3
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	4013      	ands	r3, r2
 80042e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f003 0203 	and.w	r2, r3, #3
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	69ba      	ldr	r2, [r7, #24]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	69ba      	ldr	r2, [r7, #24]
 8004302:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 80a2 	beq.w	8004456 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004312:	2300      	movs	r3, #0
 8004314:	60fb      	str	r3, [r7, #12]
 8004316:	4b57      	ldr	r3, [pc, #348]	; (8004474 <HAL_GPIO_Init+0x2e8>)
 8004318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800431a:	4a56      	ldr	r2, [pc, #344]	; (8004474 <HAL_GPIO_Init+0x2e8>)
 800431c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004320:	6453      	str	r3, [r2, #68]	; 0x44
 8004322:	4b54      	ldr	r3, [pc, #336]	; (8004474 <HAL_GPIO_Init+0x2e8>)
 8004324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004326:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800432a:	60fb      	str	r3, [r7, #12]
 800432c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800432e:	4a52      	ldr	r2, [pc, #328]	; (8004478 <HAL_GPIO_Init+0x2ec>)
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	089b      	lsrs	r3, r3, #2
 8004334:	3302      	adds	r3, #2
 8004336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800433a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	f003 0303 	and.w	r3, r3, #3
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	220f      	movs	r2, #15
 8004346:	fa02 f303 	lsl.w	r3, r2, r3
 800434a:	43db      	mvns	r3, r3
 800434c:	69ba      	ldr	r2, [r7, #24]
 800434e:	4013      	ands	r3, r2
 8004350:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a49      	ldr	r2, [pc, #292]	; (800447c <HAL_GPIO_Init+0x2f0>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d019      	beq.n	800438e <HAL_GPIO_Init+0x202>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a48      	ldr	r2, [pc, #288]	; (8004480 <HAL_GPIO_Init+0x2f4>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d013      	beq.n	800438a <HAL_GPIO_Init+0x1fe>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a47      	ldr	r2, [pc, #284]	; (8004484 <HAL_GPIO_Init+0x2f8>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d00d      	beq.n	8004386 <HAL_GPIO_Init+0x1fa>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a46      	ldr	r2, [pc, #280]	; (8004488 <HAL_GPIO_Init+0x2fc>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d007      	beq.n	8004382 <HAL_GPIO_Init+0x1f6>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a45      	ldr	r2, [pc, #276]	; (800448c <HAL_GPIO_Init+0x300>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d101      	bne.n	800437e <HAL_GPIO_Init+0x1f2>
 800437a:	2304      	movs	r3, #4
 800437c:	e008      	b.n	8004390 <HAL_GPIO_Init+0x204>
 800437e:	2307      	movs	r3, #7
 8004380:	e006      	b.n	8004390 <HAL_GPIO_Init+0x204>
 8004382:	2303      	movs	r3, #3
 8004384:	e004      	b.n	8004390 <HAL_GPIO_Init+0x204>
 8004386:	2302      	movs	r3, #2
 8004388:	e002      	b.n	8004390 <HAL_GPIO_Init+0x204>
 800438a:	2301      	movs	r3, #1
 800438c:	e000      	b.n	8004390 <HAL_GPIO_Init+0x204>
 800438e:	2300      	movs	r3, #0
 8004390:	69fa      	ldr	r2, [r7, #28]
 8004392:	f002 0203 	and.w	r2, r2, #3
 8004396:	0092      	lsls	r2, r2, #2
 8004398:	4093      	lsls	r3, r2
 800439a:	69ba      	ldr	r2, [r7, #24]
 800439c:	4313      	orrs	r3, r2
 800439e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043a0:	4935      	ldr	r1, [pc, #212]	; (8004478 <HAL_GPIO_Init+0x2ec>)
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	089b      	lsrs	r3, r3, #2
 80043a6:	3302      	adds	r3, #2
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043ae:	4b38      	ldr	r3, [pc, #224]	; (8004490 <HAL_GPIO_Init+0x304>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	43db      	mvns	r3, r3
 80043b8:	69ba      	ldr	r2, [r7, #24]
 80043ba:	4013      	ands	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80043ca:	69ba      	ldr	r2, [r7, #24]
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043d2:	4a2f      	ldr	r2, [pc, #188]	; (8004490 <HAL_GPIO_Init+0x304>)
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043d8:	4b2d      	ldr	r3, [pc, #180]	; (8004490 <HAL_GPIO_Init+0x304>)
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	43db      	mvns	r3, r3
 80043e2:	69ba      	ldr	r2, [r7, #24]
 80043e4:	4013      	ands	r3, r2
 80043e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d003      	beq.n	80043fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043fc:	4a24      	ldr	r2, [pc, #144]	; (8004490 <HAL_GPIO_Init+0x304>)
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004402:	4b23      	ldr	r3, [pc, #140]	; (8004490 <HAL_GPIO_Init+0x304>)
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	43db      	mvns	r3, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4013      	ands	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	4313      	orrs	r3, r2
 8004424:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004426:	4a1a      	ldr	r2, [pc, #104]	; (8004490 <HAL_GPIO_Init+0x304>)
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800442c:	4b18      	ldr	r3, [pc, #96]	; (8004490 <HAL_GPIO_Init+0x304>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	43db      	mvns	r3, r3
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	4013      	ands	r3, r2
 800443a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d003      	beq.n	8004450 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	4313      	orrs	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004450:	4a0f      	ldr	r2, [pc, #60]	; (8004490 <HAL_GPIO_Init+0x304>)
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	3301      	adds	r3, #1
 800445a:	61fb      	str	r3, [r7, #28]
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	2b0f      	cmp	r3, #15
 8004460:	f67f aea2 	bls.w	80041a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004464:	bf00      	nop
 8004466:	bf00      	nop
 8004468:	3724      	adds	r7, #36	; 0x24
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	40023800 	.word	0x40023800
 8004478:	40013800 	.word	0x40013800
 800447c:	40020000 	.word	0x40020000
 8004480:	40020400 	.word	0x40020400
 8004484:	40020800 	.word	0x40020800
 8004488:	40020c00 	.word	0x40020c00
 800448c:	40021000 	.word	0x40021000
 8004490:	40013c00 	.word	0x40013c00

08004494 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	460b      	mov	r3, r1
 800449e:	807b      	strh	r3, [r7, #2]
 80044a0:	4613      	mov	r3, r2
 80044a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044a4:	787b      	ldrb	r3, [r7, #1]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044aa:	887a      	ldrh	r2, [r7, #2]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044b0:	e003      	b.n	80044ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044b2:	887b      	ldrh	r3, [r7, #2]
 80044b4:	041a      	lsls	r2, r3, #16
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	619a      	str	r2, [r3, #24]
}
 80044ba:	bf00      	nop
 80044bc:	370c      	adds	r7, #12
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
	...

080044c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	4603      	mov	r3, r0
 80044d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80044d2:	4b08      	ldr	r3, [pc, #32]	; (80044f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044d4:	695a      	ldr	r2, [r3, #20]
 80044d6:	88fb      	ldrh	r3, [r7, #6]
 80044d8:	4013      	ands	r3, r2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d006      	beq.n	80044ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044de:	4a05      	ldr	r2, [pc, #20]	; (80044f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044e0:	88fb      	ldrh	r3, [r7, #6]
 80044e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044e4:	88fb      	ldrh	r3, [r7, #6]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7fd ff52 	bl	8002390 <HAL_GPIO_EXTI_Callback>
  }
}
 80044ec:	bf00      	nop
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	40013c00 	.word	0x40013c00

080044f8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80044f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044fa:	b08f      	sub	sp, #60	; 0x3c
 80044fc:	af0a      	add	r7, sp, #40	; 0x28
 80044fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e10f      	b.n	800472a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b00      	cmp	r3, #0
 800451a:	d106      	bne.n	800452a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f009 ffcf 	bl	800e4c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2203      	movs	r2, #3
 800452e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800453a:	2b00      	cmp	r3, #0
 800453c:	d102      	bne.n	8004544 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4618      	mov	r0, r3
 800454a:	f003 fbc6 	bl	8007cda <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	603b      	str	r3, [r7, #0]
 8004554:	687e      	ldr	r6, [r7, #4]
 8004556:	466d      	mov	r5, sp
 8004558:	f106 0410 	add.w	r4, r6, #16
 800455c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800455e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004560:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004562:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004564:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004568:	e885 0003 	stmia.w	r5, {r0, r1}
 800456c:	1d33      	adds	r3, r6, #4
 800456e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004570:	6838      	ldr	r0, [r7, #0]
 8004572:	f003 fa9d 	bl	8007ab0 <USB_CoreInit>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d005      	beq.n	8004588 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2202      	movs	r2, #2
 8004580:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e0d0      	b.n	800472a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2100      	movs	r1, #0
 800458e:	4618      	mov	r0, r3
 8004590:	f003 fbb4 	bl	8007cfc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004594:	2300      	movs	r3, #0
 8004596:	73fb      	strb	r3, [r7, #15]
 8004598:	e04a      	b.n	8004630 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800459a:	7bfa      	ldrb	r2, [r7, #15]
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	4413      	add	r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	440b      	add	r3, r1
 80045a8:	333d      	adds	r3, #61	; 0x3d
 80045aa:	2201      	movs	r2, #1
 80045ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80045ae:	7bfa      	ldrb	r2, [r7, #15]
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	4613      	mov	r3, r2
 80045b4:	00db      	lsls	r3, r3, #3
 80045b6:	4413      	add	r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	440b      	add	r3, r1
 80045bc:	333c      	adds	r3, #60	; 0x3c
 80045be:	7bfa      	ldrb	r2, [r7, #15]
 80045c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80045c2:	7bfa      	ldrb	r2, [r7, #15]
 80045c4:	7bfb      	ldrb	r3, [r7, #15]
 80045c6:	b298      	uxth	r0, r3
 80045c8:	6879      	ldr	r1, [r7, #4]
 80045ca:	4613      	mov	r3, r2
 80045cc:	00db      	lsls	r3, r3, #3
 80045ce:	4413      	add	r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	440b      	add	r3, r1
 80045d4:	3344      	adds	r3, #68	; 0x44
 80045d6:	4602      	mov	r2, r0
 80045d8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80045da:	7bfa      	ldrb	r2, [r7, #15]
 80045dc:	6879      	ldr	r1, [r7, #4]
 80045de:	4613      	mov	r3, r2
 80045e0:	00db      	lsls	r3, r3, #3
 80045e2:	4413      	add	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	440b      	add	r3, r1
 80045e8:	3340      	adds	r3, #64	; 0x40
 80045ea:	2200      	movs	r2, #0
 80045ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80045ee:	7bfa      	ldrb	r2, [r7, #15]
 80045f0:	6879      	ldr	r1, [r7, #4]
 80045f2:	4613      	mov	r3, r2
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	4413      	add	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	440b      	add	r3, r1
 80045fc:	3348      	adds	r3, #72	; 0x48
 80045fe:	2200      	movs	r2, #0
 8004600:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004602:	7bfa      	ldrb	r2, [r7, #15]
 8004604:	6879      	ldr	r1, [r7, #4]
 8004606:	4613      	mov	r3, r2
 8004608:	00db      	lsls	r3, r3, #3
 800460a:	4413      	add	r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	440b      	add	r3, r1
 8004610:	334c      	adds	r3, #76	; 0x4c
 8004612:	2200      	movs	r2, #0
 8004614:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004616:	7bfa      	ldrb	r2, [r7, #15]
 8004618:	6879      	ldr	r1, [r7, #4]
 800461a:	4613      	mov	r3, r2
 800461c:	00db      	lsls	r3, r3, #3
 800461e:	4413      	add	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	440b      	add	r3, r1
 8004624:	3354      	adds	r3, #84	; 0x54
 8004626:	2200      	movs	r2, #0
 8004628:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800462a:	7bfb      	ldrb	r3, [r7, #15]
 800462c:	3301      	adds	r3, #1
 800462e:	73fb      	strb	r3, [r7, #15]
 8004630:	7bfa      	ldrb	r2, [r7, #15]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	429a      	cmp	r2, r3
 8004638:	d3af      	bcc.n	800459a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800463a:	2300      	movs	r3, #0
 800463c:	73fb      	strb	r3, [r7, #15]
 800463e:	e044      	b.n	80046ca <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004640:	7bfa      	ldrb	r2, [r7, #15]
 8004642:	6879      	ldr	r1, [r7, #4]
 8004644:	4613      	mov	r3, r2
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	4413      	add	r3, r2
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	440b      	add	r3, r1
 800464e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004652:	2200      	movs	r2, #0
 8004654:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004656:	7bfa      	ldrb	r2, [r7, #15]
 8004658:	6879      	ldr	r1, [r7, #4]
 800465a:	4613      	mov	r3, r2
 800465c:	00db      	lsls	r3, r3, #3
 800465e:	4413      	add	r3, r2
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	440b      	add	r3, r1
 8004664:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004668:	7bfa      	ldrb	r2, [r7, #15]
 800466a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800466c:	7bfa      	ldrb	r2, [r7, #15]
 800466e:	6879      	ldr	r1, [r7, #4]
 8004670:	4613      	mov	r3, r2
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	4413      	add	r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800467e:	2200      	movs	r2, #0
 8004680:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004682:	7bfa      	ldrb	r2, [r7, #15]
 8004684:	6879      	ldr	r1, [r7, #4]
 8004686:	4613      	mov	r3, r2
 8004688:	00db      	lsls	r3, r3, #3
 800468a:	4413      	add	r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	440b      	add	r3, r1
 8004690:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004694:	2200      	movs	r2, #0
 8004696:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004698:	7bfa      	ldrb	r2, [r7, #15]
 800469a:	6879      	ldr	r1, [r7, #4]
 800469c:	4613      	mov	r3, r2
 800469e:	00db      	lsls	r3, r3, #3
 80046a0:	4413      	add	r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80046aa:	2200      	movs	r2, #0
 80046ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80046ae:	7bfa      	ldrb	r2, [r7, #15]
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	4613      	mov	r3, r2
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	4413      	add	r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	440b      	add	r3, r1
 80046bc:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
 80046c6:	3301      	adds	r3, #1
 80046c8:	73fb      	strb	r3, [r7, #15]
 80046ca:	7bfa      	ldrb	r2, [r7, #15]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d3b5      	bcc.n	8004640 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	603b      	str	r3, [r7, #0]
 80046da:	687e      	ldr	r6, [r7, #4]
 80046dc:	466d      	mov	r5, sp
 80046de:	f106 0410 	add.w	r4, r6, #16
 80046e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046ea:	e894 0003 	ldmia.w	r4, {r0, r1}
 80046ee:	e885 0003 	stmia.w	r5, {r0, r1}
 80046f2:	1d33      	adds	r3, r6, #4
 80046f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046f6:	6838      	ldr	r0, [r7, #0]
 80046f8:	f003 fb4c 	bl	8007d94 <USB_DevInit>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2202      	movs	r2, #2
 8004706:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e00d      	b.n	800472a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4618      	mov	r0, r3
 8004724:	f004 fc9b 	bl	800905e <USB_DevDisconnect>

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004732 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b084      	sub	sp, #16
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004746:	2b01      	cmp	r3, #1
 8004748:	d101      	bne.n	800474e <HAL_PCD_Start+0x1c>
 800474a:	2302      	movs	r3, #2
 800474c:	e020      	b.n	8004790 <HAL_PCD_Start+0x5e>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800475a:	2b01      	cmp	r3, #1
 800475c:	d109      	bne.n	8004772 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004762:	2b01      	cmp	r3, #1
 8004764:	d005      	beq.n	8004772 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4618      	mov	r0, r3
 8004778:	f003 fa9e 	bl	8007cb8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4618      	mov	r0, r3
 8004782:	f004 fc4b 	bl	800901c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004798:	b590      	push	{r4, r7, lr}
 800479a:	b08d      	sub	sp, #52	; 0x34
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047a6:	6a3b      	ldr	r3, [r7, #32]
 80047a8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4618      	mov	r0, r3
 80047b0:	f004 fd09 	bl	80091c6 <USB_GetMode>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	f040 848a 	bne.w	80050d0 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4618      	mov	r0, r3
 80047c2:	f004 fc6d 	bl	80090a0 <USB_ReadInterrupts>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f000 8480 	beq.w	80050ce <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	0a1b      	lsrs	r3, r3, #8
 80047d8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4618      	mov	r0, r3
 80047e8:	f004 fc5a 	bl	80090a0 <USB_ReadInterrupts>
 80047ec:	4603      	mov	r3, r0
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d107      	bne.n	8004806 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	695a      	ldr	r2, [r3, #20]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f002 0202 	and.w	r2, r2, #2
 8004804:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f004 fc48 	bl	80090a0 <USB_ReadInterrupts>
 8004810:	4603      	mov	r3, r0
 8004812:	f003 0310 	and.w	r3, r3, #16
 8004816:	2b10      	cmp	r3, #16
 8004818:	d161      	bne.n	80048de <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699a      	ldr	r2, [r3, #24]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f022 0210 	bic.w	r2, r2, #16
 8004828:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800482a:	6a3b      	ldr	r3, [r7, #32]
 800482c:	6a1b      	ldr	r3, [r3, #32]
 800482e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	f003 020f 	and.w	r2, r3, #15
 8004836:	4613      	mov	r3, r2
 8004838:	00db      	lsls	r3, r3, #3
 800483a:	4413      	add	r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	4413      	add	r3, r2
 8004846:	3304      	adds	r3, #4
 8004848:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800484a:	69bb      	ldr	r3, [r7, #24]
 800484c:	0c5b      	lsrs	r3, r3, #17
 800484e:	f003 030f 	and.w	r3, r3, #15
 8004852:	2b02      	cmp	r3, #2
 8004854:	d124      	bne.n	80048a0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004856:	69ba      	ldr	r2, [r7, #24]
 8004858:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800485c:	4013      	ands	r3, r2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d035      	beq.n	80048ce <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	091b      	lsrs	r3, r3, #4
 800486a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800486c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004870:	b29b      	uxth	r3, r3
 8004872:	461a      	mov	r2, r3
 8004874:	6a38      	ldr	r0, [r7, #32]
 8004876:	f004 fa7f 	bl	8008d78 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	691a      	ldr	r2, [r3, #16]
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	091b      	lsrs	r3, r3, #4
 8004882:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004886:	441a      	add	r2, r3
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	6a1a      	ldr	r2, [r3, #32]
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	091b      	lsrs	r3, r3, #4
 8004894:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004898:	441a      	add	r2, r3
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	621a      	str	r2, [r3, #32]
 800489e:	e016      	b.n	80048ce <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	0c5b      	lsrs	r3, r3, #17
 80048a4:	f003 030f 	and.w	r3, r3, #15
 80048a8:	2b06      	cmp	r3, #6
 80048aa:	d110      	bne.n	80048ce <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80048b2:	2208      	movs	r2, #8
 80048b4:	4619      	mov	r1, r3
 80048b6:	6a38      	ldr	r0, [r7, #32]
 80048b8:	f004 fa5e 	bl	8008d78 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	6a1a      	ldr	r2, [r3, #32]
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	091b      	lsrs	r3, r3, #4
 80048c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048c8:	441a      	add	r2, r3
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	699a      	ldr	r2, [r3, #24]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f042 0210 	orr.w	r2, r2, #16
 80048dc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4618      	mov	r0, r3
 80048e4:	f004 fbdc 	bl	80090a0 <USB_ReadInterrupts>
 80048e8:	4603      	mov	r3, r0
 80048ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048ee:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80048f2:	f040 80a7 	bne.w	8004a44 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80048f6:	2300      	movs	r3, #0
 80048f8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4618      	mov	r0, r3
 8004900:	f004 fbe1 	bl	80090c6 <USB_ReadDevAllOutEpInterrupt>
 8004904:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004906:	e099      	b.n	8004a3c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 808e 	beq.w	8004a30 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	4611      	mov	r1, r2
 800491e:	4618      	mov	r0, r3
 8004920:	f004 fc05 	bl	800912e <USB_ReadDevOutEPInterrupt>
 8004924:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	f003 0301 	and.w	r3, r3, #1
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00c      	beq.n	800494a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004932:	015a      	lsls	r2, r3, #5
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	4413      	add	r3, r2
 8004938:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800493c:	461a      	mov	r2, r3
 800493e:	2301      	movs	r3, #1
 8004940:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004942:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 fec3 	bl	80056d0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	f003 0308 	and.w	r3, r3, #8
 8004950:	2b00      	cmp	r3, #0
 8004952:	d00c      	beq.n	800496e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004956:	015a      	lsls	r2, r3, #5
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	4413      	add	r3, r2
 800495c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004960:	461a      	mov	r2, r3
 8004962:	2308      	movs	r3, #8
 8004964:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004966:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 ff99 	bl	80058a0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	f003 0310 	and.w	r3, r3, #16
 8004974:	2b00      	cmp	r3, #0
 8004976:	d008      	beq.n	800498a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497a:	015a      	lsls	r2, r3, #5
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	4413      	add	r3, r2
 8004980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004984:	461a      	mov	r2, r3
 8004986:	2310      	movs	r3, #16
 8004988:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d030      	beq.n	80049f6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800499c:	2b80      	cmp	r3, #128	; 0x80
 800499e:	d109      	bne.n	80049b4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	69fa      	ldr	r2, [r7, #28]
 80049aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049b2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80049b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049b6:	4613      	mov	r3, r2
 80049b8:	00db      	lsls	r3, r3, #3
 80049ba:	4413      	add	r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	4413      	add	r3, r2
 80049c6:	3304      	adds	r3, #4
 80049c8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	78db      	ldrb	r3, [r3, #3]
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d108      	bne.n	80049e4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	2200      	movs	r2, #0
 80049d6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80049d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	4619      	mov	r1, r3
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f009 fe6e 	bl	800e6c0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80049e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e6:	015a      	lsls	r2, r3, #5
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	4413      	add	r3, r2
 80049ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049f0:	461a      	mov	r2, r3
 80049f2:	2302      	movs	r3, #2
 80049f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	f003 0320 	and.w	r3, r3, #32
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d008      	beq.n	8004a12 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a02:	015a      	lsls	r2, r3, #5
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	4413      	add	r3, r2
 8004a08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	2320      	movs	r3, #32
 8004a10:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d009      	beq.n	8004a30 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1e:	015a      	lsls	r2, r3, #5
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	4413      	add	r3, r2
 8004a24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a28:	461a      	mov	r2, r3
 8004a2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a2e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a32:	3301      	adds	r3, #1
 8004a34:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a38:	085b      	lsrs	r3, r3, #1
 8004a3a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	f47f af62 	bne.w	8004908 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f004 fb29 	bl	80090a0 <USB_ReadInterrupts>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a54:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004a58:	f040 80db 	bne.w	8004c12 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4618      	mov	r0, r3
 8004a62:	f004 fb4a 	bl	80090fa <USB_ReadDevAllInEpInterrupt>
 8004a66:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004a6c:	e0cd      	b.n	8004c0a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	f000 80c2 	beq.w	8004bfe <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a80:	b2d2      	uxtb	r2, r2
 8004a82:	4611      	mov	r1, r2
 8004a84:	4618      	mov	r0, r3
 8004a86:	f004 fb70 	bl	800916a <USB_ReadDevInEPInterrupt>
 8004a8a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d057      	beq.n	8004b46 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a98:	f003 030f 	and.w	r3, r3, #15
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004aaa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	43db      	mvns	r3, r3
 8004ab0:	69f9      	ldr	r1, [r7, #28]
 8004ab2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	2301      	movs	r3, #1
 8004aca:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d132      	bne.n	8004b3a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004ad4:	6879      	ldr	r1, [r7, #4]
 8004ad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ad8:	4613      	mov	r3, r2
 8004ada:	00db      	lsls	r3, r3, #3
 8004adc:	4413      	add	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	334c      	adds	r3, #76	; 0x4c
 8004ae4:	6819      	ldr	r1, [r3, #0]
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aea:	4613      	mov	r3, r2
 8004aec:	00db      	lsls	r3, r3, #3
 8004aee:	4413      	add	r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	4403      	add	r3, r0
 8004af4:	3348      	adds	r3, #72	; 0x48
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4419      	add	r1, r3
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004afe:	4613      	mov	r3, r2
 8004b00:	00db      	lsls	r3, r3, #3
 8004b02:	4413      	add	r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4403      	add	r3, r0
 8004b08:	334c      	adds	r3, #76	; 0x4c
 8004b0a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d113      	bne.n	8004b3a <HAL_PCD_IRQHandler+0x3a2>
 8004b12:	6879      	ldr	r1, [r7, #4]
 8004b14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b16:	4613      	mov	r3, r2
 8004b18:	00db      	lsls	r3, r3, #3
 8004b1a:	4413      	add	r3, r2
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	440b      	add	r3, r1
 8004b20:	3354      	adds	r3, #84	; 0x54
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d108      	bne.n	8004b3a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6818      	ldr	r0, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004b32:	461a      	mov	r2, r3
 8004b34:	2101      	movs	r1, #1
 8004b36:	f004 fb77 	bl	8009228 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	4619      	mov	r1, r3
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f009 fd42 	bl	800e5ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	f003 0308 	and.w	r3, r3, #8
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d008      	beq.n	8004b62 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b52:	015a      	lsls	r2, r3, #5
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	4413      	add	r3, r2
 8004b58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	2308      	movs	r3, #8
 8004b60:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	f003 0310 	and.w	r3, r3, #16
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d008      	beq.n	8004b7e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6e:	015a      	lsls	r2, r3, #5
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	4413      	add	r3, r2
 8004b74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b78:	461a      	mov	r2, r3
 8004b7a:	2310      	movs	r3, #16
 8004b7c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d008      	beq.n	8004b9a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8a:	015a      	lsls	r2, r3, #5
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	4413      	add	r3, r2
 8004b90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b94:	461a      	mov	r2, r3
 8004b96:	2340      	movs	r3, #64	; 0x40
 8004b98:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d023      	beq.n	8004bec <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004ba4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ba6:	6a38      	ldr	r0, [r7, #32]
 8004ba8:	f003 fa58 	bl	800805c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004bac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bae:	4613      	mov	r3, r2
 8004bb0:	00db      	lsls	r3, r3, #3
 8004bb2:	4413      	add	r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	3338      	adds	r3, #56	; 0x38
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	4413      	add	r3, r2
 8004bbc:	3304      	adds	r3, #4
 8004bbe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	78db      	ldrb	r3, [r3, #3]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d108      	bne.n	8004bda <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f009 fd85 	bl	800e6e4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bdc:	015a      	lsls	r2, r3, #5
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	4413      	add	r3, r2
 8004be2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004be6:	461a      	mov	r2, r3
 8004be8:	2302      	movs	r3, #2
 8004bea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d003      	beq.n	8004bfe <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004bf6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f000 fcdb 	bl	80055b4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c00:	3301      	adds	r3, #1
 8004c02:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c06:	085b      	lsrs	r3, r3, #1
 8004c08:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	f47f af2e 	bne.w	8004a6e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f004 fa42 	bl	80090a0 <USB_ReadInterrupts>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004c22:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004c26:	d122      	bne.n	8004c6e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004c28:	69fb      	ldr	r3, [r7, #28]
 8004c2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	69fa      	ldr	r2, [r7, #28]
 8004c32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c36:	f023 0301 	bic.w	r3, r3, #1
 8004c3a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d108      	bne.n	8004c58 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004c4e:	2100      	movs	r1, #0
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 fec3 	bl	80059dc <HAL_PCDEx_LPM_Callback>
 8004c56:	e002      	b.n	8004c5e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f009 fd23 	bl	800e6a4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	695a      	ldr	r2, [r3, #20]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004c6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4618      	mov	r0, r3
 8004c74:	f004 fa14 	bl	80090a0 <USB_ReadInterrupts>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c82:	d112      	bne.n	8004caa <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f003 0301 	and.w	r3, r3, #1
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d102      	bne.n	8004c9a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f009 fcdf 	bl	800e658 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	695a      	ldr	r2, [r3, #20]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004ca8:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f004 f9f6 	bl	80090a0 <USB_ReadInterrupts>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cbe:	f040 80b7 	bne.w	8004e30 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	69fa      	ldr	r2, [r7, #28]
 8004ccc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cd0:	f023 0301 	bic.w	r3, r3, #1
 8004cd4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2110      	movs	r1, #16
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f003 f9bd 	bl	800805c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ce6:	e046      	b.n	8004d76 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cea:	015a      	lsls	r2, r3, #5
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	4413      	add	r3, r2
 8004cf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004cfa:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cfe:	015a      	lsls	r2, r3, #5
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	4413      	add	r3, r2
 8004d04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d0c:	0151      	lsls	r1, r2, #5
 8004d0e:	69fa      	ldr	r2, [r7, #28]
 8004d10:	440a      	add	r2, r1
 8004d12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d1a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1e:	015a      	lsls	r2, r3, #5
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	4413      	add	r3, r2
 8004d24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d28:	461a      	mov	r2, r3
 8004d2a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004d2e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d40:	0151      	lsls	r1, r2, #5
 8004d42:	69fa      	ldr	r2, [r7, #28]
 8004d44:	440a      	add	r2, r1
 8004d46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d4a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d4e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d52:	015a      	lsls	r2, r3, #5
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	4413      	add	r3, r2
 8004d58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d60:	0151      	lsls	r1, r2, #5
 8004d62:	69fa      	ldr	r2, [r7, #28]
 8004d64:	440a      	add	r2, r1
 8004d66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d6a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004d6e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d72:	3301      	adds	r3, #1
 8004d74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d3b3      	bcc.n	8004ce8 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d86:	69db      	ldr	r3, [r3, #28]
 8004d88:	69fa      	ldr	r2, [r7, #28]
 8004d8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d8e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004d92:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d016      	beq.n	8004dca <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004da2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004da6:	69fa      	ldr	r2, [r7, #28]
 8004da8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dac:	f043 030b 	orr.w	r3, r3, #11
 8004db0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dbc:	69fa      	ldr	r2, [r7, #28]
 8004dbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dc2:	f043 030b 	orr.w	r3, r3, #11
 8004dc6:	6453      	str	r3, [r2, #68]	; 0x44
 8004dc8:	e015      	b.n	8004df6 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	69fa      	ldr	r2, [r7, #28]
 8004dd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004ddc:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004de0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	69fa      	ldr	r2, [r7, #28]
 8004dec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004df0:	f043 030b 	orr.w	r3, r3, #11
 8004df4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	69fa      	ldr	r2, [r7, #28]
 8004e00:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e04:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004e08:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6818      	ldr	r0, [r3, #0]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	f004 fa04 	bl	8009228 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	695a      	ldr	r2, [r3, #20]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004e2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4618      	mov	r0, r3
 8004e36:	f004 f933 	bl	80090a0 <USB_ReadInterrupts>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e44:	d124      	bne.n	8004e90 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f004 f9c9 	bl	80091e2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4618      	mov	r0, r3
 8004e56:	f003 f97e 	bl	8008156 <USB_GetDevSpeed>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681c      	ldr	r4, [r3, #0]
 8004e66:	f001 f9e9 	bl	800623c <HAL_RCC_GetHCLKFreq>
 8004e6a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	461a      	mov	r2, r3
 8004e74:	4620      	mov	r0, r4
 8004e76:	f002 fe7d 	bl	8007b74 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f009 fbcd 	bl	800e61a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	695a      	ldr	r2, [r3, #20]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004e8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4618      	mov	r0, r3
 8004e96:	f004 f903 	bl	80090a0 <USB_ReadInterrupts>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	f003 0308 	and.w	r3, r3, #8
 8004ea0:	2b08      	cmp	r3, #8
 8004ea2:	d10a      	bne.n	8004eba <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f009 fbaa 	bl	800e5fe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	695a      	ldr	r2, [r3, #20]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f002 0208 	and.w	r2, r2, #8
 8004eb8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f004 f8ee 	bl	80090a0 <USB_ReadInterrupts>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eca:	2b80      	cmp	r3, #128	; 0x80
 8004ecc:	d122      	bne.n	8004f14 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004ece:	6a3b      	ldr	r3, [r7, #32]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004eda:	2301      	movs	r3, #1
 8004edc:	627b      	str	r3, [r7, #36]	; 0x24
 8004ede:	e014      	b.n	8004f0a <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004ee0:	6879      	ldr	r1, [r7, #4]
 8004ee2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	00db      	lsls	r3, r3, #3
 8004ee8:	4413      	add	r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	440b      	add	r3, r1
 8004eee:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d105      	bne.n	8004f04 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	4619      	mov	r1, r3
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 fb27 	bl	8005552 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f06:	3301      	adds	r3, #1
 8004f08:	627b      	str	r3, [r7, #36]	; 0x24
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d3e5      	bcc.n	8004ee0 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f004 f8c1 	bl	80090a0 <USB_ReadInterrupts>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f28:	d13b      	bne.n	8004fa2 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f2e:	e02b      	b.n	8004f88 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f32:	015a      	lsls	r2, r3, #5
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	4413      	add	r3, r2
 8004f38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f40:	6879      	ldr	r1, [r7, #4]
 8004f42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f44:	4613      	mov	r3, r2
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	4413      	add	r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	440b      	add	r3, r1
 8004f4e:	3340      	adds	r3, #64	; 0x40
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d115      	bne.n	8004f82 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004f56:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	da12      	bge.n	8004f82 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004f5c:	6879      	ldr	r1, [r7, #4]
 8004f5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f60:	4613      	mov	r3, r2
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	4413      	add	r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	440b      	add	r3, r1
 8004f6a:	333f      	adds	r3, #63	; 0x3f
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f000 fae8 	bl	8005552 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f84:	3301      	adds	r3, #1
 8004f86:	627b      	str	r3, [r7, #36]	; 0x24
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d3ce      	bcc.n	8004f30 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	695a      	ldr	r2, [r3, #20]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004fa0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f004 f87a 	bl	80090a0 <USB_ReadInterrupts>
 8004fac:	4603      	mov	r3, r0
 8004fae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fb2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004fb6:	d155      	bne.n	8005064 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004fb8:	2301      	movs	r3, #1
 8004fba:	627b      	str	r3, [r7, #36]	; 0x24
 8004fbc:	e045      	b.n	800504a <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc0:	015a      	lsls	r2, r3, #5
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	4413      	add	r3, r2
 8004fc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004fce:	6879      	ldr	r1, [r7, #4]
 8004fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	00db      	lsls	r3, r3, #3
 8004fd6:	4413      	add	r3, r2
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	440b      	add	r3, r1
 8004fdc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d12e      	bne.n	8005044 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004fe6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	da2b      	bge.n	8005044 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004ff8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d121      	bne.n	8005044 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005000:	6879      	ldr	r1, [r7, #4]
 8005002:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005004:	4613      	mov	r3, r2
 8005006:	00db      	lsls	r3, r3, #3
 8005008:	4413      	add	r3, r2
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	440b      	add	r3, r1
 800500e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005012:	2201      	movs	r2, #1
 8005014:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005016:	6a3b      	ldr	r3, [r7, #32]
 8005018:	699b      	ldr	r3, [r3, #24]
 800501a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800501e:	6a3b      	ldr	r3, [r7, #32]
 8005020:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005022:	6a3b      	ldr	r3, [r7, #32]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800502a:	2b00      	cmp	r3, #0
 800502c:	d10a      	bne.n	8005044 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	69fa      	ldr	r2, [r7, #28]
 8005038:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800503c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005040:	6053      	str	r3, [r2, #4]
            break;
 8005042:	e007      	b.n	8005054 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005046:	3301      	adds	r3, #1
 8005048:	627b      	str	r3, [r7, #36]	; 0x24
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005050:	429a      	cmp	r2, r3
 8005052:	d3b4      	bcc.n	8004fbe <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	695a      	ldr	r2, [r3, #20]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005062:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4618      	mov	r0, r3
 800506a:	f004 f819 	bl	80090a0 <USB_ReadInterrupts>
 800506e:	4603      	mov	r3, r0
 8005070:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005078:	d10a      	bne.n	8005090 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f009 fb44 	bl	800e708 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	695a      	ldr	r2, [r3, #20]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800508e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4618      	mov	r0, r3
 8005096:	f004 f803 	bl	80090a0 <USB_ReadInterrupts>
 800509a:	4603      	mov	r3, r0
 800509c:	f003 0304 	and.w	r3, r3, #4
 80050a0:	2b04      	cmp	r3, #4
 80050a2:	d115      	bne.n	80050d0 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80050ac:	69bb      	ldr	r3, [r7, #24]
 80050ae:	f003 0304 	and.w	r3, r3, #4
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d002      	beq.n	80050bc <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f009 fb34 	bl	800e724 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6859      	ldr	r1, [r3, #4]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	605a      	str	r2, [r3, #4]
 80050cc:	e000      	b.n	80050d0 <HAL_PCD_IRQHandler+0x938>
      return;
 80050ce:	bf00      	nop
    }
  }
}
 80050d0:	3734      	adds	r7, #52	; 0x34
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd90      	pop	{r4, r7, pc}

080050d6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b082      	sub	sp, #8
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
 80050de:	460b      	mov	r3, r1
 80050e0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d101      	bne.n	80050f0 <HAL_PCD_SetAddress+0x1a>
 80050ec:	2302      	movs	r3, #2
 80050ee:	e013      	b.n	8005118 <HAL_PCD_SetAddress+0x42>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	78fa      	ldrb	r2, [r7, #3]
 80050fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	78fa      	ldrb	r2, [r7, #3]
 8005106:	4611      	mov	r1, r2
 8005108:	4618      	mov	r0, r3
 800510a:	f003 ff61 	bl	8008fd0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3708      	adds	r7, #8
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	4608      	mov	r0, r1
 800512a:	4611      	mov	r1, r2
 800512c:	461a      	mov	r2, r3
 800512e:	4603      	mov	r3, r0
 8005130:	70fb      	strb	r3, [r7, #3]
 8005132:	460b      	mov	r3, r1
 8005134:	803b      	strh	r3, [r7, #0]
 8005136:	4613      	mov	r3, r2
 8005138:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800513a:	2300      	movs	r3, #0
 800513c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800513e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005142:	2b00      	cmp	r3, #0
 8005144:	da0f      	bge.n	8005166 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005146:	78fb      	ldrb	r3, [r7, #3]
 8005148:	f003 020f 	and.w	r2, r3, #15
 800514c:	4613      	mov	r3, r2
 800514e:	00db      	lsls	r3, r3, #3
 8005150:	4413      	add	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	3338      	adds	r3, #56	; 0x38
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	4413      	add	r3, r2
 800515a:	3304      	adds	r3, #4
 800515c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2201      	movs	r2, #1
 8005162:	705a      	strb	r2, [r3, #1]
 8005164:	e00f      	b.n	8005186 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005166:	78fb      	ldrb	r3, [r7, #3]
 8005168:	f003 020f 	and.w	r2, r3, #15
 800516c:	4613      	mov	r3, r2
 800516e:	00db      	lsls	r3, r3, #3
 8005170:	4413      	add	r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	4413      	add	r3, r2
 800517c:	3304      	adds	r3, #4
 800517e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005186:	78fb      	ldrb	r3, [r7, #3]
 8005188:	f003 030f 	and.w	r3, r3, #15
 800518c:	b2da      	uxtb	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005192:	883a      	ldrh	r2, [r7, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	78ba      	ldrb	r2, [r7, #2]
 800519c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	785b      	ldrb	r3, [r3, #1]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d004      	beq.n	80051b0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	b29a      	uxth	r2, r3
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80051b0:	78bb      	ldrb	r3, [r7, #2]
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d102      	bne.n	80051bc <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d101      	bne.n	80051ca <HAL_PCD_EP_Open+0xaa>
 80051c6:	2302      	movs	r3, #2
 80051c8:	e00e      	b.n	80051e8 <HAL_PCD_EP_Open+0xc8>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68f9      	ldr	r1, [r7, #12]
 80051d8:	4618      	mov	r0, r3
 80051da:	f002 ffe1 	bl	80081a0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80051e6:	7afb      	ldrb	r3, [r7, #11]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	460b      	mov	r3, r1
 80051fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80051fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005200:	2b00      	cmp	r3, #0
 8005202:	da0f      	bge.n	8005224 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005204:	78fb      	ldrb	r3, [r7, #3]
 8005206:	f003 020f 	and.w	r2, r3, #15
 800520a:	4613      	mov	r3, r2
 800520c:	00db      	lsls	r3, r3, #3
 800520e:	4413      	add	r3, r2
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	3338      	adds	r3, #56	; 0x38
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	4413      	add	r3, r2
 8005218:	3304      	adds	r3, #4
 800521a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2201      	movs	r2, #1
 8005220:	705a      	strb	r2, [r3, #1]
 8005222:	e00f      	b.n	8005244 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005224:	78fb      	ldrb	r3, [r7, #3]
 8005226:	f003 020f 	and.w	r2, r3, #15
 800522a:	4613      	mov	r3, r2
 800522c:	00db      	lsls	r3, r3, #3
 800522e:	4413      	add	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	4413      	add	r3, r2
 800523a:	3304      	adds	r3, #4
 800523c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005244:	78fb      	ldrb	r3, [r7, #3]
 8005246:	f003 030f 	and.w	r3, r3, #15
 800524a:	b2da      	uxtb	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005256:	2b01      	cmp	r3, #1
 8005258:	d101      	bne.n	800525e <HAL_PCD_EP_Close+0x6e>
 800525a:	2302      	movs	r3, #2
 800525c:	e00e      	b.n	800527c <HAL_PCD_EP_Close+0x8c>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2201      	movs	r2, #1
 8005262:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68f9      	ldr	r1, [r7, #12]
 800526c:	4618      	mov	r0, r3
 800526e:	f003 f81f 	bl	80082b0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3710      	adds	r7, #16
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}

08005284 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	607a      	str	r2, [r7, #4]
 800528e:	603b      	str	r3, [r7, #0]
 8005290:	460b      	mov	r3, r1
 8005292:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005294:	7afb      	ldrb	r3, [r7, #11]
 8005296:	f003 020f 	and.w	r2, r3, #15
 800529a:	4613      	mov	r3, r2
 800529c:	00db      	lsls	r3, r3, #3
 800529e:	4413      	add	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	4413      	add	r3, r2
 80052aa:	3304      	adds	r3, #4
 80052ac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	683a      	ldr	r2, [r7, #0]
 80052b8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	2200      	movs	r2, #0
 80052be:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	2200      	movs	r2, #0
 80052c4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052c6:	7afb      	ldrb	r3, [r7, #11]
 80052c8:	f003 030f 	and.w	r3, r3, #15
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d102      	bne.n	80052e0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80052e0:	7afb      	ldrb	r3, [r7, #11]
 80052e2:	f003 030f 	and.w	r3, r3, #15
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d109      	bne.n	80052fe <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6818      	ldr	r0, [r3, #0]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	461a      	mov	r2, r3
 80052f6:	6979      	ldr	r1, [r7, #20]
 80052f8:	f003 fafe 	bl	80088f8 <USB_EP0StartXfer>
 80052fc:	e008      	b.n	8005310 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6818      	ldr	r0, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	b2db      	uxtb	r3, r3
 8005308:	461a      	mov	r2, r3
 800530a:	6979      	ldr	r1, [r7, #20]
 800530c:	f003 f8ac 	bl	8008468 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005310:	2300      	movs	r3, #0
}
 8005312:	4618      	mov	r0, r3
 8005314:	3718      	adds	r7, #24
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}

0800531a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800531a:	b480      	push	{r7}
 800531c:	b083      	sub	sp, #12
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
 8005322:	460b      	mov	r3, r1
 8005324:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005326:	78fb      	ldrb	r3, [r7, #3]
 8005328:	f003 020f 	and.w	r2, r3, #15
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	4613      	mov	r3, r2
 8005330:	00db      	lsls	r3, r3, #3
 8005332:	4413      	add	r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	440b      	add	r3, r1
 8005338:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800533c:	681b      	ldr	r3, [r3, #0]
}
 800533e:	4618      	mov	r0, r3
 8005340:	370c      	adds	r7, #12
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr

0800534a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800534a:	b580      	push	{r7, lr}
 800534c:	b086      	sub	sp, #24
 800534e:	af00      	add	r7, sp, #0
 8005350:	60f8      	str	r0, [r7, #12]
 8005352:	607a      	str	r2, [r7, #4]
 8005354:	603b      	str	r3, [r7, #0]
 8005356:	460b      	mov	r3, r1
 8005358:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800535a:	7afb      	ldrb	r3, [r7, #11]
 800535c:	f003 020f 	and.w	r2, r3, #15
 8005360:	4613      	mov	r3, r2
 8005362:	00db      	lsls	r3, r3, #3
 8005364:	4413      	add	r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	3338      	adds	r3, #56	; 0x38
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	4413      	add	r3, r2
 800536e:	3304      	adds	r3, #4
 8005370:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	2200      	movs	r2, #0
 8005382:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	2201      	movs	r2, #1
 8005388:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800538a:	7afb      	ldrb	r3, [r7, #11]
 800538c:	f003 030f 	and.w	r3, r3, #15
 8005390:	b2da      	uxtb	r2, r3
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d102      	bne.n	80053a4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80053a4:	7afb      	ldrb	r3, [r7, #11]
 80053a6:	f003 030f 	and.w	r3, r3, #15
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d109      	bne.n	80053c2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6818      	ldr	r0, [r3, #0]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	461a      	mov	r2, r3
 80053ba:	6979      	ldr	r1, [r7, #20]
 80053bc:	f003 fa9c 	bl	80088f8 <USB_EP0StartXfer>
 80053c0:	e008      	b.n	80053d4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6818      	ldr	r0, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	461a      	mov	r2, r3
 80053ce:	6979      	ldr	r1, [r7, #20]
 80053d0:	f003 f84a 	bl	8008468 <USB_EPStartXfer>
  }

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3718      	adds	r7, #24
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b084      	sub	sp, #16
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
 80053e6:	460b      	mov	r3, r1
 80053e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80053ea:	78fb      	ldrb	r3, [r7, #3]
 80053ec:	f003 020f 	and.w	r2, r3, #15
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d901      	bls.n	80053fc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e050      	b.n	800549e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80053fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005400:	2b00      	cmp	r3, #0
 8005402:	da0f      	bge.n	8005424 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005404:	78fb      	ldrb	r3, [r7, #3]
 8005406:	f003 020f 	and.w	r2, r3, #15
 800540a:	4613      	mov	r3, r2
 800540c:	00db      	lsls	r3, r3, #3
 800540e:	4413      	add	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	3338      	adds	r3, #56	; 0x38
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	4413      	add	r3, r2
 8005418:	3304      	adds	r3, #4
 800541a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2201      	movs	r2, #1
 8005420:	705a      	strb	r2, [r3, #1]
 8005422:	e00d      	b.n	8005440 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005424:	78fa      	ldrb	r2, [r7, #3]
 8005426:	4613      	mov	r3, r2
 8005428:	00db      	lsls	r3, r3, #3
 800542a:	4413      	add	r3, r2
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	4413      	add	r3, r2
 8005436:	3304      	adds	r3, #4
 8005438:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2201      	movs	r2, #1
 8005444:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005446:	78fb      	ldrb	r3, [r7, #3]
 8005448:	f003 030f 	and.w	r3, r3, #15
 800544c:	b2da      	uxtb	r2, r3
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005458:	2b01      	cmp	r3, #1
 800545a:	d101      	bne.n	8005460 <HAL_PCD_EP_SetStall+0x82>
 800545c:	2302      	movs	r3, #2
 800545e:	e01e      	b.n	800549e <HAL_PCD_EP_SetStall+0xc0>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68f9      	ldr	r1, [r7, #12]
 800546e:	4618      	mov	r0, r3
 8005470:	f003 fcda 	bl	8008e28 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005474:	78fb      	ldrb	r3, [r7, #3]
 8005476:	f003 030f 	and.w	r3, r3, #15
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10a      	bne.n	8005494 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6818      	ldr	r0, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	b2d9      	uxtb	r1, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800548e:	461a      	mov	r2, r3
 8005490:	f003 feca 	bl	8009228 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3710      	adds	r7, #16
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b084      	sub	sp, #16
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
 80054ae:	460b      	mov	r3, r1
 80054b0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80054b2:	78fb      	ldrb	r3, [r7, #3]
 80054b4:	f003 020f 	and.w	r2, r3, #15
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d901      	bls.n	80054c4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e042      	b.n	800554a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80054c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	da0f      	bge.n	80054ec <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054cc:	78fb      	ldrb	r3, [r7, #3]
 80054ce:	f003 020f 	and.w	r2, r3, #15
 80054d2:	4613      	mov	r3, r2
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	4413      	add	r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	3338      	adds	r3, #56	; 0x38
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	4413      	add	r3, r2
 80054e0:	3304      	adds	r3, #4
 80054e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2201      	movs	r2, #1
 80054e8:	705a      	strb	r2, [r3, #1]
 80054ea:	e00f      	b.n	800550c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054ec:	78fb      	ldrb	r3, [r7, #3]
 80054ee:	f003 020f 	and.w	r2, r3, #15
 80054f2:	4613      	mov	r3, r2
 80054f4:	00db      	lsls	r3, r3, #3
 80054f6:	4413      	add	r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	4413      	add	r3, r2
 8005502:	3304      	adds	r3, #4
 8005504:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005512:	78fb      	ldrb	r3, [r7, #3]
 8005514:	f003 030f 	and.w	r3, r3, #15
 8005518:	b2da      	uxtb	r2, r3
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005524:	2b01      	cmp	r3, #1
 8005526:	d101      	bne.n	800552c <HAL_PCD_EP_ClrStall+0x86>
 8005528:	2302      	movs	r3, #2
 800552a:	e00e      	b.n	800554a <HAL_PCD_EP_ClrStall+0xa4>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68f9      	ldr	r1, [r7, #12]
 800553a:	4618      	mov	r0, r3
 800553c:	f003 fce2 	bl	8008f04 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b084      	sub	sp, #16
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
 800555a:	460b      	mov	r3, r1
 800555c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800555e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005562:	2b00      	cmp	r3, #0
 8005564:	da0c      	bge.n	8005580 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005566:	78fb      	ldrb	r3, [r7, #3]
 8005568:	f003 020f 	and.w	r2, r3, #15
 800556c:	4613      	mov	r3, r2
 800556e:	00db      	lsls	r3, r3, #3
 8005570:	4413      	add	r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	3338      	adds	r3, #56	; 0x38
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	4413      	add	r3, r2
 800557a:	3304      	adds	r3, #4
 800557c:	60fb      	str	r3, [r7, #12]
 800557e:	e00c      	b.n	800559a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005580:	78fb      	ldrb	r3, [r7, #3]
 8005582:	f003 020f 	and.w	r2, r3, #15
 8005586:	4613      	mov	r3, r2
 8005588:	00db      	lsls	r3, r3, #3
 800558a:	4413      	add	r3, r2
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	4413      	add	r3, r2
 8005596:	3304      	adds	r3, #4
 8005598:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68f9      	ldr	r1, [r7, #12]
 80055a0:	4618      	mov	r0, r3
 80055a2:	f003 fb01 	bl	8008ba8 <USB_EPStopXfer>
 80055a6:	4603      	mov	r3, r0
 80055a8:	72fb      	strb	r3, [r7, #11]

  return ret;
 80055aa:	7afb      	ldrb	r3, [r7, #11]
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3710      	adds	r7, #16
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b08a      	sub	sp, #40	; 0x28
 80055b8:	af02      	add	r7, sp, #8
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80055c8:	683a      	ldr	r2, [r7, #0]
 80055ca:	4613      	mov	r3, r2
 80055cc:	00db      	lsls	r3, r3, #3
 80055ce:	4413      	add	r3, r2
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	3338      	adds	r3, #56	; 0x38
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	4413      	add	r3, r2
 80055d8:	3304      	adds	r3, #4
 80055da:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6a1a      	ldr	r2, [r3, #32]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	699b      	ldr	r3, [r3, #24]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d901      	bls.n	80055ec <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e06c      	b.n	80056c6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	699a      	ldr	r2, [r3, #24]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	69fa      	ldr	r2, [r7, #28]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d902      	bls.n	8005608 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	3303      	adds	r3, #3
 800560c:	089b      	lsrs	r3, r3, #2
 800560e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005610:	e02b      	b.n	800566a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	699a      	ldr	r2, [r3, #24]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	69fa      	ldr	r2, [r7, #28]
 8005624:	429a      	cmp	r2, r3
 8005626:	d902      	bls.n	800562e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	68db      	ldr	r3, [r3, #12]
 800562c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	3303      	adds	r3, #3
 8005632:	089b      	lsrs	r3, r3, #2
 8005634:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6919      	ldr	r1, [r3, #16]
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	b2da      	uxtb	r2, r3
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005646:	b2db      	uxtb	r3, r3
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	4603      	mov	r3, r0
 800564c:	6978      	ldr	r0, [r7, #20]
 800564e:	f003 fb55 	bl	8008cfc <USB_WritePacket>

    ep->xfer_buff  += len;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	691a      	ldr	r2, [r3, #16]
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	441a      	add	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6a1a      	ldr	r2, [r3, #32]
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	441a      	add	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	015a      	lsls	r2, r3, #5
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	4413      	add	r3, r2
 8005672:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005676:	699b      	ldr	r3, [r3, #24]
 8005678:	b29b      	uxth	r3, r3
 800567a:	69ba      	ldr	r2, [r7, #24]
 800567c:	429a      	cmp	r2, r3
 800567e:	d809      	bhi.n	8005694 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6a1a      	ldr	r2, [r3, #32]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005688:	429a      	cmp	r2, r3
 800568a:	d203      	bcs.n	8005694 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	699b      	ldr	r3, [r3, #24]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d1be      	bne.n	8005612 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	699a      	ldr	r2, [r3, #24]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	429a      	cmp	r2, r3
 800569e:	d811      	bhi.n	80056c4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	f003 030f 	and.w	r3, r3, #15
 80056a6:	2201      	movs	r2, #1
 80056a8:	fa02 f303 	lsl.w	r3, r2, r3
 80056ac:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	43db      	mvns	r3, r3
 80056ba:	6939      	ldr	r1, [r7, #16]
 80056bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80056c0:	4013      	ands	r3, r2
 80056c2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3720      	adds	r7, #32
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b088      	sub	sp, #32
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	333c      	adds	r3, #60	; 0x3c
 80056e8:	3304      	adds	r3, #4
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	015a      	lsls	r2, r3, #5
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	4413      	add	r3, r2
 80056f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	2b01      	cmp	r3, #1
 8005704:	d17b      	bne.n	80057fe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	f003 0308 	and.w	r3, r3, #8
 800570c:	2b00      	cmp	r3, #0
 800570e:	d015      	beq.n	800573c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	4a61      	ldr	r2, [pc, #388]	; (8005898 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005714:	4293      	cmp	r3, r2
 8005716:	f240 80b9 	bls.w	800588c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005720:	2b00      	cmp	r3, #0
 8005722:	f000 80b3 	beq.w	800588c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	015a      	lsls	r2, r3, #5
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	4413      	add	r3, r2
 800572e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005732:	461a      	mov	r2, r3
 8005734:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005738:	6093      	str	r3, [r2, #8]
 800573a:	e0a7      	b.n	800588c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	f003 0320 	and.w	r3, r3, #32
 8005742:	2b00      	cmp	r3, #0
 8005744:	d009      	beq.n	800575a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	015a      	lsls	r2, r3, #5
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	4413      	add	r3, r2
 800574e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005752:	461a      	mov	r2, r3
 8005754:	2320      	movs	r3, #32
 8005756:	6093      	str	r3, [r2, #8]
 8005758:	e098      	b.n	800588c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005760:	2b00      	cmp	r3, #0
 8005762:	f040 8093 	bne.w	800588c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	4a4b      	ldr	r2, [pc, #300]	; (8005898 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d90f      	bls.n	800578e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005774:	2b00      	cmp	r3, #0
 8005776:	d00a      	beq.n	800578e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	015a      	lsls	r2, r3, #5
 800577c:	69bb      	ldr	r3, [r7, #24]
 800577e:	4413      	add	r3, r2
 8005780:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005784:	461a      	mov	r2, r3
 8005786:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800578a:	6093      	str	r3, [r2, #8]
 800578c:	e07e      	b.n	800588c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	4613      	mov	r3, r2
 8005792:	00db      	lsls	r3, r3, #3
 8005794:	4413      	add	r3, r2
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	4413      	add	r3, r2
 80057a0:	3304      	adds	r3, #4
 80057a2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	69da      	ldr	r2, [r3, #28]
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	0159      	lsls	r1, r3, #5
 80057ac:	69bb      	ldr	r3, [r7, #24]
 80057ae:	440b      	add	r3, r1
 80057b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057ba:	1ad2      	subs	r2, r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d114      	bne.n	80057f0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d109      	bne.n	80057e2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6818      	ldr	r0, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80057d8:	461a      	mov	r2, r3
 80057da:	2101      	movs	r1, #1
 80057dc:	f003 fd24 	bl	8009228 <USB_EP0_OutStart>
 80057e0:	e006      	b.n	80057f0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	691a      	ldr	r2, [r3, #16]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	6a1b      	ldr	r3, [r3, #32]
 80057ea:	441a      	add	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	4619      	mov	r1, r3
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f008 fecc 	bl	800e594 <HAL_PCD_DataOutStageCallback>
 80057fc:	e046      	b.n	800588c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	4a26      	ldr	r2, [pc, #152]	; (800589c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d124      	bne.n	8005850 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d00a      	beq.n	8005826 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	015a      	lsls	r2, r3, #5
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	4413      	add	r3, r2
 8005818:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800581c:	461a      	mov	r2, r3
 800581e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005822:	6093      	str	r3, [r2, #8]
 8005824:	e032      	b.n	800588c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f003 0320 	and.w	r3, r3, #32
 800582c:	2b00      	cmp	r3, #0
 800582e:	d008      	beq.n	8005842 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	015a      	lsls	r2, r3, #5
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	4413      	add	r3, r2
 8005838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800583c:	461a      	mov	r2, r3
 800583e:	2320      	movs	r3, #32
 8005840:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	b2db      	uxtb	r3, r3
 8005846:	4619      	mov	r1, r3
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f008 fea3 	bl	800e594 <HAL_PCD_DataOutStageCallback>
 800584e:	e01d      	b.n	800588c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d114      	bne.n	8005880 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005856:	6879      	ldr	r1, [r7, #4]
 8005858:	683a      	ldr	r2, [r7, #0]
 800585a:	4613      	mov	r3, r2
 800585c:	00db      	lsls	r3, r3, #3
 800585e:	4413      	add	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	440b      	add	r3, r1
 8005864:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d108      	bne.n	8005880 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6818      	ldr	r0, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005878:	461a      	mov	r2, r3
 800587a:	2100      	movs	r1, #0
 800587c:	f003 fcd4 	bl	8009228 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	b2db      	uxtb	r3, r3
 8005884:	4619      	mov	r1, r3
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f008 fe84 	bl	800e594 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3720      	adds	r7, #32
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	4f54300a 	.word	0x4f54300a
 800589c:	4f54310a 	.word	0x4f54310a

080058a0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	333c      	adds	r3, #60	; 0x3c
 80058b8:	3304      	adds	r3, #4
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	015a      	lsls	r2, r3, #5
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	4413      	add	r3, r2
 80058c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	4a15      	ldr	r2, [pc, #84]	; (8005928 <PCD_EP_OutSetupPacket_int+0x88>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d90e      	bls.n	80058f4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d009      	beq.n	80058f4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	015a      	lsls	r2, r3, #5
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	4413      	add	r3, r2
 80058e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ec:	461a      	mov	r2, r3
 80058ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058f2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f008 fe3b 	bl	800e570 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	4a0a      	ldr	r2, [pc, #40]	; (8005928 <PCD_EP_OutSetupPacket_int+0x88>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d90c      	bls.n	800591c <PCD_EP_OutSetupPacket_int+0x7c>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	2b01      	cmp	r3, #1
 8005908:	d108      	bne.n	800591c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6818      	ldr	r0, [r3, #0]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005914:	461a      	mov	r2, r3
 8005916:	2101      	movs	r1, #1
 8005918:	f003 fc86 	bl	8009228 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3718      	adds	r7, #24
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	4f54300a 	.word	0x4f54300a

0800592c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800592c:	b480      	push	{r7}
 800592e:	b085      	sub	sp, #20
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	460b      	mov	r3, r1
 8005936:	70fb      	strb	r3, [r7, #3]
 8005938:	4613      	mov	r3, r2
 800593a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005942:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005944:	78fb      	ldrb	r3, [r7, #3]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d107      	bne.n	800595a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800594a:	883b      	ldrh	r3, [r7, #0]
 800594c:	0419      	lsls	r1, r3, #16
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	430a      	orrs	r2, r1
 8005956:	629a      	str	r2, [r3, #40]	; 0x28
 8005958:	e028      	b.n	80059ac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005960:	0c1b      	lsrs	r3, r3, #16
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	4413      	add	r3, r2
 8005966:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005968:	2300      	movs	r3, #0
 800596a:	73fb      	strb	r3, [r7, #15]
 800596c:	e00d      	b.n	800598a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	7bfb      	ldrb	r3, [r7, #15]
 8005974:	3340      	adds	r3, #64	; 0x40
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	4413      	add	r3, r2
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	0c1b      	lsrs	r3, r3, #16
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	4413      	add	r3, r2
 8005982:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005984:	7bfb      	ldrb	r3, [r7, #15]
 8005986:	3301      	adds	r3, #1
 8005988:	73fb      	strb	r3, [r7, #15]
 800598a:	7bfa      	ldrb	r2, [r7, #15]
 800598c:	78fb      	ldrb	r3, [r7, #3]
 800598e:	3b01      	subs	r3, #1
 8005990:	429a      	cmp	r2, r3
 8005992:	d3ec      	bcc.n	800596e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005994:	883b      	ldrh	r3, [r7, #0]
 8005996:	0418      	lsls	r0, r3, #16
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6819      	ldr	r1, [r3, #0]
 800599c:	78fb      	ldrb	r3, [r7, #3]
 800599e:	3b01      	subs	r3, #1
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	4302      	orrs	r2, r0
 80059a4:	3340      	adds	r3, #64	; 0x40
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	440b      	add	r3, r1
 80059aa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3714      	adds	r7, #20
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80059ba:	b480      	push	{r7}
 80059bc:	b083      	sub	sp, #12
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
 80059c2:	460b      	mov	r3, r1
 80059c4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	887a      	ldrh	r2, [r7, #2]
 80059cc:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	460b      	mov	r3, r1
 80059e6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80059e8:	bf00      	nop
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b086      	sub	sp, #24
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d101      	bne.n	8005a06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e267      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d075      	beq.n	8005afe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a12:	4b88      	ldr	r3, [pc, #544]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f003 030c 	and.w	r3, r3, #12
 8005a1a:	2b04      	cmp	r3, #4
 8005a1c:	d00c      	beq.n	8005a38 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a1e:	4b85      	ldr	r3, [pc, #532]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a26:	2b08      	cmp	r3, #8
 8005a28:	d112      	bne.n	8005a50 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a2a:	4b82      	ldr	r3, [pc, #520]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a36:	d10b      	bne.n	8005a50 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a38:	4b7e      	ldr	r3, [pc, #504]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d05b      	beq.n	8005afc <HAL_RCC_OscConfig+0x108>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d157      	bne.n	8005afc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e242      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a58:	d106      	bne.n	8005a68 <HAL_RCC_OscConfig+0x74>
 8005a5a:	4b76      	ldr	r3, [pc, #472]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a75      	ldr	r2, [pc, #468]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a64:	6013      	str	r3, [r2, #0]
 8005a66:	e01d      	b.n	8005aa4 <HAL_RCC_OscConfig+0xb0>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a70:	d10c      	bne.n	8005a8c <HAL_RCC_OscConfig+0x98>
 8005a72:	4b70      	ldr	r3, [pc, #448]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a6f      	ldr	r2, [pc, #444]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a7c:	6013      	str	r3, [r2, #0]
 8005a7e:	4b6d      	ldr	r3, [pc, #436]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a6c      	ldr	r2, [pc, #432]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a88:	6013      	str	r3, [r2, #0]
 8005a8a:	e00b      	b.n	8005aa4 <HAL_RCC_OscConfig+0xb0>
 8005a8c:	4b69      	ldr	r3, [pc, #420]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a68      	ldr	r2, [pc, #416]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a96:	6013      	str	r3, [r2, #0]
 8005a98:	4b66      	ldr	r3, [pc, #408]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a65      	ldr	r2, [pc, #404]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005a9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005aa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d013      	beq.n	8005ad4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aac:	f7fd ff88 	bl	80039c0 <HAL_GetTick>
 8005ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ab2:	e008      	b.n	8005ac6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ab4:	f7fd ff84 	bl	80039c0 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	2b64      	cmp	r3, #100	; 0x64
 8005ac0:	d901      	bls.n	8005ac6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e207      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ac6:	4b5b      	ldr	r3, [pc, #364]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0f0      	beq.n	8005ab4 <HAL_RCC_OscConfig+0xc0>
 8005ad2:	e014      	b.n	8005afe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ad4:	f7fd ff74 	bl	80039c0 <HAL_GetTick>
 8005ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ada:	e008      	b.n	8005aee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005adc:	f7fd ff70 	bl	80039c0 <HAL_GetTick>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	2b64      	cmp	r3, #100	; 0x64
 8005ae8:	d901      	bls.n	8005aee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005aea:	2303      	movs	r3, #3
 8005aec:	e1f3      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aee:	4b51      	ldr	r3, [pc, #324]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1f0      	bne.n	8005adc <HAL_RCC_OscConfig+0xe8>
 8005afa:	e000      	b.n	8005afe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005afc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0302 	and.w	r3, r3, #2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d063      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b0a:	4b4a      	ldr	r3, [pc, #296]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 030c 	and.w	r3, r3, #12
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00b      	beq.n	8005b2e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b16:	4b47      	ldr	r3, [pc, #284]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b1e:	2b08      	cmp	r3, #8
 8005b20:	d11c      	bne.n	8005b5c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b22:	4b44      	ldr	r3, [pc, #272]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d116      	bne.n	8005b5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b2e:	4b41      	ldr	r3, [pc, #260]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d005      	beq.n	8005b46 <HAL_RCC_OscConfig+0x152>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d001      	beq.n	8005b46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e1c7      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b46:	4b3b      	ldr	r3, [pc, #236]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	00db      	lsls	r3, r3, #3
 8005b54:	4937      	ldr	r1, [pc, #220]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005b56:	4313      	orrs	r3, r2
 8005b58:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b5a:	e03a      	b.n	8005bd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d020      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b64:	4b34      	ldr	r3, [pc, #208]	; (8005c38 <HAL_RCC_OscConfig+0x244>)
 8005b66:	2201      	movs	r2, #1
 8005b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b6a:	f7fd ff29 	bl	80039c0 <HAL_GetTick>
 8005b6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b70:	e008      	b.n	8005b84 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b72:	f7fd ff25 	bl	80039c0 <HAL_GetTick>
 8005b76:	4602      	mov	r2, r0
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	1ad3      	subs	r3, r2, r3
 8005b7c:	2b02      	cmp	r3, #2
 8005b7e:	d901      	bls.n	8005b84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	e1a8      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b84:	4b2b      	ldr	r3, [pc, #172]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0302 	and.w	r3, r3, #2
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d0f0      	beq.n	8005b72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b90:	4b28      	ldr	r3, [pc, #160]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	00db      	lsls	r3, r3, #3
 8005b9e:	4925      	ldr	r1, [pc, #148]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	600b      	str	r3, [r1, #0]
 8005ba4:	e015      	b.n	8005bd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ba6:	4b24      	ldr	r3, [pc, #144]	; (8005c38 <HAL_RCC_OscConfig+0x244>)
 8005ba8:	2200      	movs	r2, #0
 8005baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bac:	f7fd ff08 	bl	80039c0 <HAL_GetTick>
 8005bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bb2:	e008      	b.n	8005bc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bb4:	f7fd ff04 	bl	80039c0 <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	d901      	bls.n	8005bc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e187      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bc6:	4b1b      	ldr	r3, [pc, #108]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0302 	and.w	r3, r3, #2
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1f0      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0308 	and.w	r3, r3, #8
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d036      	beq.n	8005c4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d016      	beq.n	8005c14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005be6:	4b15      	ldr	r3, [pc, #84]	; (8005c3c <HAL_RCC_OscConfig+0x248>)
 8005be8:	2201      	movs	r2, #1
 8005bea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bec:	f7fd fee8 	bl	80039c0 <HAL_GetTick>
 8005bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bf2:	e008      	b.n	8005c06 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bf4:	f7fd fee4 	bl	80039c0 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d901      	bls.n	8005c06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e167      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c06:	4b0b      	ldr	r3, [pc, #44]	; (8005c34 <HAL_RCC_OscConfig+0x240>)
 8005c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d0f0      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x200>
 8005c12:	e01b      	b.n	8005c4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c14:	4b09      	ldr	r3, [pc, #36]	; (8005c3c <HAL_RCC_OscConfig+0x248>)
 8005c16:	2200      	movs	r2, #0
 8005c18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c1a:	f7fd fed1 	bl	80039c0 <HAL_GetTick>
 8005c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c20:	e00e      	b.n	8005c40 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c22:	f7fd fecd 	bl	80039c0 <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	1ad3      	subs	r3, r2, r3
 8005c2c:	2b02      	cmp	r3, #2
 8005c2e:	d907      	bls.n	8005c40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c30:	2303      	movs	r3, #3
 8005c32:	e150      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
 8005c34:	40023800 	.word	0x40023800
 8005c38:	42470000 	.word	0x42470000
 8005c3c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c40:	4b88      	ldr	r3, [pc, #544]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005c42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c44:	f003 0302 	and.w	r3, r3, #2
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1ea      	bne.n	8005c22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0304 	and.w	r3, r3, #4
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	f000 8097 	beq.w	8005d88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c5e:	4b81      	ldr	r3, [pc, #516]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d10f      	bne.n	8005c8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60bb      	str	r3, [r7, #8]
 8005c6e:	4b7d      	ldr	r3, [pc, #500]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c72:	4a7c      	ldr	r2, [pc, #496]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c78:	6413      	str	r3, [r2, #64]	; 0x40
 8005c7a:	4b7a      	ldr	r3, [pc, #488]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c82:	60bb      	str	r3, [r7, #8]
 8005c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c86:	2301      	movs	r3, #1
 8005c88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c8a:	4b77      	ldr	r3, [pc, #476]	; (8005e68 <HAL_RCC_OscConfig+0x474>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d118      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c96:	4b74      	ldr	r3, [pc, #464]	; (8005e68 <HAL_RCC_OscConfig+0x474>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a73      	ldr	r2, [pc, #460]	; (8005e68 <HAL_RCC_OscConfig+0x474>)
 8005c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ca0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ca2:	f7fd fe8d 	bl	80039c0 <HAL_GetTick>
 8005ca6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ca8:	e008      	b.n	8005cbc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005caa:	f7fd fe89 	bl	80039c0 <HAL_GetTick>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	1ad3      	subs	r3, r2, r3
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d901      	bls.n	8005cbc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	e10c      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cbc:	4b6a      	ldr	r3, [pc, #424]	; (8005e68 <HAL_RCC_OscConfig+0x474>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d0f0      	beq.n	8005caa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d106      	bne.n	8005cde <HAL_RCC_OscConfig+0x2ea>
 8005cd0:	4b64      	ldr	r3, [pc, #400]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cd4:	4a63      	ldr	r2, [pc, #396]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005cd6:	f043 0301 	orr.w	r3, r3, #1
 8005cda:	6713      	str	r3, [r2, #112]	; 0x70
 8005cdc:	e01c      	b.n	8005d18 <HAL_RCC_OscConfig+0x324>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	2b05      	cmp	r3, #5
 8005ce4:	d10c      	bne.n	8005d00 <HAL_RCC_OscConfig+0x30c>
 8005ce6:	4b5f      	ldr	r3, [pc, #380]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cea:	4a5e      	ldr	r2, [pc, #376]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005cec:	f043 0304 	orr.w	r3, r3, #4
 8005cf0:	6713      	str	r3, [r2, #112]	; 0x70
 8005cf2:	4b5c      	ldr	r3, [pc, #368]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf6:	4a5b      	ldr	r2, [pc, #364]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005cf8:	f043 0301 	orr.w	r3, r3, #1
 8005cfc:	6713      	str	r3, [r2, #112]	; 0x70
 8005cfe:	e00b      	b.n	8005d18 <HAL_RCC_OscConfig+0x324>
 8005d00:	4b58      	ldr	r3, [pc, #352]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d04:	4a57      	ldr	r2, [pc, #348]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005d06:	f023 0301 	bic.w	r3, r3, #1
 8005d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8005d0c:	4b55      	ldr	r3, [pc, #340]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d10:	4a54      	ldr	r2, [pc, #336]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005d12:	f023 0304 	bic.w	r3, r3, #4
 8005d16:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d015      	beq.n	8005d4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d20:	f7fd fe4e 	bl	80039c0 <HAL_GetTick>
 8005d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d26:	e00a      	b.n	8005d3e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d28:	f7fd fe4a 	bl	80039c0 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d901      	bls.n	8005d3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d3a:	2303      	movs	r3, #3
 8005d3c:	e0cb      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d3e:	4b49      	ldr	r3, [pc, #292]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d0ee      	beq.n	8005d28 <HAL_RCC_OscConfig+0x334>
 8005d4a:	e014      	b.n	8005d76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d4c:	f7fd fe38 	bl	80039c0 <HAL_GetTick>
 8005d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d52:	e00a      	b.n	8005d6a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d54:	f7fd fe34 	bl	80039c0 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d901      	bls.n	8005d6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e0b5      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d6a:	4b3e      	ldr	r3, [pc, #248]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d6e:	f003 0302 	and.w	r3, r3, #2
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d1ee      	bne.n	8005d54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d76:	7dfb      	ldrb	r3, [r7, #23]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d105      	bne.n	8005d88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d7c:	4b39      	ldr	r3, [pc, #228]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d80:	4a38      	ldr	r2, [pc, #224]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005d82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d86:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	699b      	ldr	r3, [r3, #24]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f000 80a1 	beq.w	8005ed4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d92:	4b34      	ldr	r3, [pc, #208]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f003 030c 	and.w	r3, r3, #12
 8005d9a:	2b08      	cmp	r3, #8
 8005d9c:	d05c      	beq.n	8005e58 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	699b      	ldr	r3, [r3, #24]
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d141      	bne.n	8005e2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005da6:	4b31      	ldr	r3, [pc, #196]	; (8005e6c <HAL_RCC_OscConfig+0x478>)
 8005da8:	2200      	movs	r2, #0
 8005daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dac:	f7fd fe08 	bl	80039c0 <HAL_GetTick>
 8005db0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005db2:	e008      	b.n	8005dc6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005db4:	f7fd fe04 	bl	80039c0 <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	2b02      	cmp	r3, #2
 8005dc0:	d901      	bls.n	8005dc6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e087      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dc6:	4b27      	ldr	r3, [pc, #156]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1f0      	bne.n	8005db4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	69da      	ldr	r2, [r3, #28]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	431a      	orrs	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de0:	019b      	lsls	r3, r3, #6
 8005de2:	431a      	orrs	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de8:	085b      	lsrs	r3, r3, #1
 8005dea:	3b01      	subs	r3, #1
 8005dec:	041b      	lsls	r3, r3, #16
 8005dee:	431a      	orrs	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df4:	061b      	lsls	r3, r3, #24
 8005df6:	491b      	ldr	r1, [pc, #108]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dfc:	4b1b      	ldr	r3, [pc, #108]	; (8005e6c <HAL_RCC_OscConfig+0x478>)
 8005dfe:	2201      	movs	r2, #1
 8005e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e02:	f7fd fddd 	bl	80039c0 <HAL_GetTick>
 8005e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e08:	e008      	b.n	8005e1c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e0a:	f7fd fdd9 	bl	80039c0 <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d901      	bls.n	8005e1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e05c      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e1c:	4b11      	ldr	r3, [pc, #68]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d0f0      	beq.n	8005e0a <HAL_RCC_OscConfig+0x416>
 8005e28:	e054      	b.n	8005ed4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e2a:	4b10      	ldr	r3, [pc, #64]	; (8005e6c <HAL_RCC_OscConfig+0x478>)
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e30:	f7fd fdc6 	bl	80039c0 <HAL_GetTick>
 8005e34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e36:	e008      	b.n	8005e4a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e38:	f7fd fdc2 	bl	80039c0 <HAL_GetTick>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	1ad3      	subs	r3, r2, r3
 8005e42:	2b02      	cmp	r3, #2
 8005e44:	d901      	bls.n	8005e4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	e045      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e4a:	4b06      	ldr	r3, [pc, #24]	; (8005e64 <HAL_RCC_OscConfig+0x470>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d1f0      	bne.n	8005e38 <HAL_RCC_OscConfig+0x444>
 8005e56:	e03d      	b.n	8005ed4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	699b      	ldr	r3, [r3, #24]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d107      	bne.n	8005e70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e038      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
 8005e64:	40023800 	.word	0x40023800
 8005e68:	40007000 	.word	0x40007000
 8005e6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e70:	4b1b      	ldr	r3, [pc, #108]	; (8005ee0 <HAL_RCC_OscConfig+0x4ec>)
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	699b      	ldr	r3, [r3, #24]
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d028      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d121      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d11a      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005ea6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d111      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eb6:	085b      	lsrs	r3, r3, #1
 8005eb8:	3b01      	subs	r3, #1
 8005eba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d107      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d001      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e000      	b.n	8005ed6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3718      	adds	r7, #24
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	40023800 	.word	0x40023800

08005ee4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d101      	bne.n	8005ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e0cc      	b.n	8006092 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ef8:	4b68      	ldr	r3, [pc, #416]	; (800609c <HAL_RCC_ClockConfig+0x1b8>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0307 	and.w	r3, r3, #7
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d90c      	bls.n	8005f20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f06:	4b65      	ldr	r3, [pc, #404]	; (800609c <HAL_RCC_ClockConfig+0x1b8>)
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	b2d2      	uxtb	r2, r2
 8005f0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f0e:	4b63      	ldr	r3, [pc, #396]	; (800609c <HAL_RCC_ClockConfig+0x1b8>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0307 	and.w	r3, r3, #7
 8005f16:	683a      	ldr	r2, [r7, #0]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d001      	beq.n	8005f20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e0b8      	b.n	8006092 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 0302 	and.w	r3, r3, #2
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d020      	beq.n	8005f6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0304 	and.w	r3, r3, #4
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d005      	beq.n	8005f44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f38:	4b59      	ldr	r3, [pc, #356]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	4a58      	ldr	r2, [pc, #352]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 0308 	and.w	r3, r3, #8
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d005      	beq.n	8005f5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f50:	4b53      	ldr	r3, [pc, #332]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	4a52      	ldr	r2, [pc, #328]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f5c:	4b50      	ldr	r3, [pc, #320]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	494d      	ldr	r1, [pc, #308]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d044      	beq.n	8006004 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d107      	bne.n	8005f92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f82:	4b47      	ldr	r3, [pc, #284]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d119      	bne.n	8005fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e07f      	b.n	8006092 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d003      	beq.n	8005fa2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f9e:	2b03      	cmp	r3, #3
 8005fa0:	d107      	bne.n	8005fb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fa2:	4b3f      	ldr	r3, [pc, #252]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d109      	bne.n	8005fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e06f      	b.n	8006092 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fb2:	4b3b      	ldr	r3, [pc, #236]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0302 	and.w	r3, r3, #2
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d101      	bne.n	8005fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e067      	b.n	8006092 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005fc2:	4b37      	ldr	r3, [pc, #220]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f023 0203 	bic.w	r2, r3, #3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	4934      	ldr	r1, [pc, #208]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fd4:	f7fd fcf4 	bl	80039c0 <HAL_GetTick>
 8005fd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fda:	e00a      	b.n	8005ff2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fdc:	f7fd fcf0 	bl	80039c0 <HAL_GetTick>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d901      	bls.n	8005ff2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e04f      	b.n	8006092 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ff2:	4b2b      	ldr	r3, [pc, #172]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f003 020c 	and.w	r2, r3, #12
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	429a      	cmp	r2, r3
 8006002:	d1eb      	bne.n	8005fdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006004:	4b25      	ldr	r3, [pc, #148]	; (800609c <HAL_RCC_ClockConfig+0x1b8>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0307 	and.w	r3, r3, #7
 800600c:	683a      	ldr	r2, [r7, #0]
 800600e:	429a      	cmp	r2, r3
 8006010:	d20c      	bcs.n	800602c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006012:	4b22      	ldr	r3, [pc, #136]	; (800609c <HAL_RCC_ClockConfig+0x1b8>)
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	b2d2      	uxtb	r2, r2
 8006018:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800601a:	4b20      	ldr	r3, [pc, #128]	; (800609c <HAL_RCC_ClockConfig+0x1b8>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0307 	and.w	r3, r3, #7
 8006022:	683a      	ldr	r2, [r7, #0]
 8006024:	429a      	cmp	r2, r3
 8006026:	d001      	beq.n	800602c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	e032      	b.n	8006092 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 0304 	and.w	r3, r3, #4
 8006034:	2b00      	cmp	r3, #0
 8006036:	d008      	beq.n	800604a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006038:	4b19      	ldr	r3, [pc, #100]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	4916      	ldr	r1, [pc, #88]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006046:	4313      	orrs	r3, r2
 8006048:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0308 	and.w	r3, r3, #8
 8006052:	2b00      	cmp	r3, #0
 8006054:	d009      	beq.n	800606a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006056:	4b12      	ldr	r3, [pc, #72]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	00db      	lsls	r3, r3, #3
 8006064:	490e      	ldr	r1, [pc, #56]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006066:	4313      	orrs	r3, r2
 8006068:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800606a:	f000 f821 	bl	80060b0 <HAL_RCC_GetSysClockFreq>
 800606e:	4602      	mov	r2, r0
 8006070:	4b0b      	ldr	r3, [pc, #44]	; (80060a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	091b      	lsrs	r3, r3, #4
 8006076:	f003 030f 	and.w	r3, r3, #15
 800607a:	490a      	ldr	r1, [pc, #40]	; (80060a4 <HAL_RCC_ClockConfig+0x1c0>)
 800607c:	5ccb      	ldrb	r3, [r1, r3]
 800607e:	fa22 f303 	lsr.w	r3, r2, r3
 8006082:	4a09      	ldr	r2, [pc, #36]	; (80060a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006084:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006086:	4b09      	ldr	r3, [pc, #36]	; (80060ac <HAL_RCC_ClockConfig+0x1c8>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f7fd fc54 	bl	8003938 <HAL_InitTick>

  return HAL_OK;
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
 800609a:	bf00      	nop
 800609c:	40023c00 	.word	0x40023c00
 80060a0:	40023800 	.word	0x40023800
 80060a4:	08012810 	.word	0x08012810
 80060a8:	20000034 	.word	0x20000034
 80060ac:	20000038 	.word	0x20000038

080060b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060b4:	b090      	sub	sp, #64	; 0x40
 80060b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	637b      	str	r3, [r7, #52]	; 0x34
 80060bc:	2300      	movs	r3, #0
 80060be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80060c0:	2300      	movs	r3, #0
 80060c2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80060c4:	2300      	movs	r3, #0
 80060c6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060c8:	4b59      	ldr	r3, [pc, #356]	; (8006230 <HAL_RCC_GetSysClockFreq+0x180>)
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f003 030c 	and.w	r3, r3, #12
 80060d0:	2b08      	cmp	r3, #8
 80060d2:	d00d      	beq.n	80060f0 <HAL_RCC_GetSysClockFreq+0x40>
 80060d4:	2b08      	cmp	r3, #8
 80060d6:	f200 80a1 	bhi.w	800621c <HAL_RCC_GetSysClockFreq+0x16c>
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d002      	beq.n	80060e4 <HAL_RCC_GetSysClockFreq+0x34>
 80060de:	2b04      	cmp	r3, #4
 80060e0:	d003      	beq.n	80060ea <HAL_RCC_GetSysClockFreq+0x3a>
 80060e2:	e09b      	b.n	800621c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060e4:	4b53      	ldr	r3, [pc, #332]	; (8006234 <HAL_RCC_GetSysClockFreq+0x184>)
 80060e6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80060e8:	e09b      	b.n	8006222 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060ea:	4b53      	ldr	r3, [pc, #332]	; (8006238 <HAL_RCC_GetSysClockFreq+0x188>)
 80060ec:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80060ee:	e098      	b.n	8006222 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060f0:	4b4f      	ldr	r3, [pc, #316]	; (8006230 <HAL_RCC_GetSysClockFreq+0x180>)
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060f8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060fa:	4b4d      	ldr	r3, [pc, #308]	; (8006230 <HAL_RCC_GetSysClockFreq+0x180>)
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006102:	2b00      	cmp	r3, #0
 8006104:	d028      	beq.n	8006158 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006106:	4b4a      	ldr	r3, [pc, #296]	; (8006230 <HAL_RCC_GetSysClockFreq+0x180>)
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	099b      	lsrs	r3, r3, #6
 800610c:	2200      	movs	r2, #0
 800610e:	623b      	str	r3, [r7, #32]
 8006110:	627a      	str	r2, [r7, #36]	; 0x24
 8006112:	6a3b      	ldr	r3, [r7, #32]
 8006114:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006118:	2100      	movs	r1, #0
 800611a:	4b47      	ldr	r3, [pc, #284]	; (8006238 <HAL_RCC_GetSysClockFreq+0x188>)
 800611c:	fb03 f201 	mul.w	r2, r3, r1
 8006120:	2300      	movs	r3, #0
 8006122:	fb00 f303 	mul.w	r3, r0, r3
 8006126:	4413      	add	r3, r2
 8006128:	4a43      	ldr	r2, [pc, #268]	; (8006238 <HAL_RCC_GetSysClockFreq+0x188>)
 800612a:	fba0 1202 	umull	r1, r2, r0, r2
 800612e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006130:	460a      	mov	r2, r1
 8006132:	62ba      	str	r2, [r7, #40]	; 0x28
 8006134:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006136:	4413      	add	r3, r2
 8006138:	62fb      	str	r3, [r7, #44]	; 0x2c
 800613a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800613c:	2200      	movs	r2, #0
 800613e:	61bb      	str	r3, [r7, #24]
 8006140:	61fa      	str	r2, [r7, #28]
 8006142:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006146:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800614a:	f7fa fda5 	bl	8000c98 <__aeabi_uldivmod>
 800614e:	4602      	mov	r2, r0
 8006150:	460b      	mov	r3, r1
 8006152:	4613      	mov	r3, r2
 8006154:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006156:	e053      	b.n	8006200 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006158:	4b35      	ldr	r3, [pc, #212]	; (8006230 <HAL_RCC_GetSysClockFreq+0x180>)
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	099b      	lsrs	r3, r3, #6
 800615e:	2200      	movs	r2, #0
 8006160:	613b      	str	r3, [r7, #16]
 8006162:	617a      	str	r2, [r7, #20]
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800616a:	f04f 0b00 	mov.w	fp, #0
 800616e:	4652      	mov	r2, sl
 8006170:	465b      	mov	r3, fp
 8006172:	f04f 0000 	mov.w	r0, #0
 8006176:	f04f 0100 	mov.w	r1, #0
 800617a:	0159      	lsls	r1, r3, #5
 800617c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006180:	0150      	lsls	r0, r2, #5
 8006182:	4602      	mov	r2, r0
 8006184:	460b      	mov	r3, r1
 8006186:	ebb2 080a 	subs.w	r8, r2, sl
 800618a:	eb63 090b 	sbc.w	r9, r3, fp
 800618e:	f04f 0200 	mov.w	r2, #0
 8006192:	f04f 0300 	mov.w	r3, #0
 8006196:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800619a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800619e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80061a2:	ebb2 0408 	subs.w	r4, r2, r8
 80061a6:	eb63 0509 	sbc.w	r5, r3, r9
 80061aa:	f04f 0200 	mov.w	r2, #0
 80061ae:	f04f 0300 	mov.w	r3, #0
 80061b2:	00eb      	lsls	r3, r5, #3
 80061b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061b8:	00e2      	lsls	r2, r4, #3
 80061ba:	4614      	mov	r4, r2
 80061bc:	461d      	mov	r5, r3
 80061be:	eb14 030a 	adds.w	r3, r4, sl
 80061c2:	603b      	str	r3, [r7, #0]
 80061c4:	eb45 030b 	adc.w	r3, r5, fp
 80061c8:	607b      	str	r3, [r7, #4]
 80061ca:	f04f 0200 	mov.w	r2, #0
 80061ce:	f04f 0300 	mov.w	r3, #0
 80061d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80061d6:	4629      	mov	r1, r5
 80061d8:	028b      	lsls	r3, r1, #10
 80061da:	4621      	mov	r1, r4
 80061dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80061e0:	4621      	mov	r1, r4
 80061e2:	028a      	lsls	r2, r1, #10
 80061e4:	4610      	mov	r0, r2
 80061e6:	4619      	mov	r1, r3
 80061e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061ea:	2200      	movs	r2, #0
 80061ec:	60bb      	str	r3, [r7, #8]
 80061ee:	60fa      	str	r2, [r7, #12]
 80061f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061f4:	f7fa fd50 	bl	8000c98 <__aeabi_uldivmod>
 80061f8:	4602      	mov	r2, r0
 80061fa:	460b      	mov	r3, r1
 80061fc:	4613      	mov	r3, r2
 80061fe:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006200:	4b0b      	ldr	r3, [pc, #44]	; (8006230 <HAL_RCC_GetSysClockFreq+0x180>)
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	0c1b      	lsrs	r3, r3, #16
 8006206:	f003 0303 	and.w	r3, r3, #3
 800620a:	3301      	adds	r3, #1
 800620c:	005b      	lsls	r3, r3, #1
 800620e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006210:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006214:	fbb2 f3f3 	udiv	r3, r2, r3
 8006218:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800621a:	e002      	b.n	8006222 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800621c:	4b05      	ldr	r3, [pc, #20]	; (8006234 <HAL_RCC_GetSysClockFreq+0x184>)
 800621e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006220:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006224:	4618      	mov	r0, r3
 8006226:	3740      	adds	r7, #64	; 0x40
 8006228:	46bd      	mov	sp, r7
 800622a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800622e:	bf00      	nop
 8006230:	40023800 	.word	0x40023800
 8006234:	00f42400 	.word	0x00f42400
 8006238:	00b71b00 	.word	0x00b71b00

0800623c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800623c:	b480      	push	{r7}
 800623e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006240:	4b03      	ldr	r3, [pc, #12]	; (8006250 <HAL_RCC_GetHCLKFreq+0x14>)
 8006242:	681b      	ldr	r3, [r3, #0]
}
 8006244:	4618      	mov	r0, r3
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	20000034 	.word	0x20000034

08006254 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b082      	sub	sp, #8
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d101      	bne.n	8006266 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e07b      	b.n	800635e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626a:	2b00      	cmp	r3, #0
 800626c:	d108      	bne.n	8006280 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006276:	d009      	beq.n	800628c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	61da      	str	r2, [r3, #28]
 800627e:	e005      	b.n	800628c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d106      	bne.n	80062ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f7fd f84a 	bl	8003340 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2202      	movs	r2, #2
 80062b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80062d4:	431a      	orrs	r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062de:	431a      	orrs	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	f003 0302 	and.w	r3, r3, #2
 80062e8:	431a      	orrs	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	431a      	orrs	r2, r3
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062fc:	431a      	orrs	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006306:	431a      	orrs	r2, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6a1b      	ldr	r3, [r3, #32]
 800630c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006310:	ea42 0103 	orr.w	r1, r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006318:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	430a      	orrs	r2, r1
 8006322:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	0c1b      	lsrs	r3, r3, #16
 800632a:	f003 0104 	and.w	r1, r3, #4
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006332:	f003 0210 	and.w	r2, r3, #16
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	430a      	orrs	r2, r1
 800633c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	69da      	ldr	r2, [r3, #28]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800634c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b088      	sub	sp, #32
 800636a:	af00      	add	r7, sp, #0
 800636c:	60f8      	str	r0, [r7, #12]
 800636e:	60b9      	str	r1, [r7, #8]
 8006370:	603b      	str	r3, [r7, #0]
 8006372:	4613      	mov	r3, r2
 8006374:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006376:	2300      	movs	r3, #0
 8006378:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <HAL_SPI_Transmit+0x22>
 8006384:	2302      	movs	r3, #2
 8006386:	e126      	b.n	80065d6 <HAL_SPI_Transmit+0x270>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006390:	f7fd fb16 	bl	80039c0 <HAL_GetTick>
 8006394:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006396:	88fb      	ldrh	r3, [r7, #6]
 8006398:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d002      	beq.n	80063ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80063a6:	2302      	movs	r3, #2
 80063a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063aa:	e10b      	b.n	80065c4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d002      	beq.n	80063b8 <HAL_SPI_Transmit+0x52>
 80063b2:	88fb      	ldrh	r3, [r7, #6]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d102      	bne.n	80063be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063bc:	e102      	b.n	80065c4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2203      	movs	r2, #3
 80063c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	68ba      	ldr	r2, [r7, #8]
 80063d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	88fa      	ldrh	r2, [r7, #6]
 80063d6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	88fa      	ldrh	r2, [r7, #6]
 80063dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006404:	d10f      	bne.n	8006426 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006414:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006424:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006430:	2b40      	cmp	r3, #64	; 0x40
 8006432:	d007      	beq.n	8006444 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006442:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800644c:	d14b      	bne.n	80064e6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d002      	beq.n	800645c <HAL_SPI_Transmit+0xf6>
 8006456:	8afb      	ldrh	r3, [r7, #22]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d13e      	bne.n	80064da <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006460:	881a      	ldrh	r2, [r3, #0]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800646c:	1c9a      	adds	r2, r3, #2
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006476:	b29b      	uxth	r3, r3
 8006478:	3b01      	subs	r3, #1
 800647a:	b29a      	uxth	r2, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006480:	e02b      	b.n	80064da <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f003 0302 	and.w	r3, r3, #2
 800648c:	2b02      	cmp	r3, #2
 800648e:	d112      	bne.n	80064b6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006494:	881a      	ldrh	r2, [r3, #0]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064a0:	1c9a      	adds	r2, r3, #2
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	3b01      	subs	r3, #1
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	86da      	strh	r2, [r3, #54]	; 0x36
 80064b4:	e011      	b.n	80064da <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064b6:	f7fd fa83 	bl	80039c0 <HAL_GetTick>
 80064ba:	4602      	mov	r2, r0
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	683a      	ldr	r2, [r7, #0]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d803      	bhi.n	80064ce <HAL_SPI_Transmit+0x168>
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064cc:	d102      	bne.n	80064d4 <HAL_SPI_Transmit+0x16e>
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d102      	bne.n	80064da <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064d8:	e074      	b.n	80065c4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064de:	b29b      	uxth	r3, r3
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1ce      	bne.n	8006482 <HAL_SPI_Transmit+0x11c>
 80064e4:	e04c      	b.n	8006580 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d002      	beq.n	80064f4 <HAL_SPI_Transmit+0x18e>
 80064ee:	8afb      	ldrh	r3, [r7, #22]
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d140      	bne.n	8006576 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	330c      	adds	r3, #12
 80064fe:	7812      	ldrb	r2, [r2, #0]
 8006500:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006506:	1c5a      	adds	r2, r3, #1
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006510:	b29b      	uxth	r3, r3
 8006512:	3b01      	subs	r3, #1
 8006514:	b29a      	uxth	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800651a:	e02c      	b.n	8006576 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b02      	cmp	r3, #2
 8006528:	d113      	bne.n	8006552 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	330c      	adds	r3, #12
 8006534:	7812      	ldrb	r2, [r2, #0]
 8006536:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653c:	1c5a      	adds	r2, r3, #1
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006546:	b29b      	uxth	r3, r3
 8006548:	3b01      	subs	r3, #1
 800654a:	b29a      	uxth	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006550:	e011      	b.n	8006576 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006552:	f7fd fa35 	bl	80039c0 <HAL_GetTick>
 8006556:	4602      	mov	r2, r0
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	429a      	cmp	r2, r3
 8006560:	d803      	bhi.n	800656a <HAL_SPI_Transmit+0x204>
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006568:	d102      	bne.n	8006570 <HAL_SPI_Transmit+0x20a>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d102      	bne.n	8006576 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006574:	e026      	b.n	80065c4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800657a:	b29b      	uxth	r3, r3
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1cd      	bne.n	800651c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006580:	69ba      	ldr	r2, [r7, #24]
 8006582:	6839      	ldr	r1, [r7, #0]
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 fbd9 	bl	8006d3c <SPI_EndRxTxTransaction>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d002      	beq.n	8006596 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2220      	movs	r2, #32
 8006594:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d10a      	bne.n	80065b4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800659e:	2300      	movs	r3, #0
 80065a0:	613b      	str	r3, [r7, #16]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	613b      	str	r3, [r7, #16]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	613b      	str	r3, [r7, #16]
 80065b2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d002      	beq.n	80065c2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	77fb      	strb	r3, [r7, #31]
 80065c0:	e000      	b.n	80065c4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80065c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80065d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3720      	adds	r7, #32
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}

080065de <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065de:	b580      	push	{r7, lr}
 80065e0:	b088      	sub	sp, #32
 80065e2:	af02      	add	r7, sp, #8
 80065e4:	60f8      	str	r0, [r7, #12]
 80065e6:	60b9      	str	r1, [r7, #8]
 80065e8:	603b      	str	r3, [r7, #0]
 80065ea:	4613      	mov	r3, r2
 80065ec:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80065ee:	2300      	movs	r3, #0
 80065f0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065fa:	d112      	bne.n	8006622 <HAL_SPI_Receive+0x44>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d10e      	bne.n	8006622 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2204      	movs	r2, #4
 8006608:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800660c:	88fa      	ldrh	r2, [r7, #6]
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	9300      	str	r3, [sp, #0]
 8006612:	4613      	mov	r3, r2
 8006614:	68ba      	ldr	r2, [r7, #8]
 8006616:	68b9      	ldr	r1, [r7, #8]
 8006618:	68f8      	ldr	r0, [r7, #12]
 800661a:	f000 f8f1 	bl	8006800 <HAL_SPI_TransmitReceive>
 800661e:	4603      	mov	r3, r0
 8006620:	e0ea      	b.n	80067f8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006628:	2b01      	cmp	r3, #1
 800662a:	d101      	bne.n	8006630 <HAL_SPI_Receive+0x52>
 800662c:	2302      	movs	r3, #2
 800662e:	e0e3      	b.n	80067f8 <HAL_SPI_Receive+0x21a>
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006638:	f7fd f9c2 	bl	80039c0 <HAL_GetTick>
 800663c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b01      	cmp	r3, #1
 8006648:	d002      	beq.n	8006650 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800664a:	2302      	movs	r3, #2
 800664c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800664e:	e0ca      	b.n	80067e6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d002      	beq.n	800665c <HAL_SPI_Receive+0x7e>
 8006656:	88fb      	ldrh	r3, [r7, #6]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d102      	bne.n	8006662 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006660:	e0c1      	b.n	80067e6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2204      	movs	r2, #4
 8006666:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	68ba      	ldr	r2, [r7, #8]
 8006674:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	88fa      	ldrh	r2, [r7, #6]
 800667a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	88fa      	ldrh	r2, [r7, #6]
 8006680:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2200      	movs	r2, #0
 8006698:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066a8:	d10f      	bne.n	80066ca <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80066c8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d4:	2b40      	cmp	r3, #64	; 0x40
 80066d6:	d007      	beq.n	80066e8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066e6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d162      	bne.n	80067b6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80066f0:	e02e      	b.n	8006750 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f003 0301 	and.w	r3, r3, #1
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d115      	bne.n	800672c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f103 020c 	add.w	r2, r3, #12
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800670c:	7812      	ldrb	r2, [r2, #0]
 800670e:	b2d2      	uxtb	r2, r2
 8006710:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006716:	1c5a      	adds	r2, r3, #1
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006720:	b29b      	uxth	r3, r3
 8006722:	3b01      	subs	r3, #1
 8006724:	b29a      	uxth	r2, r3
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	87da      	strh	r2, [r3, #62]	; 0x3e
 800672a:	e011      	b.n	8006750 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800672c:	f7fd f948 	bl	80039c0 <HAL_GetTick>
 8006730:	4602      	mov	r2, r0
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	683a      	ldr	r2, [r7, #0]
 8006738:	429a      	cmp	r2, r3
 800673a:	d803      	bhi.n	8006744 <HAL_SPI_Receive+0x166>
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006742:	d102      	bne.n	800674a <HAL_SPI_Receive+0x16c>
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d102      	bne.n	8006750 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800674e:	e04a      	b.n	80067e6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006754:	b29b      	uxth	r3, r3
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1cb      	bne.n	80066f2 <HAL_SPI_Receive+0x114>
 800675a:	e031      	b.n	80067c0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f003 0301 	and.w	r3, r3, #1
 8006766:	2b01      	cmp	r3, #1
 8006768:	d113      	bne.n	8006792 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	68da      	ldr	r2, [r3, #12]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006774:	b292      	uxth	r2, r2
 8006776:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800677c:	1c9a      	adds	r2, r3, #2
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006786:	b29b      	uxth	r3, r3
 8006788:	3b01      	subs	r3, #1
 800678a:	b29a      	uxth	r2, r3
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006790:	e011      	b.n	80067b6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006792:	f7fd f915 	bl	80039c0 <HAL_GetTick>
 8006796:	4602      	mov	r2, r0
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	683a      	ldr	r2, [r7, #0]
 800679e:	429a      	cmp	r2, r3
 80067a0:	d803      	bhi.n	80067aa <HAL_SPI_Receive+0x1cc>
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067a8:	d102      	bne.n	80067b0 <HAL_SPI_Receive+0x1d2>
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d102      	bne.n	80067b6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80067b4:	e017      	b.n	80067e6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1cd      	bne.n	800675c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	6839      	ldr	r1, [r7, #0]
 80067c4:	68f8      	ldr	r0, [r7, #12]
 80067c6:	f000 fa53 	bl	8006c70 <SPI_EndRxTransaction>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d002      	beq.n	80067d6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2220      	movs	r2, #32
 80067d4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d002      	beq.n	80067e4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	75fb      	strb	r3, [r7, #23]
 80067e2:	e000      	b.n	80067e6 <HAL_SPI_Receive+0x208>
  }

error :
 80067e4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80067f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3718      	adds	r7, #24
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b08c      	sub	sp, #48	; 0x30
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	607a      	str	r2, [r7, #4]
 800680c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800680e:	2301      	movs	r3, #1
 8006810:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006812:	2300      	movs	r3, #0
 8006814:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800681e:	2b01      	cmp	r3, #1
 8006820:	d101      	bne.n	8006826 <HAL_SPI_TransmitReceive+0x26>
 8006822:	2302      	movs	r3, #2
 8006824:	e18a      	b.n	8006b3c <HAL_SPI_TransmitReceive+0x33c>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800682e:	f7fd f8c7 	bl	80039c0 <HAL_GetTick>
 8006832:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800683a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006844:	887b      	ldrh	r3, [r7, #2]
 8006846:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006848:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800684c:	2b01      	cmp	r3, #1
 800684e:	d00f      	beq.n	8006870 <HAL_SPI_TransmitReceive+0x70>
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006856:	d107      	bne.n	8006868 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d103      	bne.n	8006868 <HAL_SPI_TransmitReceive+0x68>
 8006860:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006864:	2b04      	cmp	r3, #4
 8006866:	d003      	beq.n	8006870 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006868:	2302      	movs	r3, #2
 800686a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800686e:	e15b      	b.n	8006b28 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d005      	beq.n	8006882 <HAL_SPI_TransmitReceive+0x82>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d002      	beq.n	8006882 <HAL_SPI_TransmitReceive+0x82>
 800687c:	887b      	ldrh	r3, [r7, #2]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d103      	bne.n	800688a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006888:	e14e      	b.n	8006b28 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006890:	b2db      	uxtb	r3, r3
 8006892:	2b04      	cmp	r3, #4
 8006894:	d003      	beq.n	800689e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2205      	movs	r2, #5
 800689a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	887a      	ldrh	r2, [r7, #2]
 80068ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	887a      	ldrh	r2, [r7, #2]
 80068b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	68ba      	ldr	r2, [r7, #8]
 80068ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	887a      	ldrh	r2, [r7, #2]
 80068c0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	887a      	ldrh	r2, [r7, #2]
 80068c6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068de:	2b40      	cmp	r3, #64	; 0x40
 80068e0:	d007      	beq.n	80068f2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068fa:	d178      	bne.n	80069ee <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d002      	beq.n	800690a <HAL_SPI_TransmitReceive+0x10a>
 8006904:	8b7b      	ldrh	r3, [r7, #26]
 8006906:	2b01      	cmp	r3, #1
 8006908:	d166      	bne.n	80069d8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800690e:	881a      	ldrh	r2, [r3, #0]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800691a:	1c9a      	adds	r2, r3, #2
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006924:	b29b      	uxth	r3, r3
 8006926:	3b01      	subs	r3, #1
 8006928:	b29a      	uxth	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800692e:	e053      	b.n	80069d8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	f003 0302 	and.w	r3, r3, #2
 800693a:	2b02      	cmp	r3, #2
 800693c:	d11b      	bne.n	8006976 <HAL_SPI_TransmitReceive+0x176>
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006942:	b29b      	uxth	r3, r3
 8006944:	2b00      	cmp	r3, #0
 8006946:	d016      	beq.n	8006976 <HAL_SPI_TransmitReceive+0x176>
 8006948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800694a:	2b01      	cmp	r3, #1
 800694c:	d113      	bne.n	8006976 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006952:	881a      	ldrh	r2, [r3, #0]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800695e:	1c9a      	adds	r2, r3, #2
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006968:	b29b      	uxth	r3, r3
 800696a:	3b01      	subs	r3, #1
 800696c:	b29a      	uxth	r2, r3
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006972:	2300      	movs	r3, #0
 8006974:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	f003 0301 	and.w	r3, r3, #1
 8006980:	2b01      	cmp	r3, #1
 8006982:	d119      	bne.n	80069b8 <HAL_SPI_TransmitReceive+0x1b8>
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006988:	b29b      	uxth	r3, r3
 800698a:	2b00      	cmp	r3, #0
 800698c:	d014      	beq.n	80069b8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	68da      	ldr	r2, [r3, #12]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006998:	b292      	uxth	r2, r2
 800699a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069a0:	1c9a      	adds	r2, r3, #2
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	3b01      	subs	r3, #1
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069b4:	2301      	movs	r3, #1
 80069b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80069b8:	f7fd f802 	bl	80039c0 <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d807      	bhi.n	80069d8 <HAL_SPI_TransmitReceive+0x1d8>
 80069c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069ce:	d003      	beq.n	80069d8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80069d6:	e0a7      	b.n	8006b28 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069dc:	b29b      	uxth	r3, r3
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1a6      	bne.n	8006930 <HAL_SPI_TransmitReceive+0x130>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d1a1      	bne.n	8006930 <HAL_SPI_TransmitReceive+0x130>
 80069ec:	e07c      	b.n	8006ae8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d002      	beq.n	80069fc <HAL_SPI_TransmitReceive+0x1fc>
 80069f6:	8b7b      	ldrh	r3, [r7, #26]
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d16b      	bne.n	8006ad4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	330c      	adds	r3, #12
 8006a06:	7812      	ldrb	r2, [r2, #0]
 8006a08:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a0e:	1c5a      	adds	r2, r3, #1
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	b29a      	uxth	r2, r3
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a22:	e057      	b.n	8006ad4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d11c      	bne.n	8006a6c <HAL_SPI_TransmitReceive+0x26c>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d017      	beq.n	8006a6c <HAL_SPI_TransmitReceive+0x26c>
 8006a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d114      	bne.n	8006a6c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	330c      	adds	r3, #12
 8006a4c:	7812      	ldrb	r2, [r2, #0]
 8006a4e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a54:	1c5a      	adds	r2, r3, #1
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	3b01      	subs	r3, #1
 8006a62:	b29a      	uxth	r2, r3
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	f003 0301 	and.w	r3, r3, #1
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	d119      	bne.n	8006aae <HAL_SPI_TransmitReceive+0x2ae>
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d014      	beq.n	8006aae <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68da      	ldr	r2, [r3, #12]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a8e:	b2d2      	uxtb	r2, r2
 8006a90:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a96:	1c5a      	adds	r2, r3, #1
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006aae:	f7fc ff87 	bl	80039c0 <HAL_GetTick>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006aba:	429a      	cmp	r2, r3
 8006abc:	d803      	bhi.n	8006ac6 <HAL_SPI_TransmitReceive+0x2c6>
 8006abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ac4:	d102      	bne.n	8006acc <HAL_SPI_TransmitReceive+0x2cc>
 8006ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d103      	bne.n	8006ad4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006ad2:	e029      	b.n	8006b28 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d1a2      	bne.n	8006a24 <HAL_SPI_TransmitReceive+0x224>
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d19d      	bne.n	8006a24 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006aea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006aec:	68f8      	ldr	r0, [r7, #12]
 8006aee:	f000 f925 	bl	8006d3c <SPI_EndRxTxTransaction>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d006      	beq.n	8006b06 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2220      	movs	r2, #32
 8006b02:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006b04:	e010      	b.n	8006b28 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d10b      	bne.n	8006b26 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b0e:	2300      	movs	r3, #0
 8006b10:	617b      	str	r3, [r7, #20]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	617b      	str	r3, [r7, #20]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	617b      	str	r3, [r7, #20]
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	e000      	b.n	8006b28 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006b26:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006b38:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3730      	adds	r7, #48	; 0x30
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b52:	b2db      	uxtb	r3, r3
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b088      	sub	sp, #32
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	603b      	str	r3, [r7, #0]
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b70:	f7fc ff26 	bl	80039c0 <HAL_GetTick>
 8006b74:	4602      	mov	r2, r0
 8006b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b78:	1a9b      	subs	r3, r3, r2
 8006b7a:	683a      	ldr	r2, [r7, #0]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b80:	f7fc ff1e 	bl	80039c0 <HAL_GetTick>
 8006b84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b86:	4b39      	ldr	r3, [pc, #228]	; (8006c6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	015b      	lsls	r3, r3, #5
 8006b8c:	0d1b      	lsrs	r3, r3, #20
 8006b8e:	69fa      	ldr	r2, [r7, #28]
 8006b90:	fb02 f303 	mul.w	r3, r2, r3
 8006b94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b96:	e054      	b.n	8006c42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b9e:	d050      	beq.n	8006c42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ba0:	f7fc ff0e 	bl	80039c0 <HAL_GetTick>
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	1ad3      	subs	r3, r2, r3
 8006baa:	69fa      	ldr	r2, [r7, #28]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d902      	bls.n	8006bb6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d13d      	bne.n	8006c32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	685a      	ldr	r2, [r3, #4]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006bc4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bce:	d111      	bne.n	8006bf4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bd8:	d004      	beq.n	8006be4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006be2:	d107      	bne.n	8006bf4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bf2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bfc:	d10f      	bne.n	8006c1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c0c:	601a      	str	r2, [r3, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2201      	movs	r2, #1
 8006c22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e017      	b.n	8006c62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	3b01      	subs	r3, #1
 8006c40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	689a      	ldr	r2, [r3, #8]
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	bf0c      	ite	eq
 8006c52:	2301      	moveq	r3, #1
 8006c54:	2300      	movne	r3, #0
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	461a      	mov	r2, r3
 8006c5a:	79fb      	ldrb	r3, [r7, #7]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d19b      	bne.n	8006b98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3720      	adds	r7, #32
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	20000034 	.word	0x20000034

08006c70 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b086      	sub	sp, #24
 8006c74:	af02      	add	r7, sp, #8
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c84:	d111      	bne.n	8006caa <SPI_EndRxTransaction+0x3a>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c8e:	d004      	beq.n	8006c9a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c98:	d107      	bne.n	8006caa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ca8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cb2:	d12a      	bne.n	8006d0a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cbc:	d012      	beq.n	8006ce4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	2180      	movs	r1, #128	; 0x80
 8006cc8:	68f8      	ldr	r0, [r7, #12]
 8006cca:	f7ff ff49 	bl	8006b60 <SPI_WaitFlagStateUntilTimeout>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d02d      	beq.n	8006d30 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cd8:	f043 0220 	orr.w	r2, r3, #32
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006ce0:	2303      	movs	r3, #3
 8006ce2:	e026      	b.n	8006d32 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	9300      	str	r3, [sp, #0]
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	2200      	movs	r2, #0
 8006cec:	2101      	movs	r1, #1
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f7ff ff36 	bl	8006b60 <SPI_WaitFlagStateUntilTimeout>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d01a      	beq.n	8006d30 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cfe:	f043 0220 	orr.w	r2, r3, #32
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e013      	b.n	8006d32 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	2200      	movs	r2, #0
 8006d12:	2101      	movs	r1, #1
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f7ff ff23 	bl	8006b60 <SPI_WaitFlagStateUntilTimeout>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d007      	beq.n	8006d30 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d24:	f043 0220 	orr.w	r2, r3, #32
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	e000      	b.n	8006d32 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006d30:	2300      	movs	r3, #0
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3710      	adds	r7, #16
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b088      	sub	sp, #32
 8006d40:	af02      	add	r7, sp, #8
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006d48:	4b1b      	ldr	r3, [pc, #108]	; (8006db8 <SPI_EndRxTxTransaction+0x7c>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a1b      	ldr	r2, [pc, #108]	; (8006dbc <SPI_EndRxTxTransaction+0x80>)
 8006d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d52:	0d5b      	lsrs	r3, r3, #21
 8006d54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006d58:	fb02 f303 	mul.w	r3, r2, r3
 8006d5c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d66:	d112      	bne.n	8006d8e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	9300      	str	r3, [sp, #0]
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	2180      	movs	r1, #128	; 0x80
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f7ff fef4 	bl	8006b60 <SPI_WaitFlagStateUntilTimeout>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d016      	beq.n	8006dac <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d82:	f043 0220 	orr.w	r2, r3, #32
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	e00f      	b.n	8006dae <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d00a      	beq.n	8006daa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	3b01      	subs	r3, #1
 8006d98:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006da4:	2b80      	cmp	r3, #128	; 0x80
 8006da6:	d0f2      	beq.n	8006d8e <SPI_EndRxTxTransaction+0x52>
 8006da8:	e000      	b.n	8006dac <SPI_EndRxTxTransaction+0x70>
        break;
 8006daa:	bf00      	nop
  }

  return HAL_OK;
 8006dac:	2300      	movs	r3, #0
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3718      	adds	r7, #24
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	20000034 	.word	0x20000034
 8006dbc:	165e9f81 	.word	0x165e9f81

08006dc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e041      	b.n	8006e56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d106      	bne.n	8006dec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7fc fb60 	bl	80034ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	3304      	adds	r3, #4
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	4610      	mov	r0, r2
 8006e00:	f000 fb1c 	bl	800743c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3708      	adds	r7, #8
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
	...

08006e60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e6e:	b2db      	uxtb	r3, r3
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d001      	beq.n	8006e78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	e03c      	b.n	8006ef2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2202      	movs	r2, #2
 8006e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a1e      	ldr	r2, [pc, #120]	; (8006f00 <HAL_TIM_Base_Start+0xa0>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d018      	beq.n	8006ebc <HAL_TIM_Base_Start+0x5c>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e92:	d013      	beq.n	8006ebc <HAL_TIM_Base_Start+0x5c>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a1a      	ldr	r2, [pc, #104]	; (8006f04 <HAL_TIM_Base_Start+0xa4>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d00e      	beq.n	8006ebc <HAL_TIM_Base_Start+0x5c>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a19      	ldr	r2, [pc, #100]	; (8006f08 <HAL_TIM_Base_Start+0xa8>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d009      	beq.n	8006ebc <HAL_TIM_Base_Start+0x5c>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a17      	ldr	r2, [pc, #92]	; (8006f0c <HAL_TIM_Base_Start+0xac>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d004      	beq.n	8006ebc <HAL_TIM_Base_Start+0x5c>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a16      	ldr	r2, [pc, #88]	; (8006f10 <HAL_TIM_Base_Start+0xb0>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d111      	bne.n	8006ee0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f003 0307 	and.w	r3, r3, #7
 8006ec6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2b06      	cmp	r3, #6
 8006ecc:	d010      	beq.n	8006ef0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f042 0201 	orr.w	r2, r2, #1
 8006edc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ede:	e007      	b.n	8006ef0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681a      	ldr	r2, [r3, #0]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f042 0201 	orr.w	r2, r2, #1
 8006eee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ef0:	2300      	movs	r3, #0
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3714      	adds	r7, #20
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	40010000 	.word	0x40010000
 8006f04:	40000400 	.word	0x40000400
 8006f08:	40000800 	.word	0x40000800
 8006f0c:	40000c00 	.word	0x40000c00
 8006f10:	40014000 	.word	0x40014000

08006f14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d101      	bne.n	8006f26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e041      	b.n	8006faa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d106      	bne.n	8006f40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 f839 	bl	8006fb2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2202      	movs	r2, #2
 8006f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	3304      	adds	r3, #4
 8006f50:	4619      	mov	r1, r3
 8006f52:	4610      	mov	r0, r2
 8006f54:	f000 fa72 	bl	800743c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fa8:	2300      	movs	r3, #0
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3708      	adds	r7, #8
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b083      	sub	sp, #12
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006fba:	bf00      	nop
 8006fbc:	370c      	adds	r7, #12
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
	...

08006fc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d109      	bne.n	8006fec <HAL_TIM_PWM_Start+0x24>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	bf14      	ite	ne
 8006fe4:	2301      	movne	r3, #1
 8006fe6:	2300      	moveq	r3, #0
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	e022      	b.n	8007032 <HAL_TIM_PWM_Start+0x6a>
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	2b04      	cmp	r3, #4
 8006ff0:	d109      	bne.n	8007006 <HAL_TIM_PWM_Start+0x3e>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	bf14      	ite	ne
 8006ffe:	2301      	movne	r3, #1
 8007000:	2300      	moveq	r3, #0
 8007002:	b2db      	uxtb	r3, r3
 8007004:	e015      	b.n	8007032 <HAL_TIM_PWM_Start+0x6a>
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	2b08      	cmp	r3, #8
 800700a:	d109      	bne.n	8007020 <HAL_TIM_PWM_Start+0x58>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007012:	b2db      	uxtb	r3, r3
 8007014:	2b01      	cmp	r3, #1
 8007016:	bf14      	ite	ne
 8007018:	2301      	movne	r3, #1
 800701a:	2300      	moveq	r3, #0
 800701c:	b2db      	uxtb	r3, r3
 800701e:	e008      	b.n	8007032 <HAL_TIM_PWM_Start+0x6a>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007026:	b2db      	uxtb	r3, r3
 8007028:	2b01      	cmp	r3, #1
 800702a:	bf14      	ite	ne
 800702c:	2301      	movne	r3, #1
 800702e:	2300      	moveq	r3, #0
 8007030:	b2db      	uxtb	r3, r3
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e068      	b.n	800710c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d104      	bne.n	800704a <HAL_TIM_PWM_Start+0x82>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2202      	movs	r2, #2
 8007044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007048:	e013      	b.n	8007072 <HAL_TIM_PWM_Start+0xaa>
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	2b04      	cmp	r3, #4
 800704e:	d104      	bne.n	800705a <HAL_TIM_PWM_Start+0x92>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2202      	movs	r2, #2
 8007054:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007058:	e00b      	b.n	8007072 <HAL_TIM_PWM_Start+0xaa>
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	2b08      	cmp	r3, #8
 800705e:	d104      	bne.n	800706a <HAL_TIM_PWM_Start+0xa2>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2202      	movs	r2, #2
 8007064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007068:	e003      	b.n	8007072 <HAL_TIM_PWM_Start+0xaa>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2202      	movs	r2, #2
 800706e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2201      	movs	r2, #1
 8007078:	6839      	ldr	r1, [r7, #0]
 800707a:	4618      	mov	r0, r3
 800707c:	f000 fc84 	bl	8007988 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a23      	ldr	r2, [pc, #140]	; (8007114 <HAL_TIM_PWM_Start+0x14c>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d107      	bne.n	800709a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007098:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a1d      	ldr	r2, [pc, #116]	; (8007114 <HAL_TIM_PWM_Start+0x14c>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d018      	beq.n	80070d6 <HAL_TIM_PWM_Start+0x10e>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070ac:	d013      	beq.n	80070d6 <HAL_TIM_PWM_Start+0x10e>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a19      	ldr	r2, [pc, #100]	; (8007118 <HAL_TIM_PWM_Start+0x150>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d00e      	beq.n	80070d6 <HAL_TIM_PWM_Start+0x10e>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a17      	ldr	r2, [pc, #92]	; (800711c <HAL_TIM_PWM_Start+0x154>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d009      	beq.n	80070d6 <HAL_TIM_PWM_Start+0x10e>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a16      	ldr	r2, [pc, #88]	; (8007120 <HAL_TIM_PWM_Start+0x158>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d004      	beq.n	80070d6 <HAL_TIM_PWM_Start+0x10e>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a14      	ldr	r2, [pc, #80]	; (8007124 <HAL_TIM_PWM_Start+0x15c>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d111      	bne.n	80070fa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	f003 0307 	and.w	r3, r3, #7
 80070e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2b06      	cmp	r3, #6
 80070e6:	d010      	beq.n	800710a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f042 0201 	orr.w	r2, r2, #1
 80070f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070f8:	e007      	b.n	800710a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f042 0201 	orr.w	r2, r2, #1
 8007108:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	3710      	adds	r7, #16
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}
 8007114:	40010000 	.word	0x40010000
 8007118:	40000400 	.word	0x40000400
 800711c:	40000800 	.word	0x40000800
 8007120:	40000c00 	.word	0x40000c00
 8007124:	40014000 	.word	0x40014000

08007128 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b086      	sub	sp, #24
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007134:	2300      	movs	r3, #0
 8007136:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800713e:	2b01      	cmp	r3, #1
 8007140:	d101      	bne.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007142:	2302      	movs	r3, #2
 8007144:	e0ae      	b.n	80072a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2b0c      	cmp	r3, #12
 8007152:	f200 809f 	bhi.w	8007294 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007156:	a201      	add	r2, pc, #4	; (adr r2, 800715c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800715c:	08007191 	.word	0x08007191
 8007160:	08007295 	.word	0x08007295
 8007164:	08007295 	.word	0x08007295
 8007168:	08007295 	.word	0x08007295
 800716c:	080071d1 	.word	0x080071d1
 8007170:	08007295 	.word	0x08007295
 8007174:	08007295 	.word	0x08007295
 8007178:	08007295 	.word	0x08007295
 800717c:	08007213 	.word	0x08007213
 8007180:	08007295 	.word	0x08007295
 8007184:	08007295 	.word	0x08007295
 8007188:	08007295 	.word	0x08007295
 800718c:	08007253 	.word	0x08007253
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68b9      	ldr	r1, [r7, #8]
 8007196:	4618      	mov	r0, r3
 8007198:	f000 f9d0 	bl	800753c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	699a      	ldr	r2, [r3, #24]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f042 0208 	orr.w	r2, r2, #8
 80071aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	699a      	ldr	r2, [r3, #24]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f022 0204 	bic.w	r2, r2, #4
 80071ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6999      	ldr	r1, [r3, #24]
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	691a      	ldr	r2, [r3, #16]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	619a      	str	r2, [r3, #24]
      break;
 80071ce:	e064      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68b9      	ldr	r1, [r7, #8]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f000 fa16 	bl	8007608 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	699a      	ldr	r2, [r3, #24]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	699a      	ldr	r2, [r3, #24]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	6999      	ldr	r1, [r3, #24]
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	021a      	lsls	r2, r3, #8
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	430a      	orrs	r2, r1
 800720e:	619a      	str	r2, [r3, #24]
      break;
 8007210:	e043      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68b9      	ldr	r1, [r7, #8]
 8007218:	4618      	mov	r0, r3
 800721a:	f000 fa61 	bl	80076e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69da      	ldr	r2, [r3, #28]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f042 0208 	orr.w	r2, r2, #8
 800722c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	69da      	ldr	r2, [r3, #28]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f022 0204 	bic.w	r2, r2, #4
 800723c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	69d9      	ldr	r1, [r3, #28]
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	691a      	ldr	r2, [r3, #16]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	430a      	orrs	r2, r1
 800724e:	61da      	str	r2, [r3, #28]
      break;
 8007250:	e023      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68b9      	ldr	r1, [r7, #8]
 8007258:	4618      	mov	r0, r3
 800725a:	f000 faab 	bl	80077b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	69da      	ldr	r2, [r3, #28]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800726c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	69da      	ldr	r2, [r3, #28]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800727c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	69d9      	ldr	r1, [r3, #28]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	691b      	ldr	r3, [r3, #16]
 8007288:	021a      	lsls	r2, r3, #8
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	430a      	orrs	r2, r1
 8007290:	61da      	str	r2, [r3, #28]
      break;
 8007292:	e002      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	75fb      	strb	r3, [r7, #23]
      break;
 8007298:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80072a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3718      	adds	r7, #24
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072b6:	2300      	movs	r3, #0
 80072b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d101      	bne.n	80072c8 <HAL_TIM_ConfigClockSource+0x1c>
 80072c4:	2302      	movs	r3, #2
 80072c6:	e0b4      	b.n	8007432 <HAL_TIM_ConfigClockSource+0x186>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2202      	movs	r2, #2
 80072d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80072e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007300:	d03e      	beq.n	8007380 <HAL_TIM_ConfigClockSource+0xd4>
 8007302:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007306:	f200 8087 	bhi.w	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 800730a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800730e:	f000 8086 	beq.w	800741e <HAL_TIM_ConfigClockSource+0x172>
 8007312:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007316:	d87f      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007318:	2b70      	cmp	r3, #112	; 0x70
 800731a:	d01a      	beq.n	8007352 <HAL_TIM_ConfigClockSource+0xa6>
 800731c:	2b70      	cmp	r3, #112	; 0x70
 800731e:	d87b      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007320:	2b60      	cmp	r3, #96	; 0x60
 8007322:	d050      	beq.n	80073c6 <HAL_TIM_ConfigClockSource+0x11a>
 8007324:	2b60      	cmp	r3, #96	; 0x60
 8007326:	d877      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007328:	2b50      	cmp	r3, #80	; 0x50
 800732a:	d03c      	beq.n	80073a6 <HAL_TIM_ConfigClockSource+0xfa>
 800732c:	2b50      	cmp	r3, #80	; 0x50
 800732e:	d873      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007330:	2b40      	cmp	r3, #64	; 0x40
 8007332:	d058      	beq.n	80073e6 <HAL_TIM_ConfigClockSource+0x13a>
 8007334:	2b40      	cmp	r3, #64	; 0x40
 8007336:	d86f      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007338:	2b30      	cmp	r3, #48	; 0x30
 800733a:	d064      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 800733c:	2b30      	cmp	r3, #48	; 0x30
 800733e:	d86b      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007340:	2b20      	cmp	r3, #32
 8007342:	d060      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 8007344:	2b20      	cmp	r3, #32
 8007346:	d867      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007348:	2b00      	cmp	r3, #0
 800734a:	d05c      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 800734c:	2b10      	cmp	r3, #16
 800734e:	d05a      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 8007350:	e062      	b.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6818      	ldr	r0, [r3, #0]
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	6899      	ldr	r1, [r3, #8]
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	685a      	ldr	r2, [r3, #4]
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	68db      	ldr	r3, [r3, #12]
 8007362:	f000 faf1 	bl	8007948 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007374:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	609a      	str	r2, [r3, #8]
      break;
 800737e:	e04f      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6818      	ldr	r0, [r3, #0]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	6899      	ldr	r1, [r3, #8]
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	685a      	ldr	r2, [r3, #4]
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	f000 fada 	bl	8007948 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689a      	ldr	r2, [r3, #8]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073a2:	609a      	str	r2, [r3, #8]
      break;
 80073a4:	e03c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6818      	ldr	r0, [r3, #0]
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	6859      	ldr	r1, [r3, #4]
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	68db      	ldr	r3, [r3, #12]
 80073b2:	461a      	mov	r2, r3
 80073b4:	f000 fa4e 	bl	8007854 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	2150      	movs	r1, #80	; 0x50
 80073be:	4618      	mov	r0, r3
 80073c0:	f000 faa7 	bl	8007912 <TIM_ITRx_SetConfig>
      break;
 80073c4:	e02c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6818      	ldr	r0, [r3, #0]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	6859      	ldr	r1, [r3, #4]
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	461a      	mov	r2, r3
 80073d4:	f000 fa6d 	bl	80078b2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2160      	movs	r1, #96	; 0x60
 80073de:	4618      	mov	r0, r3
 80073e0:	f000 fa97 	bl	8007912 <TIM_ITRx_SetConfig>
      break;
 80073e4:	e01c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6818      	ldr	r0, [r3, #0]
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	6859      	ldr	r1, [r3, #4]
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	461a      	mov	r2, r3
 80073f4:	f000 fa2e 	bl	8007854 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2140      	movs	r1, #64	; 0x40
 80073fe:	4618      	mov	r0, r3
 8007400:	f000 fa87 	bl	8007912 <TIM_ITRx_SetConfig>
      break;
 8007404:	e00c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4619      	mov	r1, r3
 8007410:	4610      	mov	r0, r2
 8007412:	f000 fa7e 	bl	8007912 <TIM_ITRx_SetConfig>
      break;
 8007416:	e003      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	73fb      	strb	r3, [r7, #15]
      break;
 800741c:	e000      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800741e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007430:	7bfb      	ldrb	r3, [r7, #15]
}
 8007432:	4618      	mov	r0, r3
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
	...

0800743c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800743c:	b480      	push	{r7}
 800743e:	b085      	sub	sp, #20
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	4a34      	ldr	r2, [pc, #208]	; (8007520 <TIM_Base_SetConfig+0xe4>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d00f      	beq.n	8007474 <TIM_Base_SetConfig+0x38>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800745a:	d00b      	beq.n	8007474 <TIM_Base_SetConfig+0x38>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4a31      	ldr	r2, [pc, #196]	; (8007524 <TIM_Base_SetConfig+0xe8>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d007      	beq.n	8007474 <TIM_Base_SetConfig+0x38>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a30      	ldr	r2, [pc, #192]	; (8007528 <TIM_Base_SetConfig+0xec>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d003      	beq.n	8007474 <TIM_Base_SetConfig+0x38>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a2f      	ldr	r2, [pc, #188]	; (800752c <TIM_Base_SetConfig+0xf0>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d108      	bne.n	8007486 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800747a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	68fa      	ldr	r2, [r7, #12]
 8007482:	4313      	orrs	r3, r2
 8007484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4a25      	ldr	r2, [pc, #148]	; (8007520 <TIM_Base_SetConfig+0xe4>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d01b      	beq.n	80074c6 <TIM_Base_SetConfig+0x8a>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007494:	d017      	beq.n	80074c6 <TIM_Base_SetConfig+0x8a>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4a22      	ldr	r2, [pc, #136]	; (8007524 <TIM_Base_SetConfig+0xe8>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d013      	beq.n	80074c6 <TIM_Base_SetConfig+0x8a>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4a21      	ldr	r2, [pc, #132]	; (8007528 <TIM_Base_SetConfig+0xec>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d00f      	beq.n	80074c6 <TIM_Base_SetConfig+0x8a>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4a20      	ldr	r2, [pc, #128]	; (800752c <TIM_Base_SetConfig+0xf0>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d00b      	beq.n	80074c6 <TIM_Base_SetConfig+0x8a>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a1f      	ldr	r2, [pc, #124]	; (8007530 <TIM_Base_SetConfig+0xf4>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d007      	beq.n	80074c6 <TIM_Base_SetConfig+0x8a>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a1e      	ldr	r2, [pc, #120]	; (8007534 <TIM_Base_SetConfig+0xf8>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d003      	beq.n	80074c6 <TIM_Base_SetConfig+0x8a>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a1d      	ldr	r2, [pc, #116]	; (8007538 <TIM_Base_SetConfig+0xfc>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d108      	bne.n	80074d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	68fa      	ldr	r2, [r7, #12]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	695b      	ldr	r3, [r3, #20]
 80074e2:	4313      	orrs	r3, r2
 80074e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	68fa      	ldr	r2, [r7, #12]
 80074ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	689a      	ldr	r2, [r3, #8]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a08      	ldr	r2, [pc, #32]	; (8007520 <TIM_Base_SetConfig+0xe4>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d103      	bne.n	800750c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	691a      	ldr	r2, [r3, #16]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2201      	movs	r2, #1
 8007510:	615a      	str	r2, [r3, #20]
}
 8007512:	bf00      	nop
 8007514:	3714      	adds	r7, #20
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr
 800751e:	bf00      	nop
 8007520:	40010000 	.word	0x40010000
 8007524:	40000400 	.word	0x40000400
 8007528:	40000800 	.word	0x40000800
 800752c:	40000c00 	.word	0x40000c00
 8007530:	40014000 	.word	0x40014000
 8007534:	40014400 	.word	0x40014400
 8007538:	40014800 	.word	0x40014800

0800753c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800753c:	b480      	push	{r7}
 800753e:	b087      	sub	sp, #28
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6a1b      	ldr	r3, [r3, #32]
 800754a:	f023 0201 	bic.w	r2, r3, #1
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a1b      	ldr	r3, [r3, #32]
 8007556:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800756a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f023 0303 	bic.w	r3, r3, #3
 8007572:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	68fa      	ldr	r2, [r7, #12]
 800757a:	4313      	orrs	r3, r2
 800757c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	f023 0302 	bic.w	r3, r3, #2
 8007584:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	697a      	ldr	r2, [r7, #20]
 800758c:	4313      	orrs	r3, r2
 800758e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4a1c      	ldr	r2, [pc, #112]	; (8007604 <TIM_OC1_SetConfig+0xc8>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d10c      	bne.n	80075b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	f023 0308 	bic.w	r3, r3, #8
 800759e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	697a      	ldr	r2, [r7, #20]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f023 0304 	bic.w	r3, r3, #4
 80075b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4a13      	ldr	r2, [pc, #76]	; (8007604 <TIM_OC1_SetConfig+0xc8>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d111      	bne.n	80075de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80075c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	695b      	ldr	r3, [r3, #20]
 80075ce:	693a      	ldr	r2, [r7, #16]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	699b      	ldr	r3, [r3, #24]
 80075d8:	693a      	ldr	r2, [r7, #16]
 80075da:	4313      	orrs	r3, r2
 80075dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	693a      	ldr	r2, [r7, #16]
 80075e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	68fa      	ldr	r2, [r7, #12]
 80075e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	685a      	ldr	r2, [r3, #4]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	697a      	ldr	r2, [r7, #20]
 80075f6:	621a      	str	r2, [r3, #32]
}
 80075f8:	bf00      	nop
 80075fa:	371c      	adds	r7, #28
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr
 8007604:	40010000 	.word	0x40010000

08007608 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007608:	b480      	push	{r7}
 800760a:	b087      	sub	sp, #28
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a1b      	ldr	r3, [r3, #32]
 8007616:	f023 0210 	bic.w	r2, r3, #16
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a1b      	ldr	r3, [r3, #32]
 8007622:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	699b      	ldr	r3, [r3, #24]
 800762e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800763e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	021b      	lsls	r3, r3, #8
 8007646:	68fa      	ldr	r2, [r7, #12]
 8007648:	4313      	orrs	r3, r2
 800764a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	f023 0320 	bic.w	r3, r3, #32
 8007652:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	011b      	lsls	r3, r3, #4
 800765a:	697a      	ldr	r2, [r7, #20]
 800765c:	4313      	orrs	r3, r2
 800765e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	4a1e      	ldr	r2, [pc, #120]	; (80076dc <TIM_OC2_SetConfig+0xd4>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d10d      	bne.n	8007684 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800766e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	011b      	lsls	r3, r3, #4
 8007676:	697a      	ldr	r2, [r7, #20]
 8007678:	4313      	orrs	r3, r2
 800767a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007682:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	4a15      	ldr	r2, [pc, #84]	; (80076dc <TIM_OC2_SetConfig+0xd4>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d113      	bne.n	80076b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007692:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800769a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	695b      	ldr	r3, [r3, #20]
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	693a      	ldr	r2, [r7, #16]
 80076a4:	4313      	orrs	r3, r2
 80076a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	699b      	ldr	r3, [r3, #24]
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	693a      	ldr	r2, [r7, #16]
 80076b0:	4313      	orrs	r3, r2
 80076b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	693a      	ldr	r2, [r7, #16]
 80076b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	68fa      	ldr	r2, [r7, #12]
 80076be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	685a      	ldr	r2, [r3, #4]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	697a      	ldr	r2, [r7, #20]
 80076cc:	621a      	str	r2, [r3, #32]
}
 80076ce:	bf00      	nop
 80076d0:	371c      	adds	r7, #28
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop
 80076dc:	40010000 	.word	0x40010000

080076e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b087      	sub	sp, #28
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a1b      	ldr	r3, [r3, #32]
 80076ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a1b      	ldr	r3, [r3, #32]
 80076fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	69db      	ldr	r3, [r3, #28]
 8007706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800770e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f023 0303 	bic.w	r3, r3, #3
 8007716:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	4313      	orrs	r3, r2
 8007720:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007728:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	021b      	lsls	r3, r3, #8
 8007730:	697a      	ldr	r2, [r7, #20]
 8007732:	4313      	orrs	r3, r2
 8007734:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a1d      	ldr	r2, [pc, #116]	; (80077b0 <TIM_OC3_SetConfig+0xd0>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d10d      	bne.n	800775a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007744:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	021b      	lsls	r3, r3, #8
 800774c:	697a      	ldr	r2, [r7, #20]
 800774e:	4313      	orrs	r3, r2
 8007750:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007758:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a14      	ldr	r2, [pc, #80]	; (80077b0 <TIM_OC3_SetConfig+0xd0>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d113      	bne.n	800778a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007768:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007770:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	695b      	ldr	r3, [r3, #20]
 8007776:	011b      	lsls	r3, r3, #4
 8007778:	693a      	ldr	r2, [r7, #16]
 800777a:	4313      	orrs	r3, r2
 800777c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	011b      	lsls	r3, r3, #4
 8007784:	693a      	ldr	r2, [r7, #16]
 8007786:	4313      	orrs	r3, r2
 8007788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	693a      	ldr	r2, [r7, #16]
 800778e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	685a      	ldr	r2, [r3, #4]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	697a      	ldr	r2, [r7, #20]
 80077a2:	621a      	str	r2, [r3, #32]
}
 80077a4:	bf00      	nop
 80077a6:	371c      	adds	r7, #28
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr
 80077b0:	40010000 	.word	0x40010000

080077b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a1b      	ldr	r3, [r3, #32]
 80077c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a1b      	ldr	r3, [r3, #32]
 80077ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	69db      	ldr	r3, [r3, #28]
 80077da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	021b      	lsls	r3, r3, #8
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	031b      	lsls	r3, r3, #12
 8007806:	693a      	ldr	r2, [r7, #16]
 8007808:	4313      	orrs	r3, r2
 800780a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a10      	ldr	r2, [pc, #64]	; (8007850 <TIM_OC4_SetConfig+0x9c>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d109      	bne.n	8007828 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800781a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	695b      	ldr	r3, [r3, #20]
 8007820:	019b      	lsls	r3, r3, #6
 8007822:	697a      	ldr	r2, [r7, #20]
 8007824:	4313      	orrs	r3, r2
 8007826:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	68fa      	ldr	r2, [r7, #12]
 8007832:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	685a      	ldr	r2, [r3, #4]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	693a      	ldr	r2, [r7, #16]
 8007840:	621a      	str	r2, [r3, #32]
}
 8007842:	bf00      	nop
 8007844:	371c      	adds	r7, #28
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr
 800784e:	bf00      	nop
 8007850:	40010000 	.word	0x40010000

08007854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007854:	b480      	push	{r7}
 8007856:	b087      	sub	sp, #28
 8007858:	af00      	add	r7, sp, #0
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	60b9      	str	r1, [r7, #8]
 800785e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6a1b      	ldr	r3, [r3, #32]
 8007864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6a1b      	ldr	r3, [r3, #32]
 800786a:	f023 0201 	bic.w	r2, r3, #1
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800787e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	011b      	lsls	r3, r3, #4
 8007884:	693a      	ldr	r2, [r7, #16]
 8007886:	4313      	orrs	r3, r2
 8007888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	f023 030a 	bic.w	r3, r3, #10
 8007890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007892:	697a      	ldr	r2, [r7, #20]
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	4313      	orrs	r3, r2
 8007898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	697a      	ldr	r2, [r7, #20]
 80078a4:	621a      	str	r2, [r3, #32]
}
 80078a6:	bf00      	nop
 80078a8:	371c      	adds	r7, #28
 80078aa:	46bd      	mov	sp, r7
 80078ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b0:	4770      	bx	lr

080078b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078b2:	b480      	push	{r7}
 80078b4:	b087      	sub	sp, #28
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	60f8      	str	r0, [r7, #12]
 80078ba:	60b9      	str	r1, [r7, #8]
 80078bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	f023 0210 	bic.w	r2, r3, #16
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	6a1b      	ldr	r3, [r3, #32]
 80078d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	031b      	lsls	r3, r3, #12
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80078ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	011b      	lsls	r3, r3, #4
 80078f4:	693a      	ldr	r2, [r7, #16]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	697a      	ldr	r2, [r7, #20]
 80078fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	693a      	ldr	r2, [r7, #16]
 8007904:	621a      	str	r2, [r3, #32]
}
 8007906:	bf00      	nop
 8007908:	371c      	adds	r7, #28
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr

08007912 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007912:	b480      	push	{r7}
 8007914:	b085      	sub	sp, #20
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
 800791a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007928:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800792a:	683a      	ldr	r2, [r7, #0]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	4313      	orrs	r3, r2
 8007930:	f043 0307 	orr.w	r3, r3, #7
 8007934:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	609a      	str	r2, [r3, #8]
}
 800793c:	bf00      	nop
 800793e:	3714      	adds	r7, #20
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007948:	b480      	push	{r7}
 800794a:	b087      	sub	sp, #28
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
 8007954:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007962:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	021a      	lsls	r2, r3, #8
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	431a      	orrs	r2, r3
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	4313      	orrs	r3, r2
 8007970:	697a      	ldr	r2, [r7, #20]
 8007972:	4313      	orrs	r3, r2
 8007974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	697a      	ldr	r2, [r7, #20]
 800797a:	609a      	str	r2, [r3, #8]
}
 800797c:	bf00      	nop
 800797e:	371c      	adds	r7, #28
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr

08007988 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007988:	b480      	push	{r7}
 800798a:	b087      	sub	sp, #28
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	f003 031f 	and.w	r3, r3, #31
 800799a:	2201      	movs	r2, #1
 800799c:	fa02 f303 	lsl.w	r3, r2, r3
 80079a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	6a1a      	ldr	r2, [r3, #32]
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	43db      	mvns	r3, r3
 80079aa:	401a      	ands	r2, r3
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6a1a      	ldr	r2, [r3, #32]
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	f003 031f 	and.w	r3, r3, #31
 80079ba:	6879      	ldr	r1, [r7, #4]
 80079bc:	fa01 f303 	lsl.w	r3, r1, r3
 80079c0:	431a      	orrs	r2, r3
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	621a      	str	r2, [r3, #32]
}
 80079c6:	bf00      	nop
 80079c8:	371c      	adds	r7, #28
 80079ca:	46bd      	mov	sp, r7
 80079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d0:	4770      	bx	lr
	...

080079d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b085      	sub	sp, #20
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d101      	bne.n	80079ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079e8:	2302      	movs	r3, #2
 80079ea:	e050      	b.n	8007a8e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2201      	movs	r2, #1
 80079f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2202      	movs	r2, #2
 80079f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	68fa      	ldr	r2, [r7, #12]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68fa      	ldr	r2, [r7, #12]
 8007a24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a1c      	ldr	r2, [pc, #112]	; (8007a9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d018      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a38:	d013      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a18      	ldr	r2, [pc, #96]	; (8007aa0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d00e      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a16      	ldr	r2, [pc, #88]	; (8007aa4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d009      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a15      	ldr	r2, [pc, #84]	; (8007aa8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d004      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a13      	ldr	r2, [pc, #76]	; (8007aac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d10c      	bne.n	8007a7c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	68ba      	ldr	r2, [r7, #8]
 8007a70:	4313      	orrs	r3, r2
 8007a72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68ba      	ldr	r2, [r7, #8]
 8007a7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	40010000 	.word	0x40010000
 8007aa0:	40000400 	.word	0x40000400
 8007aa4:	40000800 	.word	0x40000800
 8007aa8:	40000c00 	.word	0x40000c00
 8007aac:	40014000 	.word	0x40014000

08007ab0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ab0:	b084      	sub	sp, #16
 8007ab2:	b580      	push	{r7, lr}
 8007ab4:	b084      	sub	sp, #16
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
 8007aba:	f107 001c 	add.w	r0, r7, #28
 8007abe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d122      	bne.n	8007b0e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007acc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007adc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007af0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	d105      	bne.n	8007b02 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	68db      	ldr	r3, [r3, #12]
 8007afa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f001 fbee 	bl	80092e4 <USB_CoreReset>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	73fb      	strb	r3, [r7, #15]
 8007b0c:	e01a      	b.n	8007b44 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f001 fbe2 	bl	80092e4 <USB_CoreReset>
 8007b20:	4603      	mov	r3, r0
 8007b22:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007b24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d106      	bne.n	8007b38 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b2e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	639a      	str	r2, [r3, #56]	; 0x38
 8007b36:	e005      	b.n	8007b44 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b3c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d10b      	bne.n	8007b62 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	f043 0206 	orr.w	r2, r3, #6
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	f043 0220 	orr.w	r2, r3, #32
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3710      	adds	r7, #16
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b6e:	b004      	add	sp, #16
 8007b70:	4770      	bx	lr
	...

08007b74 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b087      	sub	sp, #28
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	4613      	mov	r3, r2
 8007b80:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007b82:	79fb      	ldrb	r3, [r7, #7]
 8007b84:	2b02      	cmp	r3, #2
 8007b86:	d165      	bne.n	8007c54 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	4a41      	ldr	r2, [pc, #260]	; (8007c90 <USB_SetTurnaroundTime+0x11c>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d906      	bls.n	8007b9e <USB_SetTurnaroundTime+0x2a>
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	4a40      	ldr	r2, [pc, #256]	; (8007c94 <USB_SetTurnaroundTime+0x120>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d202      	bcs.n	8007b9e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007b98:	230f      	movs	r3, #15
 8007b9a:	617b      	str	r3, [r7, #20]
 8007b9c:	e062      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	4a3c      	ldr	r2, [pc, #240]	; (8007c94 <USB_SetTurnaroundTime+0x120>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d306      	bcc.n	8007bb4 <USB_SetTurnaroundTime+0x40>
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	4a3b      	ldr	r2, [pc, #236]	; (8007c98 <USB_SetTurnaroundTime+0x124>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d202      	bcs.n	8007bb4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007bae:	230e      	movs	r3, #14
 8007bb0:	617b      	str	r3, [r7, #20]
 8007bb2:	e057      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	4a38      	ldr	r2, [pc, #224]	; (8007c98 <USB_SetTurnaroundTime+0x124>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d306      	bcc.n	8007bca <USB_SetTurnaroundTime+0x56>
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	4a37      	ldr	r2, [pc, #220]	; (8007c9c <USB_SetTurnaroundTime+0x128>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d202      	bcs.n	8007bca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007bc4:	230d      	movs	r3, #13
 8007bc6:	617b      	str	r3, [r7, #20]
 8007bc8:	e04c      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	4a33      	ldr	r2, [pc, #204]	; (8007c9c <USB_SetTurnaroundTime+0x128>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d306      	bcc.n	8007be0 <USB_SetTurnaroundTime+0x6c>
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	4a32      	ldr	r2, [pc, #200]	; (8007ca0 <USB_SetTurnaroundTime+0x12c>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d802      	bhi.n	8007be0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007bda:	230c      	movs	r3, #12
 8007bdc:	617b      	str	r3, [r7, #20]
 8007bde:	e041      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	4a2f      	ldr	r2, [pc, #188]	; (8007ca0 <USB_SetTurnaroundTime+0x12c>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d906      	bls.n	8007bf6 <USB_SetTurnaroundTime+0x82>
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	4a2e      	ldr	r2, [pc, #184]	; (8007ca4 <USB_SetTurnaroundTime+0x130>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d802      	bhi.n	8007bf6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007bf0:	230b      	movs	r3, #11
 8007bf2:	617b      	str	r3, [r7, #20]
 8007bf4:	e036      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	4a2a      	ldr	r2, [pc, #168]	; (8007ca4 <USB_SetTurnaroundTime+0x130>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d906      	bls.n	8007c0c <USB_SetTurnaroundTime+0x98>
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	4a29      	ldr	r2, [pc, #164]	; (8007ca8 <USB_SetTurnaroundTime+0x134>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d802      	bhi.n	8007c0c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007c06:	230a      	movs	r3, #10
 8007c08:	617b      	str	r3, [r7, #20]
 8007c0a:	e02b      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	4a26      	ldr	r2, [pc, #152]	; (8007ca8 <USB_SetTurnaroundTime+0x134>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d906      	bls.n	8007c22 <USB_SetTurnaroundTime+0xae>
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	4a25      	ldr	r2, [pc, #148]	; (8007cac <USB_SetTurnaroundTime+0x138>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d202      	bcs.n	8007c22 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007c1c:	2309      	movs	r3, #9
 8007c1e:	617b      	str	r3, [r7, #20]
 8007c20:	e020      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	4a21      	ldr	r2, [pc, #132]	; (8007cac <USB_SetTurnaroundTime+0x138>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d306      	bcc.n	8007c38 <USB_SetTurnaroundTime+0xc4>
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	4a20      	ldr	r2, [pc, #128]	; (8007cb0 <USB_SetTurnaroundTime+0x13c>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d802      	bhi.n	8007c38 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007c32:	2308      	movs	r3, #8
 8007c34:	617b      	str	r3, [r7, #20]
 8007c36:	e015      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	4a1d      	ldr	r2, [pc, #116]	; (8007cb0 <USB_SetTurnaroundTime+0x13c>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d906      	bls.n	8007c4e <USB_SetTurnaroundTime+0xda>
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	4a1c      	ldr	r2, [pc, #112]	; (8007cb4 <USB_SetTurnaroundTime+0x140>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d202      	bcs.n	8007c4e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007c48:	2307      	movs	r3, #7
 8007c4a:	617b      	str	r3, [r7, #20]
 8007c4c:	e00a      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007c4e:	2306      	movs	r3, #6
 8007c50:	617b      	str	r3, [r7, #20]
 8007c52:	e007      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007c54:	79fb      	ldrb	r3, [r7, #7]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d102      	bne.n	8007c60 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007c5a:	2309      	movs	r3, #9
 8007c5c:	617b      	str	r3, [r7, #20]
 8007c5e:	e001      	b.n	8007c64 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007c60:	2309      	movs	r3, #9
 8007c62:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	68da      	ldr	r2, [r3, #12]
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	029b      	lsls	r3, r3, #10
 8007c78:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007c7c:	431a      	orrs	r2, r3
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007c82:	2300      	movs	r3, #0
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	371c      	adds	r7, #28
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr
 8007c90:	00d8acbf 	.word	0x00d8acbf
 8007c94:	00e4e1c0 	.word	0x00e4e1c0
 8007c98:	00f42400 	.word	0x00f42400
 8007c9c:	01067380 	.word	0x01067380
 8007ca0:	011a499f 	.word	0x011a499f
 8007ca4:	01312cff 	.word	0x01312cff
 8007ca8:	014ca43f 	.word	0x014ca43f
 8007cac:	016e3600 	.word	0x016e3600
 8007cb0:	01a6ab1f 	.word	0x01a6ab1f
 8007cb4:	01e84800 	.word	0x01e84800

08007cb8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	f043 0201 	orr.w	r2, r3, #1
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007ccc:	2300      	movs	r3, #0
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	370c      	adds	r7, #12
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr

08007cda <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cda:	b480      	push	{r7}
 8007cdc:	b083      	sub	sp, #12
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	f023 0201 	bic.w	r2, r3, #1
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b084      	sub	sp, #16
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	460b      	mov	r3, r1
 8007d06:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d18:	78fb      	ldrb	r3, [r7, #3]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d115      	bne.n	8007d4a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	68db      	ldr	r3, [r3, #12]
 8007d22:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d2a:	2001      	movs	r0, #1
 8007d2c:	f7fb fe54 	bl	80039d8 <HAL_Delay>
      ms++;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	3301      	adds	r3, #1
 8007d34:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f001 fa45 	bl	80091c6 <USB_GetMode>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d01e      	beq.n	8007d80 <USB_SetCurrentMode+0x84>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2b31      	cmp	r3, #49	; 0x31
 8007d46:	d9f0      	bls.n	8007d2a <USB_SetCurrentMode+0x2e>
 8007d48:	e01a      	b.n	8007d80 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d4a:	78fb      	ldrb	r3, [r7, #3]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d115      	bne.n	8007d7c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	68db      	ldr	r3, [r3, #12]
 8007d54:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007d5c:	2001      	movs	r0, #1
 8007d5e:	f7fb fe3b 	bl	80039d8 <HAL_Delay>
      ms++;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	3301      	adds	r3, #1
 8007d66:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f001 fa2c 	bl	80091c6 <USB_GetMode>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d005      	beq.n	8007d80 <USB_SetCurrentMode+0x84>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2b31      	cmp	r3, #49	; 0x31
 8007d78:	d9f0      	bls.n	8007d5c <USB_SetCurrentMode+0x60>
 8007d7a:	e001      	b.n	8007d80 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e005      	b.n	8007d8c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2b32      	cmp	r3, #50	; 0x32
 8007d84:	d101      	bne.n	8007d8a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e000      	b.n	8007d8c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007d8a:	2300      	movs	r3, #0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3710      	adds	r7, #16
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d94:	b084      	sub	sp, #16
 8007d96:	b580      	push	{r7, lr}
 8007d98:	b086      	sub	sp, #24
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
 8007d9e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007da2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007da6:	2300      	movs	r3, #0
 8007da8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007dae:	2300      	movs	r3, #0
 8007db0:	613b      	str	r3, [r7, #16]
 8007db2:	e009      	b.n	8007dc8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007db4:	687a      	ldr	r2, [r7, #4]
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	3340      	adds	r3, #64	; 0x40
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	4413      	add	r3, r2
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	613b      	str	r3, [r7, #16]
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	2b0e      	cmp	r3, #14
 8007dcc:	d9f2      	bls.n	8007db4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007dce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d11c      	bne.n	8007e0e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007de2:	f043 0302 	orr.w	r3, r3, #2
 8007de6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007df8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e04:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	639a      	str	r2, [r3, #56]	; 0x38
 8007e0c:	e00b      	b.n	8007e26 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e12:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e1e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	2300      	movs	r3, #0
 8007e30:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e38:	4619      	mov	r1, r3
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e40:	461a      	mov	r2, r3
 8007e42:	680b      	ldr	r3, [r1, #0]
 8007e44:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d10c      	bne.n	8007e66 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d104      	bne.n	8007e5c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007e52:	2100      	movs	r1, #0
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 f965 	bl	8008124 <USB_SetDevSpeed>
 8007e5a:	e008      	b.n	8007e6e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007e5c:	2101      	movs	r1, #1
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 f960 	bl	8008124 <USB_SetDevSpeed>
 8007e64:	e003      	b.n	8007e6e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007e66:	2103      	movs	r1, #3
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 f95b 	bl	8008124 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e6e:	2110      	movs	r1, #16
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 f8f3 	bl	800805c <USB_FlushTxFifo>
 8007e76:	4603      	mov	r3, r0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d001      	beq.n	8007e80 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 f91f 	bl	80080c4 <USB_FlushRxFifo>
 8007e86:	4603      	mov	r3, r0
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d001      	beq.n	8007e90 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e96:	461a      	mov	r2, r3
 8007e98:	2300      	movs	r3, #0
 8007e9a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007eae:	461a      	mov	r2, r3
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	613b      	str	r3, [r7, #16]
 8007eb8:	e043      	b.n	8007f42 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	015a      	lsls	r2, r3, #5
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	4413      	add	r3, r2
 8007ec2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ecc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ed0:	d118      	bne.n	8007f04 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d10a      	bne.n	8007eee <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	015a      	lsls	r2, r3, #5
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	4413      	add	r3, r2
 8007ee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007eea:	6013      	str	r3, [r2, #0]
 8007eec:	e013      	b.n	8007f16 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	015a      	lsls	r2, r3, #5
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007efa:	461a      	mov	r2, r3
 8007efc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007f00:	6013      	str	r3, [r2, #0]
 8007f02:	e008      	b.n	8007f16 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	015a      	lsls	r2, r3, #5
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	4413      	add	r3, r2
 8007f0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f10:	461a      	mov	r2, r3
 8007f12:	2300      	movs	r3, #0
 8007f14:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	015a      	lsls	r2, r3, #5
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f22:	461a      	mov	r2, r3
 8007f24:	2300      	movs	r3, #0
 8007f26:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	015a      	lsls	r2, r3, #5
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	4413      	add	r3, r2
 8007f30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f34:	461a      	mov	r2, r3
 8007f36:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007f3a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	3301      	adds	r3, #1
 8007f40:	613b      	str	r3, [r7, #16]
 8007f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f44:	693a      	ldr	r2, [r7, #16]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d3b7      	bcc.n	8007eba <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	613b      	str	r3, [r7, #16]
 8007f4e:	e043      	b.n	8007fd8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	015a      	lsls	r2, r3, #5
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	4413      	add	r3, r2
 8007f58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f66:	d118      	bne.n	8007f9a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d10a      	bne.n	8007f84 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	015a      	lsls	r2, r3, #5
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	4413      	add	r3, r2
 8007f76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007f80:	6013      	str	r3, [r2, #0]
 8007f82:	e013      	b.n	8007fac <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	015a      	lsls	r2, r3, #5
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	4413      	add	r3, r2
 8007f8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f90:	461a      	mov	r2, r3
 8007f92:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007f96:	6013      	str	r3, [r2, #0]
 8007f98:	e008      	b.n	8007fac <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	015a      	lsls	r2, r3, #5
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	4413      	add	r3, r2
 8007fa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	2300      	movs	r3, #0
 8007faa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	015a      	lsls	r2, r3, #5
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	4413      	add	r3, r2
 8007fb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fb8:	461a      	mov	r2, r3
 8007fba:	2300      	movs	r3, #0
 8007fbc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	015a      	lsls	r2, r3, #5
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	4413      	add	r3, r2
 8007fc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fca:	461a      	mov	r2, r3
 8007fcc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007fd0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fd2:	693b      	ldr	r3, [r7, #16]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	613b      	str	r3, [r7, #16]
 8007fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fda:	693a      	ldr	r2, [r7, #16]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d3b7      	bcc.n	8007f50 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fe6:	691b      	ldr	r3, [r3, #16]
 8007fe8:	68fa      	ldr	r2, [r7, #12]
 8007fea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007fee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ff2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008000:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008004:	2b00      	cmp	r3, #0
 8008006:	d105      	bne.n	8008014 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	699b      	ldr	r3, [r3, #24]
 800800c:	f043 0210 	orr.w	r2, r3, #16
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	699a      	ldr	r2, [r3, #24]
 8008018:	4b0f      	ldr	r3, [pc, #60]	; (8008058 <USB_DevInit+0x2c4>)
 800801a:	4313      	orrs	r3, r2
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008022:	2b00      	cmp	r3, #0
 8008024:	d005      	beq.n	8008032 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	699b      	ldr	r3, [r3, #24]
 800802a:	f043 0208 	orr.w	r2, r3, #8
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008032:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008034:	2b01      	cmp	r3, #1
 8008036:	d107      	bne.n	8008048 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	699b      	ldr	r3, [r3, #24]
 800803c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008040:	f043 0304 	orr.w	r3, r3, #4
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008048:	7dfb      	ldrb	r3, [r7, #23]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3718      	adds	r7, #24
 800804e:	46bd      	mov	sp, r7
 8008050:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008054:	b004      	add	sp, #16
 8008056:	4770      	bx	lr
 8008058:	803c3800 	.word	0x803c3800

0800805c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008066:	2300      	movs	r3, #0
 8008068:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	3301      	adds	r3, #1
 800806e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	4a13      	ldr	r2, [pc, #76]	; (80080c0 <USB_FlushTxFifo+0x64>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d901      	bls.n	800807c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008078:	2303      	movs	r3, #3
 800807a:	e01b      	b.n	80080b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	691b      	ldr	r3, [r3, #16]
 8008080:	2b00      	cmp	r3, #0
 8008082:	daf2      	bge.n	800806a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008084:	2300      	movs	r3, #0
 8008086:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	019b      	lsls	r3, r3, #6
 800808c:	f043 0220 	orr.w	r2, r3, #32
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	3301      	adds	r3, #1
 8008098:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	4a08      	ldr	r2, [pc, #32]	; (80080c0 <USB_FlushTxFifo+0x64>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d901      	bls.n	80080a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80080a2:	2303      	movs	r3, #3
 80080a4:	e006      	b.n	80080b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	691b      	ldr	r3, [r3, #16]
 80080aa:	f003 0320 	and.w	r3, r3, #32
 80080ae:	2b20      	cmp	r3, #32
 80080b0:	d0f0      	beq.n	8008094 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80080b2:	2300      	movs	r3, #0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3714      	adds	r7, #20
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr
 80080c0:	00030d40 	.word	0x00030d40

080080c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b085      	sub	sp, #20
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080cc:	2300      	movs	r3, #0
 80080ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	3301      	adds	r3, #1
 80080d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	4a11      	ldr	r2, [pc, #68]	; (8008120 <USB_FlushRxFifo+0x5c>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d901      	bls.n	80080e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e018      	b.n	8008114 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	daf2      	bge.n	80080d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80080ea:	2300      	movs	r3, #0
 80080ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2210      	movs	r2, #16
 80080f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	3301      	adds	r3, #1
 80080f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	4a08      	ldr	r2, [pc, #32]	; (8008120 <USB_FlushRxFifo+0x5c>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d901      	bls.n	8008106 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008102:	2303      	movs	r3, #3
 8008104:	e006      	b.n	8008114 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	691b      	ldr	r3, [r3, #16]
 800810a:	f003 0310 	and.w	r3, r3, #16
 800810e:	2b10      	cmp	r3, #16
 8008110:	d0f0      	beq.n	80080f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008112:	2300      	movs	r3, #0
}
 8008114:	4618      	mov	r0, r3
 8008116:	3714      	adds	r7, #20
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr
 8008120:	00030d40 	.word	0x00030d40

08008124 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008124:	b480      	push	{r7}
 8008126:	b085      	sub	sp, #20
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	460b      	mov	r3, r1
 800812e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800813a:	681a      	ldr	r2, [r3, #0]
 800813c:	78fb      	ldrb	r3, [r7, #3]
 800813e:	68f9      	ldr	r1, [r7, #12]
 8008140:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008144:	4313      	orrs	r3, r2
 8008146:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr

08008156 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008156:	b480      	push	{r7}
 8008158:	b087      	sub	sp, #28
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	f003 0306 	and.w	r3, r3, #6
 800816e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d102      	bne.n	800817c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008176:	2300      	movs	r3, #0
 8008178:	75fb      	strb	r3, [r7, #23]
 800817a:	e00a      	b.n	8008192 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2b02      	cmp	r3, #2
 8008180:	d002      	beq.n	8008188 <USB_GetDevSpeed+0x32>
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2b06      	cmp	r3, #6
 8008186:	d102      	bne.n	800818e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008188:	2302      	movs	r3, #2
 800818a:	75fb      	strb	r3, [r7, #23]
 800818c:	e001      	b.n	8008192 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800818e:	230f      	movs	r3, #15
 8008190:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008192:	7dfb      	ldrb	r3, [r7, #23]
}
 8008194:	4618      	mov	r0, r3
 8008196:	371c      	adds	r7, #28
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr

080081a0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b085      	sub	sp, #20
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	781b      	ldrb	r3, [r3, #0]
 80081b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	785b      	ldrb	r3, [r3, #1]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d13a      	bne.n	8008232 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081c2:	69da      	ldr	r2, [r3, #28]
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	f003 030f 	and.w	r3, r3, #15
 80081cc:	2101      	movs	r1, #1
 80081ce:	fa01 f303 	lsl.w	r3, r1, r3
 80081d2:	b29b      	uxth	r3, r3
 80081d4:	68f9      	ldr	r1, [r7, #12]
 80081d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80081da:	4313      	orrs	r3, r2
 80081dc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	015a      	lsls	r2, r3, #5
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	4413      	add	r3, r2
 80081e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d155      	bne.n	80082a0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	015a      	lsls	r2, r3, #5
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	4413      	add	r3, r2
 80081fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	68db      	ldr	r3, [r3, #12]
 8008206:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	791b      	ldrb	r3, [r3, #4]
 800820e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008210:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	059b      	lsls	r3, r3, #22
 8008216:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008218:	4313      	orrs	r3, r2
 800821a:	68ba      	ldr	r2, [r7, #8]
 800821c:	0151      	lsls	r1, r2, #5
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	440a      	add	r2, r1
 8008222:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800822a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800822e:	6013      	str	r3, [r2, #0]
 8008230:	e036      	b.n	80082a0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008238:	69da      	ldr	r2, [r3, #28]
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	f003 030f 	and.w	r3, r3, #15
 8008242:	2101      	movs	r1, #1
 8008244:	fa01 f303 	lsl.w	r3, r1, r3
 8008248:	041b      	lsls	r3, r3, #16
 800824a:	68f9      	ldr	r1, [r7, #12]
 800824c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008250:	4313      	orrs	r3, r2
 8008252:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	015a      	lsls	r2, r3, #5
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	4413      	add	r3, r2
 800825c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008266:	2b00      	cmp	r3, #0
 8008268:	d11a      	bne.n	80082a0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	015a      	lsls	r2, r3, #5
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	4413      	add	r3, r2
 8008272:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	791b      	ldrb	r3, [r3, #4]
 8008284:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008286:	430b      	orrs	r3, r1
 8008288:	4313      	orrs	r3, r2
 800828a:	68ba      	ldr	r2, [r7, #8]
 800828c:	0151      	lsls	r1, r2, #5
 800828e:	68fa      	ldr	r2, [r7, #12]
 8008290:	440a      	add	r2, r1
 8008292:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008296:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800829a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800829e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3714      	adds	r7, #20
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
	...

080082b0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b085      	sub	sp, #20
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	785b      	ldrb	r3, [r3, #1]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d161      	bne.n	8008390 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	015a      	lsls	r2, r3, #5
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	4413      	add	r3, r2
 80082d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80082de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80082e2:	d11f      	bne.n	8008324 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	015a      	lsls	r2, r3, #5
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	4413      	add	r3, r2
 80082ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68ba      	ldr	r2, [r7, #8]
 80082f4:	0151      	lsls	r1, r2, #5
 80082f6:	68fa      	ldr	r2, [r7, #12]
 80082f8:	440a      	add	r2, r1
 80082fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082fe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008302:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	015a      	lsls	r2, r3, #5
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	4413      	add	r3, r2
 800830c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68ba      	ldr	r2, [r7, #8]
 8008314:	0151      	lsls	r1, r2, #5
 8008316:	68fa      	ldr	r2, [r7, #12]
 8008318:	440a      	add	r2, r1
 800831a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800831e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008322:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800832a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	781b      	ldrb	r3, [r3, #0]
 8008330:	f003 030f 	and.w	r3, r3, #15
 8008334:	2101      	movs	r1, #1
 8008336:	fa01 f303 	lsl.w	r3, r1, r3
 800833a:	b29b      	uxth	r3, r3
 800833c:	43db      	mvns	r3, r3
 800833e:	68f9      	ldr	r1, [r7, #12]
 8008340:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008344:	4013      	ands	r3, r2
 8008346:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800834e:	69da      	ldr	r2, [r3, #28]
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	f003 030f 	and.w	r3, r3, #15
 8008358:	2101      	movs	r1, #1
 800835a:	fa01 f303 	lsl.w	r3, r1, r3
 800835e:	b29b      	uxth	r3, r3
 8008360:	43db      	mvns	r3, r3
 8008362:	68f9      	ldr	r1, [r7, #12]
 8008364:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008368:	4013      	ands	r3, r2
 800836a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	015a      	lsls	r2, r3, #5
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	4413      	add	r3, r2
 8008374:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	0159      	lsls	r1, r3, #5
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	440b      	add	r3, r1
 8008382:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008386:	4619      	mov	r1, r3
 8008388:	4b35      	ldr	r3, [pc, #212]	; (8008460 <USB_DeactivateEndpoint+0x1b0>)
 800838a:	4013      	ands	r3, r2
 800838c:	600b      	str	r3, [r1, #0]
 800838e:	e060      	b.n	8008452 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	015a      	lsls	r2, r3, #5
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	4413      	add	r3, r2
 8008398:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80083a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80083a6:	d11f      	bne.n	80083e8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	015a      	lsls	r2, r3, #5
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	4413      	add	r3, r2
 80083b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	68ba      	ldr	r2, [r7, #8]
 80083b8:	0151      	lsls	r1, r2, #5
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	440a      	add	r2, r1
 80083be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80083c6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	015a      	lsls	r2, r3, #5
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	4413      	add	r3, r2
 80083d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	68ba      	ldr	r2, [r7, #8]
 80083d8:	0151      	lsls	r1, r2, #5
 80083da:	68fa      	ldr	r2, [r7, #12]
 80083dc:	440a      	add	r2, r1
 80083de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80083e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	f003 030f 	and.w	r3, r3, #15
 80083f8:	2101      	movs	r1, #1
 80083fa:	fa01 f303 	lsl.w	r3, r1, r3
 80083fe:	041b      	lsls	r3, r3, #16
 8008400:	43db      	mvns	r3, r3
 8008402:	68f9      	ldr	r1, [r7, #12]
 8008404:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008408:	4013      	ands	r3, r2
 800840a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008412:	69da      	ldr	r2, [r3, #28]
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	f003 030f 	and.w	r3, r3, #15
 800841c:	2101      	movs	r1, #1
 800841e:	fa01 f303 	lsl.w	r3, r1, r3
 8008422:	041b      	lsls	r3, r3, #16
 8008424:	43db      	mvns	r3, r3
 8008426:	68f9      	ldr	r1, [r7, #12]
 8008428:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800842c:	4013      	ands	r3, r2
 800842e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	015a      	lsls	r2, r3, #5
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	4413      	add	r3, r2
 8008438:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800843c:	681a      	ldr	r2, [r3, #0]
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	0159      	lsls	r1, r3, #5
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	440b      	add	r3, r1
 8008446:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800844a:	4619      	mov	r1, r3
 800844c:	4b05      	ldr	r3, [pc, #20]	; (8008464 <USB_DeactivateEndpoint+0x1b4>)
 800844e:	4013      	ands	r3, r2
 8008450:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008452:	2300      	movs	r3, #0
}
 8008454:	4618      	mov	r0, r3
 8008456:	3714      	adds	r7, #20
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr
 8008460:	ec337800 	.word	0xec337800
 8008464:	eff37800 	.word	0xeff37800

08008468 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b08a      	sub	sp, #40	; 0x28
 800846c:	af02      	add	r7, sp, #8
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	4613      	mov	r3, r2
 8008474:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	781b      	ldrb	r3, [r3, #0]
 800847e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	785b      	ldrb	r3, [r3, #1]
 8008484:	2b01      	cmp	r3, #1
 8008486:	f040 815c 	bne.w	8008742 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	699b      	ldr	r3, [r3, #24]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d132      	bne.n	80084f8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	015a      	lsls	r2, r3, #5
 8008496:	69fb      	ldr	r3, [r7, #28]
 8008498:	4413      	add	r3, r2
 800849a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	69ba      	ldr	r2, [r7, #24]
 80084a2:	0151      	lsls	r1, r2, #5
 80084a4:	69fa      	ldr	r2, [r7, #28]
 80084a6:	440a      	add	r2, r1
 80084a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084ac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80084b0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80084b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80084b6:	69bb      	ldr	r3, [r7, #24]
 80084b8:	015a      	lsls	r2, r3, #5
 80084ba:	69fb      	ldr	r3, [r7, #28]
 80084bc:	4413      	add	r3, r2
 80084be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084c2:	691b      	ldr	r3, [r3, #16]
 80084c4:	69ba      	ldr	r2, [r7, #24]
 80084c6:	0151      	lsls	r1, r2, #5
 80084c8:	69fa      	ldr	r2, [r7, #28]
 80084ca:	440a      	add	r2, r1
 80084cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084d6:	69bb      	ldr	r3, [r7, #24]
 80084d8:	015a      	lsls	r2, r3, #5
 80084da:	69fb      	ldr	r3, [r7, #28]
 80084dc:	4413      	add	r3, r2
 80084de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084e2:	691b      	ldr	r3, [r3, #16]
 80084e4:	69ba      	ldr	r2, [r7, #24]
 80084e6:	0151      	lsls	r1, r2, #5
 80084e8:	69fa      	ldr	r2, [r7, #28]
 80084ea:	440a      	add	r2, r1
 80084ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084f0:	0cdb      	lsrs	r3, r3, #19
 80084f2:	04db      	lsls	r3, r3, #19
 80084f4:	6113      	str	r3, [r2, #16]
 80084f6:	e074      	b.n	80085e2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084f8:	69bb      	ldr	r3, [r7, #24]
 80084fa:	015a      	lsls	r2, r3, #5
 80084fc:	69fb      	ldr	r3, [r7, #28]
 80084fe:	4413      	add	r3, r2
 8008500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	69ba      	ldr	r2, [r7, #24]
 8008508:	0151      	lsls	r1, r2, #5
 800850a:	69fa      	ldr	r2, [r7, #28]
 800850c:	440a      	add	r2, r1
 800850e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008512:	0cdb      	lsrs	r3, r3, #19
 8008514:	04db      	lsls	r3, r3, #19
 8008516:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	015a      	lsls	r2, r3, #5
 800851c:	69fb      	ldr	r3, [r7, #28]
 800851e:	4413      	add	r3, r2
 8008520:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	69ba      	ldr	r2, [r7, #24]
 8008528:	0151      	lsls	r1, r2, #5
 800852a:	69fa      	ldr	r2, [r7, #28]
 800852c:	440a      	add	r2, r1
 800852e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008532:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008536:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800853a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	015a      	lsls	r2, r3, #5
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	4413      	add	r3, r2
 8008544:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008548:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	6999      	ldr	r1, [r3, #24]
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	440b      	add	r3, r1
 8008554:	1e59      	subs	r1, r3, #1
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	68db      	ldr	r3, [r3, #12]
 800855a:	fbb1 f3f3 	udiv	r3, r1, r3
 800855e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008560:	4b9d      	ldr	r3, [pc, #628]	; (80087d8 <USB_EPStartXfer+0x370>)
 8008562:	400b      	ands	r3, r1
 8008564:	69b9      	ldr	r1, [r7, #24]
 8008566:	0148      	lsls	r0, r1, #5
 8008568:	69f9      	ldr	r1, [r7, #28]
 800856a:	4401      	add	r1, r0
 800856c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008570:	4313      	orrs	r3, r2
 8008572:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	015a      	lsls	r2, r3, #5
 8008578:	69fb      	ldr	r3, [r7, #28]
 800857a:	4413      	add	r3, r2
 800857c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008580:	691a      	ldr	r2, [r3, #16]
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	699b      	ldr	r3, [r3, #24]
 8008586:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800858a:	69b9      	ldr	r1, [r7, #24]
 800858c:	0148      	lsls	r0, r1, #5
 800858e:	69f9      	ldr	r1, [r7, #28]
 8008590:	4401      	add	r1, r0
 8008592:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008596:	4313      	orrs	r3, r2
 8008598:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	791b      	ldrb	r3, [r3, #4]
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d11f      	bne.n	80085e2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80085a2:	69bb      	ldr	r3, [r7, #24]
 80085a4:	015a      	lsls	r2, r3, #5
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	4413      	add	r3, r2
 80085aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ae:	691b      	ldr	r3, [r3, #16]
 80085b0:	69ba      	ldr	r2, [r7, #24]
 80085b2:	0151      	lsls	r1, r2, #5
 80085b4:	69fa      	ldr	r2, [r7, #28]
 80085b6:	440a      	add	r2, r1
 80085b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085bc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80085c0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80085c2:	69bb      	ldr	r3, [r7, #24]
 80085c4:	015a      	lsls	r2, r3, #5
 80085c6:	69fb      	ldr	r3, [r7, #28]
 80085c8:	4413      	add	r3, r2
 80085ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ce:	691b      	ldr	r3, [r3, #16]
 80085d0:	69ba      	ldr	r2, [r7, #24]
 80085d2:	0151      	lsls	r1, r2, #5
 80085d4:	69fa      	ldr	r2, [r7, #28]
 80085d6:	440a      	add	r2, r1
 80085d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80085e0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80085e2:	79fb      	ldrb	r3, [r7, #7]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d14b      	bne.n	8008680 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	695b      	ldr	r3, [r3, #20]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d009      	beq.n	8008604 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80085f0:	69bb      	ldr	r3, [r7, #24]
 80085f2:	015a      	lsls	r2, r3, #5
 80085f4:	69fb      	ldr	r3, [r7, #28]
 80085f6:	4413      	add	r3, r2
 80085f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085fc:	461a      	mov	r2, r3
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	695b      	ldr	r3, [r3, #20]
 8008602:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	791b      	ldrb	r3, [r3, #4]
 8008608:	2b01      	cmp	r3, #1
 800860a:	d128      	bne.n	800865e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800860c:	69fb      	ldr	r3, [r7, #28]
 800860e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008618:	2b00      	cmp	r3, #0
 800861a:	d110      	bne.n	800863e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800861c:	69bb      	ldr	r3, [r7, #24]
 800861e:	015a      	lsls	r2, r3, #5
 8008620:	69fb      	ldr	r3, [r7, #28]
 8008622:	4413      	add	r3, r2
 8008624:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	69ba      	ldr	r2, [r7, #24]
 800862c:	0151      	lsls	r1, r2, #5
 800862e:	69fa      	ldr	r2, [r7, #28]
 8008630:	440a      	add	r2, r1
 8008632:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008636:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800863a:	6013      	str	r3, [r2, #0]
 800863c:	e00f      	b.n	800865e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800863e:	69bb      	ldr	r3, [r7, #24]
 8008640:	015a      	lsls	r2, r3, #5
 8008642:	69fb      	ldr	r3, [r7, #28]
 8008644:	4413      	add	r3, r2
 8008646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	69ba      	ldr	r2, [r7, #24]
 800864e:	0151      	lsls	r1, r2, #5
 8008650:	69fa      	ldr	r2, [r7, #28]
 8008652:	440a      	add	r2, r1
 8008654:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800865c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800865e:	69bb      	ldr	r3, [r7, #24]
 8008660:	015a      	lsls	r2, r3, #5
 8008662:	69fb      	ldr	r3, [r7, #28]
 8008664:	4413      	add	r3, r2
 8008666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	69ba      	ldr	r2, [r7, #24]
 800866e:	0151      	lsls	r1, r2, #5
 8008670:	69fa      	ldr	r2, [r7, #28]
 8008672:	440a      	add	r2, r1
 8008674:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008678:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800867c:	6013      	str	r3, [r2, #0]
 800867e:	e133      	b.n	80088e8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008680:	69bb      	ldr	r3, [r7, #24]
 8008682:	015a      	lsls	r2, r3, #5
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	4413      	add	r3, r2
 8008688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	69ba      	ldr	r2, [r7, #24]
 8008690:	0151      	lsls	r1, r2, #5
 8008692:	69fa      	ldr	r2, [r7, #28]
 8008694:	440a      	add	r2, r1
 8008696:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800869a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800869e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	791b      	ldrb	r3, [r3, #4]
 80086a4:	2b01      	cmp	r3, #1
 80086a6:	d015      	beq.n	80086d4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	699b      	ldr	r3, [r3, #24]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f000 811b 	beq.w	80088e8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80086b2:	69fb      	ldr	r3, [r7, #28]
 80086b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	781b      	ldrb	r3, [r3, #0]
 80086be:	f003 030f 	and.w	r3, r3, #15
 80086c2:	2101      	movs	r1, #1
 80086c4:	fa01 f303 	lsl.w	r3, r1, r3
 80086c8:	69f9      	ldr	r1, [r7, #28]
 80086ca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80086ce:	4313      	orrs	r3, r2
 80086d0:	634b      	str	r3, [r1, #52]	; 0x34
 80086d2:	e109      	b.n	80088e8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80086d4:	69fb      	ldr	r3, [r7, #28]
 80086d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d110      	bne.n	8008706 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80086e4:	69bb      	ldr	r3, [r7, #24]
 80086e6:	015a      	lsls	r2, r3, #5
 80086e8:	69fb      	ldr	r3, [r7, #28]
 80086ea:	4413      	add	r3, r2
 80086ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	69ba      	ldr	r2, [r7, #24]
 80086f4:	0151      	lsls	r1, r2, #5
 80086f6:	69fa      	ldr	r2, [r7, #28]
 80086f8:	440a      	add	r2, r1
 80086fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008702:	6013      	str	r3, [r2, #0]
 8008704:	e00f      	b.n	8008726 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008706:	69bb      	ldr	r3, [r7, #24]
 8008708:	015a      	lsls	r2, r3, #5
 800870a:	69fb      	ldr	r3, [r7, #28]
 800870c:	4413      	add	r3, r2
 800870e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	69ba      	ldr	r2, [r7, #24]
 8008716:	0151      	lsls	r1, r2, #5
 8008718:	69fa      	ldr	r2, [r7, #28]
 800871a:	440a      	add	r2, r1
 800871c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008724:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	6919      	ldr	r1, [r3, #16]
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	781a      	ldrb	r2, [r3, #0]
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	699b      	ldr	r3, [r3, #24]
 8008732:	b298      	uxth	r0, r3
 8008734:	79fb      	ldrb	r3, [r7, #7]
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	4603      	mov	r3, r0
 800873a:	68f8      	ldr	r0, [r7, #12]
 800873c:	f000 fade 	bl	8008cfc <USB_WritePacket>
 8008740:	e0d2      	b.n	80088e8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008742:	69bb      	ldr	r3, [r7, #24]
 8008744:	015a      	lsls	r2, r3, #5
 8008746:	69fb      	ldr	r3, [r7, #28]
 8008748:	4413      	add	r3, r2
 800874a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	69ba      	ldr	r2, [r7, #24]
 8008752:	0151      	lsls	r1, r2, #5
 8008754:	69fa      	ldr	r2, [r7, #28]
 8008756:	440a      	add	r2, r1
 8008758:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800875c:	0cdb      	lsrs	r3, r3, #19
 800875e:	04db      	lsls	r3, r3, #19
 8008760:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	015a      	lsls	r2, r3, #5
 8008766:	69fb      	ldr	r3, [r7, #28]
 8008768:	4413      	add	r3, r2
 800876a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800876e:	691b      	ldr	r3, [r3, #16]
 8008770:	69ba      	ldr	r2, [r7, #24]
 8008772:	0151      	lsls	r1, r2, #5
 8008774:	69fa      	ldr	r2, [r7, #28]
 8008776:	440a      	add	r2, r1
 8008778:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800877c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008780:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008784:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	699b      	ldr	r3, [r3, #24]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d126      	bne.n	80087dc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800878e:	69bb      	ldr	r3, [r7, #24]
 8008790:	015a      	lsls	r2, r3, #5
 8008792:	69fb      	ldr	r3, [r7, #28]
 8008794:	4413      	add	r3, r2
 8008796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800879a:	691a      	ldr	r2, [r3, #16]
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	68db      	ldr	r3, [r3, #12]
 80087a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087a4:	69b9      	ldr	r1, [r7, #24]
 80087a6:	0148      	lsls	r0, r1, #5
 80087a8:	69f9      	ldr	r1, [r7, #28]
 80087aa:	4401      	add	r1, r0
 80087ac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80087b0:	4313      	orrs	r3, r2
 80087b2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	015a      	lsls	r2, r3, #5
 80087b8:	69fb      	ldr	r3, [r7, #28]
 80087ba:	4413      	add	r3, r2
 80087bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	69ba      	ldr	r2, [r7, #24]
 80087c4:	0151      	lsls	r1, r2, #5
 80087c6:	69fa      	ldr	r2, [r7, #28]
 80087c8:	440a      	add	r2, r1
 80087ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80087d2:	6113      	str	r3, [r2, #16]
 80087d4:	e03a      	b.n	800884c <USB_EPStartXfer+0x3e4>
 80087d6:	bf00      	nop
 80087d8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	699a      	ldr	r2, [r3, #24]
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	4413      	add	r3, r2
 80087e6:	1e5a      	subs	r2, r3, #1
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	68db      	ldr	r3, [r3, #12]
 80087ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80087f0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	68db      	ldr	r3, [r3, #12]
 80087f6:	8afa      	ldrh	r2, [r7, #22]
 80087f8:	fb03 f202 	mul.w	r2, r3, r2
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	015a      	lsls	r2, r3, #5
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	4413      	add	r3, r2
 8008808:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800880c:	691a      	ldr	r2, [r3, #16]
 800880e:	8afb      	ldrh	r3, [r7, #22]
 8008810:	04d9      	lsls	r1, r3, #19
 8008812:	4b38      	ldr	r3, [pc, #224]	; (80088f4 <USB_EPStartXfer+0x48c>)
 8008814:	400b      	ands	r3, r1
 8008816:	69b9      	ldr	r1, [r7, #24]
 8008818:	0148      	lsls	r0, r1, #5
 800881a:	69f9      	ldr	r1, [r7, #28]
 800881c:	4401      	add	r1, r0
 800881e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008822:	4313      	orrs	r3, r2
 8008824:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008826:	69bb      	ldr	r3, [r7, #24]
 8008828:	015a      	lsls	r2, r3, #5
 800882a:	69fb      	ldr	r3, [r7, #28]
 800882c:	4413      	add	r3, r2
 800882e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008832:	691a      	ldr	r2, [r3, #16]
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	69db      	ldr	r3, [r3, #28]
 8008838:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800883c:	69b9      	ldr	r1, [r7, #24]
 800883e:	0148      	lsls	r0, r1, #5
 8008840:	69f9      	ldr	r1, [r7, #28]
 8008842:	4401      	add	r1, r0
 8008844:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008848:	4313      	orrs	r3, r2
 800884a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800884c:	79fb      	ldrb	r3, [r7, #7]
 800884e:	2b01      	cmp	r3, #1
 8008850:	d10d      	bne.n	800886e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d009      	beq.n	800886e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	6919      	ldr	r1, [r3, #16]
 800885e:	69bb      	ldr	r3, [r7, #24]
 8008860:	015a      	lsls	r2, r3, #5
 8008862:	69fb      	ldr	r3, [r7, #28]
 8008864:	4413      	add	r3, r2
 8008866:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800886a:	460a      	mov	r2, r1
 800886c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	791b      	ldrb	r3, [r3, #4]
 8008872:	2b01      	cmp	r3, #1
 8008874:	d128      	bne.n	80088c8 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008876:	69fb      	ldr	r3, [r7, #28]
 8008878:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800887c:	689b      	ldr	r3, [r3, #8]
 800887e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008882:	2b00      	cmp	r3, #0
 8008884:	d110      	bne.n	80088a8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008886:	69bb      	ldr	r3, [r7, #24]
 8008888:	015a      	lsls	r2, r3, #5
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	4413      	add	r3, r2
 800888e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	69ba      	ldr	r2, [r7, #24]
 8008896:	0151      	lsls	r1, r2, #5
 8008898:	69fa      	ldr	r2, [r7, #28]
 800889a:	440a      	add	r2, r1
 800889c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80088a4:	6013      	str	r3, [r2, #0]
 80088a6:	e00f      	b.n	80088c8 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80088a8:	69bb      	ldr	r3, [r7, #24]
 80088aa:	015a      	lsls	r2, r3, #5
 80088ac:	69fb      	ldr	r3, [r7, #28]
 80088ae:	4413      	add	r3, r2
 80088b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	69ba      	ldr	r2, [r7, #24]
 80088b8:	0151      	lsls	r1, r2, #5
 80088ba:	69fa      	ldr	r2, [r7, #28]
 80088bc:	440a      	add	r2, r1
 80088be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088c6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80088c8:	69bb      	ldr	r3, [r7, #24]
 80088ca:	015a      	lsls	r2, r3, #5
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	4413      	add	r3, r2
 80088d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	69ba      	ldr	r2, [r7, #24]
 80088d8:	0151      	lsls	r1, r2, #5
 80088da:	69fa      	ldr	r2, [r7, #28]
 80088dc:	440a      	add	r2, r1
 80088de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088e2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80088e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80088e8:	2300      	movs	r3, #0
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3720      	adds	r7, #32
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
 80088f2:	bf00      	nop
 80088f4:	1ff80000 	.word	0x1ff80000

080088f8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b087      	sub	sp, #28
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	60f8      	str	r0, [r7, #12]
 8008900:	60b9      	str	r1, [r7, #8]
 8008902:	4613      	mov	r3, r2
 8008904:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	781b      	ldrb	r3, [r3, #0]
 800890e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	785b      	ldrb	r3, [r3, #1]
 8008914:	2b01      	cmp	r3, #1
 8008916:	f040 80ce 	bne.w	8008ab6 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	699b      	ldr	r3, [r3, #24]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d132      	bne.n	8008988 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	015a      	lsls	r2, r3, #5
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	4413      	add	r3, r2
 800892a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800892e:	691b      	ldr	r3, [r3, #16]
 8008930:	693a      	ldr	r2, [r7, #16]
 8008932:	0151      	lsls	r1, r2, #5
 8008934:	697a      	ldr	r2, [r7, #20]
 8008936:	440a      	add	r2, r1
 8008938:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800893c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008940:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008944:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	015a      	lsls	r2, r3, #5
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	4413      	add	r3, r2
 800894e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008952:	691b      	ldr	r3, [r3, #16]
 8008954:	693a      	ldr	r2, [r7, #16]
 8008956:	0151      	lsls	r1, r2, #5
 8008958:	697a      	ldr	r2, [r7, #20]
 800895a:	440a      	add	r2, r1
 800895c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008960:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008964:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	015a      	lsls	r2, r3, #5
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	4413      	add	r3, r2
 800896e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008972:	691b      	ldr	r3, [r3, #16]
 8008974:	693a      	ldr	r2, [r7, #16]
 8008976:	0151      	lsls	r1, r2, #5
 8008978:	697a      	ldr	r2, [r7, #20]
 800897a:	440a      	add	r2, r1
 800897c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008980:	0cdb      	lsrs	r3, r3, #19
 8008982:	04db      	lsls	r3, r3, #19
 8008984:	6113      	str	r3, [r2, #16]
 8008986:	e04e      	b.n	8008a26 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	015a      	lsls	r2, r3, #5
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	4413      	add	r3, r2
 8008990:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	0151      	lsls	r1, r2, #5
 800899a:	697a      	ldr	r2, [r7, #20]
 800899c:	440a      	add	r2, r1
 800899e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089a2:	0cdb      	lsrs	r3, r3, #19
 80089a4:	04db      	lsls	r3, r3, #19
 80089a6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	015a      	lsls	r2, r3, #5
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	4413      	add	r3, r2
 80089b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089b4:	691b      	ldr	r3, [r3, #16]
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	0151      	lsls	r1, r2, #5
 80089ba:	697a      	ldr	r2, [r7, #20]
 80089bc:	440a      	add	r2, r1
 80089be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089c2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80089c6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80089ca:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	699a      	ldr	r2, [r3, #24]
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d903      	bls.n	80089e0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	68da      	ldr	r2, [r3, #12]
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	015a      	lsls	r2, r3, #5
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	4413      	add	r3, r2
 80089e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	693a      	ldr	r2, [r7, #16]
 80089f0:	0151      	lsls	r1, r2, #5
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	440a      	add	r2, r1
 80089f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80089fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	015a      	lsls	r2, r3, #5
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	4413      	add	r3, r2
 8008a08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a0c:	691a      	ldr	r2, [r3, #16]
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	699b      	ldr	r3, [r3, #24]
 8008a12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a16:	6939      	ldr	r1, [r7, #16]
 8008a18:	0148      	lsls	r0, r1, #5
 8008a1a:	6979      	ldr	r1, [r7, #20]
 8008a1c:	4401      	add	r1, r0
 8008a1e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008a22:	4313      	orrs	r3, r2
 8008a24:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008a26:	79fb      	ldrb	r3, [r7, #7]
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d11e      	bne.n	8008a6a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	695b      	ldr	r3, [r3, #20]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d009      	beq.n	8008a48 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	015a      	lsls	r2, r3, #5
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	4413      	add	r3, r2
 8008a3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a40:	461a      	mov	r2, r3
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	695b      	ldr	r3, [r3, #20]
 8008a46:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	015a      	lsls	r2, r3, #5
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	4413      	add	r3, r2
 8008a50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	693a      	ldr	r2, [r7, #16]
 8008a58:	0151      	lsls	r1, r2, #5
 8008a5a:	697a      	ldr	r2, [r7, #20]
 8008a5c:	440a      	add	r2, r1
 8008a5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a62:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008a66:	6013      	str	r3, [r2, #0]
 8008a68:	e097      	b.n	8008b9a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	015a      	lsls	r2, r3, #5
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	4413      	add	r3, r2
 8008a72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	693a      	ldr	r2, [r7, #16]
 8008a7a:	0151      	lsls	r1, r2, #5
 8008a7c:	697a      	ldr	r2, [r7, #20]
 8008a7e:	440a      	add	r2, r1
 8008a80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a84:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008a88:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	699b      	ldr	r3, [r3, #24]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	f000 8083 	beq.w	8008b9a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	781b      	ldrb	r3, [r3, #0]
 8008aa0:	f003 030f 	and.w	r3, r3, #15
 8008aa4:	2101      	movs	r1, #1
 8008aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8008aaa:	6979      	ldr	r1, [r7, #20]
 8008aac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	634b      	str	r3, [r1, #52]	; 0x34
 8008ab4:	e071      	b.n	8008b9a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	015a      	lsls	r2, r3, #5
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	4413      	add	r3, r2
 8008abe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ac2:	691b      	ldr	r3, [r3, #16]
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	0151      	lsls	r1, r2, #5
 8008ac8:	697a      	ldr	r2, [r7, #20]
 8008aca:	440a      	add	r2, r1
 8008acc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ad0:	0cdb      	lsrs	r3, r3, #19
 8008ad2:	04db      	lsls	r3, r3, #19
 8008ad4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	015a      	lsls	r2, r3, #5
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	4413      	add	r3, r2
 8008ade:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ae2:	691b      	ldr	r3, [r3, #16]
 8008ae4:	693a      	ldr	r2, [r7, #16]
 8008ae6:	0151      	lsls	r1, r2, #5
 8008ae8:	697a      	ldr	r2, [r7, #20]
 8008aea:	440a      	add	r2, r1
 8008aec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008af0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008af4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008af8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	699b      	ldr	r3, [r3, #24]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d003      	beq.n	8008b0a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	68da      	ldr	r2, [r3, #12]
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	68da      	ldr	r2, [r3, #12]
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	015a      	lsls	r2, r3, #5
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	4413      	add	r3, r2
 8008b1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	693a      	ldr	r2, [r7, #16]
 8008b22:	0151      	lsls	r1, r2, #5
 8008b24:	697a      	ldr	r2, [r7, #20]
 8008b26:	440a      	add	r2, r1
 8008b28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b30:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	015a      	lsls	r2, r3, #5
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	4413      	add	r3, r2
 8008b3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b3e:	691a      	ldr	r2, [r3, #16]
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	69db      	ldr	r3, [r3, #28]
 8008b44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b48:	6939      	ldr	r1, [r7, #16]
 8008b4a:	0148      	lsls	r0, r1, #5
 8008b4c:	6979      	ldr	r1, [r7, #20]
 8008b4e:	4401      	add	r1, r0
 8008b50:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008b54:	4313      	orrs	r3, r2
 8008b56:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008b58:	79fb      	ldrb	r3, [r7, #7]
 8008b5a:	2b01      	cmp	r3, #1
 8008b5c:	d10d      	bne.n	8008b7a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	691b      	ldr	r3, [r3, #16]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d009      	beq.n	8008b7a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	6919      	ldr	r1, [r3, #16]
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	015a      	lsls	r2, r3, #5
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	4413      	add	r3, r2
 8008b72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b76:	460a      	mov	r2, r1
 8008b78:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	015a      	lsls	r2, r3, #5
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	4413      	add	r3, r2
 8008b82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	693a      	ldr	r2, [r7, #16]
 8008b8a:	0151      	lsls	r1, r2, #5
 8008b8c:	697a      	ldr	r2, [r7, #20]
 8008b8e:	440a      	add	r2, r1
 8008b90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b94:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008b98:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b9a:	2300      	movs	r3, #0
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	371c      	adds	r7, #28
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b087      	sub	sp, #28
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	785b      	ldrb	r3, [r3, #1]
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d14a      	bne.n	8008c5c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	781b      	ldrb	r3, [r3, #0]
 8008bca:	015a      	lsls	r2, r3, #5
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	4413      	add	r3, r2
 8008bd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008bda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008bde:	f040 8086 	bne.w	8008cee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	781b      	ldrb	r3, [r3, #0]
 8008be6:	015a      	lsls	r2, r3, #5
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	4413      	add	r3, r2
 8008bec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	683a      	ldr	r2, [r7, #0]
 8008bf4:	7812      	ldrb	r2, [r2, #0]
 8008bf6:	0151      	lsls	r1, r2, #5
 8008bf8:	693a      	ldr	r2, [r7, #16]
 8008bfa:	440a      	add	r2, r1
 8008bfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c00:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008c04:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	015a      	lsls	r2, r3, #5
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	4413      	add	r3, r2
 8008c10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	683a      	ldr	r2, [r7, #0]
 8008c18:	7812      	ldrb	r2, [r2, #0]
 8008c1a:	0151      	lsls	r1, r2, #5
 8008c1c:	693a      	ldr	r2, [r7, #16]
 8008c1e:	440a      	add	r2, r1
 8008c20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c24:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008c28:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	f242 7210 	movw	r2, #10000	; 0x2710
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d902      	bls.n	8008c40 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	75fb      	strb	r3, [r7, #23]
          break;
 8008c3e:	e056      	b.n	8008cee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	015a      	lsls	r2, r3, #5
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	4413      	add	r3, r2
 8008c4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c54:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c58:	d0e7      	beq.n	8008c2a <USB_EPStopXfer+0x82>
 8008c5a:	e048      	b.n	8008cee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	015a      	lsls	r2, r3, #5
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	4413      	add	r3, r2
 8008c66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c74:	d13b      	bne.n	8008cee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	015a      	lsls	r2, r3, #5
 8008c7c:	693b      	ldr	r3, [r7, #16]
 8008c7e:	4413      	add	r3, r2
 8008c80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	683a      	ldr	r2, [r7, #0]
 8008c88:	7812      	ldrb	r2, [r2, #0]
 8008c8a:	0151      	lsls	r1, r2, #5
 8008c8c:	693a      	ldr	r2, [r7, #16]
 8008c8e:	440a      	add	r2, r1
 8008c90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c94:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008c98:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	781b      	ldrb	r3, [r3, #0]
 8008c9e:	015a      	lsls	r2, r3, #5
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	683a      	ldr	r2, [r7, #0]
 8008cac:	7812      	ldrb	r2, [r2, #0]
 8008cae:	0151      	lsls	r1, r2, #5
 8008cb0:	693a      	ldr	r2, [r7, #16]
 8008cb2:	440a      	add	r2, r1
 8008cb4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cb8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008cbc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	3301      	adds	r3, #1
 8008cc2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	f242 7210 	movw	r2, #10000	; 0x2710
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d902      	bls.n	8008cd4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008cce:	2301      	movs	r3, #1
 8008cd0:	75fb      	strb	r3, [r7, #23]
          break;
 8008cd2:	e00c      	b.n	8008cee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	781b      	ldrb	r3, [r3, #0]
 8008cd8:	015a      	lsls	r2, r3, #5
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	4413      	add	r3, r2
 8008cde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ce8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008cec:	d0e7      	beq.n	8008cbe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008cee:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	371c      	adds	r7, #28
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr

08008cfc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b089      	sub	sp, #36	; 0x24
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	60f8      	str	r0, [r7, #12]
 8008d04:	60b9      	str	r1, [r7, #8]
 8008d06:	4611      	mov	r1, r2
 8008d08:	461a      	mov	r2, r3
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	71fb      	strb	r3, [r7, #7]
 8008d0e:	4613      	mov	r3, r2
 8008d10:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008d1a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d123      	bne.n	8008d6a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008d22:	88bb      	ldrh	r3, [r7, #4]
 8008d24:	3303      	adds	r3, #3
 8008d26:	089b      	lsrs	r3, r3, #2
 8008d28:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	61bb      	str	r3, [r7, #24]
 8008d2e:	e018      	b.n	8008d62 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008d30:	79fb      	ldrb	r3, [r7, #7]
 8008d32:	031a      	lsls	r2, r3, #12
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	4413      	add	r3, r2
 8008d38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	69fb      	ldr	r3, [r7, #28]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	3301      	adds	r3, #1
 8008d48:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	3301      	adds	r3, #1
 8008d4e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	3301      	adds	r3, #1
 8008d54:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d56:	69fb      	ldr	r3, [r7, #28]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008d5c:	69bb      	ldr	r3, [r7, #24]
 8008d5e:	3301      	adds	r3, #1
 8008d60:	61bb      	str	r3, [r7, #24]
 8008d62:	69ba      	ldr	r2, [r7, #24]
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d3e2      	bcc.n	8008d30 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008d6a:	2300      	movs	r3, #0
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3724      	adds	r7, #36	; 0x24
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr

08008d78 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b08b      	sub	sp, #44	; 0x2c
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	4613      	mov	r3, r2
 8008d84:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008d8e:	88fb      	ldrh	r3, [r7, #6]
 8008d90:	089b      	lsrs	r3, r3, #2
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008d96:	88fb      	ldrh	r3, [r7, #6]
 8008d98:	f003 0303 	and.w	r3, r3, #3
 8008d9c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008d9e:	2300      	movs	r3, #0
 8008da0:	623b      	str	r3, [r7, #32]
 8008da2:	e014      	b.n	8008dce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008da4:	69bb      	ldr	r3, [r7, #24]
 8008da6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dae:	601a      	str	r2, [r3, #0]
    pDest++;
 8008db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db2:	3301      	adds	r3, #1
 8008db4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db8:	3301      	adds	r3, #1
 8008dba:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008dc8:	6a3b      	ldr	r3, [r7, #32]
 8008dca:	3301      	adds	r3, #1
 8008dcc:	623b      	str	r3, [r7, #32]
 8008dce:	6a3a      	ldr	r2, [r7, #32]
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d3e6      	bcc.n	8008da4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008dd6:	8bfb      	ldrh	r3, [r7, #30]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d01e      	beq.n	8008e1a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008de0:	69bb      	ldr	r3, [r7, #24]
 8008de2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008de6:	461a      	mov	r2, r3
 8008de8:	f107 0310 	add.w	r3, r7, #16
 8008dec:	6812      	ldr	r2, [r2, #0]
 8008dee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	6a3b      	ldr	r3, [r7, #32]
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	00db      	lsls	r3, r3, #3
 8008df8:	fa22 f303 	lsr.w	r3, r2, r3
 8008dfc:	b2da      	uxtb	r2, r3
 8008dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e00:	701a      	strb	r2, [r3, #0]
      i++;
 8008e02:	6a3b      	ldr	r3, [r7, #32]
 8008e04:	3301      	adds	r3, #1
 8008e06:	623b      	str	r3, [r7, #32]
      pDest++;
 8008e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e0a:	3301      	adds	r3, #1
 8008e0c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008e0e:	8bfb      	ldrh	r3, [r7, #30]
 8008e10:	3b01      	subs	r3, #1
 8008e12:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008e14:	8bfb      	ldrh	r3, [r7, #30]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d1ea      	bne.n	8008df0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	372c      	adds	r7, #44	; 0x2c
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr

08008e28 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b085      	sub	sp, #20
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	781b      	ldrb	r3, [r3, #0]
 8008e3a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	785b      	ldrb	r3, [r3, #1]
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d12c      	bne.n	8008e9e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	015a      	lsls	r2, r3, #5
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	db12      	blt.n	8008e7c <USB_EPSetStall+0x54>
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d00f      	beq.n	8008e7c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	015a      	lsls	r2, r3, #5
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	4413      	add	r3, r2
 8008e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	68ba      	ldr	r2, [r7, #8]
 8008e6c:	0151      	lsls	r1, r2, #5
 8008e6e:	68fa      	ldr	r2, [r7, #12]
 8008e70:	440a      	add	r2, r1
 8008e72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e76:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008e7a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	015a      	lsls	r2, r3, #5
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	4413      	add	r3, r2
 8008e84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	68ba      	ldr	r2, [r7, #8]
 8008e8c:	0151      	lsls	r1, r2, #5
 8008e8e:	68fa      	ldr	r2, [r7, #12]
 8008e90:	440a      	add	r2, r1
 8008e92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e96:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008e9a:	6013      	str	r3, [r2, #0]
 8008e9c:	e02b      	b.n	8008ef6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	015a      	lsls	r2, r3, #5
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	db12      	blt.n	8008ed6 <USB_EPSetStall+0xae>
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d00f      	beq.n	8008ed6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	015a      	lsls	r2, r3, #5
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	68ba      	ldr	r2, [r7, #8]
 8008ec6:	0151      	lsls	r1, r2, #5
 8008ec8:	68fa      	ldr	r2, [r7, #12]
 8008eca:	440a      	add	r2, r1
 8008ecc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ed0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008ed4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	015a      	lsls	r2, r3, #5
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	4413      	add	r3, r2
 8008ede:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	68ba      	ldr	r2, [r7, #8]
 8008ee6:	0151      	lsls	r1, r2, #5
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	440a      	add	r2, r1
 8008eec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ef0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008ef4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ef6:	2300      	movs	r3, #0
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3714      	adds	r7, #20
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr

08008f04 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b085      	sub	sp, #20
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	785b      	ldrb	r3, [r3, #1]
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d128      	bne.n	8008f72 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	015a      	lsls	r2, r3, #5
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	4413      	add	r3, r2
 8008f28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	68ba      	ldr	r2, [r7, #8]
 8008f30:	0151      	lsls	r1, r2, #5
 8008f32:	68fa      	ldr	r2, [r7, #12]
 8008f34:	440a      	add	r2, r1
 8008f36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008f3e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	791b      	ldrb	r3, [r3, #4]
 8008f44:	2b03      	cmp	r3, #3
 8008f46:	d003      	beq.n	8008f50 <USB_EPClearStall+0x4c>
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	791b      	ldrb	r3, [r3, #4]
 8008f4c:	2b02      	cmp	r3, #2
 8008f4e:	d138      	bne.n	8008fc2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	015a      	lsls	r2, r3, #5
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	4413      	add	r3, r2
 8008f58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	68ba      	ldr	r2, [r7, #8]
 8008f60:	0151      	lsls	r1, r2, #5
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	440a      	add	r2, r1
 8008f66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f6e:	6013      	str	r3, [r2, #0]
 8008f70:	e027      	b.n	8008fc2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	015a      	lsls	r2, r3, #5
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	4413      	add	r3, r2
 8008f7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68ba      	ldr	r2, [r7, #8]
 8008f82:	0151      	lsls	r1, r2, #5
 8008f84:	68fa      	ldr	r2, [r7, #12]
 8008f86:	440a      	add	r2, r1
 8008f88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f8c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008f90:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	791b      	ldrb	r3, [r3, #4]
 8008f96:	2b03      	cmp	r3, #3
 8008f98:	d003      	beq.n	8008fa2 <USB_EPClearStall+0x9e>
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	791b      	ldrb	r3, [r3, #4]
 8008f9e:	2b02      	cmp	r3, #2
 8008fa0:	d10f      	bne.n	8008fc2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	015a      	lsls	r2, r3, #5
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	4413      	add	r3, r2
 8008faa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	68ba      	ldr	r2, [r7, #8]
 8008fb2:	0151      	lsls	r1, r2, #5
 8008fb4:	68fa      	ldr	r2, [r7, #12]
 8008fb6:	440a      	add	r2, r1
 8008fb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008fbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008fc0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3714      	adds	r7, #20
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b085      	sub	sp, #20
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	460b      	mov	r3, r1
 8008fda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	68fa      	ldr	r2, [r7, #12]
 8008fea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008fee:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008ff2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ffa:	681a      	ldr	r2, [r3, #0]
 8008ffc:	78fb      	ldrb	r3, [r7, #3]
 8008ffe:	011b      	lsls	r3, r3, #4
 8009000:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009004:	68f9      	ldr	r1, [r7, #12]
 8009006:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800900a:	4313      	orrs	r3, r2
 800900c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	3714      	adds	r7, #20
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800901c:	b480      	push	{r7}
 800901e:	b085      	sub	sp, #20
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68fa      	ldr	r2, [r7, #12]
 8009032:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009036:	f023 0303 	bic.w	r3, r3, #3
 800903a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	68fa      	ldr	r2, [r7, #12]
 8009046:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800904a:	f023 0302 	bic.w	r3, r3, #2
 800904e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009050:	2300      	movs	r3, #0
}
 8009052:	4618      	mov	r0, r3
 8009054:	3714      	adds	r7, #20
 8009056:	46bd      	mov	sp, r7
 8009058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905c:	4770      	bx	lr

0800905e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800905e:	b480      	push	{r7}
 8009060:	b085      	sub	sp, #20
 8009062:	af00      	add	r7, sp, #0
 8009064:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	68fa      	ldr	r2, [r7, #12]
 8009074:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009078:	f023 0303 	bic.w	r3, r3, #3
 800907c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	68fa      	ldr	r2, [r7, #12]
 8009088:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800908c:	f043 0302 	orr.w	r3, r3, #2
 8009090:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009092:	2300      	movs	r3, #0
}
 8009094:	4618      	mov	r0, r3
 8009096:	3714      	adds	r7, #20
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr

080090a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b085      	sub	sp, #20
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	695b      	ldr	r3, [r3, #20]
 80090ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	699b      	ldr	r3, [r3, #24]
 80090b2:	68fa      	ldr	r2, [r7, #12]
 80090b4:	4013      	ands	r3, r2
 80090b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80090b8:	68fb      	ldr	r3, [r7, #12]
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3714      	adds	r7, #20
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr

080090c6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80090c6:	b480      	push	{r7}
 80090c8:	b085      	sub	sp, #20
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090d8:	699b      	ldr	r3, [r3, #24]
 80090da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090e2:	69db      	ldr	r3, [r3, #28]
 80090e4:	68ba      	ldr	r2, [r7, #8]
 80090e6:	4013      	ands	r3, r2
 80090e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	0c1b      	lsrs	r3, r3, #16
}
 80090ee:	4618      	mov	r0, r3
 80090f0:	3714      	adds	r7, #20
 80090f2:	46bd      	mov	sp, r7
 80090f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f8:	4770      	bx	lr

080090fa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80090fa:	b480      	push	{r7}
 80090fc:	b085      	sub	sp, #20
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800910c:	699b      	ldr	r3, [r3, #24]
 800910e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009116:	69db      	ldr	r3, [r3, #28]
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	4013      	ands	r3, r2
 800911c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	b29b      	uxth	r3, r3
}
 8009122:	4618      	mov	r0, r3
 8009124:	3714      	adds	r7, #20
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr

0800912e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800912e:	b480      	push	{r7}
 8009130:	b085      	sub	sp, #20
 8009132:	af00      	add	r7, sp, #0
 8009134:	6078      	str	r0, [r7, #4]
 8009136:	460b      	mov	r3, r1
 8009138:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800913e:	78fb      	ldrb	r3, [r7, #3]
 8009140:	015a      	lsls	r2, r3, #5
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	4413      	add	r3, r2
 8009146:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800914a:	689b      	ldr	r3, [r3, #8]
 800914c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009154:	695b      	ldr	r3, [r3, #20]
 8009156:	68ba      	ldr	r2, [r7, #8]
 8009158:	4013      	ands	r3, r2
 800915a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800915c:	68bb      	ldr	r3, [r7, #8]
}
 800915e:	4618      	mov	r0, r3
 8009160:	3714      	adds	r7, #20
 8009162:	46bd      	mov	sp, r7
 8009164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009168:	4770      	bx	lr

0800916a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800916a:	b480      	push	{r7}
 800916c:	b087      	sub	sp, #28
 800916e:	af00      	add	r7, sp, #0
 8009170:	6078      	str	r0, [r7, #4]
 8009172:	460b      	mov	r3, r1
 8009174:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009180:	691b      	ldr	r3, [r3, #16]
 8009182:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800918a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800918c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800918e:	78fb      	ldrb	r3, [r7, #3]
 8009190:	f003 030f 	and.w	r3, r3, #15
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	fa22 f303 	lsr.w	r3, r2, r3
 800919a:	01db      	lsls	r3, r3, #7
 800919c:	b2db      	uxtb	r3, r3
 800919e:	693a      	ldr	r2, [r7, #16]
 80091a0:	4313      	orrs	r3, r2
 80091a2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80091a4:	78fb      	ldrb	r3, [r7, #3]
 80091a6:	015a      	lsls	r2, r3, #5
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	4413      	add	r3, r2
 80091ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091b0:	689b      	ldr	r3, [r3, #8]
 80091b2:	693a      	ldr	r2, [r7, #16]
 80091b4:	4013      	ands	r3, r2
 80091b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80091b8:	68bb      	ldr	r3, [r7, #8]
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	371c      	adds	r7, #28
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr

080091c6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80091c6:	b480      	push	{r7}
 80091c8:	b083      	sub	sp, #12
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	695b      	ldr	r3, [r3, #20]
 80091d2:	f003 0301 	and.w	r3, r3, #1
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	370c      	adds	r7, #12
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr

080091e2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80091e2:	b480      	push	{r7}
 80091e4:	b085      	sub	sp, #20
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	68fa      	ldr	r2, [r7, #12]
 80091f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091fc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009200:	f023 0307 	bic.w	r3, r3, #7
 8009204:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800920c:	685b      	ldr	r3, [r3, #4]
 800920e:	68fa      	ldr	r2, [r7, #12]
 8009210:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009218:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800921a:	2300      	movs	r3, #0
}
 800921c:	4618      	mov	r0, r3
 800921e:	3714      	adds	r7, #20
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr

08009228 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009228:	b480      	push	{r7}
 800922a:	b087      	sub	sp, #28
 800922c:	af00      	add	r7, sp, #0
 800922e:	60f8      	str	r0, [r7, #12]
 8009230:	460b      	mov	r3, r1
 8009232:	607a      	str	r2, [r7, #4]
 8009234:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	333c      	adds	r3, #60	; 0x3c
 800923e:	3304      	adds	r3, #4
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009244:	693b      	ldr	r3, [r7, #16]
 8009246:	4a26      	ldr	r2, [pc, #152]	; (80092e0 <USB_EP0_OutStart+0xb8>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d90a      	bls.n	8009262 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009258:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800925c:	d101      	bne.n	8009262 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800925e:	2300      	movs	r3, #0
 8009260:	e037      	b.n	80092d2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009268:	461a      	mov	r2, r3
 800926a:	2300      	movs	r3, #0
 800926c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	697a      	ldr	r2, [r7, #20]
 8009278:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800927c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009280:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009288:	691b      	ldr	r3, [r3, #16]
 800928a:	697a      	ldr	r2, [r7, #20]
 800928c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009290:	f043 0318 	orr.w	r3, r3, #24
 8009294:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	697a      	ldr	r2, [r7, #20]
 80092a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80092a4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80092a8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80092aa:	7afb      	ldrb	r3, [r7, #11]
 80092ac:	2b01      	cmp	r3, #1
 80092ae:	d10f      	bne.n	80092d0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092b6:	461a      	mov	r2, r3
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	697a      	ldr	r2, [r7, #20]
 80092c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80092ca:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80092ce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80092d0:	2300      	movs	r3, #0
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	371c      	adds	r7, #28
 80092d6:	46bd      	mov	sp, r7
 80092d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092dc:	4770      	bx	lr
 80092de:	bf00      	nop
 80092e0:	4f54300a 	.word	0x4f54300a

080092e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80092e4:	b480      	push	{r7}
 80092e6:	b085      	sub	sp, #20
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80092ec:	2300      	movs	r3, #0
 80092ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	3301      	adds	r3, #1
 80092f4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	4a13      	ldr	r2, [pc, #76]	; (8009348 <USB_CoreReset+0x64>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d901      	bls.n	8009302 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80092fe:	2303      	movs	r3, #3
 8009300:	e01b      	b.n	800933a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	691b      	ldr	r3, [r3, #16]
 8009306:	2b00      	cmp	r3, #0
 8009308:	daf2      	bge.n	80092f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800930a:	2300      	movs	r3, #0
 800930c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	691b      	ldr	r3, [r3, #16]
 8009312:	f043 0201 	orr.w	r2, r3, #1
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	3301      	adds	r3, #1
 800931e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	4a09      	ldr	r2, [pc, #36]	; (8009348 <USB_CoreReset+0x64>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d901      	bls.n	800932c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009328:	2303      	movs	r3, #3
 800932a:	e006      	b.n	800933a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	691b      	ldr	r3, [r3, #16]
 8009330:	f003 0301 	and.w	r3, r3, #1
 8009334:	2b01      	cmp	r3, #1
 8009336:	d0f0      	beq.n	800931a <USB_CoreReset+0x36>

  return HAL_OK;
 8009338:	2300      	movs	r3, #0
}
 800933a:	4618      	mov	r0, r3
 800933c:	3714      	adds	r7, #20
 800933e:	46bd      	mov	sp, r7
 8009340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009344:	4770      	bx	lr
 8009346:	bf00      	nop
 8009348:	00030d40 	.word	0x00030d40

0800934c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b084      	sub	sp, #16
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	460b      	mov	r3, r1
 8009356:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009358:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800935c:	f005 fb7a 	bl	800ea54 <USBD_static_malloc>
 8009360:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d109      	bne.n	800937c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	32b0      	adds	r2, #176	; 0xb0
 8009372:	2100      	movs	r1, #0
 8009374:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009378:	2302      	movs	r3, #2
 800937a:	e0d4      	b.n	8009526 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800937c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8009380:	2100      	movs	r1, #0
 8009382:	68f8      	ldr	r0, [r7, #12]
 8009384:	f005 fe71 	bl	800f06a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	32b0      	adds	r2, #176	; 0xb0
 8009392:	68f9      	ldr	r1, [r7, #12]
 8009394:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	32b0      	adds	r2, #176	; 0xb0
 80093a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	7c1b      	ldrb	r3, [r3, #16]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d138      	bne.n	8009426 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80093b4:	4b5e      	ldr	r3, [pc, #376]	; (8009530 <USBD_CDC_Init+0x1e4>)
 80093b6:	7819      	ldrb	r1, [r3, #0]
 80093b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80093bc:	2202      	movs	r2, #2
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f005 fa25 	bl	800e80e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80093c4:	4b5a      	ldr	r3, [pc, #360]	; (8009530 <USBD_CDC_Init+0x1e4>)
 80093c6:	781b      	ldrb	r3, [r3, #0]
 80093c8:	f003 020f 	and.w	r2, r3, #15
 80093cc:	6879      	ldr	r1, [r7, #4]
 80093ce:	4613      	mov	r3, r2
 80093d0:	009b      	lsls	r3, r3, #2
 80093d2:	4413      	add	r3, r2
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	440b      	add	r3, r1
 80093d8:	3324      	adds	r3, #36	; 0x24
 80093da:	2201      	movs	r2, #1
 80093dc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80093de:	4b55      	ldr	r3, [pc, #340]	; (8009534 <USBD_CDC_Init+0x1e8>)
 80093e0:	7819      	ldrb	r1, [r3, #0]
 80093e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80093e6:	2202      	movs	r2, #2
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	f005 fa10 	bl	800e80e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80093ee:	4b51      	ldr	r3, [pc, #324]	; (8009534 <USBD_CDC_Init+0x1e8>)
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	f003 020f 	and.w	r2, r3, #15
 80093f6:	6879      	ldr	r1, [r7, #4]
 80093f8:	4613      	mov	r3, r2
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	4413      	add	r3, r2
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	440b      	add	r3, r1
 8009402:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009406:	2201      	movs	r2, #1
 8009408:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800940a:	4b4b      	ldr	r3, [pc, #300]	; (8009538 <USBD_CDC_Init+0x1ec>)
 800940c:	781b      	ldrb	r3, [r3, #0]
 800940e:	f003 020f 	and.w	r2, r3, #15
 8009412:	6879      	ldr	r1, [r7, #4]
 8009414:	4613      	mov	r3, r2
 8009416:	009b      	lsls	r3, r3, #2
 8009418:	4413      	add	r3, r2
 800941a:	009b      	lsls	r3, r3, #2
 800941c:	440b      	add	r3, r1
 800941e:	3326      	adds	r3, #38	; 0x26
 8009420:	2210      	movs	r2, #16
 8009422:	801a      	strh	r2, [r3, #0]
 8009424:	e035      	b.n	8009492 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009426:	4b42      	ldr	r3, [pc, #264]	; (8009530 <USBD_CDC_Init+0x1e4>)
 8009428:	7819      	ldrb	r1, [r3, #0]
 800942a:	2340      	movs	r3, #64	; 0x40
 800942c:	2202      	movs	r2, #2
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f005 f9ed 	bl	800e80e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009434:	4b3e      	ldr	r3, [pc, #248]	; (8009530 <USBD_CDC_Init+0x1e4>)
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	f003 020f 	and.w	r2, r3, #15
 800943c:	6879      	ldr	r1, [r7, #4]
 800943e:	4613      	mov	r3, r2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	4413      	add	r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	440b      	add	r3, r1
 8009448:	3324      	adds	r3, #36	; 0x24
 800944a:	2201      	movs	r2, #1
 800944c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800944e:	4b39      	ldr	r3, [pc, #228]	; (8009534 <USBD_CDC_Init+0x1e8>)
 8009450:	7819      	ldrb	r1, [r3, #0]
 8009452:	2340      	movs	r3, #64	; 0x40
 8009454:	2202      	movs	r2, #2
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f005 f9d9 	bl	800e80e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800945c:	4b35      	ldr	r3, [pc, #212]	; (8009534 <USBD_CDC_Init+0x1e8>)
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	f003 020f 	and.w	r2, r3, #15
 8009464:	6879      	ldr	r1, [r7, #4]
 8009466:	4613      	mov	r3, r2
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	4413      	add	r3, r2
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	440b      	add	r3, r1
 8009470:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009474:	2201      	movs	r2, #1
 8009476:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009478:	4b2f      	ldr	r3, [pc, #188]	; (8009538 <USBD_CDC_Init+0x1ec>)
 800947a:	781b      	ldrb	r3, [r3, #0]
 800947c:	f003 020f 	and.w	r2, r3, #15
 8009480:	6879      	ldr	r1, [r7, #4]
 8009482:	4613      	mov	r3, r2
 8009484:	009b      	lsls	r3, r3, #2
 8009486:	4413      	add	r3, r2
 8009488:	009b      	lsls	r3, r3, #2
 800948a:	440b      	add	r3, r1
 800948c:	3326      	adds	r3, #38	; 0x26
 800948e:	2210      	movs	r2, #16
 8009490:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009492:	4b29      	ldr	r3, [pc, #164]	; (8009538 <USBD_CDC_Init+0x1ec>)
 8009494:	7819      	ldrb	r1, [r3, #0]
 8009496:	2308      	movs	r3, #8
 8009498:	2203      	movs	r2, #3
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f005 f9b7 	bl	800e80e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80094a0:	4b25      	ldr	r3, [pc, #148]	; (8009538 <USBD_CDC_Init+0x1ec>)
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	f003 020f 	and.w	r2, r3, #15
 80094a8:	6879      	ldr	r1, [r7, #4]
 80094aa:	4613      	mov	r3, r2
 80094ac:	009b      	lsls	r3, r3, #2
 80094ae:	4413      	add	r3, r2
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	440b      	add	r3, r1
 80094b4:	3324      	adds	r3, #36	; 0x24
 80094b6:	2201      	movs	r2, #1
 80094b8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2200      	movs	r2, #0
 80094be:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80094c8:	687a      	ldr	r2, [r7, #4]
 80094ca:	33b0      	adds	r3, #176	; 0xb0
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	4413      	add	r3, r2
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2200      	movs	r2, #0
 80094da:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2200      	movs	r2, #0
 80094e2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d101      	bne.n	80094f4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80094f0:	2302      	movs	r3, #2
 80094f2:	e018      	b.n	8009526 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	7c1b      	ldrb	r3, [r3, #16]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d10a      	bne.n	8009512 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80094fc:	4b0d      	ldr	r3, [pc, #52]	; (8009534 <USBD_CDC_Init+0x1e8>)
 80094fe:	7819      	ldrb	r1, [r3, #0]
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009506:	f44f 7300 	mov.w	r3, #512	; 0x200
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f005 fa6e 	bl	800e9ec <USBD_LL_PrepareReceive>
 8009510:	e008      	b.n	8009524 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009512:	4b08      	ldr	r3, [pc, #32]	; (8009534 <USBD_CDC_Init+0x1e8>)
 8009514:	7819      	ldrb	r1, [r3, #0]
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800951c:	2340      	movs	r3, #64	; 0x40
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f005 fa64 	bl	800e9ec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009524:	2300      	movs	r3, #0
}
 8009526:	4618      	mov	r0, r3
 8009528:	3710      	adds	r7, #16
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}
 800952e:	bf00      	nop
 8009530:	200000c7 	.word	0x200000c7
 8009534:	200000c8 	.word	0x200000c8
 8009538:	200000c9 	.word	0x200000c9

0800953c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b082      	sub	sp, #8
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	460b      	mov	r3, r1
 8009546:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009548:	4b3a      	ldr	r3, [pc, #232]	; (8009634 <USBD_CDC_DeInit+0xf8>)
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	4619      	mov	r1, r3
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f005 f983 	bl	800e85a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009554:	4b37      	ldr	r3, [pc, #220]	; (8009634 <USBD_CDC_DeInit+0xf8>)
 8009556:	781b      	ldrb	r3, [r3, #0]
 8009558:	f003 020f 	and.w	r2, r3, #15
 800955c:	6879      	ldr	r1, [r7, #4]
 800955e:	4613      	mov	r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	4413      	add	r3, r2
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	440b      	add	r3, r1
 8009568:	3324      	adds	r3, #36	; 0x24
 800956a:	2200      	movs	r2, #0
 800956c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800956e:	4b32      	ldr	r3, [pc, #200]	; (8009638 <USBD_CDC_DeInit+0xfc>)
 8009570:	781b      	ldrb	r3, [r3, #0]
 8009572:	4619      	mov	r1, r3
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f005 f970 	bl	800e85a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800957a:	4b2f      	ldr	r3, [pc, #188]	; (8009638 <USBD_CDC_DeInit+0xfc>)
 800957c:	781b      	ldrb	r3, [r3, #0]
 800957e:	f003 020f 	and.w	r2, r3, #15
 8009582:	6879      	ldr	r1, [r7, #4]
 8009584:	4613      	mov	r3, r2
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	4413      	add	r3, r2
 800958a:	009b      	lsls	r3, r3, #2
 800958c:	440b      	add	r3, r1
 800958e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009592:	2200      	movs	r2, #0
 8009594:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009596:	4b29      	ldr	r3, [pc, #164]	; (800963c <USBD_CDC_DeInit+0x100>)
 8009598:	781b      	ldrb	r3, [r3, #0]
 800959a:	4619      	mov	r1, r3
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f005 f95c 	bl	800e85a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80095a2:	4b26      	ldr	r3, [pc, #152]	; (800963c <USBD_CDC_DeInit+0x100>)
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	f003 020f 	and.w	r2, r3, #15
 80095aa:	6879      	ldr	r1, [r7, #4]
 80095ac:	4613      	mov	r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	4413      	add	r3, r2
 80095b2:	009b      	lsls	r3, r3, #2
 80095b4:	440b      	add	r3, r1
 80095b6:	3324      	adds	r3, #36	; 0x24
 80095b8:	2200      	movs	r2, #0
 80095ba:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80095bc:	4b1f      	ldr	r3, [pc, #124]	; (800963c <USBD_CDC_DeInit+0x100>)
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	f003 020f 	and.w	r2, r3, #15
 80095c4:	6879      	ldr	r1, [r7, #4]
 80095c6:	4613      	mov	r3, r2
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	4413      	add	r3, r2
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	440b      	add	r3, r1
 80095d0:	3326      	adds	r3, #38	; 0x26
 80095d2:	2200      	movs	r2, #0
 80095d4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	32b0      	adds	r2, #176	; 0xb0
 80095e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d01f      	beq.n	8009628 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80095ee:	687a      	ldr	r2, [r7, #4]
 80095f0:	33b0      	adds	r3, #176	; 0xb0
 80095f2:	009b      	lsls	r3, r3, #2
 80095f4:	4413      	add	r3, r2
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	32b0      	adds	r2, #176	; 0xb0
 8009606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800960a:	4618      	mov	r0, r3
 800960c:	f005 fa30 	bl	800ea70 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	32b0      	adds	r2, #176	; 0xb0
 800961a:	2100      	movs	r1, #0
 800961c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2200      	movs	r2, #0
 8009624:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009628:	2300      	movs	r3, #0
}
 800962a:	4618      	mov	r0, r3
 800962c:	3708      	adds	r7, #8
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}
 8009632:	bf00      	nop
 8009634:	200000c7 	.word	0x200000c7
 8009638:	200000c8 	.word	0x200000c8
 800963c:	200000c9 	.word	0x200000c9

08009640 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b086      	sub	sp, #24
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	32b0      	adds	r2, #176	; 0xb0
 8009654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009658:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800965a:	2300      	movs	r3, #0
 800965c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800965e:	2300      	movs	r3, #0
 8009660:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009662:	2300      	movs	r3, #0
 8009664:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d101      	bne.n	8009670 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800966c:	2303      	movs	r3, #3
 800966e:	e0bf      	b.n	80097f0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	781b      	ldrb	r3, [r3, #0]
 8009674:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009678:	2b00      	cmp	r3, #0
 800967a:	d050      	beq.n	800971e <USBD_CDC_Setup+0xde>
 800967c:	2b20      	cmp	r3, #32
 800967e:	f040 80af 	bne.w	80097e0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	88db      	ldrh	r3, [r3, #6]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d03a      	beq.n	8009700 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	781b      	ldrb	r3, [r3, #0]
 800968e:	b25b      	sxtb	r3, r3
 8009690:	2b00      	cmp	r3, #0
 8009692:	da1b      	bge.n	80096cc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800969a:	687a      	ldr	r2, [r7, #4]
 800969c:	33b0      	adds	r3, #176	; 0xb0
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	4413      	add	r3, r2
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	689b      	ldr	r3, [r3, #8]
 80096a6:	683a      	ldr	r2, [r7, #0]
 80096a8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80096aa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80096ac:	683a      	ldr	r2, [r7, #0]
 80096ae:	88d2      	ldrh	r2, [r2, #6]
 80096b0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	88db      	ldrh	r3, [r3, #6]
 80096b6:	2b07      	cmp	r3, #7
 80096b8:	bf28      	it	cs
 80096ba:	2307      	movcs	r3, #7
 80096bc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	89fa      	ldrh	r2, [r7, #14]
 80096c2:	4619      	mov	r1, r3
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f001 fd89 	bl	800b1dc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80096ca:	e090      	b.n	80097ee <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	785a      	ldrb	r2, [r3, #1]
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	88db      	ldrh	r3, [r3, #6]
 80096da:	2b3f      	cmp	r3, #63	; 0x3f
 80096dc:	d803      	bhi.n	80096e6 <USBD_CDC_Setup+0xa6>
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	88db      	ldrh	r3, [r3, #6]
 80096e2:	b2da      	uxtb	r2, r3
 80096e4:	e000      	b.n	80096e8 <USBD_CDC_Setup+0xa8>
 80096e6:	2240      	movs	r2, #64	; 0x40
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80096ee:	6939      	ldr	r1, [r7, #16]
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80096f6:	461a      	mov	r2, r3
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f001 fd9b 	bl	800b234 <USBD_CtlPrepareRx>
      break;
 80096fe:	e076      	b.n	80097ee <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	33b0      	adds	r3, #176	; 0xb0
 800970a:	009b      	lsls	r3, r3, #2
 800970c:	4413      	add	r3, r2
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	683a      	ldr	r2, [r7, #0]
 8009714:	7850      	ldrb	r0, [r2, #1]
 8009716:	2200      	movs	r2, #0
 8009718:	6839      	ldr	r1, [r7, #0]
 800971a:	4798      	blx	r3
      break;
 800971c:	e067      	b.n	80097ee <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	785b      	ldrb	r3, [r3, #1]
 8009722:	2b0b      	cmp	r3, #11
 8009724:	d851      	bhi.n	80097ca <USBD_CDC_Setup+0x18a>
 8009726:	a201      	add	r2, pc, #4	; (adr r2, 800972c <USBD_CDC_Setup+0xec>)
 8009728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800972c:	0800975d 	.word	0x0800975d
 8009730:	080097d9 	.word	0x080097d9
 8009734:	080097cb 	.word	0x080097cb
 8009738:	080097cb 	.word	0x080097cb
 800973c:	080097cb 	.word	0x080097cb
 8009740:	080097cb 	.word	0x080097cb
 8009744:	080097cb 	.word	0x080097cb
 8009748:	080097cb 	.word	0x080097cb
 800974c:	080097cb 	.word	0x080097cb
 8009750:	080097cb 	.word	0x080097cb
 8009754:	08009787 	.word	0x08009787
 8009758:	080097b1 	.word	0x080097b1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009762:	b2db      	uxtb	r3, r3
 8009764:	2b03      	cmp	r3, #3
 8009766:	d107      	bne.n	8009778 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009768:	f107 030a 	add.w	r3, r7, #10
 800976c:	2202      	movs	r2, #2
 800976e:	4619      	mov	r1, r3
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f001 fd33 	bl	800b1dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009776:	e032      	b.n	80097de <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009778:	6839      	ldr	r1, [r7, #0]
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f001 fcbd 	bl	800b0fa <USBD_CtlError>
            ret = USBD_FAIL;
 8009780:	2303      	movs	r3, #3
 8009782:	75fb      	strb	r3, [r7, #23]
          break;
 8009784:	e02b      	b.n	80097de <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800978c:	b2db      	uxtb	r3, r3
 800978e:	2b03      	cmp	r3, #3
 8009790:	d107      	bne.n	80097a2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009792:	f107 030d 	add.w	r3, r7, #13
 8009796:	2201      	movs	r2, #1
 8009798:	4619      	mov	r1, r3
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f001 fd1e 	bl	800b1dc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80097a0:	e01d      	b.n	80097de <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80097a2:	6839      	ldr	r1, [r7, #0]
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f001 fca8 	bl	800b0fa <USBD_CtlError>
            ret = USBD_FAIL;
 80097aa:	2303      	movs	r3, #3
 80097ac:	75fb      	strb	r3, [r7, #23]
          break;
 80097ae:	e016      	b.n	80097de <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	2b03      	cmp	r3, #3
 80097ba:	d00f      	beq.n	80097dc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80097bc:	6839      	ldr	r1, [r7, #0]
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f001 fc9b 	bl	800b0fa <USBD_CtlError>
            ret = USBD_FAIL;
 80097c4:	2303      	movs	r3, #3
 80097c6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80097c8:	e008      	b.n	80097dc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80097ca:	6839      	ldr	r1, [r7, #0]
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f001 fc94 	bl	800b0fa <USBD_CtlError>
          ret = USBD_FAIL;
 80097d2:	2303      	movs	r3, #3
 80097d4:	75fb      	strb	r3, [r7, #23]
          break;
 80097d6:	e002      	b.n	80097de <USBD_CDC_Setup+0x19e>
          break;
 80097d8:	bf00      	nop
 80097da:	e008      	b.n	80097ee <USBD_CDC_Setup+0x1ae>
          break;
 80097dc:	bf00      	nop
      }
      break;
 80097de:	e006      	b.n	80097ee <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80097e0:	6839      	ldr	r1, [r7, #0]
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f001 fc89 	bl	800b0fa <USBD_CtlError>
      ret = USBD_FAIL;
 80097e8:	2303      	movs	r3, #3
 80097ea:	75fb      	strb	r3, [r7, #23]
      break;
 80097ec:	bf00      	nop
  }

  return (uint8_t)ret;
 80097ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3718      	adds	r7, #24
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}

080097f8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	460b      	mov	r3, r1
 8009802:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800980a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	32b0      	adds	r2, #176	; 0xb0
 8009816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d101      	bne.n	8009822 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800981e:	2303      	movs	r3, #3
 8009820:	e065      	b.n	80098ee <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	32b0      	adds	r2, #176	; 0xb0
 800982c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009830:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009832:	78fb      	ldrb	r3, [r7, #3]
 8009834:	f003 020f 	and.w	r2, r3, #15
 8009838:	6879      	ldr	r1, [r7, #4]
 800983a:	4613      	mov	r3, r2
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	4413      	add	r3, r2
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	440b      	add	r3, r1
 8009844:	3318      	adds	r3, #24
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d02f      	beq.n	80098ac <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800984c:	78fb      	ldrb	r3, [r7, #3]
 800984e:	f003 020f 	and.w	r2, r3, #15
 8009852:	6879      	ldr	r1, [r7, #4]
 8009854:	4613      	mov	r3, r2
 8009856:	009b      	lsls	r3, r3, #2
 8009858:	4413      	add	r3, r2
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	440b      	add	r3, r1
 800985e:	3318      	adds	r3, #24
 8009860:	681a      	ldr	r2, [r3, #0]
 8009862:	78fb      	ldrb	r3, [r7, #3]
 8009864:	f003 010f 	and.w	r1, r3, #15
 8009868:	68f8      	ldr	r0, [r7, #12]
 800986a:	460b      	mov	r3, r1
 800986c:	00db      	lsls	r3, r3, #3
 800986e:	440b      	add	r3, r1
 8009870:	009b      	lsls	r3, r3, #2
 8009872:	4403      	add	r3, r0
 8009874:	3348      	adds	r3, #72	; 0x48
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	fbb2 f1f3 	udiv	r1, r2, r3
 800987c:	fb01 f303 	mul.w	r3, r1, r3
 8009880:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009882:	2b00      	cmp	r3, #0
 8009884:	d112      	bne.n	80098ac <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009886:	78fb      	ldrb	r3, [r7, #3]
 8009888:	f003 020f 	and.w	r2, r3, #15
 800988c:	6879      	ldr	r1, [r7, #4]
 800988e:	4613      	mov	r3, r2
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	4413      	add	r3, r2
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	440b      	add	r3, r1
 8009898:	3318      	adds	r3, #24
 800989a:	2200      	movs	r2, #0
 800989c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800989e:	78f9      	ldrb	r1, [r7, #3]
 80098a0:	2300      	movs	r3, #0
 80098a2:	2200      	movs	r2, #0
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f005 f880 	bl	800e9aa <USBD_LL_Transmit>
 80098aa:	e01f      	b.n	80098ec <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	2200      	movs	r2, #0
 80098b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	33b0      	adds	r3, #176	; 0xb0
 80098be:	009b      	lsls	r3, r3, #2
 80098c0:	4413      	add	r3, r2
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	691b      	ldr	r3, [r3, #16]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d010      	beq.n	80098ec <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80098d0:	687a      	ldr	r2, [r7, #4]
 80098d2:	33b0      	adds	r3, #176	; 0xb0
 80098d4:	009b      	lsls	r3, r3, #2
 80098d6:	4413      	add	r3, r2
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	691b      	ldr	r3, [r3, #16]
 80098dc:	68ba      	ldr	r2, [r7, #8]
 80098de:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80098e2:	68ba      	ldr	r2, [r7, #8]
 80098e4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80098e8:	78fa      	ldrb	r2, [r7, #3]
 80098ea:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80098ec:	2300      	movs	r3, #0
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3710      	adds	r7, #16
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}

080098f6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80098f6:	b580      	push	{r7, lr}
 80098f8:	b084      	sub	sp, #16
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	6078      	str	r0, [r7, #4]
 80098fe:	460b      	mov	r3, r1
 8009900:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	32b0      	adds	r2, #176	; 0xb0
 800990c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009910:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	32b0      	adds	r2, #176	; 0xb0
 800991c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d101      	bne.n	8009928 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009924:	2303      	movs	r3, #3
 8009926:	e01a      	b.n	800995e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009928:	78fb      	ldrb	r3, [r7, #3]
 800992a:	4619      	mov	r1, r3
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f005 f87e 	bl	800ea2e <USBD_LL_GetRxDataSize>
 8009932:	4602      	mov	r2, r0
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009940:	687a      	ldr	r2, [r7, #4]
 8009942:	33b0      	adds	r3, #176	; 0xb0
 8009944:	009b      	lsls	r3, r3, #2
 8009946:	4413      	add	r3, r2
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	68db      	ldr	r3, [r3, #12]
 800994c:	68fa      	ldr	r2, [r7, #12]
 800994e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009952:	68fa      	ldr	r2, [r7, #12]
 8009954:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009958:	4611      	mov	r1, r2
 800995a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800995c:	2300      	movs	r3, #0
}
 800995e:	4618      	mov	r0, r3
 8009960:	3710      	adds	r7, #16
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}

08009966 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009966:	b580      	push	{r7, lr}
 8009968:	b084      	sub	sp, #16
 800996a:	af00      	add	r7, sp, #0
 800996c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	32b0      	adds	r2, #176	; 0xb0
 8009978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800997c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d101      	bne.n	8009988 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009984:	2303      	movs	r3, #3
 8009986:	e025      	b.n	80099d4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800998e:	687a      	ldr	r2, [r7, #4]
 8009990:	33b0      	adds	r3, #176	; 0xb0
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	4413      	add	r3, r2
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d01a      	beq.n	80099d2 <USBD_CDC_EP0_RxReady+0x6c>
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80099a2:	2bff      	cmp	r3, #255	; 0xff
 80099a4:	d015      	beq.n	80099d2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	33b0      	adds	r3, #176	; 0xb0
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	4413      	add	r3, r2
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	689b      	ldr	r3, [r3, #8]
 80099b8:	68fa      	ldr	r2, [r7, #12]
 80099ba:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80099be:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80099c0:	68fa      	ldr	r2, [r7, #12]
 80099c2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80099c6:	b292      	uxth	r2, r2
 80099c8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	22ff      	movs	r2, #255	; 0xff
 80099ce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80099d2:	2300      	movs	r3, #0
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	3710      	adds	r7, #16
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}

080099dc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b086      	sub	sp, #24
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80099e4:	2182      	movs	r1, #130	; 0x82
 80099e6:	4818      	ldr	r0, [pc, #96]	; (8009a48 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80099e8:	f000 fd4f 	bl	800a48a <USBD_GetEpDesc>
 80099ec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80099ee:	2101      	movs	r1, #1
 80099f0:	4815      	ldr	r0, [pc, #84]	; (8009a48 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80099f2:	f000 fd4a 	bl	800a48a <USBD_GetEpDesc>
 80099f6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80099f8:	2181      	movs	r1, #129	; 0x81
 80099fa:	4813      	ldr	r0, [pc, #76]	; (8009a48 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80099fc:	f000 fd45 	bl	800a48a <USBD_GetEpDesc>
 8009a00:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d002      	beq.n	8009a0e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	2210      	movs	r2, #16
 8009a0c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d006      	beq.n	8009a22 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	2200      	movs	r2, #0
 8009a18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009a1c:	711a      	strb	r2, [r3, #4]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d006      	beq.n	8009a36 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009a30:	711a      	strb	r2, [r3, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2243      	movs	r2, #67	; 0x43
 8009a3a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009a3c:	4b02      	ldr	r3, [pc, #8]	; (8009a48 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3718      	adds	r7, #24
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}
 8009a46:	bf00      	nop
 8009a48:	20000084 	.word	0x20000084

08009a4c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b086      	sub	sp, #24
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009a54:	2182      	movs	r1, #130	; 0x82
 8009a56:	4818      	ldr	r0, [pc, #96]	; (8009ab8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009a58:	f000 fd17 	bl	800a48a <USBD_GetEpDesc>
 8009a5c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009a5e:	2101      	movs	r1, #1
 8009a60:	4815      	ldr	r0, [pc, #84]	; (8009ab8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009a62:	f000 fd12 	bl	800a48a <USBD_GetEpDesc>
 8009a66:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009a68:	2181      	movs	r1, #129	; 0x81
 8009a6a:	4813      	ldr	r0, [pc, #76]	; (8009ab8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009a6c:	f000 fd0d 	bl	800a48a <USBD_GetEpDesc>
 8009a70:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d002      	beq.n	8009a7e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	2210      	movs	r2, #16
 8009a7c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d006      	beq.n	8009a92 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	2200      	movs	r2, #0
 8009a88:	711a      	strb	r2, [r3, #4]
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	f042 0202 	orr.w	r2, r2, #2
 8009a90:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d006      	beq.n	8009aa6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	711a      	strb	r2, [r3, #4]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f042 0202 	orr.w	r2, r2, #2
 8009aa4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2243      	movs	r2, #67	; 0x43
 8009aaa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009aac:	4b02      	ldr	r3, [pc, #8]	; (8009ab8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3718      	adds	r7, #24
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
 8009ab6:	bf00      	nop
 8009ab8:	20000084 	.word	0x20000084

08009abc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b086      	sub	sp, #24
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009ac4:	2182      	movs	r1, #130	; 0x82
 8009ac6:	4818      	ldr	r0, [pc, #96]	; (8009b28 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ac8:	f000 fcdf 	bl	800a48a <USBD_GetEpDesc>
 8009acc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009ace:	2101      	movs	r1, #1
 8009ad0:	4815      	ldr	r0, [pc, #84]	; (8009b28 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ad2:	f000 fcda 	bl	800a48a <USBD_GetEpDesc>
 8009ad6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009ad8:	2181      	movs	r1, #129	; 0x81
 8009ada:	4813      	ldr	r0, [pc, #76]	; (8009b28 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009adc:	f000 fcd5 	bl	800a48a <USBD_GetEpDesc>
 8009ae0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009ae2:	697b      	ldr	r3, [r7, #20]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d002      	beq.n	8009aee <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009ae8:	697b      	ldr	r3, [r7, #20]
 8009aea:	2210      	movs	r2, #16
 8009aec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d006      	beq.n	8009b02 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	2200      	movs	r2, #0
 8009af8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009afc:	711a      	strb	r2, [r3, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d006      	beq.n	8009b16 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009b10:	711a      	strb	r2, [r3, #4]
 8009b12:	2200      	movs	r2, #0
 8009b14:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2243      	movs	r2, #67	; 0x43
 8009b1a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009b1c:	4b02      	ldr	r3, [pc, #8]	; (8009b28 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3718      	adds	r7, #24
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
 8009b26:	bf00      	nop
 8009b28:	20000084 	.word	0x20000084

08009b2c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	220a      	movs	r2, #10
 8009b38:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009b3a:	4b03      	ldr	r3, [pc, #12]	; (8009b48 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	370c      	adds	r7, #12
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr
 8009b48:	20000040 	.word	0x20000040

08009b4c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
 8009b54:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d101      	bne.n	8009b60 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009b5c:	2303      	movs	r3, #3
 8009b5e:	e009      	b.n	8009b74 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009b66:	687a      	ldr	r2, [r7, #4]
 8009b68:	33b0      	adds	r3, #176	; 0xb0
 8009b6a:	009b      	lsls	r3, r3, #2
 8009b6c:	4413      	add	r3, r2
 8009b6e:	683a      	ldr	r2, [r7, #0]
 8009b70:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009b72:	2300      	movs	r3, #0
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	370c      	adds	r7, #12
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7e:	4770      	bx	lr

08009b80 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b087      	sub	sp, #28
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	60f8      	str	r0, [r7, #12]
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	32b0      	adds	r2, #176	; 0xb0
 8009b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b9a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d101      	bne.n	8009ba6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009ba2:	2303      	movs	r3, #3
 8009ba4:	e008      	b.n	8009bb8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	68ba      	ldr	r2, [r7, #8]
 8009baa:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	687a      	ldr	r2, [r7, #4]
 8009bb2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	371c      	adds	r7, #28
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr

08009bc4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b085      	sub	sp, #20
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
 8009bcc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	32b0      	adds	r2, #176	; 0xb0
 8009bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bdc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d101      	bne.n	8009be8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009be4:	2303      	movs	r3, #3
 8009be6:	e004      	b.n	8009bf2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	683a      	ldr	r2, [r7, #0]
 8009bec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009bf0:	2300      	movs	r3, #0
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3714      	adds	r7, #20
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfc:	4770      	bx	lr
	...

08009c00 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b084      	sub	sp, #16
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	32b0      	adds	r2, #176	; 0xb0
 8009c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c16:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	32b0      	adds	r2, #176	; 0xb0
 8009c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d101      	bne.n	8009c32 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009c2e:	2303      	movs	r3, #3
 8009c30:	e025      	b.n	8009c7e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d11f      	bne.n	8009c7c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	2201      	movs	r2, #1
 8009c40:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009c44:	4b10      	ldr	r3, [pc, #64]	; (8009c88 <USBD_CDC_TransmitPacket+0x88>)
 8009c46:	781b      	ldrb	r3, [r3, #0]
 8009c48:	f003 020f 	and.w	r2, r3, #15
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	4613      	mov	r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	4413      	add	r3, r2
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	4403      	add	r3, r0
 8009c5e:	3318      	adds	r3, #24
 8009c60:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009c62:	4b09      	ldr	r3, [pc, #36]	; (8009c88 <USBD_CDC_TransmitPacket+0x88>)
 8009c64:	7819      	ldrb	r1, [r3, #0]
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f004 fe99 	bl	800e9aa <USBD_LL_Transmit>

    ret = USBD_OK;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3710      	adds	r7, #16
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}
 8009c86:	bf00      	nop
 8009c88:	200000c7 	.word	0x200000c7

08009c8c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	32b0      	adds	r2, #176	; 0xb0
 8009c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ca2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	32b0      	adds	r2, #176	; 0xb0
 8009cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d101      	bne.n	8009cba <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009cb6:	2303      	movs	r3, #3
 8009cb8:	e018      	b.n	8009cec <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	7c1b      	ldrb	r3, [r3, #16]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d10a      	bne.n	8009cd8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009cc2:	4b0c      	ldr	r3, [pc, #48]	; (8009cf4 <USBD_CDC_ReceivePacket+0x68>)
 8009cc4:	7819      	ldrb	r1, [r3, #0]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009ccc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f004 fe8b 	bl	800e9ec <USBD_LL_PrepareReceive>
 8009cd6:	e008      	b.n	8009cea <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009cd8:	4b06      	ldr	r3, [pc, #24]	; (8009cf4 <USBD_CDC_ReceivePacket+0x68>)
 8009cda:	7819      	ldrb	r1, [r3, #0]
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009ce2:	2340      	movs	r3, #64	; 0x40
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f004 fe81 	bl	800e9ec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009cea:	2300      	movs	r3, #0
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	3710      	adds	r7, #16
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}
 8009cf4:	200000c8 	.word	0x200000c8

08009cf8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b086      	sub	sp, #24
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	60b9      	str	r1, [r7, #8]
 8009d02:	4613      	mov	r3, r2
 8009d04:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d101      	bne.n	8009d10 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009d0c:	2303      	movs	r3, #3
 8009d0e:	e01f      	b.n	8009d50 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2200      	movs	r2, #0
 8009d24:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d003      	beq.n	8009d36 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	68ba      	ldr	r2, [r7, #8]
 8009d32:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	2201      	movs	r2, #1
 8009d3a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	79fa      	ldrb	r2, [r7, #7]
 8009d42:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009d44:	68f8      	ldr	r0, [r7, #12]
 8009d46:	f004 fcfb 	bl	800e740 <USBD_LL_Init>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009d4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3718      	adds	r7, #24
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b084      	sub	sp, #16
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009d62:	2300      	movs	r3, #0
 8009d64:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d101      	bne.n	8009d70 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009d6c:	2303      	movs	r3, #3
 8009d6e:	e025      	b.n	8009dbc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	683a      	ldr	r2, [r7, #0]
 8009d74:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	32ae      	adds	r2, #174	; 0xae
 8009d82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d00f      	beq.n	8009dac <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	32ae      	adds	r2, #174	; 0xae
 8009d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d9c:	f107 020e 	add.w	r2, r7, #14
 8009da0:	4610      	mov	r0, r2
 8009da2:	4798      	blx	r3
 8009da4:	4602      	mov	r2, r0
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009db2:	1c5a      	adds	r2, r3, #1
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3710      	adds	r7, #16
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f004 fd03 	bl	800e7d8 <USBD_LL_Start>
 8009dd2:	4603      	mov	r3, r0
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	3708      	adds	r7, #8
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}

08009ddc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b083      	sub	sp, #12
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009de4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	370c      	adds	r7, #12
 8009dea:	46bd      	mov	sp, r7
 8009dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df0:	4770      	bx	lr

08009df2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009df2:	b580      	push	{r7, lr}
 8009df4:	b084      	sub	sp, #16
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	6078      	str	r0, [r7, #4]
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d009      	beq.n	8009e20 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	78fa      	ldrb	r2, [r7, #3]
 8009e16:	4611      	mov	r1, r2
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	4798      	blx	r3
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3710      	adds	r7, #16
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e2a:	b580      	push	{r7, lr}
 8009e2c:	b084      	sub	sp, #16
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
 8009e32:	460b      	mov	r3, r1
 8009e34:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e36:	2300      	movs	r3, #0
 8009e38:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	78fa      	ldrb	r2, [r7, #3]
 8009e44:	4611      	mov	r1, r2
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	4798      	blx	r3
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d001      	beq.n	8009e54 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009e50:	2303      	movs	r3, #3
 8009e52:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3710      	adds	r7, #16
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}

08009e5e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b084      	sub	sp, #16
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
 8009e66:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009e6e:	6839      	ldr	r1, [r7, #0]
 8009e70:	4618      	mov	r0, r3
 8009e72:	f001 f908 	bl	800b086 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2201      	movs	r2, #1
 8009e7a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009e84:	461a      	mov	r2, r3
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009e92:	f003 031f 	and.w	r3, r3, #31
 8009e96:	2b02      	cmp	r3, #2
 8009e98:	d01a      	beq.n	8009ed0 <USBD_LL_SetupStage+0x72>
 8009e9a:	2b02      	cmp	r3, #2
 8009e9c:	d822      	bhi.n	8009ee4 <USBD_LL_SetupStage+0x86>
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d002      	beq.n	8009ea8 <USBD_LL_SetupStage+0x4a>
 8009ea2:	2b01      	cmp	r3, #1
 8009ea4:	d00a      	beq.n	8009ebc <USBD_LL_SetupStage+0x5e>
 8009ea6:	e01d      	b.n	8009ee4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009eae:	4619      	mov	r1, r3
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f000 fb5f 	bl	800a574 <USBD_StdDevReq>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	73fb      	strb	r3, [r7, #15]
      break;
 8009eba:	e020      	b.n	8009efe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009ec2:	4619      	mov	r1, r3
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f000 fbc7 	bl	800a658 <USBD_StdItfReq>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	73fb      	strb	r3, [r7, #15]
      break;
 8009ece:	e016      	b.n	8009efe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 fc29 	bl	800a730 <USBD_StdEPReq>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	73fb      	strb	r3, [r7, #15]
      break;
 8009ee2:	e00c      	b.n	8009efe <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009eea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f004 fcd0 	bl	800e898 <USBD_LL_StallEP>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	73fb      	strb	r3, [r7, #15]
      break;
 8009efc:	bf00      	nop
  }

  return ret;
 8009efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3710      	adds	r7, #16
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}

08009f08 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b086      	sub	sp, #24
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	460b      	mov	r3, r1
 8009f12:	607a      	str	r2, [r7, #4]
 8009f14:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009f16:	2300      	movs	r3, #0
 8009f18:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009f1a:	7afb      	ldrb	r3, [r7, #11]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d16e      	bne.n	8009ffe <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009f26:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009f2e:	2b03      	cmp	r3, #3
 8009f30:	f040 8098 	bne.w	800a064 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009f34:	693b      	ldr	r3, [r7, #16]
 8009f36:	689a      	ldr	r2, [r3, #8]
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	429a      	cmp	r2, r3
 8009f3e:	d913      	bls.n	8009f68 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	689a      	ldr	r2, [r3, #8]
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	68db      	ldr	r3, [r3, #12]
 8009f48:	1ad2      	subs	r2, r2, r3
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	68da      	ldr	r2, [r3, #12]
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	689b      	ldr	r3, [r3, #8]
 8009f56:	4293      	cmp	r3, r2
 8009f58:	bf28      	it	cs
 8009f5a:	4613      	movcs	r3, r2
 8009f5c:	461a      	mov	r2, r3
 8009f5e:	6879      	ldr	r1, [r7, #4]
 8009f60:	68f8      	ldr	r0, [r7, #12]
 8009f62:	f001 f984 	bl	800b26e <USBD_CtlContinueRx>
 8009f66:	e07d      	b.n	800a064 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009f6e:	f003 031f 	and.w	r3, r3, #31
 8009f72:	2b02      	cmp	r3, #2
 8009f74:	d014      	beq.n	8009fa0 <USBD_LL_DataOutStage+0x98>
 8009f76:	2b02      	cmp	r3, #2
 8009f78:	d81d      	bhi.n	8009fb6 <USBD_LL_DataOutStage+0xae>
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d002      	beq.n	8009f84 <USBD_LL_DataOutStage+0x7c>
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d003      	beq.n	8009f8a <USBD_LL_DataOutStage+0x82>
 8009f82:	e018      	b.n	8009fb6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009f84:	2300      	movs	r3, #0
 8009f86:	75bb      	strb	r3, [r7, #22]
            break;
 8009f88:	e018      	b.n	8009fbc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009f90:	b2db      	uxtb	r3, r3
 8009f92:	4619      	mov	r1, r3
 8009f94:	68f8      	ldr	r0, [r7, #12]
 8009f96:	f000 fa5e 	bl	800a456 <USBD_CoreFindIF>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	75bb      	strb	r3, [r7, #22]
            break;
 8009f9e:	e00d      	b.n	8009fbc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009fa6:	b2db      	uxtb	r3, r3
 8009fa8:	4619      	mov	r1, r3
 8009faa:	68f8      	ldr	r0, [r7, #12]
 8009fac:	f000 fa60 	bl	800a470 <USBD_CoreFindEP>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	75bb      	strb	r3, [r7, #22]
            break;
 8009fb4:	e002      	b.n	8009fbc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	75bb      	strb	r3, [r7, #22]
            break;
 8009fba:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009fbc:	7dbb      	ldrb	r3, [r7, #22]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d119      	bne.n	8009ff6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	2b03      	cmp	r3, #3
 8009fcc:	d113      	bne.n	8009ff6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009fce:	7dba      	ldrb	r2, [r7, #22]
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	32ae      	adds	r2, #174	; 0xae
 8009fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fd8:	691b      	ldr	r3, [r3, #16]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d00b      	beq.n	8009ff6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009fde:	7dba      	ldrb	r2, [r7, #22]
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009fe6:	7dba      	ldrb	r2, [r7, #22]
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	32ae      	adds	r2, #174	; 0xae
 8009fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ff0:	691b      	ldr	r3, [r3, #16]
 8009ff2:	68f8      	ldr	r0, [r7, #12]
 8009ff4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009ff6:	68f8      	ldr	r0, [r7, #12]
 8009ff8:	f001 f94a 	bl	800b290 <USBD_CtlSendStatus>
 8009ffc:	e032      	b.n	800a064 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009ffe:	7afb      	ldrb	r3, [r7, #11]
 800a000:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a004:	b2db      	uxtb	r3, r3
 800a006:	4619      	mov	r1, r3
 800a008:	68f8      	ldr	r0, [r7, #12]
 800a00a:	f000 fa31 	bl	800a470 <USBD_CoreFindEP>
 800a00e:	4603      	mov	r3, r0
 800a010:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a012:	7dbb      	ldrb	r3, [r7, #22]
 800a014:	2bff      	cmp	r3, #255	; 0xff
 800a016:	d025      	beq.n	800a064 <USBD_LL_DataOutStage+0x15c>
 800a018:	7dbb      	ldrb	r3, [r7, #22]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d122      	bne.n	800a064 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a024:	b2db      	uxtb	r3, r3
 800a026:	2b03      	cmp	r3, #3
 800a028:	d117      	bne.n	800a05a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a02a:	7dba      	ldrb	r2, [r7, #22]
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	32ae      	adds	r2, #174	; 0xae
 800a030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a034:	699b      	ldr	r3, [r3, #24]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d00f      	beq.n	800a05a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a03a:	7dba      	ldrb	r2, [r7, #22]
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a042:	7dba      	ldrb	r2, [r7, #22]
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	32ae      	adds	r2, #174	; 0xae
 800a048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a04c:	699b      	ldr	r3, [r3, #24]
 800a04e:	7afa      	ldrb	r2, [r7, #11]
 800a050:	4611      	mov	r1, r2
 800a052:	68f8      	ldr	r0, [r7, #12]
 800a054:	4798      	blx	r3
 800a056:	4603      	mov	r3, r0
 800a058:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a05a:	7dfb      	ldrb	r3, [r7, #23]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d001      	beq.n	800a064 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a060:	7dfb      	ldrb	r3, [r7, #23]
 800a062:	e000      	b.n	800a066 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a064:	2300      	movs	r3, #0
}
 800a066:	4618      	mov	r0, r3
 800a068:	3718      	adds	r7, #24
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}

0800a06e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a06e:	b580      	push	{r7, lr}
 800a070:	b086      	sub	sp, #24
 800a072:	af00      	add	r7, sp, #0
 800a074:	60f8      	str	r0, [r7, #12]
 800a076:	460b      	mov	r3, r1
 800a078:	607a      	str	r2, [r7, #4]
 800a07a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a07c:	7afb      	ldrb	r3, [r7, #11]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d16f      	bne.n	800a162 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	3314      	adds	r3, #20
 800a086:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a08e:	2b02      	cmp	r3, #2
 800a090:	d15a      	bne.n	800a148 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	689a      	ldr	r2, [r3, #8]
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	68db      	ldr	r3, [r3, #12]
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d914      	bls.n	800a0c8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	689a      	ldr	r2, [r3, #8]
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	68db      	ldr	r3, [r3, #12]
 800a0a6:	1ad2      	subs	r2, r2, r3
 800a0a8:	693b      	ldr	r3, [r7, #16]
 800a0aa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	689b      	ldr	r3, [r3, #8]
 800a0b0:	461a      	mov	r2, r3
 800a0b2:	6879      	ldr	r1, [r7, #4]
 800a0b4:	68f8      	ldr	r0, [r7, #12]
 800a0b6:	f001 f8ac 	bl	800b212 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	2200      	movs	r2, #0
 800a0be:	2100      	movs	r1, #0
 800a0c0:	68f8      	ldr	r0, [r7, #12]
 800a0c2:	f004 fc93 	bl	800e9ec <USBD_LL_PrepareReceive>
 800a0c6:	e03f      	b.n	800a148 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	68da      	ldr	r2, [r3, #12]
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	689b      	ldr	r3, [r3, #8]
 800a0d0:	429a      	cmp	r2, r3
 800a0d2:	d11c      	bne.n	800a10e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	685a      	ldr	r2, [r3, #4]
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a0dc:	429a      	cmp	r2, r3
 800a0de:	d316      	bcc.n	800a10e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a0e0:	693b      	ldr	r3, [r7, #16]
 800a0e2:	685a      	ldr	r2, [r3, #4]
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d20f      	bcs.n	800a10e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	2100      	movs	r1, #0
 800a0f2:	68f8      	ldr	r0, [r7, #12]
 800a0f4:	f001 f88d 	bl	800b212 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a100:	2300      	movs	r3, #0
 800a102:	2200      	movs	r2, #0
 800a104:	2100      	movs	r1, #0
 800a106:	68f8      	ldr	r0, [r7, #12]
 800a108:	f004 fc70 	bl	800e9ec <USBD_LL_PrepareReceive>
 800a10c:	e01c      	b.n	800a148 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a114:	b2db      	uxtb	r3, r3
 800a116:	2b03      	cmp	r3, #3
 800a118:	d10f      	bne.n	800a13a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a120:	68db      	ldr	r3, [r3, #12]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d009      	beq.n	800a13a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	2200      	movs	r2, #0
 800a12a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	68f8      	ldr	r0, [r7, #12]
 800a138:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a13a:	2180      	movs	r1, #128	; 0x80
 800a13c:	68f8      	ldr	r0, [r7, #12]
 800a13e:	f004 fbab 	bl	800e898 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a142:	68f8      	ldr	r0, [r7, #12]
 800a144:	f001 f8b7 	bl	800b2b6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d03a      	beq.n	800a1c8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a152:	68f8      	ldr	r0, [r7, #12]
 800a154:	f7ff fe42 	bl	8009ddc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2200      	movs	r2, #0
 800a15c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a160:	e032      	b.n	800a1c8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a162:	7afb      	ldrb	r3, [r7, #11]
 800a164:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a168:	b2db      	uxtb	r3, r3
 800a16a:	4619      	mov	r1, r3
 800a16c:	68f8      	ldr	r0, [r7, #12]
 800a16e:	f000 f97f 	bl	800a470 <USBD_CoreFindEP>
 800a172:	4603      	mov	r3, r0
 800a174:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a176:	7dfb      	ldrb	r3, [r7, #23]
 800a178:	2bff      	cmp	r3, #255	; 0xff
 800a17a:	d025      	beq.n	800a1c8 <USBD_LL_DataInStage+0x15a>
 800a17c:	7dfb      	ldrb	r3, [r7, #23]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d122      	bne.n	800a1c8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	2b03      	cmp	r3, #3
 800a18c:	d11c      	bne.n	800a1c8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a18e:	7dfa      	ldrb	r2, [r7, #23]
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	32ae      	adds	r2, #174	; 0xae
 800a194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a198:	695b      	ldr	r3, [r3, #20]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d014      	beq.n	800a1c8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a19e:	7dfa      	ldrb	r2, [r7, #23]
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a1a6:	7dfa      	ldrb	r2, [r7, #23]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	32ae      	adds	r2, #174	; 0xae
 800a1ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1b0:	695b      	ldr	r3, [r3, #20]
 800a1b2:	7afa      	ldrb	r2, [r7, #11]
 800a1b4:	4611      	mov	r1, r2
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	4798      	blx	r3
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a1be:	7dbb      	ldrb	r3, [r7, #22]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d001      	beq.n	800a1c8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a1c4:	7dbb      	ldrb	r3, [r7, #22]
 800a1c6:	e000      	b.n	800a1ca <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a1c8:	2300      	movs	r3, #0
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3718      	adds	r7, #24
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}

0800a1d2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a1d2:	b580      	push	{r7, lr}
 800a1d4:	b084      	sub	sp, #16
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2201      	movs	r2, #1
 800a1e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2200      	movs	r2, #0
 800a200:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d014      	beq.n	800a238 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a214:	685b      	ldr	r3, [r3, #4]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d00e      	beq.n	800a238 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	687a      	ldr	r2, [r7, #4]
 800a224:	6852      	ldr	r2, [r2, #4]
 800a226:	b2d2      	uxtb	r2, r2
 800a228:	4611      	mov	r1, r2
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	4798      	blx	r3
 800a22e:	4603      	mov	r3, r0
 800a230:	2b00      	cmp	r3, #0
 800a232:	d001      	beq.n	800a238 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a234:	2303      	movs	r3, #3
 800a236:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a238:	2340      	movs	r3, #64	; 0x40
 800a23a:	2200      	movs	r2, #0
 800a23c:	2100      	movs	r1, #0
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f004 fae5 	bl	800e80e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2201      	movs	r2, #1
 800a248:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2240      	movs	r2, #64	; 0x40
 800a250:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a254:	2340      	movs	r3, #64	; 0x40
 800a256:	2200      	movs	r2, #0
 800a258:	2180      	movs	r1, #128	; 0x80
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f004 fad7 	bl	800e80e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2201      	movs	r2, #1
 800a264:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2240      	movs	r2, #64	; 0x40
 800a26a:	621a      	str	r2, [r3, #32]

  return ret;
 800a26c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3710      	adds	r7, #16
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}

0800a276 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a276:	b480      	push	{r7}
 800a278:	b083      	sub	sp, #12
 800a27a:	af00      	add	r7, sp, #0
 800a27c:	6078      	str	r0, [r7, #4]
 800a27e:	460b      	mov	r3, r1
 800a280:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	78fa      	ldrb	r2, [r7, #3]
 800a286:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a288:	2300      	movs	r3, #0
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	370c      	adds	r7, #12
 800a28e:	46bd      	mov	sp, r7
 800a290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a294:	4770      	bx	lr

0800a296 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a296:	b480      	push	{r7}
 800a298:	b083      	sub	sp, #12
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2a4:	b2da      	uxtb	r2, r3
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2204      	movs	r2, #4
 800a2b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	370c      	adds	r7, #12
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr

0800a2c2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a2c2:	b480      	push	{r7}
 800a2c4:	b083      	sub	sp, #12
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	2b04      	cmp	r3, #4
 800a2d4:	d106      	bne.n	800a2e4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a2dc:	b2da      	uxtb	r2, r3
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a2e4:	2300      	movs	r3, #0
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	370c      	adds	r7, #12
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f0:	4770      	bx	lr

0800a2f2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a2f2:	b580      	push	{r7, lr}
 800a2f4:	b082      	sub	sp, #8
 800a2f6:	af00      	add	r7, sp, #0
 800a2f8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a300:	b2db      	uxtb	r3, r3
 800a302:	2b03      	cmp	r3, #3
 800a304:	d110      	bne.n	800a328 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d00b      	beq.n	800a328 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a316:	69db      	ldr	r3, [r3, #28]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d005      	beq.n	800a328 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a322:	69db      	ldr	r3, [r3, #28]
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a328:	2300      	movs	r3, #0
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3708      	adds	r7, #8
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}

0800a332 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a332:	b580      	push	{r7, lr}
 800a334:	b082      	sub	sp, #8
 800a336:	af00      	add	r7, sp, #0
 800a338:	6078      	str	r0, [r7, #4]
 800a33a:	460b      	mov	r3, r1
 800a33c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	32ae      	adds	r2, #174	; 0xae
 800a348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d101      	bne.n	800a354 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a350:	2303      	movs	r3, #3
 800a352:	e01c      	b.n	800a38e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a35a:	b2db      	uxtb	r3, r3
 800a35c:	2b03      	cmp	r3, #3
 800a35e:	d115      	bne.n	800a38c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	32ae      	adds	r2, #174	; 0xae
 800a36a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a36e:	6a1b      	ldr	r3, [r3, #32]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d00b      	beq.n	800a38c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	32ae      	adds	r2, #174	; 0xae
 800a37e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a382:	6a1b      	ldr	r3, [r3, #32]
 800a384:	78fa      	ldrb	r2, [r7, #3]
 800a386:	4611      	mov	r1, r2
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a38c:	2300      	movs	r3, #0
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3708      	adds	r7, #8
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}

0800a396 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a396:	b580      	push	{r7, lr}
 800a398:	b082      	sub	sp, #8
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
 800a39e:	460b      	mov	r3, r1
 800a3a0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	32ae      	adds	r2, #174	; 0xae
 800a3ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d101      	bne.n	800a3b8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a3b4:	2303      	movs	r3, #3
 800a3b6:	e01c      	b.n	800a3f2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	2b03      	cmp	r3, #3
 800a3c2:	d115      	bne.n	800a3f0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	32ae      	adds	r2, #174	; 0xae
 800a3ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d00b      	beq.n	800a3f0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	32ae      	adds	r2, #174	; 0xae
 800a3e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e8:	78fa      	ldrb	r2, [r7, #3]
 800a3ea:	4611      	mov	r1, r2
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a3f0:	2300      	movs	r3, #0
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	3708      	adds	r7, #8
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd80      	pop	{r7, pc}

0800a3fa <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a3fa:	b480      	push	{r7}
 800a3fc:	b083      	sub	sp, #12
 800a3fe:	af00      	add	r7, sp, #0
 800a400:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a402:	2300      	movs	r3, #0
}
 800a404:	4618      	mov	r0, r3
 800a406:	370c      	adds	r7, #12
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr

0800a410 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a418:	2300      	movs	r3, #0
 800a41a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2201      	movs	r2, #1
 800a420:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d00e      	beq.n	800a44c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	687a      	ldr	r2, [r7, #4]
 800a438:	6852      	ldr	r2, [r2, #4]
 800a43a:	b2d2      	uxtb	r2, r2
 800a43c:	4611      	mov	r1, r2
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	4798      	blx	r3
 800a442:	4603      	mov	r3, r0
 800a444:	2b00      	cmp	r3, #0
 800a446:	d001      	beq.n	800a44c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a448:	2303      	movs	r3, #3
 800a44a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a44c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a44e:	4618      	mov	r0, r3
 800a450:	3710      	adds	r7, #16
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}

0800a456 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a456:	b480      	push	{r7}
 800a458:	b083      	sub	sp, #12
 800a45a:	af00      	add	r7, sp, #0
 800a45c:	6078      	str	r0, [r7, #4]
 800a45e:	460b      	mov	r3, r1
 800a460:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a462:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a464:	4618      	mov	r0, r3
 800a466:	370c      	adds	r7, #12
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr

0800a470 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a470:	b480      	push	{r7}
 800a472:	b083      	sub	sp, #12
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	460b      	mov	r3, r1
 800a47a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a47c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a47e:	4618      	mov	r0, r3
 800a480:	370c      	adds	r7, #12
 800a482:	46bd      	mov	sp, r7
 800a484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a488:	4770      	bx	lr

0800a48a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a48a:	b580      	push	{r7, lr}
 800a48c:	b086      	sub	sp, #24
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
 800a492:	460b      	mov	r3, r1
 800a494:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	885b      	ldrh	r3, [r3, #2]
 800a4a6:	b29a      	uxth	r2, r3
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	781b      	ldrb	r3, [r3, #0]
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	429a      	cmp	r2, r3
 800a4b0:	d920      	bls.n	800a4f4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	781b      	ldrb	r3, [r3, #0]
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a4ba:	e013      	b.n	800a4e4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a4bc:	f107 030a 	add.w	r3, r7, #10
 800a4c0:	4619      	mov	r1, r3
 800a4c2:	6978      	ldr	r0, [r7, #20]
 800a4c4:	f000 f81b 	bl	800a4fe <USBD_GetNextDesc>
 800a4c8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	785b      	ldrb	r3, [r3, #1]
 800a4ce:	2b05      	cmp	r3, #5
 800a4d0:	d108      	bne.n	800a4e4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	789b      	ldrb	r3, [r3, #2]
 800a4da:	78fa      	ldrb	r2, [r7, #3]
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	d008      	beq.n	800a4f2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	885b      	ldrh	r3, [r3, #2]
 800a4e8:	b29a      	uxth	r2, r3
 800a4ea:	897b      	ldrh	r3, [r7, #10]
 800a4ec:	429a      	cmp	r2, r3
 800a4ee:	d8e5      	bhi.n	800a4bc <USBD_GetEpDesc+0x32>
 800a4f0:	e000      	b.n	800a4f4 <USBD_GetEpDesc+0x6a>
          break;
 800a4f2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a4f4:	693b      	ldr	r3, [r7, #16]
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3718      	adds	r7, #24
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}

0800a4fe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a4fe:	b480      	push	{r7}
 800a500:	b085      	sub	sp, #20
 800a502:	af00      	add	r7, sp, #0
 800a504:	6078      	str	r0, [r7, #4]
 800a506:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	881a      	ldrh	r2, [r3, #0]
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	781b      	ldrb	r3, [r3, #0]
 800a514:	b29b      	uxth	r3, r3
 800a516:	4413      	add	r3, r2
 800a518:	b29a      	uxth	r2, r3
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	461a      	mov	r2, r3
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	4413      	add	r3, r2
 800a528:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a52a:	68fb      	ldr	r3, [r7, #12]
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3714      	adds	r7, #20
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr

0800a538 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a538:	b480      	push	{r7}
 800a53a:	b087      	sub	sp, #28
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	3301      	adds	r3, #1
 800a54e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a556:	8a3b      	ldrh	r3, [r7, #16]
 800a558:	021b      	lsls	r3, r3, #8
 800a55a:	b21a      	sxth	r2, r3
 800a55c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a560:	4313      	orrs	r3, r2
 800a562:	b21b      	sxth	r3, r3
 800a564:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a566:	89fb      	ldrh	r3, [r7, #14]
}
 800a568:	4618      	mov	r0, r3
 800a56a:	371c      	adds	r7, #28
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b084      	sub	sp, #16
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
 800a57c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a57e:	2300      	movs	r3, #0
 800a580:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	781b      	ldrb	r3, [r3, #0]
 800a586:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a58a:	2b40      	cmp	r3, #64	; 0x40
 800a58c:	d005      	beq.n	800a59a <USBD_StdDevReq+0x26>
 800a58e:	2b40      	cmp	r3, #64	; 0x40
 800a590:	d857      	bhi.n	800a642 <USBD_StdDevReq+0xce>
 800a592:	2b00      	cmp	r3, #0
 800a594:	d00f      	beq.n	800a5b6 <USBD_StdDevReq+0x42>
 800a596:	2b20      	cmp	r3, #32
 800a598:	d153      	bne.n	800a642 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	32ae      	adds	r2, #174	; 0xae
 800a5a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5a8:	689b      	ldr	r3, [r3, #8]
 800a5aa:	6839      	ldr	r1, [r7, #0]
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	4798      	blx	r3
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	73fb      	strb	r3, [r7, #15]
      break;
 800a5b4:	e04a      	b.n	800a64c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	785b      	ldrb	r3, [r3, #1]
 800a5ba:	2b09      	cmp	r3, #9
 800a5bc:	d83b      	bhi.n	800a636 <USBD_StdDevReq+0xc2>
 800a5be:	a201      	add	r2, pc, #4	; (adr r2, 800a5c4 <USBD_StdDevReq+0x50>)
 800a5c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5c4:	0800a619 	.word	0x0800a619
 800a5c8:	0800a62d 	.word	0x0800a62d
 800a5cc:	0800a637 	.word	0x0800a637
 800a5d0:	0800a623 	.word	0x0800a623
 800a5d4:	0800a637 	.word	0x0800a637
 800a5d8:	0800a5f7 	.word	0x0800a5f7
 800a5dc:	0800a5ed 	.word	0x0800a5ed
 800a5e0:	0800a637 	.word	0x0800a637
 800a5e4:	0800a60f 	.word	0x0800a60f
 800a5e8:	0800a601 	.word	0x0800a601
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a5ec:	6839      	ldr	r1, [r7, #0]
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 fa3c 	bl	800aa6c <USBD_GetDescriptor>
          break;
 800a5f4:	e024      	b.n	800a640 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a5f6:	6839      	ldr	r1, [r7, #0]
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f000 fba1 	bl	800ad40 <USBD_SetAddress>
          break;
 800a5fe:	e01f      	b.n	800a640 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a600:	6839      	ldr	r1, [r7, #0]
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f000 fbe0 	bl	800adc8 <USBD_SetConfig>
 800a608:	4603      	mov	r3, r0
 800a60a:	73fb      	strb	r3, [r7, #15]
          break;
 800a60c:	e018      	b.n	800a640 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a60e:	6839      	ldr	r1, [r7, #0]
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 fc83 	bl	800af1c <USBD_GetConfig>
          break;
 800a616:	e013      	b.n	800a640 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a618:	6839      	ldr	r1, [r7, #0]
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 fcb4 	bl	800af88 <USBD_GetStatus>
          break;
 800a620:	e00e      	b.n	800a640 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a622:	6839      	ldr	r1, [r7, #0]
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f000 fce3 	bl	800aff0 <USBD_SetFeature>
          break;
 800a62a:	e009      	b.n	800a640 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a62c:	6839      	ldr	r1, [r7, #0]
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 fd07 	bl	800b042 <USBD_ClrFeature>
          break;
 800a634:	e004      	b.n	800a640 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a636:	6839      	ldr	r1, [r7, #0]
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f000 fd5e 	bl	800b0fa <USBD_CtlError>
          break;
 800a63e:	bf00      	nop
      }
      break;
 800a640:	e004      	b.n	800a64c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a642:	6839      	ldr	r1, [r7, #0]
 800a644:	6878      	ldr	r0, [r7, #4]
 800a646:	f000 fd58 	bl	800b0fa <USBD_CtlError>
      break;
 800a64a:	bf00      	nop
  }

  return ret;
 800a64c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3710      	adds	r7, #16
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
 800a656:	bf00      	nop

0800a658 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b084      	sub	sp, #16
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
 800a660:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a662:	2300      	movs	r3, #0
 800a664:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	781b      	ldrb	r3, [r3, #0]
 800a66a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a66e:	2b40      	cmp	r3, #64	; 0x40
 800a670:	d005      	beq.n	800a67e <USBD_StdItfReq+0x26>
 800a672:	2b40      	cmp	r3, #64	; 0x40
 800a674:	d852      	bhi.n	800a71c <USBD_StdItfReq+0xc4>
 800a676:	2b00      	cmp	r3, #0
 800a678:	d001      	beq.n	800a67e <USBD_StdItfReq+0x26>
 800a67a:	2b20      	cmp	r3, #32
 800a67c:	d14e      	bne.n	800a71c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a684:	b2db      	uxtb	r3, r3
 800a686:	3b01      	subs	r3, #1
 800a688:	2b02      	cmp	r3, #2
 800a68a:	d840      	bhi.n	800a70e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	889b      	ldrh	r3, [r3, #4]
 800a690:	b2db      	uxtb	r3, r3
 800a692:	2b01      	cmp	r3, #1
 800a694:	d836      	bhi.n	800a704 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	889b      	ldrh	r3, [r3, #4]
 800a69a:	b2db      	uxtb	r3, r3
 800a69c:	4619      	mov	r1, r3
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f7ff fed9 	bl	800a456 <USBD_CoreFindIF>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a6a8:	7bbb      	ldrb	r3, [r7, #14]
 800a6aa:	2bff      	cmp	r3, #255	; 0xff
 800a6ac:	d01d      	beq.n	800a6ea <USBD_StdItfReq+0x92>
 800a6ae:	7bbb      	ldrb	r3, [r7, #14]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d11a      	bne.n	800a6ea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a6b4:	7bba      	ldrb	r2, [r7, #14]
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	32ae      	adds	r2, #174	; 0xae
 800a6ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d00f      	beq.n	800a6e4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a6c4:	7bba      	ldrb	r2, [r7, #14]
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a6cc:	7bba      	ldrb	r2, [r7, #14]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	32ae      	adds	r2, #174	; 0xae
 800a6d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6d6:	689b      	ldr	r3, [r3, #8]
 800a6d8:	6839      	ldr	r1, [r7, #0]
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	4798      	blx	r3
 800a6de:	4603      	mov	r3, r0
 800a6e0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a6e2:	e004      	b.n	800a6ee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a6e4:	2303      	movs	r3, #3
 800a6e6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a6e8:	e001      	b.n	800a6ee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a6ea:	2303      	movs	r3, #3
 800a6ec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	88db      	ldrh	r3, [r3, #6]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d110      	bne.n	800a718 <USBD_StdItfReq+0xc0>
 800a6f6:	7bfb      	ldrb	r3, [r7, #15]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d10d      	bne.n	800a718 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 fdc7 	bl	800b290 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a702:	e009      	b.n	800a718 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a704:	6839      	ldr	r1, [r7, #0]
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 fcf7 	bl	800b0fa <USBD_CtlError>
          break;
 800a70c:	e004      	b.n	800a718 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a70e:	6839      	ldr	r1, [r7, #0]
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f000 fcf2 	bl	800b0fa <USBD_CtlError>
          break;
 800a716:	e000      	b.n	800a71a <USBD_StdItfReq+0xc2>
          break;
 800a718:	bf00      	nop
      }
      break;
 800a71a:	e004      	b.n	800a726 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a71c:	6839      	ldr	r1, [r7, #0]
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f000 fceb 	bl	800b0fa <USBD_CtlError>
      break;
 800a724:	bf00      	nop
  }

  return ret;
 800a726:	7bfb      	ldrb	r3, [r7, #15]
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3710      	adds	r7, #16
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b084      	sub	sp, #16
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
 800a738:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a73a:	2300      	movs	r3, #0
 800a73c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	889b      	ldrh	r3, [r3, #4]
 800a742:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	781b      	ldrb	r3, [r3, #0]
 800a748:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a74c:	2b40      	cmp	r3, #64	; 0x40
 800a74e:	d007      	beq.n	800a760 <USBD_StdEPReq+0x30>
 800a750:	2b40      	cmp	r3, #64	; 0x40
 800a752:	f200 817f 	bhi.w	800aa54 <USBD_StdEPReq+0x324>
 800a756:	2b00      	cmp	r3, #0
 800a758:	d02a      	beq.n	800a7b0 <USBD_StdEPReq+0x80>
 800a75a:	2b20      	cmp	r3, #32
 800a75c:	f040 817a 	bne.w	800aa54 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a760:	7bbb      	ldrb	r3, [r7, #14]
 800a762:	4619      	mov	r1, r3
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f7ff fe83 	bl	800a470 <USBD_CoreFindEP>
 800a76a:	4603      	mov	r3, r0
 800a76c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a76e:	7b7b      	ldrb	r3, [r7, #13]
 800a770:	2bff      	cmp	r3, #255	; 0xff
 800a772:	f000 8174 	beq.w	800aa5e <USBD_StdEPReq+0x32e>
 800a776:	7b7b      	ldrb	r3, [r7, #13]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	f040 8170 	bne.w	800aa5e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a77e:	7b7a      	ldrb	r2, [r7, #13]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a786:	7b7a      	ldrb	r2, [r7, #13]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	32ae      	adds	r2, #174	; 0xae
 800a78c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a790:	689b      	ldr	r3, [r3, #8]
 800a792:	2b00      	cmp	r3, #0
 800a794:	f000 8163 	beq.w	800aa5e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a798:	7b7a      	ldrb	r2, [r7, #13]
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	32ae      	adds	r2, #174	; 0xae
 800a79e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7a2:	689b      	ldr	r3, [r3, #8]
 800a7a4:	6839      	ldr	r1, [r7, #0]
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	4798      	blx	r3
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a7ae:	e156      	b.n	800aa5e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	785b      	ldrb	r3, [r3, #1]
 800a7b4:	2b03      	cmp	r3, #3
 800a7b6:	d008      	beq.n	800a7ca <USBD_StdEPReq+0x9a>
 800a7b8:	2b03      	cmp	r3, #3
 800a7ba:	f300 8145 	bgt.w	800aa48 <USBD_StdEPReq+0x318>
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	f000 809b 	beq.w	800a8fa <USBD_StdEPReq+0x1ca>
 800a7c4:	2b01      	cmp	r3, #1
 800a7c6:	d03c      	beq.n	800a842 <USBD_StdEPReq+0x112>
 800a7c8:	e13e      	b.n	800aa48 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7d0:	b2db      	uxtb	r3, r3
 800a7d2:	2b02      	cmp	r3, #2
 800a7d4:	d002      	beq.n	800a7dc <USBD_StdEPReq+0xac>
 800a7d6:	2b03      	cmp	r3, #3
 800a7d8:	d016      	beq.n	800a808 <USBD_StdEPReq+0xd8>
 800a7da:	e02c      	b.n	800a836 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a7dc:	7bbb      	ldrb	r3, [r7, #14]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d00d      	beq.n	800a7fe <USBD_StdEPReq+0xce>
 800a7e2:	7bbb      	ldrb	r3, [r7, #14]
 800a7e4:	2b80      	cmp	r3, #128	; 0x80
 800a7e6:	d00a      	beq.n	800a7fe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a7e8:	7bbb      	ldrb	r3, [r7, #14]
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f004 f853 	bl	800e898 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a7f2:	2180      	movs	r1, #128	; 0x80
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f004 f84f 	bl	800e898 <USBD_LL_StallEP>
 800a7fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a7fc:	e020      	b.n	800a840 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a7fe:	6839      	ldr	r1, [r7, #0]
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f000 fc7a 	bl	800b0fa <USBD_CtlError>
              break;
 800a806:	e01b      	b.n	800a840 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	885b      	ldrh	r3, [r3, #2]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d10e      	bne.n	800a82e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a810:	7bbb      	ldrb	r3, [r7, #14]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d00b      	beq.n	800a82e <USBD_StdEPReq+0xfe>
 800a816:	7bbb      	ldrb	r3, [r7, #14]
 800a818:	2b80      	cmp	r3, #128	; 0x80
 800a81a:	d008      	beq.n	800a82e <USBD_StdEPReq+0xfe>
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	88db      	ldrh	r3, [r3, #6]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d104      	bne.n	800a82e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a824:	7bbb      	ldrb	r3, [r7, #14]
 800a826:	4619      	mov	r1, r3
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	f004 f835 	bl	800e898 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	f000 fd2e 	bl	800b290 <USBD_CtlSendStatus>

              break;
 800a834:	e004      	b.n	800a840 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a836:	6839      	ldr	r1, [r7, #0]
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f000 fc5e 	bl	800b0fa <USBD_CtlError>
              break;
 800a83e:	bf00      	nop
          }
          break;
 800a840:	e107      	b.n	800aa52 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a848:	b2db      	uxtb	r3, r3
 800a84a:	2b02      	cmp	r3, #2
 800a84c:	d002      	beq.n	800a854 <USBD_StdEPReq+0x124>
 800a84e:	2b03      	cmp	r3, #3
 800a850:	d016      	beq.n	800a880 <USBD_StdEPReq+0x150>
 800a852:	e04b      	b.n	800a8ec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a854:	7bbb      	ldrb	r3, [r7, #14]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d00d      	beq.n	800a876 <USBD_StdEPReq+0x146>
 800a85a:	7bbb      	ldrb	r3, [r7, #14]
 800a85c:	2b80      	cmp	r3, #128	; 0x80
 800a85e:	d00a      	beq.n	800a876 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a860:	7bbb      	ldrb	r3, [r7, #14]
 800a862:	4619      	mov	r1, r3
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f004 f817 	bl	800e898 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a86a:	2180      	movs	r1, #128	; 0x80
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f004 f813 	bl	800e898 <USBD_LL_StallEP>
 800a872:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a874:	e040      	b.n	800a8f8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a876:	6839      	ldr	r1, [r7, #0]
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f000 fc3e 	bl	800b0fa <USBD_CtlError>
              break;
 800a87e:	e03b      	b.n	800a8f8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	885b      	ldrh	r3, [r3, #2]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d136      	bne.n	800a8f6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a888:	7bbb      	ldrb	r3, [r7, #14]
 800a88a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d004      	beq.n	800a89c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a892:	7bbb      	ldrb	r3, [r7, #14]
 800a894:	4619      	mov	r1, r3
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f004 f81d 	bl	800e8d6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	f000 fcf7 	bl	800b290 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a8a2:	7bbb      	ldrb	r3, [r7, #14]
 800a8a4:	4619      	mov	r1, r3
 800a8a6:	6878      	ldr	r0, [r7, #4]
 800a8a8:	f7ff fde2 	bl	800a470 <USBD_CoreFindEP>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a8b0:	7b7b      	ldrb	r3, [r7, #13]
 800a8b2:	2bff      	cmp	r3, #255	; 0xff
 800a8b4:	d01f      	beq.n	800a8f6 <USBD_StdEPReq+0x1c6>
 800a8b6:	7b7b      	ldrb	r3, [r7, #13]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d11c      	bne.n	800a8f6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a8bc:	7b7a      	ldrb	r2, [r7, #13]
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a8c4:	7b7a      	ldrb	r2, [r7, #13]
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	32ae      	adds	r2, #174	; 0xae
 800a8ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d010      	beq.n	800a8f6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a8d4:	7b7a      	ldrb	r2, [r7, #13]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	32ae      	adds	r2, #174	; 0xae
 800a8da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8de:	689b      	ldr	r3, [r3, #8]
 800a8e0:	6839      	ldr	r1, [r7, #0]
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	4798      	blx	r3
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a8ea:	e004      	b.n	800a8f6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a8ec:	6839      	ldr	r1, [r7, #0]
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 fc03 	bl	800b0fa <USBD_CtlError>
              break;
 800a8f4:	e000      	b.n	800a8f8 <USBD_StdEPReq+0x1c8>
              break;
 800a8f6:	bf00      	nop
          }
          break;
 800a8f8:	e0ab      	b.n	800aa52 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a900:	b2db      	uxtb	r3, r3
 800a902:	2b02      	cmp	r3, #2
 800a904:	d002      	beq.n	800a90c <USBD_StdEPReq+0x1dc>
 800a906:	2b03      	cmp	r3, #3
 800a908:	d032      	beq.n	800a970 <USBD_StdEPReq+0x240>
 800a90a:	e097      	b.n	800aa3c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a90c:	7bbb      	ldrb	r3, [r7, #14]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d007      	beq.n	800a922 <USBD_StdEPReq+0x1f2>
 800a912:	7bbb      	ldrb	r3, [r7, #14]
 800a914:	2b80      	cmp	r3, #128	; 0x80
 800a916:	d004      	beq.n	800a922 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a918:	6839      	ldr	r1, [r7, #0]
 800a91a:	6878      	ldr	r0, [r7, #4]
 800a91c:	f000 fbed 	bl	800b0fa <USBD_CtlError>
                break;
 800a920:	e091      	b.n	800aa46 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a922:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a926:	2b00      	cmp	r3, #0
 800a928:	da0b      	bge.n	800a942 <USBD_StdEPReq+0x212>
 800a92a:	7bbb      	ldrb	r3, [r7, #14]
 800a92c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a930:	4613      	mov	r3, r2
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	4413      	add	r3, r2
 800a936:	009b      	lsls	r3, r3, #2
 800a938:	3310      	adds	r3, #16
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	4413      	add	r3, r2
 800a93e:	3304      	adds	r3, #4
 800a940:	e00b      	b.n	800a95a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a942:	7bbb      	ldrb	r3, [r7, #14]
 800a944:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a948:	4613      	mov	r3, r2
 800a94a:	009b      	lsls	r3, r3, #2
 800a94c:	4413      	add	r3, r2
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	4413      	add	r3, r2
 800a958:	3304      	adds	r3, #4
 800a95a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	2200      	movs	r2, #0
 800a960:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a962:	68bb      	ldr	r3, [r7, #8]
 800a964:	2202      	movs	r2, #2
 800a966:	4619      	mov	r1, r3
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f000 fc37 	bl	800b1dc <USBD_CtlSendData>
              break;
 800a96e:	e06a      	b.n	800aa46 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a970:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a974:	2b00      	cmp	r3, #0
 800a976:	da11      	bge.n	800a99c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a978:	7bbb      	ldrb	r3, [r7, #14]
 800a97a:	f003 020f 	and.w	r2, r3, #15
 800a97e:	6879      	ldr	r1, [r7, #4]
 800a980:	4613      	mov	r3, r2
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	4413      	add	r3, r2
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	440b      	add	r3, r1
 800a98a:	3324      	adds	r3, #36	; 0x24
 800a98c:	881b      	ldrh	r3, [r3, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d117      	bne.n	800a9c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a992:	6839      	ldr	r1, [r7, #0]
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f000 fbb0 	bl	800b0fa <USBD_CtlError>
                  break;
 800a99a:	e054      	b.n	800aa46 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a99c:	7bbb      	ldrb	r3, [r7, #14]
 800a99e:	f003 020f 	and.w	r2, r3, #15
 800a9a2:	6879      	ldr	r1, [r7, #4]
 800a9a4:	4613      	mov	r3, r2
 800a9a6:	009b      	lsls	r3, r3, #2
 800a9a8:	4413      	add	r3, r2
 800a9aa:	009b      	lsls	r3, r3, #2
 800a9ac:	440b      	add	r3, r1
 800a9ae:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a9b2:	881b      	ldrh	r3, [r3, #0]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d104      	bne.n	800a9c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a9b8:	6839      	ldr	r1, [r7, #0]
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f000 fb9d 	bl	800b0fa <USBD_CtlError>
                  break;
 800a9c0:	e041      	b.n	800aa46 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	da0b      	bge.n	800a9e2 <USBD_StdEPReq+0x2b2>
 800a9ca:	7bbb      	ldrb	r3, [r7, #14]
 800a9cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a9d0:	4613      	mov	r3, r2
 800a9d2:	009b      	lsls	r3, r3, #2
 800a9d4:	4413      	add	r3, r2
 800a9d6:	009b      	lsls	r3, r3, #2
 800a9d8:	3310      	adds	r3, #16
 800a9da:	687a      	ldr	r2, [r7, #4]
 800a9dc:	4413      	add	r3, r2
 800a9de:	3304      	adds	r3, #4
 800a9e0:	e00b      	b.n	800a9fa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a9e2:	7bbb      	ldrb	r3, [r7, #14]
 800a9e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9e8:	4613      	mov	r3, r2
 800a9ea:	009b      	lsls	r3, r3, #2
 800a9ec:	4413      	add	r3, r2
 800a9ee:	009b      	lsls	r3, r3, #2
 800a9f0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a9f4:	687a      	ldr	r2, [r7, #4]
 800a9f6:	4413      	add	r3, r2
 800a9f8:	3304      	adds	r3, #4
 800a9fa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a9fc:	7bbb      	ldrb	r3, [r7, #14]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d002      	beq.n	800aa08 <USBD_StdEPReq+0x2d8>
 800aa02:	7bbb      	ldrb	r3, [r7, #14]
 800aa04:	2b80      	cmp	r3, #128	; 0x80
 800aa06:	d103      	bne.n	800aa10 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	601a      	str	r2, [r3, #0]
 800aa0e:	e00e      	b.n	800aa2e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aa10:	7bbb      	ldrb	r3, [r7, #14]
 800aa12:	4619      	mov	r1, r3
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f003 ff7d 	bl	800e914 <USBD_LL_IsStallEP>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d003      	beq.n	800aa28 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	2201      	movs	r2, #1
 800aa24:	601a      	str	r2, [r3, #0]
 800aa26:	e002      	b.n	800aa2e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	2202      	movs	r2, #2
 800aa32:	4619      	mov	r1, r3
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 fbd1 	bl	800b1dc <USBD_CtlSendData>
              break;
 800aa3a:	e004      	b.n	800aa46 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800aa3c:	6839      	ldr	r1, [r7, #0]
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fb5b 	bl	800b0fa <USBD_CtlError>
              break;
 800aa44:	bf00      	nop
          }
          break;
 800aa46:	e004      	b.n	800aa52 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800aa48:	6839      	ldr	r1, [r7, #0]
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f000 fb55 	bl	800b0fa <USBD_CtlError>
          break;
 800aa50:	bf00      	nop
      }
      break;
 800aa52:	e005      	b.n	800aa60 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800aa54:	6839      	ldr	r1, [r7, #0]
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f000 fb4f 	bl	800b0fa <USBD_CtlError>
      break;
 800aa5c:	e000      	b.n	800aa60 <USBD_StdEPReq+0x330>
      break;
 800aa5e:	bf00      	nop
  }

  return ret;
 800aa60:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3710      	adds	r7, #16
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
	...

0800aa6c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aa76:	2300      	movs	r3, #0
 800aa78:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aa7e:	2300      	movs	r3, #0
 800aa80:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	885b      	ldrh	r3, [r3, #2]
 800aa86:	0a1b      	lsrs	r3, r3, #8
 800aa88:	b29b      	uxth	r3, r3
 800aa8a:	3b01      	subs	r3, #1
 800aa8c:	2b06      	cmp	r3, #6
 800aa8e:	f200 8128 	bhi.w	800ace2 <USBD_GetDescriptor+0x276>
 800aa92:	a201      	add	r2, pc, #4	; (adr r2, 800aa98 <USBD_GetDescriptor+0x2c>)
 800aa94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa98:	0800aab5 	.word	0x0800aab5
 800aa9c:	0800aacd 	.word	0x0800aacd
 800aaa0:	0800ab0d 	.word	0x0800ab0d
 800aaa4:	0800ace3 	.word	0x0800ace3
 800aaa8:	0800ace3 	.word	0x0800ace3
 800aaac:	0800ac83 	.word	0x0800ac83
 800aab0:	0800acaf 	.word	0x0800acaf
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	687a      	ldr	r2, [r7, #4]
 800aabe:	7c12      	ldrb	r2, [r2, #16]
 800aac0:	f107 0108 	add.w	r1, r7, #8
 800aac4:	4610      	mov	r0, r2
 800aac6:	4798      	blx	r3
 800aac8:	60f8      	str	r0, [r7, #12]
      break;
 800aaca:	e112      	b.n	800acf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	7c1b      	ldrb	r3, [r3, #16]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d10d      	bne.n	800aaf0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aadc:	f107 0208 	add.w	r2, r7, #8
 800aae0:	4610      	mov	r0, r2
 800aae2:	4798      	blx	r3
 800aae4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	3301      	adds	r3, #1
 800aaea:	2202      	movs	r2, #2
 800aaec:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800aaee:	e100      	b.n	800acf2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aaf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaf8:	f107 0208 	add.w	r2, r7, #8
 800aafc:	4610      	mov	r0, r2
 800aafe:	4798      	blx	r3
 800ab00:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	3301      	adds	r3, #1
 800ab06:	2202      	movs	r2, #2
 800ab08:	701a      	strb	r2, [r3, #0]
      break;
 800ab0a:	e0f2      	b.n	800acf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	885b      	ldrh	r3, [r3, #2]
 800ab10:	b2db      	uxtb	r3, r3
 800ab12:	2b05      	cmp	r3, #5
 800ab14:	f200 80ac 	bhi.w	800ac70 <USBD_GetDescriptor+0x204>
 800ab18:	a201      	add	r2, pc, #4	; (adr r2, 800ab20 <USBD_GetDescriptor+0xb4>)
 800ab1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab1e:	bf00      	nop
 800ab20:	0800ab39 	.word	0x0800ab39
 800ab24:	0800ab6d 	.word	0x0800ab6d
 800ab28:	0800aba1 	.word	0x0800aba1
 800ab2c:	0800abd5 	.word	0x0800abd5
 800ab30:	0800ac09 	.word	0x0800ac09
 800ab34:	0800ac3d 	.word	0x0800ac3d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d00b      	beq.n	800ab5c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab4a:	685b      	ldr	r3, [r3, #4]
 800ab4c:	687a      	ldr	r2, [r7, #4]
 800ab4e:	7c12      	ldrb	r2, [r2, #16]
 800ab50:	f107 0108 	add.w	r1, r7, #8
 800ab54:	4610      	mov	r0, r2
 800ab56:	4798      	blx	r3
 800ab58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab5a:	e091      	b.n	800ac80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab5c:	6839      	ldr	r1, [r7, #0]
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f000 facb 	bl	800b0fa <USBD_CtlError>
            err++;
 800ab64:	7afb      	ldrb	r3, [r7, #11]
 800ab66:	3301      	adds	r3, #1
 800ab68:	72fb      	strb	r3, [r7, #11]
          break;
 800ab6a:	e089      	b.n	800ac80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab72:	689b      	ldr	r3, [r3, #8]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d00b      	beq.n	800ab90 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab7e:	689b      	ldr	r3, [r3, #8]
 800ab80:	687a      	ldr	r2, [r7, #4]
 800ab82:	7c12      	ldrb	r2, [r2, #16]
 800ab84:	f107 0108 	add.w	r1, r7, #8
 800ab88:	4610      	mov	r0, r2
 800ab8a:	4798      	blx	r3
 800ab8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab8e:	e077      	b.n	800ac80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ab90:	6839      	ldr	r1, [r7, #0]
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f000 fab1 	bl	800b0fa <USBD_CtlError>
            err++;
 800ab98:	7afb      	ldrb	r3, [r7, #11]
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	72fb      	strb	r3, [r7, #11]
          break;
 800ab9e:	e06f      	b.n	800ac80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aba6:	68db      	ldr	r3, [r3, #12]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d00b      	beq.n	800abc4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abb2:	68db      	ldr	r3, [r3, #12]
 800abb4:	687a      	ldr	r2, [r7, #4]
 800abb6:	7c12      	ldrb	r2, [r2, #16]
 800abb8:	f107 0108 	add.w	r1, r7, #8
 800abbc:	4610      	mov	r0, r2
 800abbe:	4798      	blx	r3
 800abc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abc2:	e05d      	b.n	800ac80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800abc4:	6839      	ldr	r1, [r7, #0]
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f000 fa97 	bl	800b0fa <USBD_CtlError>
            err++;
 800abcc:	7afb      	ldrb	r3, [r7, #11]
 800abce:	3301      	adds	r3, #1
 800abd0:	72fb      	strb	r3, [r7, #11]
          break;
 800abd2:	e055      	b.n	800ac80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abda:	691b      	ldr	r3, [r3, #16]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d00b      	beq.n	800abf8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abe6:	691b      	ldr	r3, [r3, #16]
 800abe8:	687a      	ldr	r2, [r7, #4]
 800abea:	7c12      	ldrb	r2, [r2, #16]
 800abec:	f107 0108 	add.w	r1, r7, #8
 800abf0:	4610      	mov	r0, r2
 800abf2:	4798      	blx	r3
 800abf4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abf6:	e043      	b.n	800ac80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800abf8:	6839      	ldr	r1, [r7, #0]
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f000 fa7d 	bl	800b0fa <USBD_CtlError>
            err++;
 800ac00:	7afb      	ldrb	r3, [r7, #11]
 800ac02:	3301      	adds	r3, #1
 800ac04:	72fb      	strb	r3, [r7, #11]
          break;
 800ac06:	e03b      	b.n	800ac80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac0e:	695b      	ldr	r3, [r3, #20]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d00b      	beq.n	800ac2c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac1a:	695b      	ldr	r3, [r3, #20]
 800ac1c:	687a      	ldr	r2, [r7, #4]
 800ac1e:	7c12      	ldrb	r2, [r2, #16]
 800ac20:	f107 0108 	add.w	r1, r7, #8
 800ac24:	4610      	mov	r0, r2
 800ac26:	4798      	blx	r3
 800ac28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac2a:	e029      	b.n	800ac80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac2c:	6839      	ldr	r1, [r7, #0]
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f000 fa63 	bl	800b0fa <USBD_CtlError>
            err++;
 800ac34:	7afb      	ldrb	r3, [r7, #11]
 800ac36:	3301      	adds	r3, #1
 800ac38:	72fb      	strb	r3, [r7, #11]
          break;
 800ac3a:	e021      	b.n	800ac80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac42:	699b      	ldr	r3, [r3, #24]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d00b      	beq.n	800ac60 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac4e:	699b      	ldr	r3, [r3, #24]
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	7c12      	ldrb	r2, [r2, #16]
 800ac54:	f107 0108 	add.w	r1, r7, #8
 800ac58:	4610      	mov	r0, r2
 800ac5a:	4798      	blx	r3
 800ac5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac5e:	e00f      	b.n	800ac80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac60:	6839      	ldr	r1, [r7, #0]
 800ac62:	6878      	ldr	r0, [r7, #4]
 800ac64:	f000 fa49 	bl	800b0fa <USBD_CtlError>
            err++;
 800ac68:	7afb      	ldrb	r3, [r7, #11]
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	72fb      	strb	r3, [r7, #11]
          break;
 800ac6e:	e007      	b.n	800ac80 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ac70:	6839      	ldr	r1, [r7, #0]
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f000 fa41 	bl	800b0fa <USBD_CtlError>
          err++;
 800ac78:	7afb      	ldrb	r3, [r7, #11]
 800ac7a:	3301      	adds	r3, #1
 800ac7c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ac7e:	bf00      	nop
      }
      break;
 800ac80:	e037      	b.n	800acf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	7c1b      	ldrb	r3, [r3, #16]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d109      	bne.n	800ac9e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac92:	f107 0208 	add.w	r2, r7, #8
 800ac96:	4610      	mov	r0, r2
 800ac98:	4798      	blx	r3
 800ac9a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ac9c:	e029      	b.n	800acf2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ac9e:	6839      	ldr	r1, [r7, #0]
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f000 fa2a 	bl	800b0fa <USBD_CtlError>
        err++;
 800aca6:	7afb      	ldrb	r3, [r7, #11]
 800aca8:	3301      	adds	r3, #1
 800acaa:	72fb      	strb	r3, [r7, #11]
      break;
 800acac:	e021      	b.n	800acf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	7c1b      	ldrb	r3, [r3, #16]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d10d      	bne.n	800acd2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acbe:	f107 0208 	add.w	r2, r7, #8
 800acc2:	4610      	mov	r0, r2
 800acc4:	4798      	blx	r3
 800acc6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	3301      	adds	r3, #1
 800accc:	2207      	movs	r2, #7
 800acce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800acd0:	e00f      	b.n	800acf2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800acd2:	6839      	ldr	r1, [r7, #0]
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f000 fa10 	bl	800b0fa <USBD_CtlError>
        err++;
 800acda:	7afb      	ldrb	r3, [r7, #11]
 800acdc:	3301      	adds	r3, #1
 800acde:	72fb      	strb	r3, [r7, #11]
      break;
 800ace0:	e007      	b.n	800acf2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800ace2:	6839      	ldr	r1, [r7, #0]
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	f000 fa08 	bl	800b0fa <USBD_CtlError>
      err++;
 800acea:	7afb      	ldrb	r3, [r7, #11]
 800acec:	3301      	adds	r3, #1
 800acee:	72fb      	strb	r3, [r7, #11]
      break;
 800acf0:	bf00      	nop
  }

  if (err != 0U)
 800acf2:	7afb      	ldrb	r3, [r7, #11]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d11e      	bne.n	800ad36 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	88db      	ldrh	r3, [r3, #6]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d016      	beq.n	800ad2e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ad00:	893b      	ldrh	r3, [r7, #8]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d00e      	beq.n	800ad24 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	88da      	ldrh	r2, [r3, #6]
 800ad0a:	893b      	ldrh	r3, [r7, #8]
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	bf28      	it	cs
 800ad10:	4613      	movcs	r3, r2
 800ad12:	b29b      	uxth	r3, r3
 800ad14:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ad16:	893b      	ldrh	r3, [r7, #8]
 800ad18:	461a      	mov	r2, r3
 800ad1a:	68f9      	ldr	r1, [r7, #12]
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f000 fa5d 	bl	800b1dc <USBD_CtlSendData>
 800ad22:	e009      	b.n	800ad38 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ad24:	6839      	ldr	r1, [r7, #0]
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f000 f9e7 	bl	800b0fa <USBD_CtlError>
 800ad2c:	e004      	b.n	800ad38 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f000 faae 	bl	800b290 <USBD_CtlSendStatus>
 800ad34:	e000      	b.n	800ad38 <USBD_GetDescriptor+0x2cc>
    return;
 800ad36:	bf00      	nop
  }
}
 800ad38:	3710      	adds	r7, #16
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}
 800ad3e:	bf00      	nop

0800ad40 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b084      	sub	sp, #16
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	889b      	ldrh	r3, [r3, #4]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d131      	bne.n	800adb6 <USBD_SetAddress+0x76>
 800ad52:	683b      	ldr	r3, [r7, #0]
 800ad54:	88db      	ldrh	r3, [r3, #6]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d12d      	bne.n	800adb6 <USBD_SetAddress+0x76>
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	885b      	ldrh	r3, [r3, #2]
 800ad5e:	2b7f      	cmp	r3, #127	; 0x7f
 800ad60:	d829      	bhi.n	800adb6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	885b      	ldrh	r3, [r3, #2]
 800ad66:	b2db      	uxtb	r3, r3
 800ad68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad6c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad74:	b2db      	uxtb	r3, r3
 800ad76:	2b03      	cmp	r3, #3
 800ad78:	d104      	bne.n	800ad84 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ad7a:	6839      	ldr	r1, [r7, #0]
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f000 f9bc 	bl	800b0fa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad82:	e01d      	b.n	800adc0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	7bfa      	ldrb	r2, [r7, #15]
 800ad88:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ad8c:	7bfb      	ldrb	r3, [r7, #15]
 800ad8e:	4619      	mov	r1, r3
 800ad90:	6878      	ldr	r0, [r7, #4]
 800ad92:	f003 fdeb 	bl	800e96c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f000 fa7a 	bl	800b290 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ad9c:	7bfb      	ldrb	r3, [r7, #15]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d004      	beq.n	800adac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2202      	movs	r2, #2
 800ada6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adaa:	e009      	b.n	800adc0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2201      	movs	r2, #1
 800adb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adb4:	e004      	b.n	800adc0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800adb6:	6839      	ldr	r1, [r7, #0]
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f000 f99e 	bl	800b0fa <USBD_CtlError>
  }
}
 800adbe:	bf00      	nop
 800adc0:	bf00      	nop
 800adc2:	3710      	adds	r7, #16
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}

0800adc8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b084      	sub	sp, #16
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
 800add0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800add2:	2300      	movs	r3, #0
 800add4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	885b      	ldrh	r3, [r3, #2]
 800adda:	b2da      	uxtb	r2, r3
 800addc:	4b4e      	ldr	r3, [pc, #312]	; (800af18 <USBD_SetConfig+0x150>)
 800adde:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ade0:	4b4d      	ldr	r3, [pc, #308]	; (800af18 <USBD_SetConfig+0x150>)
 800ade2:	781b      	ldrb	r3, [r3, #0]
 800ade4:	2b01      	cmp	r3, #1
 800ade6:	d905      	bls.n	800adf4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ade8:	6839      	ldr	r1, [r7, #0]
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	f000 f985 	bl	800b0fa <USBD_CtlError>
    return USBD_FAIL;
 800adf0:	2303      	movs	r3, #3
 800adf2:	e08c      	b.n	800af0e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	2b02      	cmp	r3, #2
 800adfe:	d002      	beq.n	800ae06 <USBD_SetConfig+0x3e>
 800ae00:	2b03      	cmp	r3, #3
 800ae02:	d029      	beq.n	800ae58 <USBD_SetConfig+0x90>
 800ae04:	e075      	b.n	800aef2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ae06:	4b44      	ldr	r3, [pc, #272]	; (800af18 <USBD_SetConfig+0x150>)
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d020      	beq.n	800ae50 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ae0e:	4b42      	ldr	r3, [pc, #264]	; (800af18 <USBD_SetConfig+0x150>)
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	461a      	mov	r2, r3
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ae18:	4b3f      	ldr	r3, [pc, #252]	; (800af18 <USBD_SetConfig+0x150>)
 800ae1a:	781b      	ldrb	r3, [r3, #0]
 800ae1c:	4619      	mov	r1, r3
 800ae1e:	6878      	ldr	r0, [r7, #4]
 800ae20:	f7fe ffe7 	bl	8009df2 <USBD_SetClassConfig>
 800ae24:	4603      	mov	r3, r0
 800ae26:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ae28:	7bfb      	ldrb	r3, [r7, #15]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d008      	beq.n	800ae40 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ae2e:	6839      	ldr	r1, [r7, #0]
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f000 f962 	bl	800b0fa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	2202      	movs	r2, #2
 800ae3a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae3e:	e065      	b.n	800af0c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f000 fa25 	bl	800b290 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2203      	movs	r2, #3
 800ae4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800ae4e:	e05d      	b.n	800af0c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f000 fa1d 	bl	800b290 <USBD_CtlSendStatus>
      break;
 800ae56:	e059      	b.n	800af0c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ae58:	4b2f      	ldr	r3, [pc, #188]	; (800af18 <USBD_SetConfig+0x150>)
 800ae5a:	781b      	ldrb	r3, [r3, #0]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d112      	bne.n	800ae86 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2202      	movs	r2, #2
 800ae64:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800ae68:	4b2b      	ldr	r3, [pc, #172]	; (800af18 <USBD_SetConfig+0x150>)
 800ae6a:	781b      	ldrb	r3, [r3, #0]
 800ae6c:	461a      	mov	r2, r3
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ae72:	4b29      	ldr	r3, [pc, #164]	; (800af18 <USBD_SetConfig+0x150>)
 800ae74:	781b      	ldrb	r3, [r3, #0]
 800ae76:	4619      	mov	r1, r3
 800ae78:	6878      	ldr	r0, [r7, #4]
 800ae7a:	f7fe ffd6 	bl	8009e2a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f000 fa06 	bl	800b290 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae84:	e042      	b.n	800af0c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ae86:	4b24      	ldr	r3, [pc, #144]	; (800af18 <USBD_SetConfig+0x150>)
 800ae88:	781b      	ldrb	r3, [r3, #0]
 800ae8a:	461a      	mov	r2, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d02a      	beq.n	800aeea <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	685b      	ldr	r3, [r3, #4]
 800ae98:	b2db      	uxtb	r3, r3
 800ae9a:	4619      	mov	r1, r3
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f7fe ffc4 	bl	8009e2a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aea2:	4b1d      	ldr	r3, [pc, #116]	; (800af18 <USBD_SetConfig+0x150>)
 800aea4:	781b      	ldrb	r3, [r3, #0]
 800aea6:	461a      	mov	r2, r3
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aeac:	4b1a      	ldr	r3, [pc, #104]	; (800af18 <USBD_SetConfig+0x150>)
 800aeae:	781b      	ldrb	r3, [r3, #0]
 800aeb0:	4619      	mov	r1, r3
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f7fe ff9d 	bl	8009df2 <USBD_SetClassConfig>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800aebc:	7bfb      	ldrb	r3, [r7, #15]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d00f      	beq.n	800aee2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800aec2:	6839      	ldr	r1, [r7, #0]
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f000 f918 	bl	800b0fa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	685b      	ldr	r3, [r3, #4]
 800aece:	b2db      	uxtb	r3, r3
 800aed0:	4619      	mov	r1, r3
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f7fe ffa9 	bl	8009e2a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2202      	movs	r2, #2
 800aedc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800aee0:	e014      	b.n	800af0c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f000 f9d4 	bl	800b290 <USBD_CtlSendStatus>
      break;
 800aee8:	e010      	b.n	800af0c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 f9d0 	bl	800b290 <USBD_CtlSendStatus>
      break;
 800aef0:	e00c      	b.n	800af0c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800aef2:	6839      	ldr	r1, [r7, #0]
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 f900 	bl	800b0fa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aefa:	4b07      	ldr	r3, [pc, #28]	; (800af18 <USBD_SetConfig+0x150>)
 800aefc:	781b      	ldrb	r3, [r3, #0]
 800aefe:	4619      	mov	r1, r3
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f7fe ff92 	bl	8009e2a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800af06:	2303      	movs	r3, #3
 800af08:	73fb      	strb	r3, [r7, #15]
      break;
 800af0a:	bf00      	nop
  }

  return ret;
 800af0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af0e:	4618      	mov	r0, r3
 800af10:	3710      	adds	r7, #16
 800af12:	46bd      	mov	sp, r7
 800af14:	bd80      	pop	{r7, pc}
 800af16:	bf00      	nop
 800af18:	200005b8 	.word	0x200005b8

0800af1c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b082      	sub	sp, #8
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	88db      	ldrh	r3, [r3, #6]
 800af2a:	2b01      	cmp	r3, #1
 800af2c:	d004      	beq.n	800af38 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800af2e:	6839      	ldr	r1, [r7, #0]
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f000 f8e2 	bl	800b0fa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800af36:	e023      	b.n	800af80 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af3e:	b2db      	uxtb	r3, r3
 800af40:	2b02      	cmp	r3, #2
 800af42:	dc02      	bgt.n	800af4a <USBD_GetConfig+0x2e>
 800af44:	2b00      	cmp	r3, #0
 800af46:	dc03      	bgt.n	800af50 <USBD_GetConfig+0x34>
 800af48:	e015      	b.n	800af76 <USBD_GetConfig+0x5a>
 800af4a:	2b03      	cmp	r3, #3
 800af4c:	d00b      	beq.n	800af66 <USBD_GetConfig+0x4a>
 800af4e:	e012      	b.n	800af76 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2200      	movs	r2, #0
 800af54:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	3308      	adds	r3, #8
 800af5a:	2201      	movs	r2, #1
 800af5c:	4619      	mov	r1, r3
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	f000 f93c 	bl	800b1dc <USBD_CtlSendData>
        break;
 800af64:	e00c      	b.n	800af80 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	3304      	adds	r3, #4
 800af6a:	2201      	movs	r2, #1
 800af6c:	4619      	mov	r1, r3
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f000 f934 	bl	800b1dc <USBD_CtlSendData>
        break;
 800af74:	e004      	b.n	800af80 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800af76:	6839      	ldr	r1, [r7, #0]
 800af78:	6878      	ldr	r0, [r7, #4]
 800af7a:	f000 f8be 	bl	800b0fa <USBD_CtlError>
        break;
 800af7e:	bf00      	nop
}
 800af80:	bf00      	nop
 800af82:	3708      	adds	r7, #8
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b082      	sub	sp, #8
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
 800af90:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af98:	b2db      	uxtb	r3, r3
 800af9a:	3b01      	subs	r3, #1
 800af9c:	2b02      	cmp	r3, #2
 800af9e:	d81e      	bhi.n	800afde <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	88db      	ldrh	r3, [r3, #6]
 800afa4:	2b02      	cmp	r3, #2
 800afa6:	d004      	beq.n	800afb2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800afa8:	6839      	ldr	r1, [r7, #0]
 800afaa:	6878      	ldr	r0, [r7, #4]
 800afac:	f000 f8a5 	bl	800b0fa <USBD_CtlError>
        break;
 800afb0:	e01a      	b.n	800afe8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2201      	movs	r2, #1
 800afb6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d005      	beq.n	800afce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	68db      	ldr	r3, [r3, #12]
 800afc6:	f043 0202 	orr.w	r2, r3, #2
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	330c      	adds	r3, #12
 800afd2:	2202      	movs	r2, #2
 800afd4:	4619      	mov	r1, r3
 800afd6:	6878      	ldr	r0, [r7, #4]
 800afd8:	f000 f900 	bl	800b1dc <USBD_CtlSendData>
      break;
 800afdc:	e004      	b.n	800afe8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800afde:	6839      	ldr	r1, [r7, #0]
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 f88a 	bl	800b0fa <USBD_CtlError>
      break;
 800afe6:	bf00      	nop
  }
}
 800afe8:	bf00      	nop
 800afea:	3708      	adds	r7, #8
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}

0800aff0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b082      	sub	sp, #8
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
 800aff8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	885b      	ldrh	r3, [r3, #2]
 800affe:	2b01      	cmp	r3, #1
 800b000:	d107      	bne.n	800b012 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2201      	movs	r2, #1
 800b006:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f000 f940 	bl	800b290 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b010:	e013      	b.n	800b03a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	885b      	ldrh	r3, [r3, #2]
 800b016:	2b02      	cmp	r3, #2
 800b018:	d10b      	bne.n	800b032 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	889b      	ldrh	r3, [r3, #4]
 800b01e:	0a1b      	lsrs	r3, r3, #8
 800b020:	b29b      	uxth	r3, r3
 800b022:	b2da      	uxtb	r2, r3
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b02a:	6878      	ldr	r0, [r7, #4]
 800b02c:	f000 f930 	bl	800b290 <USBD_CtlSendStatus>
}
 800b030:	e003      	b.n	800b03a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b032:	6839      	ldr	r1, [r7, #0]
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	f000 f860 	bl	800b0fa <USBD_CtlError>
}
 800b03a:	bf00      	nop
 800b03c:	3708      	adds	r7, #8
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}

0800b042 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b042:	b580      	push	{r7, lr}
 800b044:	b082      	sub	sp, #8
 800b046:	af00      	add	r7, sp, #0
 800b048:	6078      	str	r0, [r7, #4]
 800b04a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b052:	b2db      	uxtb	r3, r3
 800b054:	3b01      	subs	r3, #1
 800b056:	2b02      	cmp	r3, #2
 800b058:	d80b      	bhi.n	800b072 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	885b      	ldrh	r3, [r3, #2]
 800b05e:	2b01      	cmp	r3, #1
 800b060:	d10c      	bne.n	800b07c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	2200      	movs	r2, #0
 800b066:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f000 f910 	bl	800b290 <USBD_CtlSendStatus>
      }
      break;
 800b070:	e004      	b.n	800b07c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b072:	6839      	ldr	r1, [r7, #0]
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f000 f840 	bl	800b0fa <USBD_CtlError>
      break;
 800b07a:	e000      	b.n	800b07e <USBD_ClrFeature+0x3c>
      break;
 800b07c:	bf00      	nop
  }
}
 800b07e:	bf00      	nop
 800b080:	3708      	adds	r7, #8
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}

0800b086 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b086:	b580      	push	{r7, lr}
 800b088:	b084      	sub	sp, #16
 800b08a:	af00      	add	r7, sp, #0
 800b08c:	6078      	str	r0, [r7, #4]
 800b08e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	781a      	ldrb	r2, [r3, #0]
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	3301      	adds	r3, #1
 800b0a0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	781a      	ldrb	r2, [r3, #0]
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	3301      	adds	r3, #1
 800b0ae:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b0b0:	68f8      	ldr	r0, [r7, #12]
 800b0b2:	f7ff fa41 	bl	800a538 <SWAPBYTE>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	461a      	mov	r2, r3
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	3301      	adds	r3, #1
 800b0c2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	3301      	adds	r3, #1
 800b0c8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b0ca:	68f8      	ldr	r0, [r7, #12]
 800b0cc:	f7ff fa34 	bl	800a538 <SWAPBYTE>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	461a      	mov	r2, r3
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	3301      	adds	r3, #1
 800b0dc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b0e4:	68f8      	ldr	r0, [r7, #12]
 800b0e6:	f7ff fa27 	bl	800a538 <SWAPBYTE>
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	461a      	mov	r2, r3
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	80da      	strh	r2, [r3, #6]
}
 800b0f2:	bf00      	nop
 800b0f4:	3710      	adds	r7, #16
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}

0800b0fa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0fa:	b580      	push	{r7, lr}
 800b0fc:	b082      	sub	sp, #8
 800b0fe:	af00      	add	r7, sp, #0
 800b100:	6078      	str	r0, [r7, #4]
 800b102:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b104:	2180      	movs	r1, #128	; 0x80
 800b106:	6878      	ldr	r0, [r7, #4]
 800b108:	f003 fbc6 	bl	800e898 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b10c:	2100      	movs	r1, #0
 800b10e:	6878      	ldr	r0, [r7, #4]
 800b110:	f003 fbc2 	bl	800e898 <USBD_LL_StallEP>
}
 800b114:	bf00      	nop
 800b116:	3708      	adds	r7, #8
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}

0800b11c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b086      	sub	sp, #24
 800b120:	af00      	add	r7, sp, #0
 800b122:	60f8      	str	r0, [r7, #12]
 800b124:	60b9      	str	r1, [r7, #8]
 800b126:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b128:	2300      	movs	r3, #0
 800b12a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d036      	beq.n	800b1a0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b136:	6938      	ldr	r0, [r7, #16]
 800b138:	f000 f836 	bl	800b1a8 <USBD_GetLen>
 800b13c:	4603      	mov	r3, r0
 800b13e:	3301      	adds	r3, #1
 800b140:	b29b      	uxth	r3, r3
 800b142:	005b      	lsls	r3, r3, #1
 800b144:	b29a      	uxth	r2, r3
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b14a:	7dfb      	ldrb	r3, [r7, #23]
 800b14c:	68ba      	ldr	r2, [r7, #8]
 800b14e:	4413      	add	r3, r2
 800b150:	687a      	ldr	r2, [r7, #4]
 800b152:	7812      	ldrb	r2, [r2, #0]
 800b154:	701a      	strb	r2, [r3, #0]
  idx++;
 800b156:	7dfb      	ldrb	r3, [r7, #23]
 800b158:	3301      	adds	r3, #1
 800b15a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b15c:	7dfb      	ldrb	r3, [r7, #23]
 800b15e:	68ba      	ldr	r2, [r7, #8]
 800b160:	4413      	add	r3, r2
 800b162:	2203      	movs	r2, #3
 800b164:	701a      	strb	r2, [r3, #0]
  idx++;
 800b166:	7dfb      	ldrb	r3, [r7, #23]
 800b168:	3301      	adds	r3, #1
 800b16a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b16c:	e013      	b.n	800b196 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b16e:	7dfb      	ldrb	r3, [r7, #23]
 800b170:	68ba      	ldr	r2, [r7, #8]
 800b172:	4413      	add	r3, r2
 800b174:	693a      	ldr	r2, [r7, #16]
 800b176:	7812      	ldrb	r2, [r2, #0]
 800b178:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b17a:	693b      	ldr	r3, [r7, #16]
 800b17c:	3301      	adds	r3, #1
 800b17e:	613b      	str	r3, [r7, #16]
    idx++;
 800b180:	7dfb      	ldrb	r3, [r7, #23]
 800b182:	3301      	adds	r3, #1
 800b184:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b186:	7dfb      	ldrb	r3, [r7, #23]
 800b188:	68ba      	ldr	r2, [r7, #8]
 800b18a:	4413      	add	r3, r2
 800b18c:	2200      	movs	r2, #0
 800b18e:	701a      	strb	r2, [r3, #0]
    idx++;
 800b190:	7dfb      	ldrb	r3, [r7, #23]
 800b192:	3301      	adds	r3, #1
 800b194:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d1e7      	bne.n	800b16e <USBD_GetString+0x52>
 800b19e:	e000      	b.n	800b1a2 <USBD_GetString+0x86>
    return;
 800b1a0:	bf00      	nop
  }
}
 800b1a2:	3718      	adds	r7, #24
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b085      	sub	sp, #20
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b1b8:	e005      	b.n	800b1c6 <USBD_GetLen+0x1e>
  {
    len++;
 800b1ba:	7bfb      	ldrb	r3, [r7, #15]
 800b1bc:	3301      	adds	r3, #1
 800b1be:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	3301      	adds	r3, #1
 800b1c4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	781b      	ldrb	r3, [r3, #0]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d1f5      	bne.n	800b1ba <USBD_GetLen+0x12>
  }

  return len;
 800b1ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3714      	adds	r7, #20
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1da:	4770      	bx	lr

0800b1dc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b084      	sub	sp, #16
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	60b9      	str	r1, [r7, #8]
 800b1e6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2202      	movs	r2, #2
 800b1ec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	687a      	ldr	r2, [r7, #4]
 800b1f4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	687a      	ldr	r2, [r7, #4]
 800b1fa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	68ba      	ldr	r2, [r7, #8]
 800b200:	2100      	movs	r1, #0
 800b202:	68f8      	ldr	r0, [r7, #12]
 800b204:	f003 fbd1 	bl	800e9aa <USBD_LL_Transmit>

  return USBD_OK;
 800b208:	2300      	movs	r3, #0
}
 800b20a:	4618      	mov	r0, r3
 800b20c:	3710      	adds	r7, #16
 800b20e:	46bd      	mov	sp, r7
 800b210:	bd80      	pop	{r7, pc}

0800b212 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b212:	b580      	push	{r7, lr}
 800b214:	b084      	sub	sp, #16
 800b216:	af00      	add	r7, sp, #0
 800b218:	60f8      	str	r0, [r7, #12]
 800b21a:	60b9      	str	r1, [r7, #8]
 800b21c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	68ba      	ldr	r2, [r7, #8]
 800b222:	2100      	movs	r1, #0
 800b224:	68f8      	ldr	r0, [r7, #12]
 800b226:	f003 fbc0 	bl	800e9aa <USBD_LL_Transmit>

  return USBD_OK;
 800b22a:	2300      	movs	r3, #0
}
 800b22c:	4618      	mov	r0, r3
 800b22e:	3710      	adds	r7, #16
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}

0800b234 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b084      	sub	sp, #16
 800b238:	af00      	add	r7, sp, #0
 800b23a:	60f8      	str	r0, [r7, #12]
 800b23c:	60b9      	str	r1, [r7, #8]
 800b23e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	2203      	movs	r2, #3
 800b244:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	687a      	ldr	r2, [r7, #4]
 800b254:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	68ba      	ldr	r2, [r7, #8]
 800b25c:	2100      	movs	r1, #0
 800b25e:	68f8      	ldr	r0, [r7, #12]
 800b260:	f003 fbc4 	bl	800e9ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b264:	2300      	movs	r3, #0
}
 800b266:	4618      	mov	r0, r3
 800b268:	3710      	adds	r7, #16
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}

0800b26e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b26e:	b580      	push	{r7, lr}
 800b270:	b084      	sub	sp, #16
 800b272:	af00      	add	r7, sp, #0
 800b274:	60f8      	str	r0, [r7, #12]
 800b276:	60b9      	str	r1, [r7, #8]
 800b278:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	68ba      	ldr	r2, [r7, #8]
 800b27e:	2100      	movs	r1, #0
 800b280:	68f8      	ldr	r0, [r7, #12]
 800b282:	f003 fbb3 	bl	800e9ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b286:	2300      	movs	r3, #0
}
 800b288:	4618      	mov	r0, r3
 800b28a:	3710      	adds	r7, #16
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}

0800b290 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b082      	sub	sp, #8
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2204      	movs	r2, #4
 800b29c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	2100      	movs	r1, #0
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f003 fb7f 	bl	800e9aa <USBD_LL_Transmit>

  return USBD_OK;
 800b2ac:	2300      	movs	r3, #0
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3708      	adds	r7, #8
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}

0800b2b6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b2b6:	b580      	push	{r7, lr}
 800b2b8:	b082      	sub	sp, #8
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	2205      	movs	r2, #5
 800b2c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	2100      	movs	r1, #0
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f003 fb8d 	bl	800e9ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b2d2:	2300      	movs	r3, #0
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3708      	adds	r7, #8
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <__NVIC_SetPriority>:
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b083      	sub	sp, #12
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	6039      	str	r1, [r7, #0]
 800b2e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b2e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	db0a      	blt.n	800b306 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	b2da      	uxtb	r2, r3
 800b2f4:	490c      	ldr	r1, [pc, #48]	; (800b328 <__NVIC_SetPriority+0x4c>)
 800b2f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2fa:	0112      	lsls	r2, r2, #4
 800b2fc:	b2d2      	uxtb	r2, r2
 800b2fe:	440b      	add	r3, r1
 800b300:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b304:	e00a      	b.n	800b31c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	b2da      	uxtb	r2, r3
 800b30a:	4908      	ldr	r1, [pc, #32]	; (800b32c <__NVIC_SetPriority+0x50>)
 800b30c:	79fb      	ldrb	r3, [r7, #7]
 800b30e:	f003 030f 	and.w	r3, r3, #15
 800b312:	3b04      	subs	r3, #4
 800b314:	0112      	lsls	r2, r2, #4
 800b316:	b2d2      	uxtb	r2, r2
 800b318:	440b      	add	r3, r1
 800b31a:	761a      	strb	r2, [r3, #24]
}
 800b31c:	bf00      	nop
 800b31e:	370c      	adds	r7, #12
 800b320:	46bd      	mov	sp, r7
 800b322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b326:	4770      	bx	lr
 800b328:	e000e100 	.word	0xe000e100
 800b32c:	e000ed00 	.word	0xe000ed00

0800b330 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b330:	b580      	push	{r7, lr}
 800b332:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b334:	2100      	movs	r1, #0
 800b336:	f06f 0004 	mvn.w	r0, #4
 800b33a:	f7ff ffcf 	bl	800b2dc <__NVIC_SetPriority>
#endif
}
 800b33e:	bf00      	nop
 800b340:	bd80      	pop	{r7, pc}
	...

0800b344 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b344:	b480      	push	{r7}
 800b346:	b083      	sub	sp, #12
 800b348:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b34a:	f3ef 8305 	mrs	r3, IPSR
 800b34e:	603b      	str	r3, [r7, #0]
  return(result);
 800b350:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b352:	2b00      	cmp	r3, #0
 800b354:	d003      	beq.n	800b35e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b356:	f06f 0305 	mvn.w	r3, #5
 800b35a:	607b      	str	r3, [r7, #4]
 800b35c:	e00c      	b.n	800b378 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b35e:	4b0a      	ldr	r3, [pc, #40]	; (800b388 <osKernelInitialize+0x44>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d105      	bne.n	800b372 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b366:	4b08      	ldr	r3, [pc, #32]	; (800b388 <osKernelInitialize+0x44>)
 800b368:	2201      	movs	r2, #1
 800b36a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b36c:	2300      	movs	r3, #0
 800b36e:	607b      	str	r3, [r7, #4]
 800b370:	e002      	b.n	800b378 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b372:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b376:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b378:	687b      	ldr	r3, [r7, #4]
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	370c      	adds	r7, #12
 800b37e:	46bd      	mov	sp, r7
 800b380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b384:	4770      	bx	lr
 800b386:	bf00      	nop
 800b388:	200005bc 	.word	0x200005bc

0800b38c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b082      	sub	sp, #8
 800b390:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b392:	f3ef 8305 	mrs	r3, IPSR
 800b396:	603b      	str	r3, [r7, #0]
  return(result);
 800b398:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d003      	beq.n	800b3a6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b39e:	f06f 0305 	mvn.w	r3, #5
 800b3a2:	607b      	str	r3, [r7, #4]
 800b3a4:	e010      	b.n	800b3c8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b3a6:	4b0b      	ldr	r3, [pc, #44]	; (800b3d4 <osKernelStart+0x48>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	2b01      	cmp	r3, #1
 800b3ac:	d109      	bne.n	800b3c2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b3ae:	f7ff ffbf 	bl	800b330 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b3b2:	4b08      	ldr	r3, [pc, #32]	; (800b3d4 <osKernelStart+0x48>)
 800b3b4:	2202      	movs	r2, #2
 800b3b6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b3b8:	f001 f87c 	bl	800c4b4 <vTaskStartScheduler>
      stat = osOK;
 800b3bc:	2300      	movs	r3, #0
 800b3be:	607b      	str	r3, [r7, #4]
 800b3c0:	e002      	b.n	800b3c8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b3c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b3c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b3c8:	687b      	ldr	r3, [r7, #4]
}
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	3708      	adds	r7, #8
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}
 800b3d2:	bf00      	nop
 800b3d4:	200005bc 	.word	0x200005bc

0800b3d8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b08e      	sub	sp, #56	; 0x38
 800b3dc:	af04      	add	r7, sp, #16
 800b3de:	60f8      	str	r0, [r7, #12]
 800b3e0:	60b9      	str	r1, [r7, #8]
 800b3e2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b3e8:	f3ef 8305 	mrs	r3, IPSR
 800b3ec:	617b      	str	r3, [r7, #20]
  return(result);
 800b3ee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d17e      	bne.n	800b4f2 <osThreadNew+0x11a>
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d07b      	beq.n	800b4f2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b3fa:	2380      	movs	r3, #128	; 0x80
 800b3fc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b3fe:	2318      	movs	r3, #24
 800b400:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b402:	2300      	movs	r3, #0
 800b404:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800b406:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b40a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d045      	beq.n	800b49e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d002      	beq.n	800b420 <osThreadNew+0x48>
        name = attr->name;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	699b      	ldr	r3, [r3, #24]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d002      	beq.n	800b42e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	699b      	ldr	r3, [r3, #24]
 800b42c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b42e:	69fb      	ldr	r3, [r7, #28]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d008      	beq.n	800b446 <osThreadNew+0x6e>
 800b434:	69fb      	ldr	r3, [r7, #28]
 800b436:	2b38      	cmp	r3, #56	; 0x38
 800b438:	d805      	bhi.n	800b446 <osThreadNew+0x6e>
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	685b      	ldr	r3, [r3, #4]
 800b43e:	f003 0301 	and.w	r3, r3, #1
 800b442:	2b00      	cmp	r3, #0
 800b444:	d001      	beq.n	800b44a <osThreadNew+0x72>
        return (NULL);
 800b446:	2300      	movs	r3, #0
 800b448:	e054      	b.n	800b4f4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	695b      	ldr	r3, [r3, #20]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d003      	beq.n	800b45a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	695b      	ldr	r3, [r3, #20]
 800b456:	089b      	lsrs	r3, r3, #2
 800b458:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	689b      	ldr	r3, [r3, #8]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d00e      	beq.n	800b480 <osThreadNew+0xa8>
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	68db      	ldr	r3, [r3, #12]
 800b466:	2bbb      	cmp	r3, #187	; 0xbb
 800b468:	d90a      	bls.n	800b480 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d006      	beq.n	800b480 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	695b      	ldr	r3, [r3, #20]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d002      	beq.n	800b480 <osThreadNew+0xa8>
        mem = 1;
 800b47a:	2301      	movs	r3, #1
 800b47c:	61bb      	str	r3, [r7, #24]
 800b47e:	e010      	b.n	800b4a2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	689b      	ldr	r3, [r3, #8]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d10c      	bne.n	800b4a2 <osThreadNew+0xca>
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	68db      	ldr	r3, [r3, #12]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d108      	bne.n	800b4a2 <osThreadNew+0xca>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	691b      	ldr	r3, [r3, #16]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d104      	bne.n	800b4a2 <osThreadNew+0xca>
          mem = 0;
 800b498:	2300      	movs	r3, #0
 800b49a:	61bb      	str	r3, [r7, #24]
 800b49c:	e001      	b.n	800b4a2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b4a2:	69bb      	ldr	r3, [r7, #24]
 800b4a4:	2b01      	cmp	r3, #1
 800b4a6:	d110      	bne.n	800b4ca <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b4ac:	687a      	ldr	r2, [r7, #4]
 800b4ae:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b4b0:	9202      	str	r2, [sp, #8]
 800b4b2:	9301      	str	r3, [sp, #4]
 800b4b4:	69fb      	ldr	r3, [r7, #28]
 800b4b6:	9300      	str	r3, [sp, #0]
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	6a3a      	ldr	r2, [r7, #32]
 800b4bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b4be:	68f8      	ldr	r0, [r7, #12]
 800b4c0:	f000 fe0c 	bl	800c0dc <xTaskCreateStatic>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	613b      	str	r3, [r7, #16]
 800b4c8:	e013      	b.n	800b4f2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b4ca:	69bb      	ldr	r3, [r7, #24]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d110      	bne.n	800b4f2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b4d0:	6a3b      	ldr	r3, [r7, #32]
 800b4d2:	b29a      	uxth	r2, r3
 800b4d4:	f107 0310 	add.w	r3, r7, #16
 800b4d8:	9301      	str	r3, [sp, #4]
 800b4da:	69fb      	ldr	r3, [r7, #28]
 800b4dc:	9300      	str	r3, [sp, #0]
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b4e2:	68f8      	ldr	r0, [r7, #12]
 800b4e4:	f000 fe57 	bl	800c196 <xTaskCreate>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	2b01      	cmp	r3, #1
 800b4ec:	d001      	beq.n	800b4f2 <osThreadNew+0x11a>
            hTask = NULL;
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b4f2:	693b      	ldr	r3, [r7, #16]
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3728      	adds	r7, #40	; 0x28
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}

0800b4fc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b084      	sub	sp, #16
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b504:	f3ef 8305 	mrs	r3, IPSR
 800b508:	60bb      	str	r3, [r7, #8]
  return(result);
 800b50a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d003      	beq.n	800b518 <osDelay+0x1c>
    stat = osErrorISR;
 800b510:	f06f 0305 	mvn.w	r3, #5
 800b514:	60fb      	str	r3, [r7, #12]
 800b516:	e007      	b.n	800b528 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b518:	2300      	movs	r3, #0
 800b51a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d002      	beq.n	800b528 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b522:	6878      	ldr	r0, [r7, #4]
 800b524:	f000 ff92 	bl	800c44c <vTaskDelay>
    }
  }

  return (stat);
 800b528:	68fb      	ldr	r3, [r7, #12]
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	3710      	adds	r7, #16
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}
	...

0800b534 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b534:	b480      	push	{r7}
 800b536:	b085      	sub	sp, #20
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	60b9      	str	r1, [r7, #8]
 800b53e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	4a07      	ldr	r2, [pc, #28]	; (800b560 <vApplicationGetIdleTaskMemory+0x2c>)
 800b544:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	4a06      	ldr	r2, [pc, #24]	; (800b564 <vApplicationGetIdleTaskMemory+0x30>)
 800b54a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2280      	movs	r2, #128	; 0x80
 800b550:	601a      	str	r2, [r3, #0]
}
 800b552:	bf00      	nop
 800b554:	3714      	adds	r7, #20
 800b556:	46bd      	mov	sp, r7
 800b558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55c:	4770      	bx	lr
 800b55e:	bf00      	nop
 800b560:	200005c0 	.word	0x200005c0
 800b564:	2000067c 	.word	0x2000067c

0800b568 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b568:	b480      	push	{r7}
 800b56a:	b085      	sub	sp, #20
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	60f8      	str	r0, [r7, #12]
 800b570:	60b9      	str	r1, [r7, #8]
 800b572:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	4a07      	ldr	r2, [pc, #28]	; (800b594 <vApplicationGetTimerTaskMemory+0x2c>)
 800b578:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b57a:	68bb      	ldr	r3, [r7, #8]
 800b57c:	4a06      	ldr	r2, [pc, #24]	; (800b598 <vApplicationGetTimerTaskMemory+0x30>)
 800b57e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b586:	601a      	str	r2, [r3, #0]
}
 800b588:	bf00      	nop
 800b58a:	3714      	adds	r7, #20
 800b58c:	46bd      	mov	sp, r7
 800b58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b592:	4770      	bx	lr
 800b594:	2000087c 	.word	0x2000087c
 800b598:	20000938 	.word	0x20000938

0800b59c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b59c:	b480      	push	{r7}
 800b59e:	b083      	sub	sp, #12
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	f103 0208 	add.w	r2, r3, #8
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b5b4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f103 0208 	add.w	r2, r3, #8
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	f103 0208 	add.w	r2, r3, #8
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b5d0:	bf00      	nop
 800b5d2:	370c      	adds	r7, #12
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5da:	4770      	bx	lr

0800b5dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b083      	sub	sp, #12
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b5ea:	bf00      	nop
 800b5ec:	370c      	adds	r7, #12
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr

0800b5f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b5f6:	b480      	push	{r7}
 800b5f8:	b085      	sub	sp, #20
 800b5fa:	af00      	add	r7, sp, #0
 800b5fc:	6078      	str	r0, [r7, #4]
 800b5fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	685b      	ldr	r3, [r3, #4]
 800b604:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	68fa      	ldr	r2, [r7, #12]
 800b60a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	689a      	ldr	r2, [r3, #8]
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	689b      	ldr	r3, [r3, #8]
 800b618:	683a      	ldr	r2, [r7, #0]
 800b61a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	683a      	ldr	r2, [r7, #0]
 800b620:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	687a      	ldr	r2, [r7, #4]
 800b626:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	1c5a      	adds	r2, r3, #1
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	601a      	str	r2, [r3, #0]
}
 800b632:	bf00      	nop
 800b634:	3714      	adds	r7, #20
 800b636:	46bd      	mov	sp, r7
 800b638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63c:	4770      	bx	lr

0800b63e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b63e:	b480      	push	{r7}
 800b640:	b085      	sub	sp, #20
 800b642:	af00      	add	r7, sp, #0
 800b644:	6078      	str	r0, [r7, #4]
 800b646:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b654:	d103      	bne.n	800b65e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	691b      	ldr	r3, [r3, #16]
 800b65a:	60fb      	str	r3, [r7, #12]
 800b65c:	e00c      	b.n	800b678 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	3308      	adds	r3, #8
 800b662:	60fb      	str	r3, [r7, #12]
 800b664:	e002      	b.n	800b66c <vListInsert+0x2e>
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	685b      	ldr	r3, [r3, #4]
 800b66a:	60fb      	str	r3, [r7, #12]
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	68ba      	ldr	r2, [r7, #8]
 800b674:	429a      	cmp	r2, r3
 800b676:	d2f6      	bcs.n	800b666 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	685a      	ldr	r2, [r3, #4]
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	685b      	ldr	r3, [r3, #4]
 800b684:	683a      	ldr	r2, [r7, #0]
 800b686:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	68fa      	ldr	r2, [r7, #12]
 800b68c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	683a      	ldr	r2, [r7, #0]
 800b692:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	687a      	ldr	r2, [r7, #4]
 800b698:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	1c5a      	adds	r2, r3, #1
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	601a      	str	r2, [r3, #0]
}
 800b6a4:	bf00      	nop
 800b6a6:	3714      	adds	r7, #20
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr

0800b6b0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b6b0:	b480      	push	{r7}
 800b6b2:	b085      	sub	sp, #20
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	691b      	ldr	r3, [r3, #16]
 800b6bc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	685b      	ldr	r3, [r3, #4]
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	6892      	ldr	r2, [r2, #8]
 800b6c6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	689b      	ldr	r3, [r3, #8]
 800b6cc:	687a      	ldr	r2, [r7, #4]
 800b6ce:	6852      	ldr	r2, [r2, #4]
 800b6d0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	685b      	ldr	r3, [r3, #4]
 800b6d6:	687a      	ldr	r2, [r7, #4]
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d103      	bne.n	800b6e4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	689a      	ldr	r2, [r3, #8]
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	1e5a      	subs	r2, r3, #1
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	681b      	ldr	r3, [r3, #0]
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3714      	adds	r7, #20
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b702:	4770      	bx	lr

0800b704 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d10a      	bne.n	800b72e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b71c:	f383 8811 	msr	BASEPRI, r3
 800b720:	f3bf 8f6f 	isb	sy
 800b724:	f3bf 8f4f 	dsb	sy
 800b728:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b72a:	bf00      	nop
 800b72c:	e7fe      	b.n	800b72c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b72e:	f002 f9b9 	bl	800daa4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	681a      	ldr	r2, [r3, #0]
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b73a:	68f9      	ldr	r1, [r7, #12]
 800b73c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b73e:	fb01 f303 	mul.w	r3, r1, r3
 800b742:	441a      	add	r2, r3
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2200      	movs	r2, #0
 800b74c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	681a      	ldr	r2, [r3, #0]
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	681a      	ldr	r2, [r3, #0]
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b75e:	3b01      	subs	r3, #1
 800b760:	68f9      	ldr	r1, [r7, #12]
 800b762:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b764:	fb01 f303 	mul.w	r3, r1, r3
 800b768:	441a      	add	r2, r3
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	22ff      	movs	r2, #255	; 0xff
 800b772:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	22ff      	movs	r2, #255	; 0xff
 800b77a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b77e:	683b      	ldr	r3, [r7, #0]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d114      	bne.n	800b7ae <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	691b      	ldr	r3, [r3, #16]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d01a      	beq.n	800b7c2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	3310      	adds	r3, #16
 800b790:	4618      	mov	r0, r3
 800b792:	f001 f929 	bl	800c9e8 <xTaskRemoveFromEventList>
 800b796:	4603      	mov	r3, r0
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d012      	beq.n	800b7c2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b79c:	4b0c      	ldr	r3, [pc, #48]	; (800b7d0 <xQueueGenericReset+0xcc>)
 800b79e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7a2:	601a      	str	r2, [r3, #0]
 800b7a4:	f3bf 8f4f 	dsb	sy
 800b7a8:	f3bf 8f6f 	isb	sy
 800b7ac:	e009      	b.n	800b7c2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	3310      	adds	r3, #16
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	f7ff fef2 	bl	800b59c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	3324      	adds	r3, #36	; 0x24
 800b7bc:	4618      	mov	r0, r3
 800b7be:	f7ff feed 	bl	800b59c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b7c2:	f002 f99f 	bl	800db04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b7c6:	2301      	movs	r3, #1
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	3710      	adds	r7, #16
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}
 800b7d0:	e000ed04 	.word	0xe000ed04

0800b7d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b08e      	sub	sp, #56	; 0x38
 800b7d8:	af02      	add	r7, sp, #8
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	60b9      	str	r1, [r7, #8]
 800b7de:	607a      	str	r2, [r7, #4]
 800b7e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d10a      	bne.n	800b7fe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b7e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ec:	f383 8811 	msr	BASEPRI, r3
 800b7f0:	f3bf 8f6f 	isb	sy
 800b7f4:	f3bf 8f4f 	dsb	sy
 800b7f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b7fa:	bf00      	nop
 800b7fc:	e7fe      	b.n	800b7fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d10a      	bne.n	800b81a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b804:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b808:	f383 8811 	msr	BASEPRI, r3
 800b80c:	f3bf 8f6f 	isb	sy
 800b810:	f3bf 8f4f 	dsb	sy
 800b814:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b816:	bf00      	nop
 800b818:	e7fe      	b.n	800b818 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d002      	beq.n	800b826 <xQueueGenericCreateStatic+0x52>
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d001      	beq.n	800b82a <xQueueGenericCreateStatic+0x56>
 800b826:	2301      	movs	r3, #1
 800b828:	e000      	b.n	800b82c <xQueueGenericCreateStatic+0x58>
 800b82a:	2300      	movs	r3, #0
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d10a      	bne.n	800b846 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b830:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b834:	f383 8811 	msr	BASEPRI, r3
 800b838:	f3bf 8f6f 	isb	sy
 800b83c:	f3bf 8f4f 	dsb	sy
 800b840:	623b      	str	r3, [r7, #32]
}
 800b842:	bf00      	nop
 800b844:	e7fe      	b.n	800b844 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d102      	bne.n	800b852 <xQueueGenericCreateStatic+0x7e>
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d101      	bne.n	800b856 <xQueueGenericCreateStatic+0x82>
 800b852:	2301      	movs	r3, #1
 800b854:	e000      	b.n	800b858 <xQueueGenericCreateStatic+0x84>
 800b856:	2300      	movs	r3, #0
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d10a      	bne.n	800b872 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b85c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b860:	f383 8811 	msr	BASEPRI, r3
 800b864:	f3bf 8f6f 	isb	sy
 800b868:	f3bf 8f4f 	dsb	sy
 800b86c:	61fb      	str	r3, [r7, #28]
}
 800b86e:	bf00      	nop
 800b870:	e7fe      	b.n	800b870 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b872:	2350      	movs	r3, #80	; 0x50
 800b874:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b876:	697b      	ldr	r3, [r7, #20]
 800b878:	2b50      	cmp	r3, #80	; 0x50
 800b87a:	d00a      	beq.n	800b892 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b87c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b880:	f383 8811 	msr	BASEPRI, r3
 800b884:	f3bf 8f6f 	isb	sy
 800b888:	f3bf 8f4f 	dsb	sy
 800b88c:	61bb      	str	r3, [r7, #24]
}
 800b88e:	bf00      	nop
 800b890:	e7fe      	b.n	800b890 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b892:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d00d      	beq.n	800b8ba <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b89e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b8a6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b8aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8ac:	9300      	str	r3, [sp, #0]
 800b8ae:	4613      	mov	r3, r2
 800b8b0:	687a      	ldr	r2, [r7, #4]
 800b8b2:	68b9      	ldr	r1, [r7, #8]
 800b8b4:	68f8      	ldr	r0, [r7, #12]
 800b8b6:	f000 f805 	bl	800b8c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b8ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	3730      	adds	r7, #48	; 0x30
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	bd80      	pop	{r7, pc}

0800b8c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b084      	sub	sp, #16
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	60f8      	str	r0, [r7, #12]
 800b8cc:	60b9      	str	r1, [r7, #8]
 800b8ce:	607a      	str	r2, [r7, #4]
 800b8d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b8d2:	68bb      	ldr	r3, [r7, #8]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d103      	bne.n	800b8e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b8d8:	69bb      	ldr	r3, [r7, #24]
 800b8da:	69ba      	ldr	r2, [r7, #24]
 800b8dc:	601a      	str	r2, [r3, #0]
 800b8de:	e002      	b.n	800b8e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b8e0:	69bb      	ldr	r3, [r7, #24]
 800b8e2:	687a      	ldr	r2, [r7, #4]
 800b8e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b8e6:	69bb      	ldr	r3, [r7, #24]
 800b8e8:	68fa      	ldr	r2, [r7, #12]
 800b8ea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b8ec:	69bb      	ldr	r3, [r7, #24]
 800b8ee:	68ba      	ldr	r2, [r7, #8]
 800b8f0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b8f2:	2101      	movs	r1, #1
 800b8f4:	69b8      	ldr	r0, [r7, #24]
 800b8f6:	f7ff ff05 	bl	800b704 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b8fa:	69bb      	ldr	r3, [r7, #24]
 800b8fc:	78fa      	ldrb	r2, [r7, #3]
 800b8fe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b902:	bf00      	nop
 800b904:	3710      	adds	r7, #16
 800b906:	46bd      	mov	sp, r7
 800b908:	bd80      	pop	{r7, pc}
	...

0800b90c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b08e      	sub	sp, #56	; 0x38
 800b910:	af00      	add	r7, sp, #0
 800b912:	60f8      	str	r0, [r7, #12]
 800b914:	60b9      	str	r1, [r7, #8]
 800b916:	607a      	str	r2, [r7, #4]
 800b918:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b91a:	2300      	movs	r3, #0
 800b91c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b924:	2b00      	cmp	r3, #0
 800b926:	d10a      	bne.n	800b93e <xQueueGenericSend+0x32>
	__asm volatile
 800b928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b92c:	f383 8811 	msr	BASEPRI, r3
 800b930:	f3bf 8f6f 	isb	sy
 800b934:	f3bf 8f4f 	dsb	sy
 800b938:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b93a:	bf00      	nop
 800b93c:	e7fe      	b.n	800b93c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d103      	bne.n	800b94c <xQueueGenericSend+0x40>
 800b944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d101      	bne.n	800b950 <xQueueGenericSend+0x44>
 800b94c:	2301      	movs	r3, #1
 800b94e:	e000      	b.n	800b952 <xQueueGenericSend+0x46>
 800b950:	2300      	movs	r3, #0
 800b952:	2b00      	cmp	r3, #0
 800b954:	d10a      	bne.n	800b96c <xQueueGenericSend+0x60>
	__asm volatile
 800b956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b95a:	f383 8811 	msr	BASEPRI, r3
 800b95e:	f3bf 8f6f 	isb	sy
 800b962:	f3bf 8f4f 	dsb	sy
 800b966:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b968:	bf00      	nop
 800b96a:	e7fe      	b.n	800b96a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	2b02      	cmp	r3, #2
 800b970:	d103      	bne.n	800b97a <xQueueGenericSend+0x6e>
 800b972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b976:	2b01      	cmp	r3, #1
 800b978:	d101      	bne.n	800b97e <xQueueGenericSend+0x72>
 800b97a:	2301      	movs	r3, #1
 800b97c:	e000      	b.n	800b980 <xQueueGenericSend+0x74>
 800b97e:	2300      	movs	r3, #0
 800b980:	2b00      	cmp	r3, #0
 800b982:	d10a      	bne.n	800b99a <xQueueGenericSend+0x8e>
	__asm volatile
 800b984:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b988:	f383 8811 	msr	BASEPRI, r3
 800b98c:	f3bf 8f6f 	isb	sy
 800b990:	f3bf 8f4f 	dsb	sy
 800b994:	623b      	str	r3, [r7, #32]
}
 800b996:	bf00      	nop
 800b998:	e7fe      	b.n	800b998 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b99a:	f001 f9e7 	bl	800cd6c <xTaskGetSchedulerState>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d102      	bne.n	800b9aa <xQueueGenericSend+0x9e>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d101      	bne.n	800b9ae <xQueueGenericSend+0xa2>
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	e000      	b.n	800b9b0 <xQueueGenericSend+0xa4>
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d10a      	bne.n	800b9ca <xQueueGenericSend+0xbe>
	__asm volatile
 800b9b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b8:	f383 8811 	msr	BASEPRI, r3
 800b9bc:	f3bf 8f6f 	isb	sy
 800b9c0:	f3bf 8f4f 	dsb	sy
 800b9c4:	61fb      	str	r3, [r7, #28]
}
 800b9c6:	bf00      	nop
 800b9c8:	e7fe      	b.n	800b9c8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9ca:	f002 f86b 	bl	800daa4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b9ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b9d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	d302      	bcc.n	800b9e0 <xQueueGenericSend+0xd4>
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	2b02      	cmp	r3, #2
 800b9de:	d129      	bne.n	800ba34 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b9e0:	683a      	ldr	r2, [r7, #0]
 800b9e2:	68b9      	ldr	r1, [r7, #8]
 800b9e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9e6:	f000 fa0b 	bl	800be00 <prvCopyDataToQueue>
 800b9ea:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d010      	beq.n	800ba16 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9f6:	3324      	adds	r3, #36	; 0x24
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f000 fff5 	bl	800c9e8 <xTaskRemoveFromEventList>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d013      	beq.n	800ba2c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ba04:	4b3f      	ldr	r3, [pc, #252]	; (800bb04 <xQueueGenericSend+0x1f8>)
 800ba06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba0a:	601a      	str	r2, [r3, #0]
 800ba0c:	f3bf 8f4f 	dsb	sy
 800ba10:	f3bf 8f6f 	isb	sy
 800ba14:	e00a      	b.n	800ba2c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d007      	beq.n	800ba2c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba1c:	4b39      	ldr	r3, [pc, #228]	; (800bb04 <xQueueGenericSend+0x1f8>)
 800ba1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba22:	601a      	str	r2, [r3, #0]
 800ba24:	f3bf 8f4f 	dsb	sy
 800ba28:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba2c:	f002 f86a 	bl	800db04 <vPortExitCritical>
				return pdPASS;
 800ba30:	2301      	movs	r3, #1
 800ba32:	e063      	b.n	800bafc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d103      	bne.n	800ba42 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba3a:	f002 f863 	bl	800db04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba3e:	2300      	movs	r3, #0
 800ba40:	e05c      	b.n	800bafc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d106      	bne.n	800ba56 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba48:	f107 0314 	add.w	r3, r7, #20
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	f001 f82f 	bl	800cab0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba52:	2301      	movs	r3, #1
 800ba54:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba56:	f002 f855 	bl	800db04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba5a:	f000 fd9b 	bl	800c594 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba5e:	f002 f821 	bl	800daa4 <vPortEnterCritical>
 800ba62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba68:	b25b      	sxtb	r3, r3
 800ba6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba6e:	d103      	bne.n	800ba78 <xQueueGenericSend+0x16c>
 800ba70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba72:	2200      	movs	r2, #0
 800ba74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba7e:	b25b      	sxtb	r3, r3
 800ba80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba84:	d103      	bne.n	800ba8e <xQueueGenericSend+0x182>
 800ba86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba88:	2200      	movs	r2, #0
 800ba8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ba8e:	f002 f839 	bl	800db04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba92:	1d3a      	adds	r2, r7, #4
 800ba94:	f107 0314 	add.w	r3, r7, #20
 800ba98:	4611      	mov	r1, r2
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f001 f81e 	bl	800cadc <xTaskCheckForTimeOut>
 800baa0:	4603      	mov	r3, r0
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d124      	bne.n	800baf0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800baa6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800baa8:	f000 faa2 	bl	800bff0 <prvIsQueueFull>
 800baac:	4603      	mov	r3, r0
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d018      	beq.n	800bae4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab4:	3310      	adds	r3, #16
 800bab6:	687a      	ldr	r2, [r7, #4]
 800bab8:	4611      	mov	r1, r2
 800baba:	4618      	mov	r0, r3
 800babc:	f000 ff44 	bl	800c948 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bac0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bac2:	f000 fa2d 	bl	800bf20 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bac6:	f000 fd73 	bl	800c5b0 <xTaskResumeAll>
 800baca:	4603      	mov	r3, r0
 800bacc:	2b00      	cmp	r3, #0
 800bace:	f47f af7c 	bne.w	800b9ca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bad2:	4b0c      	ldr	r3, [pc, #48]	; (800bb04 <xQueueGenericSend+0x1f8>)
 800bad4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bad8:	601a      	str	r2, [r3, #0]
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	f3bf 8f6f 	isb	sy
 800bae2:	e772      	b.n	800b9ca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bae4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bae6:	f000 fa1b 	bl	800bf20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800baea:	f000 fd61 	bl	800c5b0 <xTaskResumeAll>
 800baee:	e76c      	b.n	800b9ca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800baf0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800baf2:	f000 fa15 	bl	800bf20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800baf6:	f000 fd5b 	bl	800c5b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bafa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	3738      	adds	r7, #56	; 0x38
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}
 800bb04:	e000ed04 	.word	0xe000ed04

0800bb08 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b090      	sub	sp, #64	; 0x40
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	60f8      	str	r0, [r7, #12]
 800bb10:	60b9      	str	r1, [r7, #8]
 800bb12:	607a      	str	r2, [r7, #4]
 800bb14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bb1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d10a      	bne.n	800bb36 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bb20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb24:	f383 8811 	msr	BASEPRI, r3
 800bb28:	f3bf 8f6f 	isb	sy
 800bb2c:	f3bf 8f4f 	dsb	sy
 800bb30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bb32:	bf00      	nop
 800bb34:	e7fe      	b.n	800bb34 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb36:	68bb      	ldr	r3, [r7, #8]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d103      	bne.n	800bb44 <xQueueGenericSendFromISR+0x3c>
 800bb3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d101      	bne.n	800bb48 <xQueueGenericSendFromISR+0x40>
 800bb44:	2301      	movs	r3, #1
 800bb46:	e000      	b.n	800bb4a <xQueueGenericSendFromISR+0x42>
 800bb48:	2300      	movs	r3, #0
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d10a      	bne.n	800bb64 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bb4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb52:	f383 8811 	msr	BASEPRI, r3
 800bb56:	f3bf 8f6f 	isb	sy
 800bb5a:	f3bf 8f4f 	dsb	sy
 800bb5e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bb60:	bf00      	nop
 800bb62:	e7fe      	b.n	800bb62 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	2b02      	cmp	r3, #2
 800bb68:	d103      	bne.n	800bb72 <xQueueGenericSendFromISR+0x6a>
 800bb6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb6e:	2b01      	cmp	r3, #1
 800bb70:	d101      	bne.n	800bb76 <xQueueGenericSendFromISR+0x6e>
 800bb72:	2301      	movs	r3, #1
 800bb74:	e000      	b.n	800bb78 <xQueueGenericSendFromISR+0x70>
 800bb76:	2300      	movs	r3, #0
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d10a      	bne.n	800bb92 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800bb7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb80:	f383 8811 	msr	BASEPRI, r3
 800bb84:	f3bf 8f6f 	isb	sy
 800bb88:	f3bf 8f4f 	dsb	sy
 800bb8c:	623b      	str	r3, [r7, #32]
}
 800bb8e:	bf00      	nop
 800bb90:	e7fe      	b.n	800bb90 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bb92:	f002 f869 	bl	800dc68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bb96:	f3ef 8211 	mrs	r2, BASEPRI
 800bb9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb9e:	f383 8811 	msr	BASEPRI, r3
 800bba2:	f3bf 8f6f 	isb	sy
 800bba6:	f3bf 8f4f 	dsb	sy
 800bbaa:	61fa      	str	r2, [r7, #28]
 800bbac:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bbae:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bbb0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bbb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbba:	429a      	cmp	r2, r3
 800bbbc:	d302      	bcc.n	800bbc4 <xQueueGenericSendFromISR+0xbc>
 800bbbe:	683b      	ldr	r3, [r7, #0]
 800bbc0:	2b02      	cmp	r3, #2
 800bbc2:	d12f      	bne.n	800bc24 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bbc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bbce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbd2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bbd4:	683a      	ldr	r2, [r7, #0]
 800bbd6:	68b9      	ldr	r1, [r7, #8]
 800bbd8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bbda:	f000 f911 	bl	800be00 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bbde:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800bbe2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bbe6:	d112      	bne.n	800bc0e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d016      	beq.n	800bc1e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbf2:	3324      	adds	r3, #36	; 0x24
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f000 fef7 	bl	800c9e8 <xTaskRemoveFromEventList>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d00e      	beq.n	800bc1e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d00b      	beq.n	800bc1e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	2201      	movs	r2, #1
 800bc0a:	601a      	str	r2, [r3, #0]
 800bc0c:	e007      	b.n	800bc1e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bc0e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bc12:	3301      	adds	r3, #1
 800bc14:	b2db      	uxtb	r3, r3
 800bc16:	b25a      	sxtb	r2, r3
 800bc18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bc1e:	2301      	movs	r3, #1
 800bc20:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800bc22:	e001      	b.n	800bc28 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc24:	2300      	movs	r3, #0
 800bc26:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc2a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc2c:	697b      	ldr	r3, [r7, #20]
 800bc2e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bc32:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	3740      	adds	r7, #64	; 0x40
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}
	...

0800bc40 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b08c      	sub	sp, #48	; 0x30
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	60f8      	str	r0, [r7, #12]
 800bc48:	60b9      	str	r1, [r7, #8]
 800bc4a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bc54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d10a      	bne.n	800bc70 <xQueueReceive+0x30>
	__asm volatile
 800bc5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc5e:	f383 8811 	msr	BASEPRI, r3
 800bc62:	f3bf 8f6f 	isb	sy
 800bc66:	f3bf 8f4f 	dsb	sy
 800bc6a:	623b      	str	r3, [r7, #32]
}
 800bc6c:	bf00      	nop
 800bc6e:	e7fe      	b.n	800bc6e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d103      	bne.n	800bc7e <xQueueReceive+0x3e>
 800bc76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d101      	bne.n	800bc82 <xQueueReceive+0x42>
 800bc7e:	2301      	movs	r3, #1
 800bc80:	e000      	b.n	800bc84 <xQueueReceive+0x44>
 800bc82:	2300      	movs	r3, #0
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d10a      	bne.n	800bc9e <xQueueReceive+0x5e>
	__asm volatile
 800bc88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc8c:	f383 8811 	msr	BASEPRI, r3
 800bc90:	f3bf 8f6f 	isb	sy
 800bc94:	f3bf 8f4f 	dsb	sy
 800bc98:	61fb      	str	r3, [r7, #28]
}
 800bc9a:	bf00      	nop
 800bc9c:	e7fe      	b.n	800bc9c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bc9e:	f001 f865 	bl	800cd6c <xTaskGetSchedulerState>
 800bca2:	4603      	mov	r3, r0
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d102      	bne.n	800bcae <xQueueReceive+0x6e>
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d101      	bne.n	800bcb2 <xQueueReceive+0x72>
 800bcae:	2301      	movs	r3, #1
 800bcb0:	e000      	b.n	800bcb4 <xQueueReceive+0x74>
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d10a      	bne.n	800bcce <xQueueReceive+0x8e>
	__asm volatile
 800bcb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcbc:	f383 8811 	msr	BASEPRI, r3
 800bcc0:	f3bf 8f6f 	isb	sy
 800bcc4:	f3bf 8f4f 	dsb	sy
 800bcc8:	61bb      	str	r3, [r7, #24]
}
 800bcca:	bf00      	nop
 800bccc:	e7fe      	b.n	800bccc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bcce:	f001 fee9 	bl	800daa4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcd6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bcd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d01f      	beq.n	800bd1e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bcde:	68b9      	ldr	r1, [r7, #8]
 800bce0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bce2:	f000 f8f7 	bl	800bed4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bce8:	1e5a      	subs	r2, r3, #1
 800bcea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcec:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bcee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcf0:	691b      	ldr	r3, [r3, #16]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d00f      	beq.n	800bd16 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bcf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcf8:	3310      	adds	r3, #16
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f000 fe74 	bl	800c9e8 <xTaskRemoveFromEventList>
 800bd00:	4603      	mov	r3, r0
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d007      	beq.n	800bd16 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bd06:	4b3d      	ldr	r3, [pc, #244]	; (800bdfc <xQueueReceive+0x1bc>)
 800bd08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd0c:	601a      	str	r2, [r3, #0]
 800bd0e:	f3bf 8f4f 	dsb	sy
 800bd12:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bd16:	f001 fef5 	bl	800db04 <vPortExitCritical>
				return pdPASS;
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	e069      	b.n	800bdf2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d103      	bne.n	800bd2c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bd24:	f001 feee 	bl	800db04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	e062      	b.n	800bdf2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bd2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d106      	bne.n	800bd40 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bd32:	f107 0310 	add.w	r3, r7, #16
 800bd36:	4618      	mov	r0, r3
 800bd38:	f000 feba 	bl	800cab0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bd40:	f001 fee0 	bl	800db04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bd44:	f000 fc26 	bl	800c594 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bd48:	f001 feac 	bl	800daa4 <vPortEnterCritical>
 800bd4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd52:	b25b      	sxtb	r3, r3
 800bd54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd58:	d103      	bne.n	800bd62 <xQueueReceive+0x122>
 800bd5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd68:	b25b      	sxtb	r3, r3
 800bd6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd6e:	d103      	bne.n	800bd78 <xQueueReceive+0x138>
 800bd70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd72:	2200      	movs	r2, #0
 800bd74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd78:	f001 fec4 	bl	800db04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd7c:	1d3a      	adds	r2, r7, #4
 800bd7e:	f107 0310 	add.w	r3, r7, #16
 800bd82:	4611      	mov	r1, r2
 800bd84:	4618      	mov	r0, r3
 800bd86:	f000 fea9 	bl	800cadc <xTaskCheckForTimeOut>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d123      	bne.n	800bdd8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bd90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd92:	f000 f917 	bl	800bfc4 <prvIsQueueEmpty>
 800bd96:	4603      	mov	r3, r0
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d017      	beq.n	800bdcc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bd9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd9e:	3324      	adds	r3, #36	; 0x24
 800bda0:	687a      	ldr	r2, [r7, #4]
 800bda2:	4611      	mov	r1, r2
 800bda4:	4618      	mov	r0, r3
 800bda6:	f000 fdcf 	bl	800c948 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bdaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdac:	f000 f8b8 	bl	800bf20 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bdb0:	f000 fbfe 	bl	800c5b0 <xTaskResumeAll>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d189      	bne.n	800bcce <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800bdba:	4b10      	ldr	r3, [pc, #64]	; (800bdfc <xQueueReceive+0x1bc>)
 800bdbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdc0:	601a      	str	r2, [r3, #0]
 800bdc2:	f3bf 8f4f 	dsb	sy
 800bdc6:	f3bf 8f6f 	isb	sy
 800bdca:	e780      	b.n	800bcce <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bdcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdce:	f000 f8a7 	bl	800bf20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bdd2:	f000 fbed 	bl	800c5b0 <xTaskResumeAll>
 800bdd6:	e77a      	b.n	800bcce <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bdd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdda:	f000 f8a1 	bl	800bf20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bdde:	f000 fbe7 	bl	800c5b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bde2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bde4:	f000 f8ee 	bl	800bfc4 <prvIsQueueEmpty>
 800bde8:	4603      	mov	r3, r0
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	f43f af6f 	beq.w	800bcce <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bdf0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	3730      	adds	r7, #48	; 0x30
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	bd80      	pop	{r7, pc}
 800bdfa:	bf00      	nop
 800bdfc:	e000ed04 	.word	0xe000ed04

0800be00 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b086      	sub	sp, #24
 800be04:	af00      	add	r7, sp, #0
 800be06:	60f8      	str	r0, [r7, #12]
 800be08:	60b9      	str	r1, [r7, #8]
 800be0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800be0c:	2300      	movs	r3, #0
 800be0e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be14:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d10d      	bne.n	800be3a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d14d      	bne.n	800bec2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	689b      	ldr	r3, [r3, #8]
 800be2a:	4618      	mov	r0, r3
 800be2c:	f000 ffbc 	bl	800cda8 <xTaskPriorityDisinherit>
 800be30:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	2200      	movs	r2, #0
 800be36:	609a      	str	r2, [r3, #8]
 800be38:	e043      	b.n	800bec2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d119      	bne.n	800be74 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	6858      	ldr	r0, [r3, #4]
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be48:	461a      	mov	r2, r3
 800be4a:	68b9      	ldr	r1, [r7, #8]
 800be4c:	f003 f8ff 	bl	800f04e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	685a      	ldr	r2, [r3, #4]
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be58:	441a      	add	r2, r3
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	685a      	ldr	r2, [r3, #4]
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	689b      	ldr	r3, [r3, #8]
 800be66:	429a      	cmp	r2, r3
 800be68:	d32b      	bcc.n	800bec2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681a      	ldr	r2, [r3, #0]
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	605a      	str	r2, [r3, #4]
 800be72:	e026      	b.n	800bec2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	68d8      	ldr	r0, [r3, #12]
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be7c:	461a      	mov	r2, r3
 800be7e:	68b9      	ldr	r1, [r7, #8]
 800be80:	f003 f8e5 	bl	800f04e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	68da      	ldr	r2, [r3, #12]
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be8c:	425b      	negs	r3, r3
 800be8e:	441a      	add	r2, r3
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	68da      	ldr	r2, [r3, #12]
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	429a      	cmp	r2, r3
 800be9e:	d207      	bcs.n	800beb0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	689a      	ldr	r2, [r3, #8]
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bea8:	425b      	negs	r3, r3
 800beaa:	441a      	add	r2, r3
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2b02      	cmp	r3, #2
 800beb4:	d105      	bne.n	800bec2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800beb6:	693b      	ldr	r3, [r7, #16]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d002      	beq.n	800bec2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bebc:	693b      	ldr	r3, [r7, #16]
 800bebe:	3b01      	subs	r3, #1
 800bec0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	1c5a      	adds	r2, r3, #1
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800beca:	697b      	ldr	r3, [r7, #20]
}
 800becc:	4618      	mov	r0, r3
 800bece:	3718      	adds	r7, #24
 800bed0:	46bd      	mov	sp, r7
 800bed2:	bd80      	pop	{r7, pc}

0800bed4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b082      	sub	sp, #8
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
 800bedc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d018      	beq.n	800bf18 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	68da      	ldr	r2, [r3, #12]
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beee:	441a      	add	r2, r3
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	68da      	ldr	r2, [r3, #12]
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	689b      	ldr	r3, [r3, #8]
 800befc:	429a      	cmp	r2, r3
 800befe:	d303      	bcc.n	800bf08 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681a      	ldr	r2, [r3, #0]
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	68d9      	ldr	r1, [r3, #12]
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf10:	461a      	mov	r2, r3
 800bf12:	6838      	ldr	r0, [r7, #0]
 800bf14:	f003 f89b 	bl	800f04e <memcpy>
	}
}
 800bf18:	bf00      	nop
 800bf1a:	3708      	adds	r7, #8
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}

0800bf20 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b084      	sub	sp, #16
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bf28:	f001 fdbc 	bl	800daa4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bf32:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bf34:	e011      	b.n	800bf5a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d012      	beq.n	800bf64 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	3324      	adds	r3, #36	; 0x24
 800bf42:	4618      	mov	r0, r3
 800bf44:	f000 fd50 	bl	800c9e8 <xTaskRemoveFromEventList>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d001      	beq.n	800bf52 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bf4e:	f000 fe27 	bl	800cba0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bf52:	7bfb      	ldrb	r3, [r7, #15]
 800bf54:	3b01      	subs	r3, #1
 800bf56:	b2db      	uxtb	r3, r3
 800bf58:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bf5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	dce9      	bgt.n	800bf36 <prvUnlockQueue+0x16>
 800bf62:	e000      	b.n	800bf66 <prvUnlockQueue+0x46>
					break;
 800bf64:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	22ff      	movs	r2, #255	; 0xff
 800bf6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bf6e:	f001 fdc9 	bl	800db04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bf72:	f001 fd97 	bl	800daa4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf7c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bf7e:	e011      	b.n	800bfa4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	691b      	ldr	r3, [r3, #16]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d012      	beq.n	800bfae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	3310      	adds	r3, #16
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f000 fd2b 	bl	800c9e8 <xTaskRemoveFromEventList>
 800bf92:	4603      	mov	r3, r0
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d001      	beq.n	800bf9c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bf98:	f000 fe02 	bl	800cba0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bf9c:	7bbb      	ldrb	r3, [r7, #14]
 800bf9e:	3b01      	subs	r3, #1
 800bfa0:	b2db      	uxtb	r3, r3
 800bfa2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bfa4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	dce9      	bgt.n	800bf80 <prvUnlockQueue+0x60>
 800bfac:	e000      	b.n	800bfb0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bfae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	22ff      	movs	r2, #255	; 0xff
 800bfb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bfb8:	f001 fda4 	bl	800db04 <vPortExitCritical>
}
 800bfbc:	bf00      	nop
 800bfbe:	3710      	adds	r7, #16
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bd80      	pop	{r7, pc}

0800bfc4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b084      	sub	sp, #16
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bfcc:	f001 fd6a 	bl	800daa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d102      	bne.n	800bfde <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bfd8:	2301      	movs	r3, #1
 800bfda:	60fb      	str	r3, [r7, #12]
 800bfdc:	e001      	b.n	800bfe2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bfe2:	f001 fd8f 	bl	800db04 <vPortExitCritical>

	return xReturn;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3710      	adds	r7, #16
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}

0800bff0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b084      	sub	sp, #16
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bff8:	f001 fd54 	bl	800daa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c004:	429a      	cmp	r2, r3
 800c006:	d102      	bne.n	800c00e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c008:	2301      	movs	r3, #1
 800c00a:	60fb      	str	r3, [r7, #12]
 800c00c:	e001      	b.n	800c012 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c00e:	2300      	movs	r3, #0
 800c010:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c012:	f001 fd77 	bl	800db04 <vPortExitCritical>

	return xReturn;
 800c016:	68fb      	ldr	r3, [r7, #12]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3710      	adds	r7, #16
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}

0800c020 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c020:	b480      	push	{r7}
 800c022:	b085      	sub	sp, #20
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
 800c028:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c02a:	2300      	movs	r3, #0
 800c02c:	60fb      	str	r3, [r7, #12]
 800c02e:	e014      	b.n	800c05a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c030:	4a0f      	ldr	r2, [pc, #60]	; (800c070 <vQueueAddToRegistry+0x50>)
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d10b      	bne.n	800c054 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c03c:	490c      	ldr	r1, [pc, #48]	; (800c070 <vQueueAddToRegistry+0x50>)
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	683a      	ldr	r2, [r7, #0]
 800c042:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c046:	4a0a      	ldr	r2, [pc, #40]	; (800c070 <vQueueAddToRegistry+0x50>)
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	00db      	lsls	r3, r3, #3
 800c04c:	4413      	add	r3, r2
 800c04e:	687a      	ldr	r2, [r7, #4]
 800c050:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c052:	e006      	b.n	800c062 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	3301      	adds	r3, #1
 800c058:	60fb      	str	r3, [r7, #12]
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	2b07      	cmp	r3, #7
 800c05e:	d9e7      	bls.n	800c030 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c060:	bf00      	nop
 800c062:	bf00      	nop
 800c064:	3714      	adds	r7, #20
 800c066:	46bd      	mov	sp, r7
 800c068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06c:	4770      	bx	lr
 800c06e:	bf00      	nop
 800c070:	20000d38 	.word	0x20000d38

0800c074 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c074:	b580      	push	{r7, lr}
 800c076:	b086      	sub	sp, #24
 800c078:	af00      	add	r7, sp, #0
 800c07a:	60f8      	str	r0, [r7, #12]
 800c07c:	60b9      	str	r1, [r7, #8]
 800c07e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c084:	f001 fd0e 	bl	800daa4 <vPortEnterCritical>
 800c088:	697b      	ldr	r3, [r7, #20]
 800c08a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c08e:	b25b      	sxtb	r3, r3
 800c090:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c094:	d103      	bne.n	800c09e <vQueueWaitForMessageRestricted+0x2a>
 800c096:	697b      	ldr	r3, [r7, #20]
 800c098:	2200      	movs	r2, #0
 800c09a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c09e:	697b      	ldr	r3, [r7, #20]
 800c0a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c0a4:	b25b      	sxtb	r3, r3
 800c0a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c0aa:	d103      	bne.n	800c0b4 <vQueueWaitForMessageRestricted+0x40>
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c0b4:	f001 fd26 	bl	800db04 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c0b8:	697b      	ldr	r3, [r7, #20]
 800c0ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d106      	bne.n	800c0ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c0c0:	697b      	ldr	r3, [r7, #20]
 800c0c2:	3324      	adds	r3, #36	; 0x24
 800c0c4:	687a      	ldr	r2, [r7, #4]
 800c0c6:	68b9      	ldr	r1, [r7, #8]
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f000 fc61 	bl	800c990 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c0ce:	6978      	ldr	r0, [r7, #20]
 800c0d0:	f7ff ff26 	bl	800bf20 <prvUnlockQueue>
	}
 800c0d4:	bf00      	nop
 800c0d6:	3718      	adds	r7, #24
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	bd80      	pop	{r7, pc}

0800c0dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b08e      	sub	sp, #56	; 0x38
 800c0e0:	af04      	add	r7, sp, #16
 800c0e2:	60f8      	str	r0, [r7, #12]
 800c0e4:	60b9      	str	r1, [r7, #8]
 800c0e6:	607a      	str	r2, [r7, #4]
 800c0e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c0ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d10a      	bne.n	800c106 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0f4:	f383 8811 	msr	BASEPRI, r3
 800c0f8:	f3bf 8f6f 	isb	sy
 800c0fc:	f3bf 8f4f 	dsb	sy
 800c100:	623b      	str	r3, [r7, #32]
}
 800c102:	bf00      	nop
 800c104:	e7fe      	b.n	800c104 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d10a      	bne.n	800c122 <xTaskCreateStatic+0x46>
	__asm volatile
 800c10c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c110:	f383 8811 	msr	BASEPRI, r3
 800c114:	f3bf 8f6f 	isb	sy
 800c118:	f3bf 8f4f 	dsb	sy
 800c11c:	61fb      	str	r3, [r7, #28]
}
 800c11e:	bf00      	nop
 800c120:	e7fe      	b.n	800c120 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c122:	23bc      	movs	r3, #188	; 0xbc
 800c124:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c126:	693b      	ldr	r3, [r7, #16]
 800c128:	2bbc      	cmp	r3, #188	; 0xbc
 800c12a:	d00a      	beq.n	800c142 <xTaskCreateStatic+0x66>
	__asm volatile
 800c12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c130:	f383 8811 	msr	BASEPRI, r3
 800c134:	f3bf 8f6f 	isb	sy
 800c138:	f3bf 8f4f 	dsb	sy
 800c13c:	61bb      	str	r3, [r7, #24]
}
 800c13e:	bf00      	nop
 800c140:	e7fe      	b.n	800c140 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c142:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c146:	2b00      	cmp	r3, #0
 800c148:	d01e      	beq.n	800c188 <xTaskCreateStatic+0xac>
 800c14a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d01b      	beq.n	800c188 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c152:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c156:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c158:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c15a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c15c:	2202      	movs	r2, #2
 800c15e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c162:	2300      	movs	r3, #0
 800c164:	9303      	str	r3, [sp, #12]
 800c166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c168:	9302      	str	r3, [sp, #8]
 800c16a:	f107 0314 	add.w	r3, r7, #20
 800c16e:	9301      	str	r3, [sp, #4]
 800c170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c172:	9300      	str	r3, [sp, #0]
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	687a      	ldr	r2, [r7, #4]
 800c178:	68b9      	ldr	r1, [r7, #8]
 800c17a:	68f8      	ldr	r0, [r7, #12]
 800c17c:	f000 f850 	bl	800c220 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c180:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c182:	f000 f8f3 	bl	800c36c <prvAddNewTaskToReadyList>
 800c186:	e001      	b.n	800c18c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c188:	2300      	movs	r3, #0
 800c18a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c18c:	697b      	ldr	r3, [r7, #20]
	}
 800c18e:	4618      	mov	r0, r3
 800c190:	3728      	adds	r7, #40	; 0x28
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}

0800c196 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c196:	b580      	push	{r7, lr}
 800c198:	b08c      	sub	sp, #48	; 0x30
 800c19a:	af04      	add	r7, sp, #16
 800c19c:	60f8      	str	r0, [r7, #12]
 800c19e:	60b9      	str	r1, [r7, #8]
 800c1a0:	603b      	str	r3, [r7, #0]
 800c1a2:	4613      	mov	r3, r2
 800c1a4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c1a6:	88fb      	ldrh	r3, [r7, #6]
 800c1a8:	009b      	lsls	r3, r3, #2
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	f001 fd9c 	bl	800dce8 <pvPortMalloc>
 800c1b0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c1b2:	697b      	ldr	r3, [r7, #20]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d00e      	beq.n	800c1d6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c1b8:	20bc      	movs	r0, #188	; 0xbc
 800c1ba:	f001 fd95 	bl	800dce8 <pvPortMalloc>
 800c1be:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c1c0:	69fb      	ldr	r3, [r7, #28]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d003      	beq.n	800c1ce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c1c6:	69fb      	ldr	r3, [r7, #28]
 800c1c8:	697a      	ldr	r2, [r7, #20]
 800c1ca:	631a      	str	r2, [r3, #48]	; 0x30
 800c1cc:	e005      	b.n	800c1da <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c1ce:	6978      	ldr	r0, [r7, #20]
 800c1d0:	f001 fe56 	bl	800de80 <vPortFree>
 800c1d4:	e001      	b.n	800c1da <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c1da:	69fb      	ldr	r3, [r7, #28]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d017      	beq.n	800c210 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c1e0:	69fb      	ldr	r3, [r7, #28]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c1e8:	88fa      	ldrh	r2, [r7, #6]
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	9303      	str	r3, [sp, #12]
 800c1ee:	69fb      	ldr	r3, [r7, #28]
 800c1f0:	9302      	str	r3, [sp, #8]
 800c1f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1f4:	9301      	str	r3, [sp, #4]
 800c1f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1f8:	9300      	str	r3, [sp, #0]
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	68b9      	ldr	r1, [r7, #8]
 800c1fe:	68f8      	ldr	r0, [r7, #12]
 800c200:	f000 f80e 	bl	800c220 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c204:	69f8      	ldr	r0, [r7, #28]
 800c206:	f000 f8b1 	bl	800c36c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c20a:	2301      	movs	r3, #1
 800c20c:	61bb      	str	r3, [r7, #24]
 800c20e:	e002      	b.n	800c216 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c210:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c214:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c216:	69bb      	ldr	r3, [r7, #24]
	}
 800c218:	4618      	mov	r0, r3
 800c21a:	3720      	adds	r7, #32
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b088      	sub	sp, #32
 800c224:	af00      	add	r7, sp, #0
 800c226:	60f8      	str	r0, [r7, #12]
 800c228:	60b9      	str	r1, [r7, #8]
 800c22a:	607a      	str	r2, [r7, #4]
 800c22c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c230:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	009b      	lsls	r3, r3, #2
 800c236:	461a      	mov	r2, r3
 800c238:	21a5      	movs	r1, #165	; 0xa5
 800c23a:	f002 ff16 	bl	800f06a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c23e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c248:	3b01      	subs	r3, #1
 800c24a:	009b      	lsls	r3, r3, #2
 800c24c:	4413      	add	r3, r2
 800c24e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c250:	69bb      	ldr	r3, [r7, #24]
 800c252:	f023 0307 	bic.w	r3, r3, #7
 800c256:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c258:	69bb      	ldr	r3, [r7, #24]
 800c25a:	f003 0307 	and.w	r3, r3, #7
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d00a      	beq.n	800c278 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c262:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c266:	f383 8811 	msr	BASEPRI, r3
 800c26a:	f3bf 8f6f 	isb	sy
 800c26e:	f3bf 8f4f 	dsb	sy
 800c272:	617b      	str	r3, [r7, #20]
}
 800c274:	bf00      	nop
 800c276:	e7fe      	b.n	800c276 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d01f      	beq.n	800c2be <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c27e:	2300      	movs	r3, #0
 800c280:	61fb      	str	r3, [r7, #28]
 800c282:	e012      	b.n	800c2aa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c284:	68ba      	ldr	r2, [r7, #8]
 800c286:	69fb      	ldr	r3, [r7, #28]
 800c288:	4413      	add	r3, r2
 800c28a:	7819      	ldrb	r1, [r3, #0]
 800c28c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c28e:	69fb      	ldr	r3, [r7, #28]
 800c290:	4413      	add	r3, r2
 800c292:	3334      	adds	r3, #52	; 0x34
 800c294:	460a      	mov	r2, r1
 800c296:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c298:	68ba      	ldr	r2, [r7, #8]
 800c29a:	69fb      	ldr	r3, [r7, #28]
 800c29c:	4413      	add	r3, r2
 800c29e:	781b      	ldrb	r3, [r3, #0]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d006      	beq.n	800c2b2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c2a4:	69fb      	ldr	r3, [r7, #28]
 800c2a6:	3301      	adds	r3, #1
 800c2a8:	61fb      	str	r3, [r7, #28]
 800c2aa:	69fb      	ldr	r3, [r7, #28]
 800c2ac:	2b0f      	cmp	r3, #15
 800c2ae:	d9e9      	bls.n	800c284 <prvInitialiseNewTask+0x64>
 800c2b0:	e000      	b.n	800c2b4 <prvInitialiseNewTask+0x94>
			{
				break;
 800c2b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c2b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c2bc:	e003      	b.n	800c2c6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c2be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c2c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2c8:	2b37      	cmp	r3, #55	; 0x37
 800c2ca:	d901      	bls.n	800c2d0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c2cc:	2337      	movs	r3, #55	; 0x37
 800c2ce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c2d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c2d4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c2d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c2da:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c2dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2de:	2200      	movs	r2, #0
 800c2e0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c2e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e4:	3304      	adds	r3, #4
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f7ff f978 	bl	800b5dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c2ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ee:	3318      	adds	r3, #24
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f7ff f973 	bl	800b5dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c2f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c2fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c304:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c308:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c30a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c30c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c30e:	2200      	movs	r2, #0
 800c310:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c316:	2200      	movs	r2, #0
 800c318:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c31c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c31e:	3354      	adds	r3, #84	; 0x54
 800c320:	2260      	movs	r2, #96	; 0x60
 800c322:	2100      	movs	r1, #0
 800c324:	4618      	mov	r0, r3
 800c326:	f002 fea0 	bl	800f06a <memset>
 800c32a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c32c:	4a0c      	ldr	r2, [pc, #48]	; (800c360 <prvInitialiseNewTask+0x140>)
 800c32e:	659a      	str	r2, [r3, #88]	; 0x58
 800c330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c332:	4a0c      	ldr	r2, [pc, #48]	; (800c364 <prvInitialiseNewTask+0x144>)
 800c334:	65da      	str	r2, [r3, #92]	; 0x5c
 800c336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c338:	4a0b      	ldr	r2, [pc, #44]	; (800c368 <prvInitialiseNewTask+0x148>)
 800c33a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c33c:	683a      	ldr	r2, [r7, #0]
 800c33e:	68f9      	ldr	r1, [r7, #12]
 800c340:	69b8      	ldr	r0, [r7, #24]
 800c342:	f001 fa85 	bl	800d850 <pxPortInitialiseStack>
 800c346:	4602      	mov	r2, r0
 800c348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c34a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c34c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d002      	beq.n	800c358 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c354:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c356:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c358:	bf00      	nop
 800c35a:	3720      	adds	r7, #32
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}
 800c360:	08012840 	.word	0x08012840
 800c364:	08012860 	.word	0x08012860
 800c368:	08012820 	.word	0x08012820

0800c36c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b082      	sub	sp, #8
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c374:	f001 fb96 	bl	800daa4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c378:	4b2d      	ldr	r3, [pc, #180]	; (800c430 <prvAddNewTaskToReadyList+0xc4>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	3301      	adds	r3, #1
 800c37e:	4a2c      	ldr	r2, [pc, #176]	; (800c430 <prvAddNewTaskToReadyList+0xc4>)
 800c380:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c382:	4b2c      	ldr	r3, [pc, #176]	; (800c434 <prvAddNewTaskToReadyList+0xc8>)
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d109      	bne.n	800c39e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c38a:	4a2a      	ldr	r2, [pc, #168]	; (800c434 <prvAddNewTaskToReadyList+0xc8>)
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c390:	4b27      	ldr	r3, [pc, #156]	; (800c430 <prvAddNewTaskToReadyList+0xc4>)
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	2b01      	cmp	r3, #1
 800c396:	d110      	bne.n	800c3ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c398:	f000 fc26 	bl	800cbe8 <prvInitialiseTaskLists>
 800c39c:	e00d      	b.n	800c3ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c39e:	4b26      	ldr	r3, [pc, #152]	; (800c438 <prvAddNewTaskToReadyList+0xcc>)
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d109      	bne.n	800c3ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c3a6:	4b23      	ldr	r3, [pc, #140]	; (800c434 <prvAddNewTaskToReadyList+0xc8>)
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	d802      	bhi.n	800c3ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c3b4:	4a1f      	ldr	r2, [pc, #124]	; (800c434 <prvAddNewTaskToReadyList+0xc8>)
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c3ba:	4b20      	ldr	r3, [pc, #128]	; (800c43c <prvAddNewTaskToReadyList+0xd0>)
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	3301      	adds	r3, #1
 800c3c0:	4a1e      	ldr	r2, [pc, #120]	; (800c43c <prvAddNewTaskToReadyList+0xd0>)
 800c3c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c3c4:	4b1d      	ldr	r3, [pc, #116]	; (800c43c <prvAddNewTaskToReadyList+0xd0>)
 800c3c6:	681a      	ldr	r2, [r3, #0]
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3d0:	4b1b      	ldr	r3, [pc, #108]	; (800c440 <prvAddNewTaskToReadyList+0xd4>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	d903      	bls.n	800c3e0 <prvAddNewTaskToReadyList+0x74>
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3dc:	4a18      	ldr	r2, [pc, #96]	; (800c440 <prvAddNewTaskToReadyList+0xd4>)
 800c3de:	6013      	str	r3, [r2, #0]
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3e4:	4613      	mov	r3, r2
 800c3e6:	009b      	lsls	r3, r3, #2
 800c3e8:	4413      	add	r3, r2
 800c3ea:	009b      	lsls	r3, r3, #2
 800c3ec:	4a15      	ldr	r2, [pc, #84]	; (800c444 <prvAddNewTaskToReadyList+0xd8>)
 800c3ee:	441a      	add	r2, r3
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	3304      	adds	r3, #4
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	4610      	mov	r0, r2
 800c3f8:	f7ff f8fd 	bl	800b5f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c3fc:	f001 fb82 	bl	800db04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c400:	4b0d      	ldr	r3, [pc, #52]	; (800c438 <prvAddNewTaskToReadyList+0xcc>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d00e      	beq.n	800c426 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c408:	4b0a      	ldr	r3, [pc, #40]	; (800c434 <prvAddNewTaskToReadyList+0xc8>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c412:	429a      	cmp	r2, r3
 800c414:	d207      	bcs.n	800c426 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c416:	4b0c      	ldr	r3, [pc, #48]	; (800c448 <prvAddNewTaskToReadyList+0xdc>)
 800c418:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c41c:	601a      	str	r2, [r3, #0]
 800c41e:	f3bf 8f4f 	dsb	sy
 800c422:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c426:	bf00      	nop
 800c428:	3708      	adds	r7, #8
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
 800c42e:	bf00      	nop
 800c430:	2000124c 	.word	0x2000124c
 800c434:	20000d78 	.word	0x20000d78
 800c438:	20001258 	.word	0x20001258
 800c43c:	20001268 	.word	0x20001268
 800c440:	20001254 	.word	0x20001254
 800c444:	20000d7c 	.word	0x20000d7c
 800c448:	e000ed04 	.word	0xe000ed04

0800c44c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b084      	sub	sp, #16
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c454:	2300      	movs	r3, #0
 800c456:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d017      	beq.n	800c48e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c45e:	4b13      	ldr	r3, [pc, #76]	; (800c4ac <vTaskDelay+0x60>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d00a      	beq.n	800c47c <vTaskDelay+0x30>
	__asm volatile
 800c466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c46a:	f383 8811 	msr	BASEPRI, r3
 800c46e:	f3bf 8f6f 	isb	sy
 800c472:	f3bf 8f4f 	dsb	sy
 800c476:	60bb      	str	r3, [r7, #8]
}
 800c478:	bf00      	nop
 800c47a:	e7fe      	b.n	800c47a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c47c:	f000 f88a 	bl	800c594 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c480:	2100      	movs	r1, #0
 800c482:	6878      	ldr	r0, [r7, #4]
 800c484:	f000 fe42 	bl	800d10c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c488:	f000 f892 	bl	800c5b0 <xTaskResumeAll>
 800c48c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d107      	bne.n	800c4a4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c494:	4b06      	ldr	r3, [pc, #24]	; (800c4b0 <vTaskDelay+0x64>)
 800c496:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c49a:	601a      	str	r2, [r3, #0]
 800c49c:	f3bf 8f4f 	dsb	sy
 800c4a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c4a4:	bf00      	nop
 800c4a6:	3710      	adds	r7, #16
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	bd80      	pop	{r7, pc}
 800c4ac:	20001274 	.word	0x20001274
 800c4b0:	e000ed04 	.word	0xe000ed04

0800c4b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b08a      	sub	sp, #40	; 0x28
 800c4b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c4be:	2300      	movs	r3, #0
 800c4c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c4c2:	463a      	mov	r2, r7
 800c4c4:	1d39      	adds	r1, r7, #4
 800c4c6:	f107 0308 	add.w	r3, r7, #8
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	f7ff f832 	bl	800b534 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c4d0:	6839      	ldr	r1, [r7, #0]
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	68ba      	ldr	r2, [r7, #8]
 800c4d6:	9202      	str	r2, [sp, #8]
 800c4d8:	9301      	str	r3, [sp, #4]
 800c4da:	2300      	movs	r3, #0
 800c4dc:	9300      	str	r3, [sp, #0]
 800c4de:	2300      	movs	r3, #0
 800c4e0:	460a      	mov	r2, r1
 800c4e2:	4924      	ldr	r1, [pc, #144]	; (800c574 <vTaskStartScheduler+0xc0>)
 800c4e4:	4824      	ldr	r0, [pc, #144]	; (800c578 <vTaskStartScheduler+0xc4>)
 800c4e6:	f7ff fdf9 	bl	800c0dc <xTaskCreateStatic>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	4a23      	ldr	r2, [pc, #140]	; (800c57c <vTaskStartScheduler+0xc8>)
 800c4ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c4f0:	4b22      	ldr	r3, [pc, #136]	; (800c57c <vTaskStartScheduler+0xc8>)
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d002      	beq.n	800c4fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	617b      	str	r3, [r7, #20]
 800c4fc:	e001      	b.n	800c502 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c4fe:	2300      	movs	r3, #0
 800c500:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c502:	697b      	ldr	r3, [r7, #20]
 800c504:	2b01      	cmp	r3, #1
 800c506:	d102      	bne.n	800c50e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c508:	f000 fe54 	bl	800d1b4 <xTimerCreateTimerTask>
 800c50c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c50e:	697b      	ldr	r3, [r7, #20]
 800c510:	2b01      	cmp	r3, #1
 800c512:	d11b      	bne.n	800c54c <vTaskStartScheduler+0x98>
	__asm volatile
 800c514:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c518:	f383 8811 	msr	BASEPRI, r3
 800c51c:	f3bf 8f6f 	isb	sy
 800c520:	f3bf 8f4f 	dsb	sy
 800c524:	613b      	str	r3, [r7, #16]
}
 800c526:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c528:	4b15      	ldr	r3, [pc, #84]	; (800c580 <vTaskStartScheduler+0xcc>)
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	3354      	adds	r3, #84	; 0x54
 800c52e:	4a15      	ldr	r2, [pc, #84]	; (800c584 <vTaskStartScheduler+0xd0>)
 800c530:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c532:	4b15      	ldr	r3, [pc, #84]	; (800c588 <vTaskStartScheduler+0xd4>)
 800c534:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c538:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c53a:	4b14      	ldr	r3, [pc, #80]	; (800c58c <vTaskStartScheduler+0xd8>)
 800c53c:	2201      	movs	r2, #1
 800c53e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c540:	4b13      	ldr	r3, [pc, #76]	; (800c590 <vTaskStartScheduler+0xdc>)
 800c542:	2200      	movs	r2, #0
 800c544:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c546:	f001 fa0b 	bl	800d960 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c54a:	e00e      	b.n	800c56a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c54c:	697b      	ldr	r3, [r7, #20]
 800c54e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c552:	d10a      	bne.n	800c56a <vTaskStartScheduler+0xb6>
	__asm volatile
 800c554:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c558:	f383 8811 	msr	BASEPRI, r3
 800c55c:	f3bf 8f6f 	isb	sy
 800c560:	f3bf 8f4f 	dsb	sy
 800c564:	60fb      	str	r3, [r7, #12]
}
 800c566:	bf00      	nop
 800c568:	e7fe      	b.n	800c568 <vTaskStartScheduler+0xb4>
}
 800c56a:	bf00      	nop
 800c56c:	3718      	adds	r7, #24
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}
 800c572:	bf00      	nop
 800c574:	08012768 	.word	0x08012768
 800c578:	0800cbb9 	.word	0x0800cbb9
 800c57c:	20001270 	.word	0x20001270
 800c580:	20000d78 	.word	0x20000d78
 800c584:	20000134 	.word	0x20000134
 800c588:	2000126c 	.word	0x2000126c
 800c58c:	20001258 	.word	0x20001258
 800c590:	20001250 	.word	0x20001250

0800c594 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c594:	b480      	push	{r7}
 800c596:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c598:	4b04      	ldr	r3, [pc, #16]	; (800c5ac <vTaskSuspendAll+0x18>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	3301      	adds	r3, #1
 800c59e:	4a03      	ldr	r2, [pc, #12]	; (800c5ac <vTaskSuspendAll+0x18>)
 800c5a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c5a2:	bf00      	nop
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5aa:	4770      	bx	lr
 800c5ac:	20001274 	.word	0x20001274

0800c5b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b084      	sub	sp, #16
 800c5b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c5be:	4b42      	ldr	r3, [pc, #264]	; (800c6c8 <xTaskResumeAll+0x118>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d10a      	bne.n	800c5dc <xTaskResumeAll+0x2c>
	__asm volatile
 800c5c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ca:	f383 8811 	msr	BASEPRI, r3
 800c5ce:	f3bf 8f6f 	isb	sy
 800c5d2:	f3bf 8f4f 	dsb	sy
 800c5d6:	603b      	str	r3, [r7, #0]
}
 800c5d8:	bf00      	nop
 800c5da:	e7fe      	b.n	800c5da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c5dc:	f001 fa62 	bl	800daa4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c5e0:	4b39      	ldr	r3, [pc, #228]	; (800c6c8 <xTaskResumeAll+0x118>)
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	3b01      	subs	r3, #1
 800c5e6:	4a38      	ldr	r2, [pc, #224]	; (800c6c8 <xTaskResumeAll+0x118>)
 800c5e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5ea:	4b37      	ldr	r3, [pc, #220]	; (800c6c8 <xTaskResumeAll+0x118>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d162      	bne.n	800c6b8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c5f2:	4b36      	ldr	r3, [pc, #216]	; (800c6cc <xTaskResumeAll+0x11c>)
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d05e      	beq.n	800c6b8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c5fa:	e02f      	b.n	800c65c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c5fc:	4b34      	ldr	r3, [pc, #208]	; (800c6d0 <xTaskResumeAll+0x120>)
 800c5fe:	68db      	ldr	r3, [r3, #12]
 800c600:	68db      	ldr	r3, [r3, #12]
 800c602:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	3318      	adds	r3, #24
 800c608:	4618      	mov	r0, r3
 800c60a:	f7ff f851 	bl	800b6b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	3304      	adds	r3, #4
 800c612:	4618      	mov	r0, r3
 800c614:	f7ff f84c 	bl	800b6b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c61c:	4b2d      	ldr	r3, [pc, #180]	; (800c6d4 <xTaskResumeAll+0x124>)
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	429a      	cmp	r2, r3
 800c622:	d903      	bls.n	800c62c <xTaskResumeAll+0x7c>
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c628:	4a2a      	ldr	r2, [pc, #168]	; (800c6d4 <xTaskResumeAll+0x124>)
 800c62a:	6013      	str	r3, [r2, #0]
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c630:	4613      	mov	r3, r2
 800c632:	009b      	lsls	r3, r3, #2
 800c634:	4413      	add	r3, r2
 800c636:	009b      	lsls	r3, r3, #2
 800c638:	4a27      	ldr	r2, [pc, #156]	; (800c6d8 <xTaskResumeAll+0x128>)
 800c63a:	441a      	add	r2, r3
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	3304      	adds	r3, #4
 800c640:	4619      	mov	r1, r3
 800c642:	4610      	mov	r0, r2
 800c644:	f7fe ffd7 	bl	800b5f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c64c:	4b23      	ldr	r3, [pc, #140]	; (800c6dc <xTaskResumeAll+0x12c>)
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c652:	429a      	cmp	r2, r3
 800c654:	d302      	bcc.n	800c65c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c656:	4b22      	ldr	r3, [pc, #136]	; (800c6e0 <xTaskResumeAll+0x130>)
 800c658:	2201      	movs	r2, #1
 800c65a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c65c:	4b1c      	ldr	r3, [pc, #112]	; (800c6d0 <xTaskResumeAll+0x120>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d1cb      	bne.n	800c5fc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d001      	beq.n	800c66e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c66a:	f000 fb5f 	bl	800cd2c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c66e:	4b1d      	ldr	r3, [pc, #116]	; (800c6e4 <xTaskResumeAll+0x134>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d010      	beq.n	800c69c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c67a:	f000 f847 	bl	800c70c <xTaskIncrementTick>
 800c67e:	4603      	mov	r3, r0
 800c680:	2b00      	cmp	r3, #0
 800c682:	d002      	beq.n	800c68a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c684:	4b16      	ldr	r3, [pc, #88]	; (800c6e0 <xTaskResumeAll+0x130>)
 800c686:	2201      	movs	r2, #1
 800c688:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	3b01      	subs	r3, #1
 800c68e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d1f1      	bne.n	800c67a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c696:	4b13      	ldr	r3, [pc, #76]	; (800c6e4 <xTaskResumeAll+0x134>)
 800c698:	2200      	movs	r2, #0
 800c69a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c69c:	4b10      	ldr	r3, [pc, #64]	; (800c6e0 <xTaskResumeAll+0x130>)
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d009      	beq.n	800c6b8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c6a4:	2301      	movs	r3, #1
 800c6a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c6a8:	4b0f      	ldr	r3, [pc, #60]	; (800c6e8 <xTaskResumeAll+0x138>)
 800c6aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6ae:	601a      	str	r2, [r3, #0]
 800c6b0:	f3bf 8f4f 	dsb	sy
 800c6b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c6b8:	f001 fa24 	bl	800db04 <vPortExitCritical>

	return xAlreadyYielded;
 800c6bc:	68bb      	ldr	r3, [r7, #8]
}
 800c6be:	4618      	mov	r0, r3
 800c6c0:	3710      	adds	r7, #16
 800c6c2:	46bd      	mov	sp, r7
 800c6c4:	bd80      	pop	{r7, pc}
 800c6c6:	bf00      	nop
 800c6c8:	20001274 	.word	0x20001274
 800c6cc:	2000124c 	.word	0x2000124c
 800c6d0:	2000120c 	.word	0x2000120c
 800c6d4:	20001254 	.word	0x20001254
 800c6d8:	20000d7c 	.word	0x20000d7c
 800c6dc:	20000d78 	.word	0x20000d78
 800c6e0:	20001260 	.word	0x20001260
 800c6e4:	2000125c 	.word	0x2000125c
 800c6e8:	e000ed04 	.word	0xe000ed04

0800c6ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c6ec:	b480      	push	{r7}
 800c6ee:	b083      	sub	sp, #12
 800c6f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c6f2:	4b05      	ldr	r3, [pc, #20]	; (800c708 <xTaskGetTickCount+0x1c>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c6f8:	687b      	ldr	r3, [r7, #4]
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	370c      	adds	r7, #12
 800c6fe:	46bd      	mov	sp, r7
 800c700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c704:	4770      	bx	lr
 800c706:	bf00      	nop
 800c708:	20001250 	.word	0x20001250

0800c70c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b086      	sub	sp, #24
 800c710:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c712:	2300      	movs	r3, #0
 800c714:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c716:	4b4f      	ldr	r3, [pc, #316]	; (800c854 <xTaskIncrementTick+0x148>)
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	f040 808f 	bne.w	800c83e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c720:	4b4d      	ldr	r3, [pc, #308]	; (800c858 <xTaskIncrementTick+0x14c>)
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	3301      	adds	r3, #1
 800c726:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c728:	4a4b      	ldr	r2, [pc, #300]	; (800c858 <xTaskIncrementTick+0x14c>)
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c72e:	693b      	ldr	r3, [r7, #16]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d120      	bne.n	800c776 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c734:	4b49      	ldr	r3, [pc, #292]	; (800c85c <xTaskIncrementTick+0x150>)
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d00a      	beq.n	800c754 <xTaskIncrementTick+0x48>
	__asm volatile
 800c73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c742:	f383 8811 	msr	BASEPRI, r3
 800c746:	f3bf 8f6f 	isb	sy
 800c74a:	f3bf 8f4f 	dsb	sy
 800c74e:	603b      	str	r3, [r7, #0]
}
 800c750:	bf00      	nop
 800c752:	e7fe      	b.n	800c752 <xTaskIncrementTick+0x46>
 800c754:	4b41      	ldr	r3, [pc, #260]	; (800c85c <xTaskIncrementTick+0x150>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	60fb      	str	r3, [r7, #12]
 800c75a:	4b41      	ldr	r3, [pc, #260]	; (800c860 <xTaskIncrementTick+0x154>)
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	4a3f      	ldr	r2, [pc, #252]	; (800c85c <xTaskIncrementTick+0x150>)
 800c760:	6013      	str	r3, [r2, #0]
 800c762:	4a3f      	ldr	r2, [pc, #252]	; (800c860 <xTaskIncrementTick+0x154>)
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	6013      	str	r3, [r2, #0]
 800c768:	4b3e      	ldr	r3, [pc, #248]	; (800c864 <xTaskIncrementTick+0x158>)
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	3301      	adds	r3, #1
 800c76e:	4a3d      	ldr	r2, [pc, #244]	; (800c864 <xTaskIncrementTick+0x158>)
 800c770:	6013      	str	r3, [r2, #0]
 800c772:	f000 fadb 	bl	800cd2c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c776:	4b3c      	ldr	r3, [pc, #240]	; (800c868 <xTaskIncrementTick+0x15c>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	693a      	ldr	r2, [r7, #16]
 800c77c:	429a      	cmp	r2, r3
 800c77e:	d349      	bcc.n	800c814 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c780:	4b36      	ldr	r3, [pc, #216]	; (800c85c <xTaskIncrementTick+0x150>)
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d104      	bne.n	800c794 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c78a:	4b37      	ldr	r3, [pc, #220]	; (800c868 <xTaskIncrementTick+0x15c>)
 800c78c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c790:	601a      	str	r2, [r3, #0]
					break;
 800c792:	e03f      	b.n	800c814 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c794:	4b31      	ldr	r3, [pc, #196]	; (800c85c <xTaskIncrementTick+0x150>)
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	68db      	ldr	r3, [r3, #12]
 800c79a:	68db      	ldr	r3, [r3, #12]
 800c79c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c7a4:	693a      	ldr	r2, [r7, #16]
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	429a      	cmp	r2, r3
 800c7aa:	d203      	bcs.n	800c7b4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c7ac:	4a2e      	ldr	r2, [pc, #184]	; (800c868 <xTaskIncrementTick+0x15c>)
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c7b2:	e02f      	b.n	800c814 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	3304      	adds	r3, #4
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	f7fe ff79 	bl	800b6b0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d004      	beq.n	800c7d0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c7c6:	68bb      	ldr	r3, [r7, #8]
 800c7c8:	3318      	adds	r3, #24
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f7fe ff70 	bl	800b6b0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c7d0:	68bb      	ldr	r3, [r7, #8]
 800c7d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7d4:	4b25      	ldr	r3, [pc, #148]	; (800c86c <xTaskIncrementTick+0x160>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d903      	bls.n	800c7e4 <xTaskIncrementTick+0xd8>
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7e0:	4a22      	ldr	r2, [pc, #136]	; (800c86c <xTaskIncrementTick+0x160>)
 800c7e2:	6013      	str	r3, [r2, #0]
 800c7e4:	68bb      	ldr	r3, [r7, #8]
 800c7e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7e8:	4613      	mov	r3, r2
 800c7ea:	009b      	lsls	r3, r3, #2
 800c7ec:	4413      	add	r3, r2
 800c7ee:	009b      	lsls	r3, r3, #2
 800c7f0:	4a1f      	ldr	r2, [pc, #124]	; (800c870 <xTaskIncrementTick+0x164>)
 800c7f2:	441a      	add	r2, r3
 800c7f4:	68bb      	ldr	r3, [r7, #8]
 800c7f6:	3304      	adds	r3, #4
 800c7f8:	4619      	mov	r1, r3
 800c7fa:	4610      	mov	r0, r2
 800c7fc:	f7fe fefb 	bl	800b5f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c800:	68bb      	ldr	r3, [r7, #8]
 800c802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c804:	4b1b      	ldr	r3, [pc, #108]	; (800c874 <xTaskIncrementTick+0x168>)
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c80a:	429a      	cmp	r2, r3
 800c80c:	d3b8      	bcc.n	800c780 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c80e:	2301      	movs	r3, #1
 800c810:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c812:	e7b5      	b.n	800c780 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c814:	4b17      	ldr	r3, [pc, #92]	; (800c874 <xTaskIncrementTick+0x168>)
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c81a:	4915      	ldr	r1, [pc, #84]	; (800c870 <xTaskIncrementTick+0x164>)
 800c81c:	4613      	mov	r3, r2
 800c81e:	009b      	lsls	r3, r3, #2
 800c820:	4413      	add	r3, r2
 800c822:	009b      	lsls	r3, r3, #2
 800c824:	440b      	add	r3, r1
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	2b01      	cmp	r3, #1
 800c82a:	d901      	bls.n	800c830 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c82c:	2301      	movs	r3, #1
 800c82e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c830:	4b11      	ldr	r3, [pc, #68]	; (800c878 <xTaskIncrementTick+0x16c>)
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d007      	beq.n	800c848 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c838:	2301      	movs	r3, #1
 800c83a:	617b      	str	r3, [r7, #20]
 800c83c:	e004      	b.n	800c848 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c83e:	4b0f      	ldr	r3, [pc, #60]	; (800c87c <xTaskIncrementTick+0x170>)
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	3301      	adds	r3, #1
 800c844:	4a0d      	ldr	r2, [pc, #52]	; (800c87c <xTaskIncrementTick+0x170>)
 800c846:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c848:	697b      	ldr	r3, [r7, #20]
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	3718      	adds	r7, #24
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}
 800c852:	bf00      	nop
 800c854:	20001274 	.word	0x20001274
 800c858:	20001250 	.word	0x20001250
 800c85c:	20001204 	.word	0x20001204
 800c860:	20001208 	.word	0x20001208
 800c864:	20001264 	.word	0x20001264
 800c868:	2000126c 	.word	0x2000126c
 800c86c:	20001254 	.word	0x20001254
 800c870:	20000d7c 	.word	0x20000d7c
 800c874:	20000d78 	.word	0x20000d78
 800c878:	20001260 	.word	0x20001260
 800c87c:	2000125c 	.word	0x2000125c

0800c880 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c880:	b480      	push	{r7}
 800c882:	b085      	sub	sp, #20
 800c884:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c886:	4b2a      	ldr	r3, [pc, #168]	; (800c930 <vTaskSwitchContext+0xb0>)
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d003      	beq.n	800c896 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c88e:	4b29      	ldr	r3, [pc, #164]	; (800c934 <vTaskSwitchContext+0xb4>)
 800c890:	2201      	movs	r2, #1
 800c892:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c894:	e046      	b.n	800c924 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800c896:	4b27      	ldr	r3, [pc, #156]	; (800c934 <vTaskSwitchContext+0xb4>)
 800c898:	2200      	movs	r2, #0
 800c89a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c89c:	4b26      	ldr	r3, [pc, #152]	; (800c938 <vTaskSwitchContext+0xb8>)
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	60fb      	str	r3, [r7, #12]
 800c8a2:	e010      	b.n	800c8c6 <vTaskSwitchContext+0x46>
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d10a      	bne.n	800c8c0 <vTaskSwitchContext+0x40>
	__asm volatile
 800c8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ae:	f383 8811 	msr	BASEPRI, r3
 800c8b2:	f3bf 8f6f 	isb	sy
 800c8b6:	f3bf 8f4f 	dsb	sy
 800c8ba:	607b      	str	r3, [r7, #4]
}
 800c8bc:	bf00      	nop
 800c8be:	e7fe      	b.n	800c8be <vTaskSwitchContext+0x3e>
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	3b01      	subs	r3, #1
 800c8c4:	60fb      	str	r3, [r7, #12]
 800c8c6:	491d      	ldr	r1, [pc, #116]	; (800c93c <vTaskSwitchContext+0xbc>)
 800c8c8:	68fa      	ldr	r2, [r7, #12]
 800c8ca:	4613      	mov	r3, r2
 800c8cc:	009b      	lsls	r3, r3, #2
 800c8ce:	4413      	add	r3, r2
 800c8d0:	009b      	lsls	r3, r3, #2
 800c8d2:	440b      	add	r3, r1
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d0e4      	beq.n	800c8a4 <vTaskSwitchContext+0x24>
 800c8da:	68fa      	ldr	r2, [r7, #12]
 800c8dc:	4613      	mov	r3, r2
 800c8de:	009b      	lsls	r3, r3, #2
 800c8e0:	4413      	add	r3, r2
 800c8e2:	009b      	lsls	r3, r3, #2
 800c8e4:	4a15      	ldr	r2, [pc, #84]	; (800c93c <vTaskSwitchContext+0xbc>)
 800c8e6:	4413      	add	r3, r2
 800c8e8:	60bb      	str	r3, [r7, #8]
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	685b      	ldr	r3, [r3, #4]
 800c8ee:	685a      	ldr	r2, [r3, #4]
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	605a      	str	r2, [r3, #4]
 800c8f4:	68bb      	ldr	r3, [r7, #8]
 800c8f6:	685a      	ldr	r2, [r3, #4]
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	3308      	adds	r3, #8
 800c8fc:	429a      	cmp	r2, r3
 800c8fe:	d104      	bne.n	800c90a <vTaskSwitchContext+0x8a>
 800c900:	68bb      	ldr	r3, [r7, #8]
 800c902:	685b      	ldr	r3, [r3, #4]
 800c904:	685a      	ldr	r2, [r3, #4]
 800c906:	68bb      	ldr	r3, [r7, #8]
 800c908:	605a      	str	r2, [r3, #4]
 800c90a:	68bb      	ldr	r3, [r7, #8]
 800c90c:	685b      	ldr	r3, [r3, #4]
 800c90e:	68db      	ldr	r3, [r3, #12]
 800c910:	4a0b      	ldr	r2, [pc, #44]	; (800c940 <vTaskSwitchContext+0xc0>)
 800c912:	6013      	str	r3, [r2, #0]
 800c914:	4a08      	ldr	r2, [pc, #32]	; (800c938 <vTaskSwitchContext+0xb8>)
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c91a:	4b09      	ldr	r3, [pc, #36]	; (800c940 <vTaskSwitchContext+0xc0>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	3354      	adds	r3, #84	; 0x54
 800c920:	4a08      	ldr	r2, [pc, #32]	; (800c944 <vTaskSwitchContext+0xc4>)
 800c922:	6013      	str	r3, [r2, #0]
}
 800c924:	bf00      	nop
 800c926:	3714      	adds	r7, #20
 800c928:	46bd      	mov	sp, r7
 800c92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92e:	4770      	bx	lr
 800c930:	20001274 	.word	0x20001274
 800c934:	20001260 	.word	0x20001260
 800c938:	20001254 	.word	0x20001254
 800c93c:	20000d7c 	.word	0x20000d7c
 800c940:	20000d78 	.word	0x20000d78
 800c944:	20000134 	.word	0x20000134

0800c948 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b084      	sub	sp, #16
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d10a      	bne.n	800c96e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c95c:	f383 8811 	msr	BASEPRI, r3
 800c960:	f3bf 8f6f 	isb	sy
 800c964:	f3bf 8f4f 	dsb	sy
 800c968:	60fb      	str	r3, [r7, #12]
}
 800c96a:	bf00      	nop
 800c96c:	e7fe      	b.n	800c96c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c96e:	4b07      	ldr	r3, [pc, #28]	; (800c98c <vTaskPlaceOnEventList+0x44>)
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	3318      	adds	r3, #24
 800c974:	4619      	mov	r1, r3
 800c976:	6878      	ldr	r0, [r7, #4]
 800c978:	f7fe fe61 	bl	800b63e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c97c:	2101      	movs	r1, #1
 800c97e:	6838      	ldr	r0, [r7, #0]
 800c980:	f000 fbc4 	bl	800d10c <prvAddCurrentTaskToDelayedList>
}
 800c984:	bf00      	nop
 800c986:	3710      	adds	r7, #16
 800c988:	46bd      	mov	sp, r7
 800c98a:	bd80      	pop	{r7, pc}
 800c98c:	20000d78 	.word	0x20000d78

0800c990 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c990:	b580      	push	{r7, lr}
 800c992:	b086      	sub	sp, #24
 800c994:	af00      	add	r7, sp, #0
 800c996:	60f8      	str	r0, [r7, #12]
 800c998:	60b9      	str	r1, [r7, #8]
 800c99a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d10a      	bne.n	800c9b8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a6:	f383 8811 	msr	BASEPRI, r3
 800c9aa:	f3bf 8f6f 	isb	sy
 800c9ae:	f3bf 8f4f 	dsb	sy
 800c9b2:	617b      	str	r3, [r7, #20]
}
 800c9b4:	bf00      	nop
 800c9b6:	e7fe      	b.n	800c9b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c9b8:	4b0a      	ldr	r3, [pc, #40]	; (800c9e4 <vTaskPlaceOnEventListRestricted+0x54>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	3318      	adds	r3, #24
 800c9be:	4619      	mov	r1, r3
 800c9c0:	68f8      	ldr	r0, [r7, #12]
 800c9c2:	f7fe fe18 	bl	800b5f6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d002      	beq.n	800c9d2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c9cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c9d0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c9d2:	6879      	ldr	r1, [r7, #4]
 800c9d4:	68b8      	ldr	r0, [r7, #8]
 800c9d6:	f000 fb99 	bl	800d10c <prvAddCurrentTaskToDelayedList>
	}
 800c9da:	bf00      	nop
 800c9dc:	3718      	adds	r7, #24
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	bd80      	pop	{r7, pc}
 800c9e2:	bf00      	nop
 800c9e4:	20000d78 	.word	0x20000d78

0800c9e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b086      	sub	sp, #24
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	68db      	ldr	r3, [r3, #12]
 800c9f4:	68db      	ldr	r3, [r3, #12]
 800c9f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c9f8:	693b      	ldr	r3, [r7, #16]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d10a      	bne.n	800ca14 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca02:	f383 8811 	msr	BASEPRI, r3
 800ca06:	f3bf 8f6f 	isb	sy
 800ca0a:	f3bf 8f4f 	dsb	sy
 800ca0e:	60fb      	str	r3, [r7, #12]
}
 800ca10:	bf00      	nop
 800ca12:	e7fe      	b.n	800ca12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ca14:	693b      	ldr	r3, [r7, #16]
 800ca16:	3318      	adds	r3, #24
 800ca18:	4618      	mov	r0, r3
 800ca1a:	f7fe fe49 	bl	800b6b0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca1e:	4b1e      	ldr	r3, [pc, #120]	; (800ca98 <xTaskRemoveFromEventList+0xb0>)
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d11d      	bne.n	800ca62 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ca26:	693b      	ldr	r3, [r7, #16]
 800ca28:	3304      	adds	r3, #4
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f7fe fe40 	bl	800b6b0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ca30:	693b      	ldr	r3, [r7, #16]
 800ca32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca34:	4b19      	ldr	r3, [pc, #100]	; (800ca9c <xTaskRemoveFromEventList+0xb4>)
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	429a      	cmp	r2, r3
 800ca3a:	d903      	bls.n	800ca44 <xTaskRemoveFromEventList+0x5c>
 800ca3c:	693b      	ldr	r3, [r7, #16]
 800ca3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca40:	4a16      	ldr	r2, [pc, #88]	; (800ca9c <xTaskRemoveFromEventList+0xb4>)
 800ca42:	6013      	str	r3, [r2, #0]
 800ca44:	693b      	ldr	r3, [r7, #16]
 800ca46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca48:	4613      	mov	r3, r2
 800ca4a:	009b      	lsls	r3, r3, #2
 800ca4c:	4413      	add	r3, r2
 800ca4e:	009b      	lsls	r3, r3, #2
 800ca50:	4a13      	ldr	r2, [pc, #76]	; (800caa0 <xTaskRemoveFromEventList+0xb8>)
 800ca52:	441a      	add	r2, r3
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	3304      	adds	r3, #4
 800ca58:	4619      	mov	r1, r3
 800ca5a:	4610      	mov	r0, r2
 800ca5c:	f7fe fdcb 	bl	800b5f6 <vListInsertEnd>
 800ca60:	e005      	b.n	800ca6e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	3318      	adds	r3, #24
 800ca66:	4619      	mov	r1, r3
 800ca68:	480e      	ldr	r0, [pc, #56]	; (800caa4 <xTaskRemoveFromEventList+0xbc>)
 800ca6a:	f7fe fdc4 	bl	800b5f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ca6e:	693b      	ldr	r3, [r7, #16]
 800ca70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca72:	4b0d      	ldr	r3, [pc, #52]	; (800caa8 <xTaskRemoveFromEventList+0xc0>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca78:	429a      	cmp	r2, r3
 800ca7a:	d905      	bls.n	800ca88 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ca7c:	2301      	movs	r3, #1
 800ca7e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ca80:	4b0a      	ldr	r3, [pc, #40]	; (800caac <xTaskRemoveFromEventList+0xc4>)
 800ca82:	2201      	movs	r2, #1
 800ca84:	601a      	str	r2, [r3, #0]
 800ca86:	e001      	b.n	800ca8c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ca88:	2300      	movs	r3, #0
 800ca8a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ca8c:	697b      	ldr	r3, [r7, #20]
}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3718      	adds	r7, #24
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
 800ca96:	bf00      	nop
 800ca98:	20001274 	.word	0x20001274
 800ca9c:	20001254 	.word	0x20001254
 800caa0:	20000d7c 	.word	0x20000d7c
 800caa4:	2000120c 	.word	0x2000120c
 800caa8:	20000d78 	.word	0x20000d78
 800caac:	20001260 	.word	0x20001260

0800cab0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cab0:	b480      	push	{r7}
 800cab2:	b083      	sub	sp, #12
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cab8:	4b06      	ldr	r3, [pc, #24]	; (800cad4 <vTaskInternalSetTimeOutState+0x24>)
 800caba:	681a      	ldr	r2, [r3, #0]
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cac0:	4b05      	ldr	r3, [pc, #20]	; (800cad8 <vTaskInternalSetTimeOutState+0x28>)
 800cac2:	681a      	ldr	r2, [r3, #0]
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	605a      	str	r2, [r3, #4]
}
 800cac8:	bf00      	nop
 800caca:	370c      	adds	r7, #12
 800cacc:	46bd      	mov	sp, r7
 800cace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad2:	4770      	bx	lr
 800cad4:	20001264 	.word	0x20001264
 800cad8:	20001250 	.word	0x20001250

0800cadc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b088      	sub	sp, #32
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
 800cae4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d10a      	bne.n	800cb02 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800caec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caf0:	f383 8811 	msr	BASEPRI, r3
 800caf4:	f3bf 8f6f 	isb	sy
 800caf8:	f3bf 8f4f 	dsb	sy
 800cafc:	613b      	str	r3, [r7, #16]
}
 800cafe:	bf00      	nop
 800cb00:	e7fe      	b.n	800cb00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d10a      	bne.n	800cb1e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800cb08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb0c:	f383 8811 	msr	BASEPRI, r3
 800cb10:	f3bf 8f6f 	isb	sy
 800cb14:	f3bf 8f4f 	dsb	sy
 800cb18:	60fb      	str	r3, [r7, #12]
}
 800cb1a:	bf00      	nop
 800cb1c:	e7fe      	b.n	800cb1c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800cb1e:	f000 ffc1 	bl	800daa4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cb22:	4b1d      	ldr	r3, [pc, #116]	; (800cb98 <xTaskCheckForTimeOut+0xbc>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	685b      	ldr	r3, [r3, #4]
 800cb2c:	69ba      	ldr	r2, [r7, #24]
 800cb2e:	1ad3      	subs	r3, r2, r3
 800cb30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cb3a:	d102      	bne.n	800cb42 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	61fb      	str	r3, [r7, #28]
 800cb40:	e023      	b.n	800cb8a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681a      	ldr	r2, [r3, #0]
 800cb46:	4b15      	ldr	r3, [pc, #84]	; (800cb9c <xTaskCheckForTimeOut+0xc0>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	429a      	cmp	r2, r3
 800cb4c:	d007      	beq.n	800cb5e <xTaskCheckForTimeOut+0x82>
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	685b      	ldr	r3, [r3, #4]
 800cb52:	69ba      	ldr	r2, [r7, #24]
 800cb54:	429a      	cmp	r2, r3
 800cb56:	d302      	bcc.n	800cb5e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cb58:	2301      	movs	r3, #1
 800cb5a:	61fb      	str	r3, [r7, #28]
 800cb5c:	e015      	b.n	800cb8a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cb5e:	683b      	ldr	r3, [r7, #0]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	697a      	ldr	r2, [r7, #20]
 800cb64:	429a      	cmp	r2, r3
 800cb66:	d20b      	bcs.n	800cb80 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cb68:	683b      	ldr	r3, [r7, #0]
 800cb6a:	681a      	ldr	r2, [r3, #0]
 800cb6c:	697b      	ldr	r3, [r7, #20]
 800cb6e:	1ad2      	subs	r2, r2, r3
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cb74:	6878      	ldr	r0, [r7, #4]
 800cb76:	f7ff ff9b 	bl	800cab0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	61fb      	str	r3, [r7, #28]
 800cb7e:	e004      	b.n	800cb8a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	2200      	movs	r2, #0
 800cb84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cb86:	2301      	movs	r3, #1
 800cb88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cb8a:	f000 ffbb 	bl	800db04 <vPortExitCritical>

	return xReturn;
 800cb8e:	69fb      	ldr	r3, [r7, #28]
}
 800cb90:	4618      	mov	r0, r3
 800cb92:	3720      	adds	r7, #32
 800cb94:	46bd      	mov	sp, r7
 800cb96:	bd80      	pop	{r7, pc}
 800cb98:	20001250 	.word	0x20001250
 800cb9c:	20001264 	.word	0x20001264

0800cba0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cba0:	b480      	push	{r7}
 800cba2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cba4:	4b03      	ldr	r3, [pc, #12]	; (800cbb4 <vTaskMissedYield+0x14>)
 800cba6:	2201      	movs	r2, #1
 800cba8:	601a      	str	r2, [r3, #0]
}
 800cbaa:	bf00      	nop
 800cbac:	46bd      	mov	sp, r7
 800cbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb2:	4770      	bx	lr
 800cbb4:	20001260 	.word	0x20001260

0800cbb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cbb8:	b580      	push	{r7, lr}
 800cbba:	b082      	sub	sp, #8
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cbc0:	f000 f852 	bl	800cc68 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cbc4:	4b06      	ldr	r3, [pc, #24]	; (800cbe0 <prvIdleTask+0x28>)
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	2b01      	cmp	r3, #1
 800cbca:	d9f9      	bls.n	800cbc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800cbcc:	4b05      	ldr	r3, [pc, #20]	; (800cbe4 <prvIdleTask+0x2c>)
 800cbce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cbd2:	601a      	str	r2, [r3, #0]
 800cbd4:	f3bf 8f4f 	dsb	sy
 800cbd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cbdc:	e7f0      	b.n	800cbc0 <prvIdleTask+0x8>
 800cbde:	bf00      	nop
 800cbe0:	20000d7c 	.word	0x20000d7c
 800cbe4:	e000ed04 	.word	0xe000ed04

0800cbe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b082      	sub	sp, #8
 800cbec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cbee:	2300      	movs	r3, #0
 800cbf0:	607b      	str	r3, [r7, #4]
 800cbf2:	e00c      	b.n	800cc0e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cbf4:	687a      	ldr	r2, [r7, #4]
 800cbf6:	4613      	mov	r3, r2
 800cbf8:	009b      	lsls	r3, r3, #2
 800cbfa:	4413      	add	r3, r2
 800cbfc:	009b      	lsls	r3, r3, #2
 800cbfe:	4a12      	ldr	r2, [pc, #72]	; (800cc48 <prvInitialiseTaskLists+0x60>)
 800cc00:	4413      	add	r3, r2
 800cc02:	4618      	mov	r0, r3
 800cc04:	f7fe fcca 	bl	800b59c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	607b      	str	r3, [r7, #4]
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	2b37      	cmp	r3, #55	; 0x37
 800cc12:	d9ef      	bls.n	800cbf4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cc14:	480d      	ldr	r0, [pc, #52]	; (800cc4c <prvInitialiseTaskLists+0x64>)
 800cc16:	f7fe fcc1 	bl	800b59c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cc1a:	480d      	ldr	r0, [pc, #52]	; (800cc50 <prvInitialiseTaskLists+0x68>)
 800cc1c:	f7fe fcbe 	bl	800b59c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cc20:	480c      	ldr	r0, [pc, #48]	; (800cc54 <prvInitialiseTaskLists+0x6c>)
 800cc22:	f7fe fcbb 	bl	800b59c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cc26:	480c      	ldr	r0, [pc, #48]	; (800cc58 <prvInitialiseTaskLists+0x70>)
 800cc28:	f7fe fcb8 	bl	800b59c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cc2c:	480b      	ldr	r0, [pc, #44]	; (800cc5c <prvInitialiseTaskLists+0x74>)
 800cc2e:	f7fe fcb5 	bl	800b59c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cc32:	4b0b      	ldr	r3, [pc, #44]	; (800cc60 <prvInitialiseTaskLists+0x78>)
 800cc34:	4a05      	ldr	r2, [pc, #20]	; (800cc4c <prvInitialiseTaskLists+0x64>)
 800cc36:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cc38:	4b0a      	ldr	r3, [pc, #40]	; (800cc64 <prvInitialiseTaskLists+0x7c>)
 800cc3a:	4a05      	ldr	r2, [pc, #20]	; (800cc50 <prvInitialiseTaskLists+0x68>)
 800cc3c:	601a      	str	r2, [r3, #0]
}
 800cc3e:	bf00      	nop
 800cc40:	3708      	adds	r7, #8
 800cc42:	46bd      	mov	sp, r7
 800cc44:	bd80      	pop	{r7, pc}
 800cc46:	bf00      	nop
 800cc48:	20000d7c 	.word	0x20000d7c
 800cc4c:	200011dc 	.word	0x200011dc
 800cc50:	200011f0 	.word	0x200011f0
 800cc54:	2000120c 	.word	0x2000120c
 800cc58:	20001220 	.word	0x20001220
 800cc5c:	20001238 	.word	0x20001238
 800cc60:	20001204 	.word	0x20001204
 800cc64:	20001208 	.word	0x20001208

0800cc68 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b082      	sub	sp, #8
 800cc6c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cc6e:	e019      	b.n	800cca4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cc70:	f000 ff18 	bl	800daa4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc74:	4b10      	ldr	r3, [pc, #64]	; (800ccb8 <prvCheckTasksWaitingTermination+0x50>)
 800cc76:	68db      	ldr	r3, [r3, #12]
 800cc78:	68db      	ldr	r3, [r3, #12]
 800cc7a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	3304      	adds	r3, #4
 800cc80:	4618      	mov	r0, r3
 800cc82:	f7fe fd15 	bl	800b6b0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cc86:	4b0d      	ldr	r3, [pc, #52]	; (800ccbc <prvCheckTasksWaitingTermination+0x54>)
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	3b01      	subs	r3, #1
 800cc8c:	4a0b      	ldr	r2, [pc, #44]	; (800ccbc <prvCheckTasksWaitingTermination+0x54>)
 800cc8e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cc90:	4b0b      	ldr	r3, [pc, #44]	; (800ccc0 <prvCheckTasksWaitingTermination+0x58>)
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	3b01      	subs	r3, #1
 800cc96:	4a0a      	ldr	r2, [pc, #40]	; (800ccc0 <prvCheckTasksWaitingTermination+0x58>)
 800cc98:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cc9a:	f000 ff33 	bl	800db04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	f000 f810 	bl	800ccc4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cca4:	4b06      	ldr	r3, [pc, #24]	; (800ccc0 <prvCheckTasksWaitingTermination+0x58>)
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d1e1      	bne.n	800cc70 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ccac:	bf00      	nop
 800ccae:	bf00      	nop
 800ccb0:	3708      	adds	r7, #8
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	bd80      	pop	{r7, pc}
 800ccb6:	bf00      	nop
 800ccb8:	20001220 	.word	0x20001220
 800ccbc:	2000124c 	.word	0x2000124c
 800ccc0:	20001234 	.word	0x20001234

0800ccc4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b084      	sub	sp, #16
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	3354      	adds	r3, #84	; 0x54
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f002 ff55 	bl	800fb80 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d108      	bne.n	800ccf2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cce4:	4618      	mov	r0, r3
 800cce6:	f001 f8cb 	bl	800de80 <vPortFree>
				vPortFree( pxTCB );
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f001 f8c8 	bl	800de80 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ccf0:	e018      	b.n	800cd24 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ccf8:	2b01      	cmp	r3, #1
 800ccfa:	d103      	bne.n	800cd04 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ccfc:	6878      	ldr	r0, [r7, #4]
 800ccfe:	f001 f8bf 	bl	800de80 <vPortFree>
	}
 800cd02:	e00f      	b.n	800cd24 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800cd0a:	2b02      	cmp	r3, #2
 800cd0c:	d00a      	beq.n	800cd24 <prvDeleteTCB+0x60>
	__asm volatile
 800cd0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd12:	f383 8811 	msr	BASEPRI, r3
 800cd16:	f3bf 8f6f 	isb	sy
 800cd1a:	f3bf 8f4f 	dsb	sy
 800cd1e:	60fb      	str	r3, [r7, #12]
}
 800cd20:	bf00      	nop
 800cd22:	e7fe      	b.n	800cd22 <prvDeleteTCB+0x5e>
	}
 800cd24:	bf00      	nop
 800cd26:	3710      	adds	r7, #16
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	bd80      	pop	{r7, pc}

0800cd2c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	b083      	sub	sp, #12
 800cd30:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd32:	4b0c      	ldr	r3, [pc, #48]	; (800cd64 <prvResetNextTaskUnblockTime+0x38>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d104      	bne.n	800cd46 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cd3c:	4b0a      	ldr	r3, [pc, #40]	; (800cd68 <prvResetNextTaskUnblockTime+0x3c>)
 800cd3e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cd42:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cd44:	e008      	b.n	800cd58 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd46:	4b07      	ldr	r3, [pc, #28]	; (800cd64 <prvResetNextTaskUnblockTime+0x38>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	68db      	ldr	r3, [r3, #12]
 800cd4c:	68db      	ldr	r3, [r3, #12]
 800cd4e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	4a04      	ldr	r2, [pc, #16]	; (800cd68 <prvResetNextTaskUnblockTime+0x3c>)
 800cd56:	6013      	str	r3, [r2, #0]
}
 800cd58:	bf00      	nop
 800cd5a:	370c      	adds	r7, #12
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd62:	4770      	bx	lr
 800cd64:	20001204 	.word	0x20001204
 800cd68:	2000126c 	.word	0x2000126c

0800cd6c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cd6c:	b480      	push	{r7}
 800cd6e:	b083      	sub	sp, #12
 800cd70:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cd72:	4b0b      	ldr	r3, [pc, #44]	; (800cda0 <xTaskGetSchedulerState+0x34>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d102      	bne.n	800cd80 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	607b      	str	r3, [r7, #4]
 800cd7e:	e008      	b.n	800cd92 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd80:	4b08      	ldr	r3, [pc, #32]	; (800cda4 <xTaskGetSchedulerState+0x38>)
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d102      	bne.n	800cd8e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cd88:	2302      	movs	r3, #2
 800cd8a:	607b      	str	r3, [r7, #4]
 800cd8c:	e001      	b.n	800cd92 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cd8e:	2300      	movs	r3, #0
 800cd90:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cd92:	687b      	ldr	r3, [r7, #4]
	}
 800cd94:	4618      	mov	r0, r3
 800cd96:	370c      	adds	r7, #12
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9e:	4770      	bx	lr
 800cda0:	20001258 	.word	0x20001258
 800cda4:	20001274 	.word	0x20001274

0800cda8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b086      	sub	sp, #24
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d056      	beq.n	800ce6c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cdbe:	4b2e      	ldr	r3, [pc, #184]	; (800ce78 <xTaskPriorityDisinherit+0xd0>)
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	693a      	ldr	r2, [r7, #16]
 800cdc4:	429a      	cmp	r2, r3
 800cdc6:	d00a      	beq.n	800cdde <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cdc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdcc:	f383 8811 	msr	BASEPRI, r3
 800cdd0:	f3bf 8f6f 	isb	sy
 800cdd4:	f3bf 8f4f 	dsb	sy
 800cdd8:	60fb      	str	r3, [r7, #12]
}
 800cdda:	bf00      	nop
 800cddc:	e7fe      	b.n	800cddc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cdde:	693b      	ldr	r3, [r7, #16]
 800cde0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d10a      	bne.n	800cdfc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cde6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdea:	f383 8811 	msr	BASEPRI, r3
 800cdee:	f3bf 8f6f 	isb	sy
 800cdf2:	f3bf 8f4f 	dsb	sy
 800cdf6:	60bb      	str	r3, [r7, #8]
}
 800cdf8:	bf00      	nop
 800cdfa:	e7fe      	b.n	800cdfa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cdfc:	693b      	ldr	r3, [r7, #16]
 800cdfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce00:	1e5a      	subs	r2, r3, #1
 800ce02:	693b      	ldr	r3, [r7, #16]
 800ce04:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ce06:	693b      	ldr	r3, [r7, #16]
 800ce08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce0a:	693b      	ldr	r3, [r7, #16]
 800ce0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce0e:	429a      	cmp	r2, r3
 800ce10:	d02c      	beq.n	800ce6c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ce12:	693b      	ldr	r3, [r7, #16]
 800ce14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d128      	bne.n	800ce6c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce1a:	693b      	ldr	r3, [r7, #16]
 800ce1c:	3304      	adds	r3, #4
 800ce1e:	4618      	mov	r0, r3
 800ce20:	f7fe fc46 	bl	800b6b0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ce24:	693b      	ldr	r3, [r7, #16]
 800ce26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ce28:	693b      	ldr	r3, [r7, #16]
 800ce2a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce2c:	693b      	ldr	r3, [r7, #16]
 800ce2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce30:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ce38:	693b      	ldr	r3, [r7, #16]
 800ce3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce3c:	4b0f      	ldr	r3, [pc, #60]	; (800ce7c <xTaskPriorityDisinherit+0xd4>)
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d903      	bls.n	800ce4c <xTaskPriorityDisinherit+0xa4>
 800ce44:	693b      	ldr	r3, [r7, #16]
 800ce46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce48:	4a0c      	ldr	r2, [pc, #48]	; (800ce7c <xTaskPriorityDisinherit+0xd4>)
 800ce4a:	6013      	str	r3, [r2, #0]
 800ce4c:	693b      	ldr	r3, [r7, #16]
 800ce4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce50:	4613      	mov	r3, r2
 800ce52:	009b      	lsls	r3, r3, #2
 800ce54:	4413      	add	r3, r2
 800ce56:	009b      	lsls	r3, r3, #2
 800ce58:	4a09      	ldr	r2, [pc, #36]	; (800ce80 <xTaskPriorityDisinherit+0xd8>)
 800ce5a:	441a      	add	r2, r3
 800ce5c:	693b      	ldr	r3, [r7, #16]
 800ce5e:	3304      	adds	r3, #4
 800ce60:	4619      	mov	r1, r3
 800ce62:	4610      	mov	r0, r2
 800ce64:	f7fe fbc7 	bl	800b5f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ce68:	2301      	movs	r3, #1
 800ce6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ce6c:	697b      	ldr	r3, [r7, #20]
	}
 800ce6e:	4618      	mov	r0, r3
 800ce70:	3718      	adds	r7, #24
 800ce72:	46bd      	mov	sp, r7
 800ce74:	bd80      	pop	{r7, pc}
 800ce76:	bf00      	nop
 800ce78:	20000d78 	.word	0x20000d78
 800ce7c:	20001254 	.word	0x20001254
 800ce80:	20000d7c 	.word	0x20000d7c

0800ce84 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b086      	sub	sp, #24
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	60f8      	str	r0, [r7, #12]
 800ce8c:	60b9      	str	r1, [r7, #8]
 800ce8e:	607a      	str	r2, [r7, #4]
 800ce90:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800ce92:	f000 fe07 	bl	800daa4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800ce96:	4b29      	ldr	r3, [pc, #164]	; (800cf3c <xTaskNotifyWait+0xb8>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ce9e:	b2db      	uxtb	r3, r3
 800cea0:	2b02      	cmp	r3, #2
 800cea2:	d01c      	beq.n	800cede <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800cea4:	4b25      	ldr	r3, [pc, #148]	; (800cf3c <xTaskNotifyWait+0xb8>)
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800ceac:	68fa      	ldr	r2, [r7, #12]
 800ceae:	43d2      	mvns	r2, r2
 800ceb0:	400a      	ands	r2, r1
 800ceb2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800ceb6:	4b21      	ldr	r3, [pc, #132]	; (800cf3c <xTaskNotifyWait+0xb8>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	2201      	movs	r2, #1
 800cebc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d00b      	beq.n	800cede <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cec6:	2101      	movs	r1, #1
 800cec8:	6838      	ldr	r0, [r7, #0]
 800ceca:	f000 f91f 	bl	800d10c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800cece:	4b1c      	ldr	r3, [pc, #112]	; (800cf40 <xTaskNotifyWait+0xbc>)
 800ced0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ced4:	601a      	str	r2, [r3, #0]
 800ced6:	f3bf 8f4f 	dsb	sy
 800ceda:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800cede:	f000 fe11 	bl	800db04 <vPortExitCritical>

		taskENTER_CRITICAL();
 800cee2:	f000 fddf 	bl	800daa4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d005      	beq.n	800cef8 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800ceec:	4b13      	ldr	r3, [pc, #76]	; (800cf3c <xTaskNotifyWait+0xb8>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800cef8:	4b10      	ldr	r3, [pc, #64]	; (800cf3c <xTaskNotifyWait+0xb8>)
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800cf00:	b2db      	uxtb	r3, r3
 800cf02:	2b02      	cmp	r3, #2
 800cf04:	d002      	beq.n	800cf0c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800cf06:	2300      	movs	r3, #0
 800cf08:	617b      	str	r3, [r7, #20]
 800cf0a:	e00a      	b.n	800cf22 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800cf0c:	4b0b      	ldr	r3, [pc, #44]	; (800cf3c <xTaskNotifyWait+0xb8>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800cf14:	68ba      	ldr	r2, [r7, #8]
 800cf16:	43d2      	mvns	r2, r2
 800cf18:	400a      	ands	r2, r1
 800cf1a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800cf1e:	2301      	movs	r3, #1
 800cf20:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cf22:	4b06      	ldr	r3, [pc, #24]	; (800cf3c <xTaskNotifyWait+0xb8>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	2200      	movs	r2, #0
 800cf28:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800cf2c:	f000 fdea 	bl	800db04 <vPortExitCritical>

		return xReturn;
 800cf30:	697b      	ldr	r3, [r7, #20]
	}
 800cf32:	4618      	mov	r0, r3
 800cf34:	3718      	adds	r7, #24
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}
 800cf3a:	bf00      	nop
 800cf3c:	20000d78 	.word	0x20000d78
 800cf40:	e000ed04 	.word	0xe000ed04

0800cf44 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b08e      	sub	sp, #56	; 0x38
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	60f8      	str	r0, [r7, #12]
 800cf4c:	60b9      	str	r1, [r7, #8]
 800cf4e:	603b      	str	r3, [r7, #0]
 800cf50:	4613      	mov	r3, r2
 800cf52:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800cf54:	2301      	movs	r3, #1
 800cf56:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d10a      	bne.n	800cf74 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800cf5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf62:	f383 8811 	msr	BASEPRI, r3
 800cf66:	f3bf 8f6f 	isb	sy
 800cf6a:	f3bf 8f4f 	dsb	sy
 800cf6e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cf70:	bf00      	nop
 800cf72:	e7fe      	b.n	800cf72 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cf74:	f000 fe78 	bl	800dc68 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800cf7c:	f3ef 8211 	mrs	r2, BASEPRI
 800cf80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf84:	f383 8811 	msr	BASEPRI, r3
 800cf88:	f3bf 8f6f 	isb	sy
 800cf8c:	f3bf 8f4f 	dsb	sy
 800cf90:	623a      	str	r2, [r7, #32]
 800cf92:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800cf94:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cf96:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800cf98:	683b      	ldr	r3, [r7, #0]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d004      	beq.n	800cfa8 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800cf9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfa0:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800cfa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfaa:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800cfae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800cfb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfb4:	2202      	movs	r2, #2
 800cfb6:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800cfba:	79fb      	ldrb	r3, [r7, #7]
 800cfbc:	2b04      	cmp	r3, #4
 800cfbe:	d82f      	bhi.n	800d020 <xTaskGenericNotifyFromISR+0xdc>
 800cfc0:	a201      	add	r2, pc, #4	; (adr r2, 800cfc8 <xTaskGenericNotifyFromISR+0x84>)
 800cfc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfc6:	bf00      	nop
 800cfc8:	0800d043 	.word	0x0800d043
 800cfcc:	0800cfdd 	.word	0x0800cfdd
 800cfd0:	0800cfef 	.word	0x0800cfef
 800cfd4:	0800cfff 	.word	0x0800cfff
 800cfd8:	0800d009 	.word	0x0800d009
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800cfdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfde:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800cfe2:	68bb      	ldr	r3, [r7, #8]
 800cfe4:	431a      	orrs	r2, r3
 800cfe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfe8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800cfec:	e02c      	b.n	800d048 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800cfee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cff0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800cff4:	1c5a      	adds	r2, r3, #1
 800cff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cff8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800cffc:	e024      	b.n	800d048 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800cffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d000:	68ba      	ldr	r2, [r7, #8]
 800d002:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800d006:	e01f      	b.n	800d048 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800d008:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d00c:	2b02      	cmp	r3, #2
 800d00e:	d004      	beq.n	800d01a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800d010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d012:	68ba      	ldr	r2, [r7, #8]
 800d014:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800d018:	e016      	b.n	800d048 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800d01a:	2300      	movs	r3, #0
 800d01c:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800d01e:	e013      	b.n	800d048 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800d020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d022:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800d026:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d02a:	d00c      	beq.n	800d046 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800d02c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d030:	f383 8811 	msr	BASEPRI, r3
 800d034:	f3bf 8f6f 	isb	sy
 800d038:	f3bf 8f4f 	dsb	sy
 800d03c:	61bb      	str	r3, [r7, #24]
}
 800d03e:	bf00      	nop
 800d040:	e7fe      	b.n	800d040 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800d042:	bf00      	nop
 800d044:	e000      	b.n	800d048 <xTaskGenericNotifyFromISR+0x104>
					break;
 800d046:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800d048:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d04c:	2b01      	cmp	r3, #1
 800d04e:	d146      	bne.n	800d0de <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800d050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d054:	2b00      	cmp	r3, #0
 800d056:	d00a      	beq.n	800d06e <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800d058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d05c:	f383 8811 	msr	BASEPRI, r3
 800d060:	f3bf 8f6f 	isb	sy
 800d064:	f3bf 8f4f 	dsb	sy
 800d068:	617b      	str	r3, [r7, #20]
}
 800d06a:	bf00      	nop
 800d06c:	e7fe      	b.n	800d06c <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d06e:	4b21      	ldr	r3, [pc, #132]	; (800d0f4 <xTaskGenericNotifyFromISR+0x1b0>)
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d11d      	bne.n	800d0b2 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d078:	3304      	adds	r3, #4
 800d07a:	4618      	mov	r0, r3
 800d07c:	f7fe fb18 	bl	800b6b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d082:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d084:	4b1c      	ldr	r3, [pc, #112]	; (800d0f8 <xTaskGenericNotifyFromISR+0x1b4>)
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	429a      	cmp	r2, r3
 800d08a:	d903      	bls.n	800d094 <xTaskGenericNotifyFromISR+0x150>
 800d08c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d08e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d090:	4a19      	ldr	r2, [pc, #100]	; (800d0f8 <xTaskGenericNotifyFromISR+0x1b4>)
 800d092:	6013      	str	r3, [r2, #0]
 800d094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d098:	4613      	mov	r3, r2
 800d09a:	009b      	lsls	r3, r3, #2
 800d09c:	4413      	add	r3, r2
 800d09e:	009b      	lsls	r3, r3, #2
 800d0a0:	4a16      	ldr	r2, [pc, #88]	; (800d0fc <xTaskGenericNotifyFromISR+0x1b8>)
 800d0a2:	441a      	add	r2, r3
 800d0a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0a6:	3304      	adds	r3, #4
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	4610      	mov	r0, r2
 800d0ac:	f7fe faa3 	bl	800b5f6 <vListInsertEnd>
 800d0b0:	e005      	b.n	800d0be <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800d0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0b4:	3318      	adds	r3, #24
 800d0b6:	4619      	mov	r1, r3
 800d0b8:	4811      	ldr	r0, [pc, #68]	; (800d100 <xTaskGenericNotifyFromISR+0x1bc>)
 800d0ba:	f7fe fa9c 	bl	800b5f6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d0be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0c2:	4b10      	ldr	r3, [pc, #64]	; (800d104 <xTaskGenericNotifyFromISR+0x1c0>)
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0c8:	429a      	cmp	r2, r3
 800d0ca:	d908      	bls.n	800d0de <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800d0cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d002      	beq.n	800d0d8 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800d0d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d0d4:	2201      	movs	r2, #1
 800d0d6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800d0d8:	4b0b      	ldr	r3, [pc, #44]	; (800d108 <xTaskGenericNotifyFromISR+0x1c4>)
 800d0da:	2201      	movs	r2, #1
 800d0dc:	601a      	str	r2, [r3, #0]
 800d0de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0e0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d0e2:	693b      	ldr	r3, [r7, #16]
 800d0e4:	f383 8811 	msr	BASEPRI, r3
}
 800d0e8:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800d0ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	3738      	adds	r7, #56	; 0x38
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}
 800d0f4:	20001274 	.word	0x20001274
 800d0f8:	20001254 	.word	0x20001254
 800d0fc:	20000d7c 	.word	0x20000d7c
 800d100:	2000120c 	.word	0x2000120c
 800d104:	20000d78 	.word	0x20000d78
 800d108:	20001260 	.word	0x20001260

0800d10c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b084      	sub	sp, #16
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
 800d114:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d116:	4b21      	ldr	r3, [pc, #132]	; (800d19c <prvAddCurrentTaskToDelayedList+0x90>)
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d11c:	4b20      	ldr	r3, [pc, #128]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	3304      	adds	r3, #4
 800d122:	4618      	mov	r0, r3
 800d124:	f7fe fac4 	bl	800b6b0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d12e:	d10a      	bne.n	800d146 <prvAddCurrentTaskToDelayedList+0x3a>
 800d130:	683b      	ldr	r3, [r7, #0]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d007      	beq.n	800d146 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d136:	4b1a      	ldr	r3, [pc, #104]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	3304      	adds	r3, #4
 800d13c:	4619      	mov	r1, r3
 800d13e:	4819      	ldr	r0, [pc, #100]	; (800d1a4 <prvAddCurrentTaskToDelayedList+0x98>)
 800d140:	f7fe fa59 	bl	800b5f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d144:	e026      	b.n	800d194 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d146:	68fa      	ldr	r2, [r7, #12]
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	4413      	add	r3, r2
 800d14c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d14e:	4b14      	ldr	r3, [pc, #80]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	68ba      	ldr	r2, [r7, #8]
 800d154:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d156:	68ba      	ldr	r2, [r7, #8]
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	429a      	cmp	r2, r3
 800d15c:	d209      	bcs.n	800d172 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d15e:	4b12      	ldr	r3, [pc, #72]	; (800d1a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d160:	681a      	ldr	r2, [r3, #0]
 800d162:	4b0f      	ldr	r3, [pc, #60]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	3304      	adds	r3, #4
 800d168:	4619      	mov	r1, r3
 800d16a:	4610      	mov	r0, r2
 800d16c:	f7fe fa67 	bl	800b63e <vListInsert>
}
 800d170:	e010      	b.n	800d194 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d172:	4b0e      	ldr	r3, [pc, #56]	; (800d1ac <prvAddCurrentTaskToDelayedList+0xa0>)
 800d174:	681a      	ldr	r2, [r3, #0]
 800d176:	4b0a      	ldr	r3, [pc, #40]	; (800d1a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	3304      	adds	r3, #4
 800d17c:	4619      	mov	r1, r3
 800d17e:	4610      	mov	r0, r2
 800d180:	f7fe fa5d 	bl	800b63e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d184:	4b0a      	ldr	r3, [pc, #40]	; (800d1b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	68ba      	ldr	r2, [r7, #8]
 800d18a:	429a      	cmp	r2, r3
 800d18c:	d202      	bcs.n	800d194 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d18e:	4a08      	ldr	r2, [pc, #32]	; (800d1b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	6013      	str	r3, [r2, #0]
}
 800d194:	bf00      	nop
 800d196:	3710      	adds	r7, #16
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}
 800d19c:	20001250 	.word	0x20001250
 800d1a0:	20000d78 	.word	0x20000d78
 800d1a4:	20001238 	.word	0x20001238
 800d1a8:	20001208 	.word	0x20001208
 800d1ac:	20001204 	.word	0x20001204
 800d1b0:	2000126c 	.word	0x2000126c

0800d1b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b08a      	sub	sp, #40	; 0x28
 800d1b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d1be:	f000 fb07 	bl	800d7d0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d1c2:	4b1c      	ldr	r3, [pc, #112]	; (800d234 <xTimerCreateTimerTask+0x80>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d021      	beq.n	800d20e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d1d2:	1d3a      	adds	r2, r7, #4
 800d1d4:	f107 0108 	add.w	r1, r7, #8
 800d1d8:	f107 030c 	add.w	r3, r7, #12
 800d1dc:	4618      	mov	r0, r3
 800d1de:	f7fe f9c3 	bl	800b568 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d1e2:	6879      	ldr	r1, [r7, #4]
 800d1e4:	68bb      	ldr	r3, [r7, #8]
 800d1e6:	68fa      	ldr	r2, [r7, #12]
 800d1e8:	9202      	str	r2, [sp, #8]
 800d1ea:	9301      	str	r3, [sp, #4]
 800d1ec:	2302      	movs	r3, #2
 800d1ee:	9300      	str	r3, [sp, #0]
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	460a      	mov	r2, r1
 800d1f4:	4910      	ldr	r1, [pc, #64]	; (800d238 <xTimerCreateTimerTask+0x84>)
 800d1f6:	4811      	ldr	r0, [pc, #68]	; (800d23c <xTimerCreateTimerTask+0x88>)
 800d1f8:	f7fe ff70 	bl	800c0dc <xTaskCreateStatic>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	4a10      	ldr	r2, [pc, #64]	; (800d240 <xTimerCreateTimerTask+0x8c>)
 800d200:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d202:	4b0f      	ldr	r3, [pc, #60]	; (800d240 <xTimerCreateTimerTask+0x8c>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d001      	beq.n	800d20e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d20a:	2301      	movs	r3, #1
 800d20c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d20e:	697b      	ldr	r3, [r7, #20]
 800d210:	2b00      	cmp	r3, #0
 800d212:	d10a      	bne.n	800d22a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d214:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d218:	f383 8811 	msr	BASEPRI, r3
 800d21c:	f3bf 8f6f 	isb	sy
 800d220:	f3bf 8f4f 	dsb	sy
 800d224:	613b      	str	r3, [r7, #16]
}
 800d226:	bf00      	nop
 800d228:	e7fe      	b.n	800d228 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d22a:	697b      	ldr	r3, [r7, #20]
}
 800d22c:	4618      	mov	r0, r3
 800d22e:	3718      	adds	r7, #24
 800d230:	46bd      	mov	sp, r7
 800d232:	bd80      	pop	{r7, pc}
 800d234:	200012a8 	.word	0x200012a8
 800d238:	08012770 	.word	0x08012770
 800d23c:	0800d379 	.word	0x0800d379
 800d240:	200012ac 	.word	0x200012ac

0800d244 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b08a      	sub	sp, #40	; 0x28
 800d248:	af00      	add	r7, sp, #0
 800d24a:	60f8      	str	r0, [r7, #12]
 800d24c:	60b9      	str	r1, [r7, #8]
 800d24e:	607a      	str	r2, [r7, #4]
 800d250:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d252:	2300      	movs	r3, #0
 800d254:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d10a      	bne.n	800d272 <xTimerGenericCommand+0x2e>
	__asm volatile
 800d25c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d260:	f383 8811 	msr	BASEPRI, r3
 800d264:	f3bf 8f6f 	isb	sy
 800d268:	f3bf 8f4f 	dsb	sy
 800d26c:	623b      	str	r3, [r7, #32]
}
 800d26e:	bf00      	nop
 800d270:	e7fe      	b.n	800d270 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d272:	4b1a      	ldr	r3, [pc, #104]	; (800d2dc <xTimerGenericCommand+0x98>)
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d02a      	beq.n	800d2d0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d27a:	68bb      	ldr	r3, [r7, #8]
 800d27c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d286:	68bb      	ldr	r3, [r7, #8]
 800d288:	2b05      	cmp	r3, #5
 800d28a:	dc18      	bgt.n	800d2be <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d28c:	f7ff fd6e 	bl	800cd6c <xTaskGetSchedulerState>
 800d290:	4603      	mov	r3, r0
 800d292:	2b02      	cmp	r3, #2
 800d294:	d109      	bne.n	800d2aa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d296:	4b11      	ldr	r3, [pc, #68]	; (800d2dc <xTimerGenericCommand+0x98>)
 800d298:	6818      	ldr	r0, [r3, #0]
 800d29a:	f107 0110 	add.w	r1, r7, #16
 800d29e:	2300      	movs	r3, #0
 800d2a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d2a2:	f7fe fb33 	bl	800b90c <xQueueGenericSend>
 800d2a6:	6278      	str	r0, [r7, #36]	; 0x24
 800d2a8:	e012      	b.n	800d2d0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d2aa:	4b0c      	ldr	r3, [pc, #48]	; (800d2dc <xTimerGenericCommand+0x98>)
 800d2ac:	6818      	ldr	r0, [r3, #0]
 800d2ae:	f107 0110 	add.w	r1, r7, #16
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	f7fe fb29 	bl	800b90c <xQueueGenericSend>
 800d2ba:	6278      	str	r0, [r7, #36]	; 0x24
 800d2bc:	e008      	b.n	800d2d0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d2be:	4b07      	ldr	r3, [pc, #28]	; (800d2dc <xTimerGenericCommand+0x98>)
 800d2c0:	6818      	ldr	r0, [r3, #0]
 800d2c2:	f107 0110 	add.w	r1, r7, #16
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	683a      	ldr	r2, [r7, #0]
 800d2ca:	f7fe fc1d 	bl	800bb08 <xQueueGenericSendFromISR>
 800d2ce:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d2d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	3728      	adds	r7, #40	; 0x28
 800d2d6:	46bd      	mov	sp, r7
 800d2d8:	bd80      	pop	{r7, pc}
 800d2da:	bf00      	nop
 800d2dc:	200012a8 	.word	0x200012a8

0800d2e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d2e0:	b580      	push	{r7, lr}
 800d2e2:	b088      	sub	sp, #32
 800d2e4:	af02      	add	r7, sp, #8
 800d2e6:	6078      	str	r0, [r7, #4]
 800d2e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2ea:	4b22      	ldr	r3, [pc, #136]	; (800d374 <prvProcessExpiredTimer+0x94>)
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	68db      	ldr	r3, [r3, #12]
 800d2f0:	68db      	ldr	r3, [r3, #12]
 800d2f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d2f4:	697b      	ldr	r3, [r7, #20]
 800d2f6:	3304      	adds	r3, #4
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	f7fe f9d9 	bl	800b6b0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d2fe:	697b      	ldr	r3, [r7, #20]
 800d300:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d304:	f003 0304 	and.w	r3, r3, #4
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d022      	beq.n	800d352 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d30c:	697b      	ldr	r3, [r7, #20]
 800d30e:	699a      	ldr	r2, [r3, #24]
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	18d1      	adds	r1, r2, r3
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	683a      	ldr	r2, [r7, #0]
 800d318:	6978      	ldr	r0, [r7, #20]
 800d31a:	f000 f8d1 	bl	800d4c0 <prvInsertTimerInActiveList>
 800d31e:	4603      	mov	r3, r0
 800d320:	2b00      	cmp	r3, #0
 800d322:	d01f      	beq.n	800d364 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d324:	2300      	movs	r3, #0
 800d326:	9300      	str	r3, [sp, #0]
 800d328:	2300      	movs	r3, #0
 800d32a:	687a      	ldr	r2, [r7, #4]
 800d32c:	2100      	movs	r1, #0
 800d32e:	6978      	ldr	r0, [r7, #20]
 800d330:	f7ff ff88 	bl	800d244 <xTimerGenericCommand>
 800d334:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d336:	693b      	ldr	r3, [r7, #16]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d113      	bne.n	800d364 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d33c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d340:	f383 8811 	msr	BASEPRI, r3
 800d344:	f3bf 8f6f 	isb	sy
 800d348:	f3bf 8f4f 	dsb	sy
 800d34c:	60fb      	str	r3, [r7, #12]
}
 800d34e:	bf00      	nop
 800d350:	e7fe      	b.n	800d350 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d352:	697b      	ldr	r3, [r7, #20]
 800d354:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d358:	f023 0301 	bic.w	r3, r3, #1
 800d35c:	b2da      	uxtb	r2, r3
 800d35e:	697b      	ldr	r3, [r7, #20]
 800d360:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d364:	697b      	ldr	r3, [r7, #20]
 800d366:	6a1b      	ldr	r3, [r3, #32]
 800d368:	6978      	ldr	r0, [r7, #20]
 800d36a:	4798      	blx	r3
}
 800d36c:	bf00      	nop
 800d36e:	3718      	adds	r7, #24
 800d370:	46bd      	mov	sp, r7
 800d372:	bd80      	pop	{r7, pc}
 800d374:	200012a0 	.word	0x200012a0

0800d378 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b084      	sub	sp, #16
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d380:	f107 0308 	add.w	r3, r7, #8
 800d384:	4618      	mov	r0, r3
 800d386:	f000 f857 	bl	800d438 <prvGetNextExpireTime>
 800d38a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d38c:	68bb      	ldr	r3, [r7, #8]
 800d38e:	4619      	mov	r1, r3
 800d390:	68f8      	ldr	r0, [r7, #12]
 800d392:	f000 f803 	bl	800d39c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d396:	f000 f8d5 	bl	800d544 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d39a:	e7f1      	b.n	800d380 <prvTimerTask+0x8>

0800d39c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b084      	sub	sp, #16
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]
 800d3a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d3a6:	f7ff f8f5 	bl	800c594 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d3aa:	f107 0308 	add.w	r3, r7, #8
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	f000 f866 	bl	800d480 <prvSampleTimeNow>
 800d3b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d130      	bne.n	800d41e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d3bc:	683b      	ldr	r3, [r7, #0]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d10a      	bne.n	800d3d8 <prvProcessTimerOrBlockTask+0x3c>
 800d3c2:	687a      	ldr	r2, [r7, #4]
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	429a      	cmp	r2, r3
 800d3c8:	d806      	bhi.n	800d3d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d3ca:	f7ff f8f1 	bl	800c5b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d3ce:	68f9      	ldr	r1, [r7, #12]
 800d3d0:	6878      	ldr	r0, [r7, #4]
 800d3d2:	f7ff ff85 	bl	800d2e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d3d6:	e024      	b.n	800d422 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d008      	beq.n	800d3f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d3de:	4b13      	ldr	r3, [pc, #76]	; (800d42c <prvProcessTimerOrBlockTask+0x90>)
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d101      	bne.n	800d3ec <prvProcessTimerOrBlockTask+0x50>
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	e000      	b.n	800d3ee <prvProcessTimerOrBlockTask+0x52>
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d3f0:	4b0f      	ldr	r3, [pc, #60]	; (800d430 <prvProcessTimerOrBlockTask+0x94>)
 800d3f2:	6818      	ldr	r0, [r3, #0]
 800d3f4:	687a      	ldr	r2, [r7, #4]
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	1ad3      	subs	r3, r2, r3
 800d3fa:	683a      	ldr	r2, [r7, #0]
 800d3fc:	4619      	mov	r1, r3
 800d3fe:	f7fe fe39 	bl	800c074 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d402:	f7ff f8d5 	bl	800c5b0 <xTaskResumeAll>
 800d406:	4603      	mov	r3, r0
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d10a      	bne.n	800d422 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d40c:	4b09      	ldr	r3, [pc, #36]	; (800d434 <prvProcessTimerOrBlockTask+0x98>)
 800d40e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d412:	601a      	str	r2, [r3, #0]
 800d414:	f3bf 8f4f 	dsb	sy
 800d418:	f3bf 8f6f 	isb	sy
}
 800d41c:	e001      	b.n	800d422 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d41e:	f7ff f8c7 	bl	800c5b0 <xTaskResumeAll>
}
 800d422:	bf00      	nop
 800d424:	3710      	adds	r7, #16
 800d426:	46bd      	mov	sp, r7
 800d428:	bd80      	pop	{r7, pc}
 800d42a:	bf00      	nop
 800d42c:	200012a4 	.word	0x200012a4
 800d430:	200012a8 	.word	0x200012a8
 800d434:	e000ed04 	.word	0xe000ed04

0800d438 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d438:	b480      	push	{r7}
 800d43a:	b085      	sub	sp, #20
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d440:	4b0e      	ldr	r3, [pc, #56]	; (800d47c <prvGetNextExpireTime+0x44>)
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d101      	bne.n	800d44e <prvGetNextExpireTime+0x16>
 800d44a:	2201      	movs	r2, #1
 800d44c:	e000      	b.n	800d450 <prvGetNextExpireTime+0x18>
 800d44e:	2200      	movs	r2, #0
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d105      	bne.n	800d468 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d45c:	4b07      	ldr	r3, [pc, #28]	; (800d47c <prvGetNextExpireTime+0x44>)
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	68db      	ldr	r3, [r3, #12]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	60fb      	str	r3, [r7, #12]
 800d466:	e001      	b.n	800d46c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d468:	2300      	movs	r3, #0
 800d46a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d46c:	68fb      	ldr	r3, [r7, #12]
}
 800d46e:	4618      	mov	r0, r3
 800d470:	3714      	adds	r7, #20
 800d472:	46bd      	mov	sp, r7
 800d474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d478:	4770      	bx	lr
 800d47a:	bf00      	nop
 800d47c:	200012a0 	.word	0x200012a0

0800d480 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d480:	b580      	push	{r7, lr}
 800d482:	b084      	sub	sp, #16
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d488:	f7ff f930 	bl	800c6ec <xTaskGetTickCount>
 800d48c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d48e:	4b0b      	ldr	r3, [pc, #44]	; (800d4bc <prvSampleTimeNow+0x3c>)
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	68fa      	ldr	r2, [r7, #12]
 800d494:	429a      	cmp	r2, r3
 800d496:	d205      	bcs.n	800d4a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d498:	f000 f936 	bl	800d708 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	2201      	movs	r2, #1
 800d4a0:	601a      	str	r2, [r3, #0]
 800d4a2:	e002      	b.n	800d4aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2200      	movs	r2, #0
 800d4a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d4aa:	4a04      	ldr	r2, [pc, #16]	; (800d4bc <prvSampleTimeNow+0x3c>)
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d4b0:	68fb      	ldr	r3, [r7, #12]
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	3710      	adds	r7, #16
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd80      	pop	{r7, pc}
 800d4ba:	bf00      	nop
 800d4bc:	200012b0 	.word	0x200012b0

0800d4c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d4c0:	b580      	push	{r7, lr}
 800d4c2:	b086      	sub	sp, #24
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	60f8      	str	r0, [r7, #12]
 800d4c8:	60b9      	str	r1, [r7, #8]
 800d4ca:	607a      	str	r2, [r7, #4]
 800d4cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	68ba      	ldr	r2, [r7, #8]
 800d4d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	68fa      	ldr	r2, [r7, #12]
 800d4dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d4de:	68ba      	ldr	r2, [r7, #8]
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	429a      	cmp	r2, r3
 800d4e4:	d812      	bhi.n	800d50c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4e6:	687a      	ldr	r2, [r7, #4]
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	1ad2      	subs	r2, r2, r3
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	699b      	ldr	r3, [r3, #24]
 800d4f0:	429a      	cmp	r2, r3
 800d4f2:	d302      	bcc.n	800d4fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d4f4:	2301      	movs	r3, #1
 800d4f6:	617b      	str	r3, [r7, #20]
 800d4f8:	e01b      	b.n	800d532 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d4fa:	4b10      	ldr	r3, [pc, #64]	; (800d53c <prvInsertTimerInActiveList+0x7c>)
 800d4fc:	681a      	ldr	r2, [r3, #0]
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	3304      	adds	r3, #4
 800d502:	4619      	mov	r1, r3
 800d504:	4610      	mov	r0, r2
 800d506:	f7fe f89a 	bl	800b63e <vListInsert>
 800d50a:	e012      	b.n	800d532 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d50c:	687a      	ldr	r2, [r7, #4]
 800d50e:	683b      	ldr	r3, [r7, #0]
 800d510:	429a      	cmp	r2, r3
 800d512:	d206      	bcs.n	800d522 <prvInsertTimerInActiveList+0x62>
 800d514:	68ba      	ldr	r2, [r7, #8]
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	429a      	cmp	r2, r3
 800d51a:	d302      	bcc.n	800d522 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d51c:	2301      	movs	r3, #1
 800d51e:	617b      	str	r3, [r7, #20]
 800d520:	e007      	b.n	800d532 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d522:	4b07      	ldr	r3, [pc, #28]	; (800d540 <prvInsertTimerInActiveList+0x80>)
 800d524:	681a      	ldr	r2, [r3, #0]
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	3304      	adds	r3, #4
 800d52a:	4619      	mov	r1, r3
 800d52c:	4610      	mov	r0, r2
 800d52e:	f7fe f886 	bl	800b63e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d532:	697b      	ldr	r3, [r7, #20]
}
 800d534:	4618      	mov	r0, r3
 800d536:	3718      	adds	r7, #24
 800d538:	46bd      	mov	sp, r7
 800d53a:	bd80      	pop	{r7, pc}
 800d53c:	200012a4 	.word	0x200012a4
 800d540:	200012a0 	.word	0x200012a0

0800d544 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b08e      	sub	sp, #56	; 0x38
 800d548:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d54a:	e0ca      	b.n	800d6e2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	da18      	bge.n	800d584 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d552:	1d3b      	adds	r3, r7, #4
 800d554:	3304      	adds	r3, #4
 800d556:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d10a      	bne.n	800d574 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d55e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d562:	f383 8811 	msr	BASEPRI, r3
 800d566:	f3bf 8f6f 	isb	sy
 800d56a:	f3bf 8f4f 	dsb	sy
 800d56e:	61fb      	str	r3, [r7, #28]
}
 800d570:	bf00      	nop
 800d572:	e7fe      	b.n	800d572 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d57a:	6850      	ldr	r0, [r2, #4]
 800d57c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d57e:	6892      	ldr	r2, [r2, #8]
 800d580:	4611      	mov	r1, r2
 800d582:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	2b00      	cmp	r3, #0
 800d588:	f2c0 80aa 	blt.w	800d6e0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d592:	695b      	ldr	r3, [r3, #20]
 800d594:	2b00      	cmp	r3, #0
 800d596:	d004      	beq.n	800d5a2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d59a:	3304      	adds	r3, #4
 800d59c:	4618      	mov	r0, r3
 800d59e:	f7fe f887 	bl	800b6b0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d5a2:	463b      	mov	r3, r7
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	f7ff ff6b 	bl	800d480 <prvSampleTimeNow>
 800d5aa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	2b09      	cmp	r3, #9
 800d5b0:	f200 8097 	bhi.w	800d6e2 <prvProcessReceivedCommands+0x19e>
 800d5b4:	a201      	add	r2, pc, #4	; (adr r2, 800d5bc <prvProcessReceivedCommands+0x78>)
 800d5b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5ba:	bf00      	nop
 800d5bc:	0800d5e5 	.word	0x0800d5e5
 800d5c0:	0800d5e5 	.word	0x0800d5e5
 800d5c4:	0800d5e5 	.word	0x0800d5e5
 800d5c8:	0800d659 	.word	0x0800d659
 800d5cc:	0800d66d 	.word	0x0800d66d
 800d5d0:	0800d6b7 	.word	0x0800d6b7
 800d5d4:	0800d5e5 	.word	0x0800d5e5
 800d5d8:	0800d5e5 	.word	0x0800d5e5
 800d5dc:	0800d659 	.word	0x0800d659
 800d5e0:	0800d66d 	.word	0x0800d66d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d5e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d5ea:	f043 0301 	orr.w	r3, r3, #1
 800d5ee:	b2da      	uxtb	r2, r3
 800d5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d5f6:	68ba      	ldr	r2, [r7, #8]
 800d5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5fa:	699b      	ldr	r3, [r3, #24]
 800d5fc:	18d1      	adds	r1, r2, r3
 800d5fe:	68bb      	ldr	r3, [r7, #8]
 800d600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d602:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d604:	f7ff ff5c 	bl	800d4c0 <prvInsertTimerInActiveList>
 800d608:	4603      	mov	r3, r0
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d069      	beq.n	800d6e2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d60e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d610:	6a1b      	ldr	r3, [r3, #32]
 800d612:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d614:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d618:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d61c:	f003 0304 	and.w	r3, r3, #4
 800d620:	2b00      	cmp	r3, #0
 800d622:	d05e      	beq.n	800d6e2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d624:	68ba      	ldr	r2, [r7, #8]
 800d626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d628:	699b      	ldr	r3, [r3, #24]
 800d62a:	441a      	add	r2, r3
 800d62c:	2300      	movs	r3, #0
 800d62e:	9300      	str	r3, [sp, #0]
 800d630:	2300      	movs	r3, #0
 800d632:	2100      	movs	r1, #0
 800d634:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d636:	f7ff fe05 	bl	800d244 <xTimerGenericCommand>
 800d63a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d63c:	6a3b      	ldr	r3, [r7, #32]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d14f      	bne.n	800d6e2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d642:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d646:	f383 8811 	msr	BASEPRI, r3
 800d64a:	f3bf 8f6f 	isb	sy
 800d64e:	f3bf 8f4f 	dsb	sy
 800d652:	61bb      	str	r3, [r7, #24]
}
 800d654:	bf00      	nop
 800d656:	e7fe      	b.n	800d656 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d65a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d65e:	f023 0301 	bic.w	r3, r3, #1
 800d662:	b2da      	uxtb	r2, r3
 800d664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d666:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d66a:	e03a      	b.n	800d6e2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d66c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d66e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d672:	f043 0301 	orr.w	r3, r3, #1
 800d676:	b2da      	uxtb	r2, r3
 800d678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d67a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d67e:	68ba      	ldr	r2, [r7, #8]
 800d680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d682:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d686:	699b      	ldr	r3, [r3, #24]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d10a      	bne.n	800d6a2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d690:	f383 8811 	msr	BASEPRI, r3
 800d694:	f3bf 8f6f 	isb	sy
 800d698:	f3bf 8f4f 	dsb	sy
 800d69c:	617b      	str	r3, [r7, #20]
}
 800d69e:	bf00      	nop
 800d6a0:	e7fe      	b.n	800d6a0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d6a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6a4:	699a      	ldr	r2, [r3, #24]
 800d6a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6a8:	18d1      	adds	r1, r2, r3
 800d6aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6b0:	f7ff ff06 	bl	800d4c0 <prvInsertTimerInActiveList>
					break;
 800d6b4:	e015      	b.n	800d6e2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d6b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d6bc:	f003 0302 	and.w	r3, r3, #2
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d103      	bne.n	800d6cc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d6c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6c6:	f000 fbdb 	bl	800de80 <vPortFree>
 800d6ca:	e00a      	b.n	800d6e2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d6cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d6d2:	f023 0301 	bic.w	r3, r3, #1
 800d6d6:	b2da      	uxtb	r2, r3
 800d6d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d6de:	e000      	b.n	800d6e2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d6e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d6e2:	4b08      	ldr	r3, [pc, #32]	; (800d704 <prvProcessReceivedCommands+0x1c0>)
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	1d39      	adds	r1, r7, #4
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f7fe faa8 	bl	800bc40 <xQueueReceive>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	f47f af2a 	bne.w	800d54c <prvProcessReceivedCommands+0x8>
	}
}
 800d6f8:	bf00      	nop
 800d6fa:	bf00      	nop
 800d6fc:	3730      	adds	r7, #48	; 0x30
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}
 800d702:	bf00      	nop
 800d704:	200012a8 	.word	0x200012a8

0800d708 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b088      	sub	sp, #32
 800d70c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d70e:	e048      	b.n	800d7a2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d710:	4b2d      	ldr	r3, [pc, #180]	; (800d7c8 <prvSwitchTimerLists+0xc0>)
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	68db      	ldr	r3, [r3, #12]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d71a:	4b2b      	ldr	r3, [pc, #172]	; (800d7c8 <prvSwitchTimerLists+0xc0>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	68db      	ldr	r3, [r3, #12]
 800d720:	68db      	ldr	r3, [r3, #12]
 800d722:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	3304      	adds	r3, #4
 800d728:	4618      	mov	r0, r3
 800d72a:	f7fd ffc1 	bl	800b6b0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	6a1b      	ldr	r3, [r3, #32]
 800d732:	68f8      	ldr	r0, [r7, #12]
 800d734:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d73c:	f003 0304 	and.w	r3, r3, #4
 800d740:	2b00      	cmp	r3, #0
 800d742:	d02e      	beq.n	800d7a2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	699b      	ldr	r3, [r3, #24]
 800d748:	693a      	ldr	r2, [r7, #16]
 800d74a:	4413      	add	r3, r2
 800d74c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d74e:	68ba      	ldr	r2, [r7, #8]
 800d750:	693b      	ldr	r3, [r7, #16]
 800d752:	429a      	cmp	r2, r3
 800d754:	d90e      	bls.n	800d774 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	68ba      	ldr	r2, [r7, #8]
 800d75a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	68fa      	ldr	r2, [r7, #12]
 800d760:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d762:	4b19      	ldr	r3, [pc, #100]	; (800d7c8 <prvSwitchTimerLists+0xc0>)
 800d764:	681a      	ldr	r2, [r3, #0]
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	3304      	adds	r3, #4
 800d76a:	4619      	mov	r1, r3
 800d76c:	4610      	mov	r0, r2
 800d76e:	f7fd ff66 	bl	800b63e <vListInsert>
 800d772:	e016      	b.n	800d7a2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d774:	2300      	movs	r3, #0
 800d776:	9300      	str	r3, [sp, #0]
 800d778:	2300      	movs	r3, #0
 800d77a:	693a      	ldr	r2, [r7, #16]
 800d77c:	2100      	movs	r1, #0
 800d77e:	68f8      	ldr	r0, [r7, #12]
 800d780:	f7ff fd60 	bl	800d244 <xTimerGenericCommand>
 800d784:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d10a      	bne.n	800d7a2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d78c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d790:	f383 8811 	msr	BASEPRI, r3
 800d794:	f3bf 8f6f 	isb	sy
 800d798:	f3bf 8f4f 	dsb	sy
 800d79c:	603b      	str	r3, [r7, #0]
}
 800d79e:	bf00      	nop
 800d7a0:	e7fe      	b.n	800d7a0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d7a2:	4b09      	ldr	r3, [pc, #36]	; (800d7c8 <prvSwitchTimerLists+0xc0>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d1b1      	bne.n	800d710 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d7ac:	4b06      	ldr	r3, [pc, #24]	; (800d7c8 <prvSwitchTimerLists+0xc0>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d7b2:	4b06      	ldr	r3, [pc, #24]	; (800d7cc <prvSwitchTimerLists+0xc4>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	4a04      	ldr	r2, [pc, #16]	; (800d7c8 <prvSwitchTimerLists+0xc0>)
 800d7b8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d7ba:	4a04      	ldr	r2, [pc, #16]	; (800d7cc <prvSwitchTimerLists+0xc4>)
 800d7bc:	697b      	ldr	r3, [r7, #20]
 800d7be:	6013      	str	r3, [r2, #0]
}
 800d7c0:	bf00      	nop
 800d7c2:	3718      	adds	r7, #24
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	bd80      	pop	{r7, pc}
 800d7c8:	200012a0 	.word	0x200012a0
 800d7cc:	200012a4 	.word	0x200012a4

0800d7d0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b082      	sub	sp, #8
 800d7d4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d7d6:	f000 f965 	bl	800daa4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d7da:	4b15      	ldr	r3, [pc, #84]	; (800d830 <prvCheckForValidListAndQueue+0x60>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d120      	bne.n	800d824 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d7e2:	4814      	ldr	r0, [pc, #80]	; (800d834 <prvCheckForValidListAndQueue+0x64>)
 800d7e4:	f7fd feda 	bl	800b59c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d7e8:	4813      	ldr	r0, [pc, #76]	; (800d838 <prvCheckForValidListAndQueue+0x68>)
 800d7ea:	f7fd fed7 	bl	800b59c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d7ee:	4b13      	ldr	r3, [pc, #76]	; (800d83c <prvCheckForValidListAndQueue+0x6c>)
 800d7f0:	4a10      	ldr	r2, [pc, #64]	; (800d834 <prvCheckForValidListAndQueue+0x64>)
 800d7f2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d7f4:	4b12      	ldr	r3, [pc, #72]	; (800d840 <prvCheckForValidListAndQueue+0x70>)
 800d7f6:	4a10      	ldr	r2, [pc, #64]	; (800d838 <prvCheckForValidListAndQueue+0x68>)
 800d7f8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	9300      	str	r3, [sp, #0]
 800d7fe:	4b11      	ldr	r3, [pc, #68]	; (800d844 <prvCheckForValidListAndQueue+0x74>)
 800d800:	4a11      	ldr	r2, [pc, #68]	; (800d848 <prvCheckForValidListAndQueue+0x78>)
 800d802:	2110      	movs	r1, #16
 800d804:	200a      	movs	r0, #10
 800d806:	f7fd ffe5 	bl	800b7d4 <xQueueGenericCreateStatic>
 800d80a:	4603      	mov	r3, r0
 800d80c:	4a08      	ldr	r2, [pc, #32]	; (800d830 <prvCheckForValidListAndQueue+0x60>)
 800d80e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d810:	4b07      	ldr	r3, [pc, #28]	; (800d830 <prvCheckForValidListAndQueue+0x60>)
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d005      	beq.n	800d824 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d818:	4b05      	ldr	r3, [pc, #20]	; (800d830 <prvCheckForValidListAndQueue+0x60>)
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	490b      	ldr	r1, [pc, #44]	; (800d84c <prvCheckForValidListAndQueue+0x7c>)
 800d81e:	4618      	mov	r0, r3
 800d820:	f7fe fbfe 	bl	800c020 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d824:	f000 f96e 	bl	800db04 <vPortExitCritical>
}
 800d828:	bf00      	nop
 800d82a:	46bd      	mov	sp, r7
 800d82c:	bd80      	pop	{r7, pc}
 800d82e:	bf00      	nop
 800d830:	200012a8 	.word	0x200012a8
 800d834:	20001278 	.word	0x20001278
 800d838:	2000128c 	.word	0x2000128c
 800d83c:	200012a0 	.word	0x200012a0
 800d840:	200012a4 	.word	0x200012a4
 800d844:	20001354 	.word	0x20001354
 800d848:	200012b4 	.word	0x200012b4
 800d84c:	08012778 	.word	0x08012778

0800d850 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d850:	b480      	push	{r7}
 800d852:	b085      	sub	sp, #20
 800d854:	af00      	add	r7, sp, #0
 800d856:	60f8      	str	r0, [r7, #12]
 800d858:	60b9      	str	r1, [r7, #8]
 800d85a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	3b04      	subs	r3, #4
 800d860:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d868:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	3b04      	subs	r3, #4
 800d86e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	f023 0201 	bic.w	r2, r3, #1
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	3b04      	subs	r3, #4
 800d87e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d880:	4a0c      	ldr	r2, [pc, #48]	; (800d8b4 <pxPortInitialiseStack+0x64>)
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	3b14      	subs	r3, #20
 800d88a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d88c:	687a      	ldr	r2, [r7, #4]
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	3b04      	subs	r3, #4
 800d896:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	f06f 0202 	mvn.w	r2, #2
 800d89e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	3b20      	subs	r3, #32
 800d8a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d8a6:	68fb      	ldr	r3, [r7, #12]
}
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	3714      	adds	r7, #20
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b2:	4770      	bx	lr
 800d8b4:	0800d8b9 	.word	0x0800d8b9

0800d8b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d8b8:	b480      	push	{r7}
 800d8ba:	b085      	sub	sp, #20
 800d8bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d8c2:	4b12      	ldr	r3, [pc, #72]	; (800d90c <prvTaskExitError+0x54>)
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d8ca:	d00a      	beq.n	800d8e2 <prvTaskExitError+0x2a>
	__asm volatile
 800d8cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8d0:	f383 8811 	msr	BASEPRI, r3
 800d8d4:	f3bf 8f6f 	isb	sy
 800d8d8:	f3bf 8f4f 	dsb	sy
 800d8dc:	60fb      	str	r3, [r7, #12]
}
 800d8de:	bf00      	nop
 800d8e0:	e7fe      	b.n	800d8e0 <prvTaskExitError+0x28>
	__asm volatile
 800d8e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8e6:	f383 8811 	msr	BASEPRI, r3
 800d8ea:	f3bf 8f6f 	isb	sy
 800d8ee:	f3bf 8f4f 	dsb	sy
 800d8f2:	60bb      	str	r3, [r7, #8]
}
 800d8f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d8f6:	bf00      	nop
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d0fc      	beq.n	800d8f8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d8fe:	bf00      	nop
 800d900:	bf00      	nop
 800d902:	3714      	adds	r7, #20
 800d904:	46bd      	mov	sp, r7
 800d906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90a:	4770      	bx	lr
 800d90c:	200000cc 	.word	0x200000cc

0800d910 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d910:	4b07      	ldr	r3, [pc, #28]	; (800d930 <pxCurrentTCBConst2>)
 800d912:	6819      	ldr	r1, [r3, #0]
 800d914:	6808      	ldr	r0, [r1, #0]
 800d916:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d91a:	f380 8809 	msr	PSP, r0
 800d91e:	f3bf 8f6f 	isb	sy
 800d922:	f04f 0000 	mov.w	r0, #0
 800d926:	f380 8811 	msr	BASEPRI, r0
 800d92a:	4770      	bx	lr
 800d92c:	f3af 8000 	nop.w

0800d930 <pxCurrentTCBConst2>:
 800d930:	20000d78 	.word	0x20000d78
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d934:	bf00      	nop
 800d936:	bf00      	nop

0800d938 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d938:	4808      	ldr	r0, [pc, #32]	; (800d95c <prvPortStartFirstTask+0x24>)
 800d93a:	6800      	ldr	r0, [r0, #0]
 800d93c:	6800      	ldr	r0, [r0, #0]
 800d93e:	f380 8808 	msr	MSP, r0
 800d942:	f04f 0000 	mov.w	r0, #0
 800d946:	f380 8814 	msr	CONTROL, r0
 800d94a:	b662      	cpsie	i
 800d94c:	b661      	cpsie	f
 800d94e:	f3bf 8f4f 	dsb	sy
 800d952:	f3bf 8f6f 	isb	sy
 800d956:	df00      	svc	0
 800d958:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d95a:	bf00      	nop
 800d95c:	e000ed08 	.word	0xe000ed08

0800d960 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b086      	sub	sp, #24
 800d964:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d966:	4b46      	ldr	r3, [pc, #280]	; (800da80 <xPortStartScheduler+0x120>)
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	4a46      	ldr	r2, [pc, #280]	; (800da84 <xPortStartScheduler+0x124>)
 800d96c:	4293      	cmp	r3, r2
 800d96e:	d10a      	bne.n	800d986 <xPortStartScheduler+0x26>
	__asm volatile
 800d970:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d974:	f383 8811 	msr	BASEPRI, r3
 800d978:	f3bf 8f6f 	isb	sy
 800d97c:	f3bf 8f4f 	dsb	sy
 800d980:	613b      	str	r3, [r7, #16]
}
 800d982:	bf00      	nop
 800d984:	e7fe      	b.n	800d984 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d986:	4b3e      	ldr	r3, [pc, #248]	; (800da80 <xPortStartScheduler+0x120>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	4a3f      	ldr	r2, [pc, #252]	; (800da88 <xPortStartScheduler+0x128>)
 800d98c:	4293      	cmp	r3, r2
 800d98e:	d10a      	bne.n	800d9a6 <xPortStartScheduler+0x46>
	__asm volatile
 800d990:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d994:	f383 8811 	msr	BASEPRI, r3
 800d998:	f3bf 8f6f 	isb	sy
 800d99c:	f3bf 8f4f 	dsb	sy
 800d9a0:	60fb      	str	r3, [r7, #12]
}
 800d9a2:	bf00      	nop
 800d9a4:	e7fe      	b.n	800d9a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d9a6:	4b39      	ldr	r3, [pc, #228]	; (800da8c <xPortStartScheduler+0x12c>)
 800d9a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d9aa:	697b      	ldr	r3, [r7, #20]
 800d9ac:	781b      	ldrb	r3, [r3, #0]
 800d9ae:	b2db      	uxtb	r3, r3
 800d9b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d9b2:	697b      	ldr	r3, [r7, #20]
 800d9b4:	22ff      	movs	r2, #255	; 0xff
 800d9b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d9b8:	697b      	ldr	r3, [r7, #20]
 800d9ba:	781b      	ldrb	r3, [r3, #0]
 800d9bc:	b2db      	uxtb	r3, r3
 800d9be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d9c0:	78fb      	ldrb	r3, [r7, #3]
 800d9c2:	b2db      	uxtb	r3, r3
 800d9c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d9c8:	b2da      	uxtb	r2, r3
 800d9ca:	4b31      	ldr	r3, [pc, #196]	; (800da90 <xPortStartScheduler+0x130>)
 800d9cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d9ce:	4b31      	ldr	r3, [pc, #196]	; (800da94 <xPortStartScheduler+0x134>)
 800d9d0:	2207      	movs	r2, #7
 800d9d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d9d4:	e009      	b.n	800d9ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d9d6:	4b2f      	ldr	r3, [pc, #188]	; (800da94 <xPortStartScheduler+0x134>)
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	3b01      	subs	r3, #1
 800d9dc:	4a2d      	ldr	r2, [pc, #180]	; (800da94 <xPortStartScheduler+0x134>)
 800d9de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d9e0:	78fb      	ldrb	r3, [r7, #3]
 800d9e2:	b2db      	uxtb	r3, r3
 800d9e4:	005b      	lsls	r3, r3, #1
 800d9e6:	b2db      	uxtb	r3, r3
 800d9e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d9ea:	78fb      	ldrb	r3, [r7, #3]
 800d9ec:	b2db      	uxtb	r3, r3
 800d9ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d9f2:	2b80      	cmp	r3, #128	; 0x80
 800d9f4:	d0ef      	beq.n	800d9d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d9f6:	4b27      	ldr	r3, [pc, #156]	; (800da94 <xPortStartScheduler+0x134>)
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	f1c3 0307 	rsb	r3, r3, #7
 800d9fe:	2b04      	cmp	r3, #4
 800da00:	d00a      	beq.n	800da18 <xPortStartScheduler+0xb8>
	__asm volatile
 800da02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da06:	f383 8811 	msr	BASEPRI, r3
 800da0a:	f3bf 8f6f 	isb	sy
 800da0e:	f3bf 8f4f 	dsb	sy
 800da12:	60bb      	str	r3, [r7, #8]
}
 800da14:	bf00      	nop
 800da16:	e7fe      	b.n	800da16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800da18:	4b1e      	ldr	r3, [pc, #120]	; (800da94 <xPortStartScheduler+0x134>)
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	021b      	lsls	r3, r3, #8
 800da1e:	4a1d      	ldr	r2, [pc, #116]	; (800da94 <xPortStartScheduler+0x134>)
 800da20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800da22:	4b1c      	ldr	r3, [pc, #112]	; (800da94 <xPortStartScheduler+0x134>)
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800da2a:	4a1a      	ldr	r2, [pc, #104]	; (800da94 <xPortStartScheduler+0x134>)
 800da2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	b2da      	uxtb	r2, r3
 800da32:	697b      	ldr	r3, [r7, #20]
 800da34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800da36:	4b18      	ldr	r3, [pc, #96]	; (800da98 <xPortStartScheduler+0x138>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	4a17      	ldr	r2, [pc, #92]	; (800da98 <xPortStartScheduler+0x138>)
 800da3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800da40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800da42:	4b15      	ldr	r3, [pc, #84]	; (800da98 <xPortStartScheduler+0x138>)
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	4a14      	ldr	r2, [pc, #80]	; (800da98 <xPortStartScheduler+0x138>)
 800da48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800da4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800da4e:	f000 f8dd 	bl	800dc0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800da52:	4b12      	ldr	r3, [pc, #72]	; (800da9c <xPortStartScheduler+0x13c>)
 800da54:	2200      	movs	r2, #0
 800da56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800da58:	f000 f8fc 	bl	800dc54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800da5c:	4b10      	ldr	r3, [pc, #64]	; (800daa0 <xPortStartScheduler+0x140>)
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	4a0f      	ldr	r2, [pc, #60]	; (800daa0 <xPortStartScheduler+0x140>)
 800da62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800da66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800da68:	f7ff ff66 	bl	800d938 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800da6c:	f7fe ff08 	bl	800c880 <vTaskSwitchContext>
	prvTaskExitError();
 800da70:	f7ff ff22 	bl	800d8b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800da74:	2300      	movs	r3, #0
}
 800da76:	4618      	mov	r0, r3
 800da78:	3718      	adds	r7, #24
 800da7a:	46bd      	mov	sp, r7
 800da7c:	bd80      	pop	{r7, pc}
 800da7e:	bf00      	nop
 800da80:	e000ed00 	.word	0xe000ed00
 800da84:	410fc271 	.word	0x410fc271
 800da88:	410fc270 	.word	0x410fc270
 800da8c:	e000e400 	.word	0xe000e400
 800da90:	200013a4 	.word	0x200013a4
 800da94:	200013a8 	.word	0x200013a8
 800da98:	e000ed20 	.word	0xe000ed20
 800da9c:	200000cc 	.word	0x200000cc
 800daa0:	e000ef34 	.word	0xe000ef34

0800daa4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800daa4:	b480      	push	{r7}
 800daa6:	b083      	sub	sp, #12
 800daa8:	af00      	add	r7, sp, #0
	__asm volatile
 800daaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daae:	f383 8811 	msr	BASEPRI, r3
 800dab2:	f3bf 8f6f 	isb	sy
 800dab6:	f3bf 8f4f 	dsb	sy
 800daba:	607b      	str	r3, [r7, #4]
}
 800dabc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800dabe:	4b0f      	ldr	r3, [pc, #60]	; (800dafc <vPortEnterCritical+0x58>)
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	3301      	adds	r3, #1
 800dac4:	4a0d      	ldr	r2, [pc, #52]	; (800dafc <vPortEnterCritical+0x58>)
 800dac6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800dac8:	4b0c      	ldr	r3, [pc, #48]	; (800dafc <vPortEnterCritical+0x58>)
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	2b01      	cmp	r3, #1
 800dace:	d10f      	bne.n	800daf0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800dad0:	4b0b      	ldr	r3, [pc, #44]	; (800db00 <vPortEnterCritical+0x5c>)
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	b2db      	uxtb	r3, r3
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d00a      	beq.n	800daf0 <vPortEnterCritical+0x4c>
	__asm volatile
 800dada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dade:	f383 8811 	msr	BASEPRI, r3
 800dae2:	f3bf 8f6f 	isb	sy
 800dae6:	f3bf 8f4f 	dsb	sy
 800daea:	603b      	str	r3, [r7, #0]
}
 800daec:	bf00      	nop
 800daee:	e7fe      	b.n	800daee <vPortEnterCritical+0x4a>
	}
}
 800daf0:	bf00      	nop
 800daf2:	370c      	adds	r7, #12
 800daf4:	46bd      	mov	sp, r7
 800daf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafa:	4770      	bx	lr
 800dafc:	200000cc 	.word	0x200000cc
 800db00:	e000ed04 	.word	0xe000ed04

0800db04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800db04:	b480      	push	{r7}
 800db06:	b083      	sub	sp, #12
 800db08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800db0a:	4b12      	ldr	r3, [pc, #72]	; (800db54 <vPortExitCritical+0x50>)
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d10a      	bne.n	800db28 <vPortExitCritical+0x24>
	__asm volatile
 800db12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db16:	f383 8811 	msr	BASEPRI, r3
 800db1a:	f3bf 8f6f 	isb	sy
 800db1e:	f3bf 8f4f 	dsb	sy
 800db22:	607b      	str	r3, [r7, #4]
}
 800db24:	bf00      	nop
 800db26:	e7fe      	b.n	800db26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800db28:	4b0a      	ldr	r3, [pc, #40]	; (800db54 <vPortExitCritical+0x50>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	3b01      	subs	r3, #1
 800db2e:	4a09      	ldr	r2, [pc, #36]	; (800db54 <vPortExitCritical+0x50>)
 800db30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800db32:	4b08      	ldr	r3, [pc, #32]	; (800db54 <vPortExitCritical+0x50>)
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	2b00      	cmp	r3, #0
 800db38:	d105      	bne.n	800db46 <vPortExitCritical+0x42>
 800db3a:	2300      	movs	r3, #0
 800db3c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	f383 8811 	msr	BASEPRI, r3
}
 800db44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800db46:	bf00      	nop
 800db48:	370c      	adds	r7, #12
 800db4a:	46bd      	mov	sp, r7
 800db4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db50:	4770      	bx	lr
 800db52:	bf00      	nop
 800db54:	200000cc 	.word	0x200000cc
	...

0800db60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800db60:	f3ef 8009 	mrs	r0, PSP
 800db64:	f3bf 8f6f 	isb	sy
 800db68:	4b15      	ldr	r3, [pc, #84]	; (800dbc0 <pxCurrentTCBConst>)
 800db6a:	681a      	ldr	r2, [r3, #0]
 800db6c:	f01e 0f10 	tst.w	lr, #16
 800db70:	bf08      	it	eq
 800db72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800db76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db7a:	6010      	str	r0, [r2, #0]
 800db7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800db80:	f04f 0050 	mov.w	r0, #80	; 0x50
 800db84:	f380 8811 	msr	BASEPRI, r0
 800db88:	f3bf 8f4f 	dsb	sy
 800db8c:	f3bf 8f6f 	isb	sy
 800db90:	f7fe fe76 	bl	800c880 <vTaskSwitchContext>
 800db94:	f04f 0000 	mov.w	r0, #0
 800db98:	f380 8811 	msr	BASEPRI, r0
 800db9c:	bc09      	pop	{r0, r3}
 800db9e:	6819      	ldr	r1, [r3, #0]
 800dba0:	6808      	ldr	r0, [r1, #0]
 800dba2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dba6:	f01e 0f10 	tst.w	lr, #16
 800dbaa:	bf08      	it	eq
 800dbac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dbb0:	f380 8809 	msr	PSP, r0
 800dbb4:	f3bf 8f6f 	isb	sy
 800dbb8:	4770      	bx	lr
 800dbba:	bf00      	nop
 800dbbc:	f3af 8000 	nop.w

0800dbc0 <pxCurrentTCBConst>:
 800dbc0:	20000d78 	.word	0x20000d78
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dbc4:	bf00      	nop
 800dbc6:	bf00      	nop

0800dbc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
	__asm volatile
 800dbce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbd2:	f383 8811 	msr	BASEPRI, r3
 800dbd6:	f3bf 8f6f 	isb	sy
 800dbda:	f3bf 8f4f 	dsb	sy
 800dbde:	607b      	str	r3, [r7, #4]
}
 800dbe0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dbe2:	f7fe fd93 	bl	800c70c <xTaskIncrementTick>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d003      	beq.n	800dbf4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dbec:	4b06      	ldr	r3, [pc, #24]	; (800dc08 <xPortSysTickHandler+0x40>)
 800dbee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dbf2:	601a      	str	r2, [r3, #0]
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dbf8:	683b      	ldr	r3, [r7, #0]
 800dbfa:	f383 8811 	msr	BASEPRI, r3
}
 800dbfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800dc00:	bf00      	nop
 800dc02:	3708      	adds	r7, #8
 800dc04:	46bd      	mov	sp, r7
 800dc06:	bd80      	pop	{r7, pc}
 800dc08:	e000ed04 	.word	0xe000ed04

0800dc0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dc10:	4b0b      	ldr	r3, [pc, #44]	; (800dc40 <vPortSetupTimerInterrupt+0x34>)
 800dc12:	2200      	movs	r2, #0
 800dc14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dc16:	4b0b      	ldr	r3, [pc, #44]	; (800dc44 <vPortSetupTimerInterrupt+0x38>)
 800dc18:	2200      	movs	r2, #0
 800dc1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dc1c:	4b0a      	ldr	r3, [pc, #40]	; (800dc48 <vPortSetupTimerInterrupt+0x3c>)
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	4a0a      	ldr	r2, [pc, #40]	; (800dc4c <vPortSetupTimerInterrupt+0x40>)
 800dc22:	fba2 2303 	umull	r2, r3, r2, r3
 800dc26:	099b      	lsrs	r3, r3, #6
 800dc28:	4a09      	ldr	r2, [pc, #36]	; (800dc50 <vPortSetupTimerInterrupt+0x44>)
 800dc2a:	3b01      	subs	r3, #1
 800dc2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dc2e:	4b04      	ldr	r3, [pc, #16]	; (800dc40 <vPortSetupTimerInterrupt+0x34>)
 800dc30:	2207      	movs	r2, #7
 800dc32:	601a      	str	r2, [r3, #0]
}
 800dc34:	bf00      	nop
 800dc36:	46bd      	mov	sp, r7
 800dc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc3c:	4770      	bx	lr
 800dc3e:	bf00      	nop
 800dc40:	e000e010 	.word	0xe000e010
 800dc44:	e000e018 	.word	0xe000e018
 800dc48:	20000034 	.word	0x20000034
 800dc4c:	10624dd3 	.word	0x10624dd3
 800dc50:	e000e014 	.word	0xe000e014

0800dc54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dc54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dc64 <vPortEnableVFP+0x10>
 800dc58:	6801      	ldr	r1, [r0, #0]
 800dc5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800dc5e:	6001      	str	r1, [r0, #0]
 800dc60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dc62:	bf00      	nop
 800dc64:	e000ed88 	.word	0xe000ed88

0800dc68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dc68:	b480      	push	{r7}
 800dc6a:	b085      	sub	sp, #20
 800dc6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dc6e:	f3ef 8305 	mrs	r3, IPSR
 800dc72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	2b0f      	cmp	r3, #15
 800dc78:	d914      	bls.n	800dca4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dc7a:	4a17      	ldr	r2, [pc, #92]	; (800dcd8 <vPortValidateInterruptPriority+0x70>)
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	4413      	add	r3, r2
 800dc80:	781b      	ldrb	r3, [r3, #0]
 800dc82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dc84:	4b15      	ldr	r3, [pc, #84]	; (800dcdc <vPortValidateInterruptPriority+0x74>)
 800dc86:	781b      	ldrb	r3, [r3, #0]
 800dc88:	7afa      	ldrb	r2, [r7, #11]
 800dc8a:	429a      	cmp	r2, r3
 800dc8c:	d20a      	bcs.n	800dca4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800dc8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc92:	f383 8811 	msr	BASEPRI, r3
 800dc96:	f3bf 8f6f 	isb	sy
 800dc9a:	f3bf 8f4f 	dsb	sy
 800dc9e:	607b      	str	r3, [r7, #4]
}
 800dca0:	bf00      	nop
 800dca2:	e7fe      	b.n	800dca2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dca4:	4b0e      	ldr	r3, [pc, #56]	; (800dce0 <vPortValidateInterruptPriority+0x78>)
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800dcac:	4b0d      	ldr	r3, [pc, #52]	; (800dce4 <vPortValidateInterruptPriority+0x7c>)
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	429a      	cmp	r2, r3
 800dcb2:	d90a      	bls.n	800dcca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800dcb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcb8:	f383 8811 	msr	BASEPRI, r3
 800dcbc:	f3bf 8f6f 	isb	sy
 800dcc0:	f3bf 8f4f 	dsb	sy
 800dcc4:	603b      	str	r3, [r7, #0]
}
 800dcc6:	bf00      	nop
 800dcc8:	e7fe      	b.n	800dcc8 <vPortValidateInterruptPriority+0x60>
	}
 800dcca:	bf00      	nop
 800dccc:	3714      	adds	r7, #20
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd4:	4770      	bx	lr
 800dcd6:	bf00      	nop
 800dcd8:	e000e3f0 	.word	0xe000e3f0
 800dcdc:	200013a4 	.word	0x200013a4
 800dce0:	e000ed0c 	.word	0xe000ed0c
 800dce4:	200013a8 	.word	0x200013a8

0800dce8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b08a      	sub	sp, #40	; 0x28
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dcf4:	f7fe fc4e 	bl	800c594 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dcf8:	4b5b      	ldr	r3, [pc, #364]	; (800de68 <pvPortMalloc+0x180>)
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d101      	bne.n	800dd04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dd00:	f000 f920 	bl	800df44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dd04:	4b59      	ldr	r3, [pc, #356]	; (800de6c <pvPortMalloc+0x184>)
 800dd06:	681a      	ldr	r2, [r3, #0]
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	4013      	ands	r3, r2
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	f040 8093 	bne.w	800de38 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d01d      	beq.n	800dd54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800dd18:	2208      	movs	r2, #8
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	4413      	add	r3, r2
 800dd1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	f003 0307 	and.w	r3, r3, #7
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d014      	beq.n	800dd54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f023 0307 	bic.w	r3, r3, #7
 800dd30:	3308      	adds	r3, #8
 800dd32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	f003 0307 	and.w	r3, r3, #7
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d00a      	beq.n	800dd54 <pvPortMalloc+0x6c>
	__asm volatile
 800dd3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd42:	f383 8811 	msr	BASEPRI, r3
 800dd46:	f3bf 8f6f 	isb	sy
 800dd4a:	f3bf 8f4f 	dsb	sy
 800dd4e:	617b      	str	r3, [r7, #20]
}
 800dd50:	bf00      	nop
 800dd52:	e7fe      	b.n	800dd52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d06e      	beq.n	800de38 <pvPortMalloc+0x150>
 800dd5a:	4b45      	ldr	r3, [pc, #276]	; (800de70 <pvPortMalloc+0x188>)
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	687a      	ldr	r2, [r7, #4]
 800dd60:	429a      	cmp	r2, r3
 800dd62:	d869      	bhi.n	800de38 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dd64:	4b43      	ldr	r3, [pc, #268]	; (800de74 <pvPortMalloc+0x18c>)
 800dd66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dd68:	4b42      	ldr	r3, [pc, #264]	; (800de74 <pvPortMalloc+0x18c>)
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dd6e:	e004      	b.n	800dd7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800dd70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dd74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dd7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd7c:	685b      	ldr	r3, [r3, #4]
 800dd7e:	687a      	ldr	r2, [r7, #4]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	d903      	bls.n	800dd8c <pvPortMalloc+0xa4>
 800dd84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d1f1      	bne.n	800dd70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dd8c:	4b36      	ldr	r3, [pc, #216]	; (800de68 <pvPortMalloc+0x180>)
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd92:	429a      	cmp	r2, r3
 800dd94:	d050      	beq.n	800de38 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dd96:	6a3b      	ldr	r3, [r7, #32]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	2208      	movs	r2, #8
 800dd9c:	4413      	add	r3, r2
 800dd9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dda0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dda2:	681a      	ldr	r2, [r3, #0]
 800dda4:	6a3b      	ldr	r3, [r7, #32]
 800dda6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dda8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddaa:	685a      	ldr	r2, [r3, #4]
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	1ad2      	subs	r2, r2, r3
 800ddb0:	2308      	movs	r3, #8
 800ddb2:	005b      	lsls	r3, r3, #1
 800ddb4:	429a      	cmp	r2, r3
 800ddb6:	d91f      	bls.n	800ddf8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ddb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	4413      	add	r3, r2
 800ddbe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ddc0:	69bb      	ldr	r3, [r7, #24]
 800ddc2:	f003 0307 	and.w	r3, r3, #7
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d00a      	beq.n	800dde0 <pvPortMalloc+0xf8>
	__asm volatile
 800ddca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddce:	f383 8811 	msr	BASEPRI, r3
 800ddd2:	f3bf 8f6f 	isb	sy
 800ddd6:	f3bf 8f4f 	dsb	sy
 800ddda:	613b      	str	r3, [r7, #16]
}
 800dddc:	bf00      	nop
 800ddde:	e7fe      	b.n	800ddde <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dde0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dde2:	685a      	ldr	r2, [r3, #4]
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	1ad2      	subs	r2, r2, r3
 800dde8:	69bb      	ldr	r3, [r7, #24]
 800ddea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ddec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddee:	687a      	ldr	r2, [r7, #4]
 800ddf0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ddf2:	69b8      	ldr	r0, [r7, #24]
 800ddf4:	f000 f908 	bl	800e008 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ddf8:	4b1d      	ldr	r3, [pc, #116]	; (800de70 <pvPortMalloc+0x188>)
 800ddfa:	681a      	ldr	r2, [r3, #0]
 800ddfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddfe:	685b      	ldr	r3, [r3, #4]
 800de00:	1ad3      	subs	r3, r2, r3
 800de02:	4a1b      	ldr	r2, [pc, #108]	; (800de70 <pvPortMalloc+0x188>)
 800de04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800de06:	4b1a      	ldr	r3, [pc, #104]	; (800de70 <pvPortMalloc+0x188>)
 800de08:	681a      	ldr	r2, [r3, #0]
 800de0a:	4b1b      	ldr	r3, [pc, #108]	; (800de78 <pvPortMalloc+0x190>)
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	429a      	cmp	r2, r3
 800de10:	d203      	bcs.n	800de1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800de12:	4b17      	ldr	r3, [pc, #92]	; (800de70 <pvPortMalloc+0x188>)
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	4a18      	ldr	r2, [pc, #96]	; (800de78 <pvPortMalloc+0x190>)
 800de18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800de1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de1c:	685a      	ldr	r2, [r3, #4]
 800de1e:	4b13      	ldr	r3, [pc, #76]	; (800de6c <pvPortMalloc+0x184>)
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	431a      	orrs	r2, r3
 800de24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800de28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de2a:	2200      	movs	r2, #0
 800de2c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800de2e:	4b13      	ldr	r3, [pc, #76]	; (800de7c <pvPortMalloc+0x194>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	3301      	adds	r3, #1
 800de34:	4a11      	ldr	r2, [pc, #68]	; (800de7c <pvPortMalloc+0x194>)
 800de36:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800de38:	f7fe fbba 	bl	800c5b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800de3c:	69fb      	ldr	r3, [r7, #28]
 800de3e:	f003 0307 	and.w	r3, r3, #7
 800de42:	2b00      	cmp	r3, #0
 800de44:	d00a      	beq.n	800de5c <pvPortMalloc+0x174>
	__asm volatile
 800de46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de4a:	f383 8811 	msr	BASEPRI, r3
 800de4e:	f3bf 8f6f 	isb	sy
 800de52:	f3bf 8f4f 	dsb	sy
 800de56:	60fb      	str	r3, [r7, #12]
}
 800de58:	bf00      	nop
 800de5a:	e7fe      	b.n	800de5a <pvPortMalloc+0x172>
	return pvReturn;
 800de5c:	69fb      	ldr	r3, [r7, #28]
}
 800de5e:	4618      	mov	r0, r3
 800de60:	3728      	adds	r7, #40	; 0x28
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}
 800de66:	bf00      	nop
 800de68:	20004fb4 	.word	0x20004fb4
 800de6c:	20004fc8 	.word	0x20004fc8
 800de70:	20004fb8 	.word	0x20004fb8
 800de74:	20004fac 	.word	0x20004fac
 800de78:	20004fbc 	.word	0x20004fbc
 800de7c:	20004fc0 	.word	0x20004fc0

0800de80 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800de80:	b580      	push	{r7, lr}
 800de82:	b086      	sub	sp, #24
 800de84:	af00      	add	r7, sp, #0
 800de86:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d04d      	beq.n	800df2e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800de92:	2308      	movs	r3, #8
 800de94:	425b      	negs	r3, r3
 800de96:	697a      	ldr	r2, [r7, #20]
 800de98:	4413      	add	r3, r2
 800de9a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800de9c:	697b      	ldr	r3, [r7, #20]
 800de9e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dea0:	693b      	ldr	r3, [r7, #16]
 800dea2:	685a      	ldr	r2, [r3, #4]
 800dea4:	4b24      	ldr	r3, [pc, #144]	; (800df38 <vPortFree+0xb8>)
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	4013      	ands	r3, r2
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d10a      	bne.n	800dec4 <vPortFree+0x44>
	__asm volatile
 800deae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deb2:	f383 8811 	msr	BASEPRI, r3
 800deb6:	f3bf 8f6f 	isb	sy
 800deba:	f3bf 8f4f 	dsb	sy
 800debe:	60fb      	str	r3, [r7, #12]
}
 800dec0:	bf00      	nop
 800dec2:	e7fe      	b.n	800dec2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dec4:	693b      	ldr	r3, [r7, #16]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d00a      	beq.n	800dee2 <vPortFree+0x62>
	__asm volatile
 800decc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ded0:	f383 8811 	msr	BASEPRI, r3
 800ded4:	f3bf 8f6f 	isb	sy
 800ded8:	f3bf 8f4f 	dsb	sy
 800dedc:	60bb      	str	r3, [r7, #8]
}
 800dede:	bf00      	nop
 800dee0:	e7fe      	b.n	800dee0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dee2:	693b      	ldr	r3, [r7, #16]
 800dee4:	685a      	ldr	r2, [r3, #4]
 800dee6:	4b14      	ldr	r3, [pc, #80]	; (800df38 <vPortFree+0xb8>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	4013      	ands	r3, r2
 800deec:	2b00      	cmp	r3, #0
 800deee:	d01e      	beq.n	800df2e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800def0:	693b      	ldr	r3, [r7, #16]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d11a      	bne.n	800df2e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800def8:	693b      	ldr	r3, [r7, #16]
 800defa:	685a      	ldr	r2, [r3, #4]
 800defc:	4b0e      	ldr	r3, [pc, #56]	; (800df38 <vPortFree+0xb8>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	43db      	mvns	r3, r3
 800df02:	401a      	ands	r2, r3
 800df04:	693b      	ldr	r3, [r7, #16]
 800df06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800df08:	f7fe fb44 	bl	800c594 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800df0c:	693b      	ldr	r3, [r7, #16]
 800df0e:	685a      	ldr	r2, [r3, #4]
 800df10:	4b0a      	ldr	r3, [pc, #40]	; (800df3c <vPortFree+0xbc>)
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	4413      	add	r3, r2
 800df16:	4a09      	ldr	r2, [pc, #36]	; (800df3c <vPortFree+0xbc>)
 800df18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800df1a:	6938      	ldr	r0, [r7, #16]
 800df1c:	f000 f874 	bl	800e008 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800df20:	4b07      	ldr	r3, [pc, #28]	; (800df40 <vPortFree+0xc0>)
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	3301      	adds	r3, #1
 800df26:	4a06      	ldr	r2, [pc, #24]	; (800df40 <vPortFree+0xc0>)
 800df28:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800df2a:	f7fe fb41 	bl	800c5b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800df2e:	bf00      	nop
 800df30:	3718      	adds	r7, #24
 800df32:	46bd      	mov	sp, r7
 800df34:	bd80      	pop	{r7, pc}
 800df36:	bf00      	nop
 800df38:	20004fc8 	.word	0x20004fc8
 800df3c:	20004fb8 	.word	0x20004fb8
 800df40:	20004fc4 	.word	0x20004fc4

0800df44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800df44:	b480      	push	{r7}
 800df46:	b085      	sub	sp, #20
 800df48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800df4a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800df4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800df50:	4b27      	ldr	r3, [pc, #156]	; (800dff0 <prvHeapInit+0xac>)
 800df52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	f003 0307 	and.w	r3, r3, #7
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d00c      	beq.n	800df78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	3307      	adds	r3, #7
 800df62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	f023 0307 	bic.w	r3, r3, #7
 800df6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800df6c:	68ba      	ldr	r2, [r7, #8]
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	1ad3      	subs	r3, r2, r3
 800df72:	4a1f      	ldr	r2, [pc, #124]	; (800dff0 <prvHeapInit+0xac>)
 800df74:	4413      	add	r3, r2
 800df76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800df7c:	4a1d      	ldr	r2, [pc, #116]	; (800dff4 <prvHeapInit+0xb0>)
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800df82:	4b1c      	ldr	r3, [pc, #112]	; (800dff4 <prvHeapInit+0xb0>)
 800df84:	2200      	movs	r2, #0
 800df86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	68ba      	ldr	r2, [r7, #8]
 800df8c:	4413      	add	r3, r2
 800df8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800df90:	2208      	movs	r2, #8
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	1a9b      	subs	r3, r3, r2
 800df96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	f023 0307 	bic.w	r3, r3, #7
 800df9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	4a15      	ldr	r2, [pc, #84]	; (800dff8 <prvHeapInit+0xb4>)
 800dfa4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dfa6:	4b14      	ldr	r3, [pc, #80]	; (800dff8 <prvHeapInit+0xb4>)
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	2200      	movs	r2, #0
 800dfac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dfae:	4b12      	ldr	r3, [pc, #72]	; (800dff8 <prvHeapInit+0xb4>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dfba:	683b      	ldr	r3, [r7, #0]
 800dfbc:	68fa      	ldr	r2, [r7, #12]
 800dfbe:	1ad2      	subs	r2, r2, r3
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dfc4:	4b0c      	ldr	r3, [pc, #48]	; (800dff8 <prvHeapInit+0xb4>)
 800dfc6:	681a      	ldr	r2, [r3, #0]
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dfcc:	683b      	ldr	r3, [r7, #0]
 800dfce:	685b      	ldr	r3, [r3, #4]
 800dfd0:	4a0a      	ldr	r2, [pc, #40]	; (800dffc <prvHeapInit+0xb8>)
 800dfd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dfd4:	683b      	ldr	r3, [r7, #0]
 800dfd6:	685b      	ldr	r3, [r3, #4]
 800dfd8:	4a09      	ldr	r2, [pc, #36]	; (800e000 <prvHeapInit+0xbc>)
 800dfda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dfdc:	4b09      	ldr	r3, [pc, #36]	; (800e004 <prvHeapInit+0xc0>)
 800dfde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800dfe2:	601a      	str	r2, [r3, #0]
}
 800dfe4:	bf00      	nop
 800dfe6:	3714      	adds	r7, #20
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfee:	4770      	bx	lr
 800dff0:	200013ac 	.word	0x200013ac
 800dff4:	20004fac 	.word	0x20004fac
 800dff8:	20004fb4 	.word	0x20004fb4
 800dffc:	20004fbc 	.word	0x20004fbc
 800e000:	20004fb8 	.word	0x20004fb8
 800e004:	20004fc8 	.word	0x20004fc8

0800e008 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e008:	b480      	push	{r7}
 800e00a:	b085      	sub	sp, #20
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e010:	4b28      	ldr	r3, [pc, #160]	; (800e0b4 <prvInsertBlockIntoFreeList+0xac>)
 800e012:	60fb      	str	r3, [r7, #12]
 800e014:	e002      	b.n	800e01c <prvInsertBlockIntoFreeList+0x14>
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	60fb      	str	r3, [r7, #12]
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	687a      	ldr	r2, [r7, #4]
 800e022:	429a      	cmp	r2, r3
 800e024:	d8f7      	bhi.n	800e016 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	685b      	ldr	r3, [r3, #4]
 800e02e:	68ba      	ldr	r2, [r7, #8]
 800e030:	4413      	add	r3, r2
 800e032:	687a      	ldr	r2, [r7, #4]
 800e034:	429a      	cmp	r2, r3
 800e036:	d108      	bne.n	800e04a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	685a      	ldr	r2, [r3, #4]
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	685b      	ldr	r3, [r3, #4]
 800e040:	441a      	add	r2, r3
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	685b      	ldr	r3, [r3, #4]
 800e052:	68ba      	ldr	r2, [r7, #8]
 800e054:	441a      	add	r2, r3
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	429a      	cmp	r2, r3
 800e05c:	d118      	bne.n	800e090 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	681a      	ldr	r2, [r3, #0]
 800e062:	4b15      	ldr	r3, [pc, #84]	; (800e0b8 <prvInsertBlockIntoFreeList+0xb0>)
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	429a      	cmp	r2, r3
 800e068:	d00d      	beq.n	800e086 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	685a      	ldr	r2, [r3, #4]
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	685b      	ldr	r3, [r3, #4]
 800e074:	441a      	add	r2, r3
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	681a      	ldr	r2, [r3, #0]
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	601a      	str	r2, [r3, #0]
 800e084:	e008      	b.n	800e098 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e086:	4b0c      	ldr	r3, [pc, #48]	; (800e0b8 <prvInsertBlockIntoFreeList+0xb0>)
 800e088:	681a      	ldr	r2, [r3, #0]
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	601a      	str	r2, [r3, #0]
 800e08e:	e003      	b.n	800e098 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	681a      	ldr	r2, [r3, #0]
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e098:	68fa      	ldr	r2, [r7, #12]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d002      	beq.n	800e0a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	687a      	ldr	r2, [r7, #4]
 800e0a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e0a6:	bf00      	nop
 800e0a8:	3714      	adds	r7, #20
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b0:	4770      	bx	lr
 800e0b2:	bf00      	nop
 800e0b4:	20004fac 	.word	0x20004fac
 800e0b8:	20004fb4 	.word	0x20004fb4

0800e0bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	4912      	ldr	r1, [pc, #72]	; (800e10c <MX_USB_DEVICE_Init+0x50>)
 800e0c4:	4812      	ldr	r0, [pc, #72]	; (800e110 <MX_USB_DEVICE_Init+0x54>)
 800e0c6:	f7fb fe17 	bl	8009cf8 <USBD_Init>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d001      	beq.n	800e0d4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e0d0:	f7f4 ff0a 	bl	8002ee8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e0d4:	490f      	ldr	r1, [pc, #60]	; (800e114 <MX_USB_DEVICE_Init+0x58>)
 800e0d6:	480e      	ldr	r0, [pc, #56]	; (800e110 <MX_USB_DEVICE_Init+0x54>)
 800e0d8:	f7fb fe3e 	bl	8009d58 <USBD_RegisterClass>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d001      	beq.n	800e0e6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e0e2:	f7f4 ff01 	bl	8002ee8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e0e6:	490c      	ldr	r1, [pc, #48]	; (800e118 <MX_USB_DEVICE_Init+0x5c>)
 800e0e8:	4809      	ldr	r0, [pc, #36]	; (800e110 <MX_USB_DEVICE_Init+0x54>)
 800e0ea:	f7fb fd2f 	bl	8009b4c <USBD_CDC_RegisterInterface>
 800e0ee:	4603      	mov	r3, r0
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d001      	beq.n	800e0f8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e0f4:	f7f4 fef8 	bl	8002ee8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e0f8:	4805      	ldr	r0, [pc, #20]	; (800e110 <MX_USB_DEVICE_Init+0x54>)
 800e0fa:	f7fb fe63 	bl	8009dc4 <USBD_Start>
 800e0fe:	4603      	mov	r3, r0
 800e100:	2b00      	cmp	r3, #0
 800e102:	d001      	beq.n	800e108 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e104:	f7f4 fef0 	bl	8002ee8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e108:	bf00      	nop
 800e10a:	bd80      	pop	{r7, pc}
 800e10c:	200000e4 	.word	0x200000e4
 800e110:	20004fcc 	.word	0x20004fcc
 800e114:	2000004c 	.word	0x2000004c
 800e118:	200000d0 	.word	0x200000d0

0800e11c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e120:	2200      	movs	r2, #0
 800e122:	4905      	ldr	r1, [pc, #20]	; (800e138 <CDC_Init_FS+0x1c>)
 800e124:	4805      	ldr	r0, [pc, #20]	; (800e13c <CDC_Init_FS+0x20>)
 800e126:	f7fb fd2b 	bl	8009b80 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e12a:	4905      	ldr	r1, [pc, #20]	; (800e140 <CDC_Init_FS+0x24>)
 800e12c:	4803      	ldr	r0, [pc, #12]	; (800e13c <CDC_Init_FS+0x20>)
 800e12e:	f7fb fd49 	bl	8009bc4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e132:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e134:	4618      	mov	r0, r3
 800e136:	bd80      	pop	{r7, pc}
 800e138:	20005aa8 	.word	0x20005aa8
 800e13c:	20004fcc 	.word	0x20004fcc
 800e140:	200052a8 	.word	0x200052a8

0800e144 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e144:	b480      	push	{r7}
 800e146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e148:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e14a:	4618      	mov	r0, r3
 800e14c:	46bd      	mov	sp, r7
 800e14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e152:	4770      	bx	lr

0800e154 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e154:	b480      	push	{r7}
 800e156:	b083      	sub	sp, #12
 800e158:	af00      	add	r7, sp, #0
 800e15a:	4603      	mov	r3, r0
 800e15c:	6039      	str	r1, [r7, #0]
 800e15e:	71fb      	strb	r3, [r7, #7]
 800e160:	4613      	mov	r3, r2
 800e162:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e164:	79fb      	ldrb	r3, [r7, #7]
 800e166:	2b23      	cmp	r3, #35	; 0x23
 800e168:	d84a      	bhi.n	800e200 <CDC_Control_FS+0xac>
 800e16a:	a201      	add	r2, pc, #4	; (adr r2, 800e170 <CDC_Control_FS+0x1c>)
 800e16c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e170:	0800e201 	.word	0x0800e201
 800e174:	0800e201 	.word	0x0800e201
 800e178:	0800e201 	.word	0x0800e201
 800e17c:	0800e201 	.word	0x0800e201
 800e180:	0800e201 	.word	0x0800e201
 800e184:	0800e201 	.word	0x0800e201
 800e188:	0800e201 	.word	0x0800e201
 800e18c:	0800e201 	.word	0x0800e201
 800e190:	0800e201 	.word	0x0800e201
 800e194:	0800e201 	.word	0x0800e201
 800e198:	0800e201 	.word	0x0800e201
 800e19c:	0800e201 	.word	0x0800e201
 800e1a0:	0800e201 	.word	0x0800e201
 800e1a4:	0800e201 	.word	0x0800e201
 800e1a8:	0800e201 	.word	0x0800e201
 800e1ac:	0800e201 	.word	0x0800e201
 800e1b0:	0800e201 	.word	0x0800e201
 800e1b4:	0800e201 	.word	0x0800e201
 800e1b8:	0800e201 	.word	0x0800e201
 800e1bc:	0800e201 	.word	0x0800e201
 800e1c0:	0800e201 	.word	0x0800e201
 800e1c4:	0800e201 	.word	0x0800e201
 800e1c8:	0800e201 	.word	0x0800e201
 800e1cc:	0800e201 	.word	0x0800e201
 800e1d0:	0800e201 	.word	0x0800e201
 800e1d4:	0800e201 	.word	0x0800e201
 800e1d8:	0800e201 	.word	0x0800e201
 800e1dc:	0800e201 	.word	0x0800e201
 800e1e0:	0800e201 	.word	0x0800e201
 800e1e4:	0800e201 	.word	0x0800e201
 800e1e8:	0800e201 	.word	0x0800e201
 800e1ec:	0800e201 	.word	0x0800e201
 800e1f0:	0800e201 	.word	0x0800e201
 800e1f4:	0800e201 	.word	0x0800e201
 800e1f8:	0800e201 	.word	0x0800e201
 800e1fc:	0800e201 	.word	0x0800e201
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e200:	bf00      	nop
  }

  return (USBD_OK);
 800e202:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e204:	4618      	mov	r0, r3
 800e206:	370c      	adds	r7, #12
 800e208:	46bd      	mov	sp, r7
 800e20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20e:	4770      	bx	lr

0800e210 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e210:	b580      	push	{r7, lr}
 800e212:	b082      	sub	sp, #8
 800e214:	af00      	add	r7, sp, #0
 800e216:	6078      	str	r0, [r7, #4]
 800e218:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e21a:	6879      	ldr	r1, [r7, #4]
 800e21c:	4805      	ldr	r0, [pc, #20]	; (800e234 <CDC_Receive_FS+0x24>)
 800e21e:	f7fb fcd1 	bl	8009bc4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e222:	4804      	ldr	r0, [pc, #16]	; (800e234 <CDC_Receive_FS+0x24>)
 800e224:	f7fb fd32 	bl	8009c8c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e228:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e22a:	4618      	mov	r0, r3
 800e22c:	3708      	adds	r7, #8
 800e22e:	46bd      	mov	sp, r7
 800e230:	bd80      	pop	{r7, pc}
 800e232:	bf00      	nop
 800e234:	20004fcc 	.word	0x20004fcc

0800e238 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b084      	sub	sp, #16
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
 800e240:	460b      	mov	r3, r1
 800e242:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e244:	2300      	movs	r3, #0
 800e246:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e248:	4b0d      	ldr	r3, [pc, #52]	; (800e280 <CDC_Transmit_FS+0x48>)
 800e24a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e24e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e250:	68bb      	ldr	r3, [r7, #8]
 800e252:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e256:	2b00      	cmp	r3, #0
 800e258:	d001      	beq.n	800e25e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e25a:	2301      	movs	r3, #1
 800e25c:	e00b      	b.n	800e276 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e25e:	887b      	ldrh	r3, [r7, #2]
 800e260:	461a      	mov	r2, r3
 800e262:	6879      	ldr	r1, [r7, #4]
 800e264:	4806      	ldr	r0, [pc, #24]	; (800e280 <CDC_Transmit_FS+0x48>)
 800e266:	f7fb fc8b 	bl	8009b80 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e26a:	4805      	ldr	r0, [pc, #20]	; (800e280 <CDC_Transmit_FS+0x48>)
 800e26c:	f7fb fcc8 	bl	8009c00 <USBD_CDC_TransmitPacket>
 800e270:	4603      	mov	r3, r0
 800e272:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e274:	7bfb      	ldrb	r3, [r7, #15]
}
 800e276:	4618      	mov	r0, r3
 800e278:	3710      	adds	r7, #16
 800e27a:	46bd      	mov	sp, r7
 800e27c:	bd80      	pop	{r7, pc}
 800e27e:	bf00      	nop
 800e280:	20004fcc 	.word	0x20004fcc

0800e284 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e284:	b480      	push	{r7}
 800e286:	b087      	sub	sp, #28
 800e288:	af00      	add	r7, sp, #0
 800e28a:	60f8      	str	r0, [r7, #12]
 800e28c:	60b9      	str	r1, [r7, #8]
 800e28e:	4613      	mov	r3, r2
 800e290:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e292:	2300      	movs	r3, #0
 800e294:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e296:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e29a:	4618      	mov	r0, r3
 800e29c:	371c      	adds	r7, #28
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a4:	4770      	bx	lr
	...

0800e2a8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2a8:	b480      	push	{r7}
 800e2aa:	b083      	sub	sp, #12
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	4603      	mov	r3, r0
 800e2b0:	6039      	str	r1, [r7, #0]
 800e2b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e2b4:	683b      	ldr	r3, [r7, #0]
 800e2b6:	2212      	movs	r2, #18
 800e2b8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e2ba:	4b03      	ldr	r3, [pc, #12]	; (800e2c8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e2bc:	4618      	mov	r0, r3
 800e2be:	370c      	adds	r7, #12
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c6:	4770      	bx	lr
 800e2c8:	20000100 	.word	0x20000100

0800e2cc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2cc:	b480      	push	{r7}
 800e2ce:	b083      	sub	sp, #12
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	6039      	str	r1, [r7, #0]
 800e2d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e2d8:	683b      	ldr	r3, [r7, #0]
 800e2da:	2204      	movs	r2, #4
 800e2dc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e2de:	4b03      	ldr	r3, [pc, #12]	; (800e2ec <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e2e0:	4618      	mov	r0, r3
 800e2e2:	370c      	adds	r7, #12
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ea:	4770      	bx	lr
 800e2ec:	20000114 	.word	0x20000114

0800e2f0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b082      	sub	sp, #8
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	4603      	mov	r3, r0
 800e2f8:	6039      	str	r1, [r7, #0]
 800e2fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e2fc:	79fb      	ldrb	r3, [r7, #7]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d105      	bne.n	800e30e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e302:	683a      	ldr	r2, [r7, #0]
 800e304:	4907      	ldr	r1, [pc, #28]	; (800e324 <USBD_FS_ProductStrDescriptor+0x34>)
 800e306:	4808      	ldr	r0, [pc, #32]	; (800e328 <USBD_FS_ProductStrDescriptor+0x38>)
 800e308:	f7fc ff08 	bl	800b11c <USBD_GetString>
 800e30c:	e004      	b.n	800e318 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e30e:	683a      	ldr	r2, [r7, #0]
 800e310:	4904      	ldr	r1, [pc, #16]	; (800e324 <USBD_FS_ProductStrDescriptor+0x34>)
 800e312:	4805      	ldr	r0, [pc, #20]	; (800e328 <USBD_FS_ProductStrDescriptor+0x38>)
 800e314:	f7fc ff02 	bl	800b11c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e318:	4b02      	ldr	r3, [pc, #8]	; (800e324 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e31a:	4618      	mov	r0, r3
 800e31c:	3708      	adds	r7, #8
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}
 800e322:	bf00      	nop
 800e324:	200062a8 	.word	0x200062a8
 800e328:	08012780 	.word	0x08012780

0800e32c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e32c:	b580      	push	{r7, lr}
 800e32e:	b082      	sub	sp, #8
 800e330:	af00      	add	r7, sp, #0
 800e332:	4603      	mov	r3, r0
 800e334:	6039      	str	r1, [r7, #0]
 800e336:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e338:	683a      	ldr	r2, [r7, #0]
 800e33a:	4904      	ldr	r1, [pc, #16]	; (800e34c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e33c:	4804      	ldr	r0, [pc, #16]	; (800e350 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e33e:	f7fc feed 	bl	800b11c <USBD_GetString>
  return USBD_StrDesc;
 800e342:	4b02      	ldr	r3, [pc, #8]	; (800e34c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e344:	4618      	mov	r0, r3
 800e346:	3708      	adds	r7, #8
 800e348:	46bd      	mov	sp, r7
 800e34a:	bd80      	pop	{r7, pc}
 800e34c:	200062a8 	.word	0x200062a8
 800e350:	08012798 	.word	0x08012798

0800e354 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b082      	sub	sp, #8
 800e358:	af00      	add	r7, sp, #0
 800e35a:	4603      	mov	r3, r0
 800e35c:	6039      	str	r1, [r7, #0]
 800e35e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e360:	683b      	ldr	r3, [r7, #0]
 800e362:	221a      	movs	r2, #26
 800e364:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e366:	f000 f843 	bl	800e3f0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e36a:	4b02      	ldr	r3, [pc, #8]	; (800e374 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e36c:	4618      	mov	r0, r3
 800e36e:	3708      	adds	r7, #8
 800e370:	46bd      	mov	sp, r7
 800e372:	bd80      	pop	{r7, pc}
 800e374:	20000118 	.word	0x20000118

0800e378 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e378:	b580      	push	{r7, lr}
 800e37a:	b082      	sub	sp, #8
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	4603      	mov	r3, r0
 800e380:	6039      	str	r1, [r7, #0]
 800e382:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e384:	79fb      	ldrb	r3, [r7, #7]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d105      	bne.n	800e396 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e38a:	683a      	ldr	r2, [r7, #0]
 800e38c:	4907      	ldr	r1, [pc, #28]	; (800e3ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800e38e:	4808      	ldr	r0, [pc, #32]	; (800e3b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e390:	f7fc fec4 	bl	800b11c <USBD_GetString>
 800e394:	e004      	b.n	800e3a0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e396:	683a      	ldr	r2, [r7, #0]
 800e398:	4904      	ldr	r1, [pc, #16]	; (800e3ac <USBD_FS_ConfigStrDescriptor+0x34>)
 800e39a:	4805      	ldr	r0, [pc, #20]	; (800e3b0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e39c:	f7fc febe 	bl	800b11c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e3a0:	4b02      	ldr	r3, [pc, #8]	; (800e3ac <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	3708      	adds	r7, #8
 800e3a6:	46bd      	mov	sp, r7
 800e3a8:	bd80      	pop	{r7, pc}
 800e3aa:	bf00      	nop
 800e3ac:	200062a8 	.word	0x200062a8
 800e3b0:	080127ac 	.word	0x080127ac

0800e3b4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b082      	sub	sp, #8
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	4603      	mov	r3, r0
 800e3bc:	6039      	str	r1, [r7, #0]
 800e3be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e3c0:	79fb      	ldrb	r3, [r7, #7]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d105      	bne.n	800e3d2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e3c6:	683a      	ldr	r2, [r7, #0]
 800e3c8:	4907      	ldr	r1, [pc, #28]	; (800e3e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e3ca:	4808      	ldr	r0, [pc, #32]	; (800e3ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e3cc:	f7fc fea6 	bl	800b11c <USBD_GetString>
 800e3d0:	e004      	b.n	800e3dc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e3d2:	683a      	ldr	r2, [r7, #0]
 800e3d4:	4904      	ldr	r1, [pc, #16]	; (800e3e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e3d6:	4805      	ldr	r0, [pc, #20]	; (800e3ec <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e3d8:	f7fc fea0 	bl	800b11c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e3dc:	4b02      	ldr	r3, [pc, #8]	; (800e3e8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e3de:	4618      	mov	r0, r3
 800e3e0:	3708      	adds	r7, #8
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bd80      	pop	{r7, pc}
 800e3e6:	bf00      	nop
 800e3e8:	200062a8 	.word	0x200062a8
 800e3ec:	080127b8 	.word	0x080127b8

0800e3f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b084      	sub	sp, #16
 800e3f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e3f6:	4b0f      	ldr	r3, [pc, #60]	; (800e434 <Get_SerialNum+0x44>)
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e3fc:	4b0e      	ldr	r3, [pc, #56]	; (800e438 <Get_SerialNum+0x48>)
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e402:	4b0e      	ldr	r3, [pc, #56]	; (800e43c <Get_SerialNum+0x4c>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e408:	68fa      	ldr	r2, [r7, #12]
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	4413      	add	r3, r2
 800e40e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d009      	beq.n	800e42a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e416:	2208      	movs	r2, #8
 800e418:	4909      	ldr	r1, [pc, #36]	; (800e440 <Get_SerialNum+0x50>)
 800e41a:	68f8      	ldr	r0, [r7, #12]
 800e41c:	f000 f814 	bl	800e448 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e420:	2204      	movs	r2, #4
 800e422:	4908      	ldr	r1, [pc, #32]	; (800e444 <Get_SerialNum+0x54>)
 800e424:	68b8      	ldr	r0, [r7, #8]
 800e426:	f000 f80f 	bl	800e448 <IntToUnicode>
  }
}
 800e42a:	bf00      	nop
 800e42c:	3710      	adds	r7, #16
 800e42e:	46bd      	mov	sp, r7
 800e430:	bd80      	pop	{r7, pc}
 800e432:	bf00      	nop
 800e434:	1fff7a10 	.word	0x1fff7a10
 800e438:	1fff7a14 	.word	0x1fff7a14
 800e43c:	1fff7a18 	.word	0x1fff7a18
 800e440:	2000011a 	.word	0x2000011a
 800e444:	2000012a 	.word	0x2000012a

0800e448 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e448:	b480      	push	{r7}
 800e44a:	b087      	sub	sp, #28
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	60f8      	str	r0, [r7, #12]
 800e450:	60b9      	str	r1, [r7, #8]
 800e452:	4613      	mov	r3, r2
 800e454:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e456:	2300      	movs	r3, #0
 800e458:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e45a:	2300      	movs	r3, #0
 800e45c:	75fb      	strb	r3, [r7, #23]
 800e45e:	e027      	b.n	800e4b0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	0f1b      	lsrs	r3, r3, #28
 800e464:	2b09      	cmp	r3, #9
 800e466:	d80b      	bhi.n	800e480 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	0f1b      	lsrs	r3, r3, #28
 800e46c:	b2da      	uxtb	r2, r3
 800e46e:	7dfb      	ldrb	r3, [r7, #23]
 800e470:	005b      	lsls	r3, r3, #1
 800e472:	4619      	mov	r1, r3
 800e474:	68bb      	ldr	r3, [r7, #8]
 800e476:	440b      	add	r3, r1
 800e478:	3230      	adds	r2, #48	; 0x30
 800e47a:	b2d2      	uxtb	r2, r2
 800e47c:	701a      	strb	r2, [r3, #0]
 800e47e:	e00a      	b.n	800e496 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	0f1b      	lsrs	r3, r3, #28
 800e484:	b2da      	uxtb	r2, r3
 800e486:	7dfb      	ldrb	r3, [r7, #23]
 800e488:	005b      	lsls	r3, r3, #1
 800e48a:	4619      	mov	r1, r3
 800e48c:	68bb      	ldr	r3, [r7, #8]
 800e48e:	440b      	add	r3, r1
 800e490:	3237      	adds	r2, #55	; 0x37
 800e492:	b2d2      	uxtb	r2, r2
 800e494:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	011b      	lsls	r3, r3, #4
 800e49a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e49c:	7dfb      	ldrb	r3, [r7, #23]
 800e49e:	005b      	lsls	r3, r3, #1
 800e4a0:	3301      	adds	r3, #1
 800e4a2:	68ba      	ldr	r2, [r7, #8]
 800e4a4:	4413      	add	r3, r2
 800e4a6:	2200      	movs	r2, #0
 800e4a8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e4aa:	7dfb      	ldrb	r3, [r7, #23]
 800e4ac:	3301      	adds	r3, #1
 800e4ae:	75fb      	strb	r3, [r7, #23]
 800e4b0:	7dfa      	ldrb	r2, [r7, #23]
 800e4b2:	79fb      	ldrb	r3, [r7, #7]
 800e4b4:	429a      	cmp	r2, r3
 800e4b6:	d3d3      	bcc.n	800e460 <IntToUnicode+0x18>
  }
}
 800e4b8:	bf00      	nop
 800e4ba:	bf00      	nop
 800e4bc:	371c      	adds	r7, #28
 800e4be:	46bd      	mov	sp, r7
 800e4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4c4:	4770      	bx	lr
	...

0800e4c8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b08a      	sub	sp, #40	; 0x28
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e4d0:	f107 0314 	add.w	r3, r7, #20
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	601a      	str	r2, [r3, #0]
 800e4d8:	605a      	str	r2, [r3, #4]
 800e4da:	609a      	str	r2, [r3, #8]
 800e4dc:	60da      	str	r2, [r3, #12]
 800e4de:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e4e8:	d13a      	bne.n	800e560 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	613b      	str	r3, [r7, #16]
 800e4ee:	4b1e      	ldr	r3, [pc, #120]	; (800e568 <HAL_PCD_MspInit+0xa0>)
 800e4f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4f2:	4a1d      	ldr	r2, [pc, #116]	; (800e568 <HAL_PCD_MspInit+0xa0>)
 800e4f4:	f043 0301 	orr.w	r3, r3, #1
 800e4f8:	6313      	str	r3, [r2, #48]	; 0x30
 800e4fa:	4b1b      	ldr	r3, [pc, #108]	; (800e568 <HAL_PCD_MspInit+0xa0>)
 800e4fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4fe:	f003 0301 	and.w	r3, r3, #1
 800e502:	613b      	str	r3, [r7, #16]
 800e504:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e506:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e50a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e50c:	2302      	movs	r3, #2
 800e50e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e510:	2300      	movs	r3, #0
 800e512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e514:	2303      	movs	r3, #3
 800e516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e518:	230a      	movs	r3, #10
 800e51a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e51c:	f107 0314 	add.w	r3, r7, #20
 800e520:	4619      	mov	r1, r3
 800e522:	4812      	ldr	r0, [pc, #72]	; (800e56c <HAL_PCD_MspInit+0xa4>)
 800e524:	f7f5 fe32 	bl	800418c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e528:	4b0f      	ldr	r3, [pc, #60]	; (800e568 <HAL_PCD_MspInit+0xa0>)
 800e52a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e52c:	4a0e      	ldr	r2, [pc, #56]	; (800e568 <HAL_PCD_MspInit+0xa0>)
 800e52e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e532:	6353      	str	r3, [r2, #52]	; 0x34
 800e534:	2300      	movs	r3, #0
 800e536:	60fb      	str	r3, [r7, #12]
 800e538:	4b0b      	ldr	r3, [pc, #44]	; (800e568 <HAL_PCD_MspInit+0xa0>)
 800e53a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e53c:	4a0a      	ldr	r2, [pc, #40]	; (800e568 <HAL_PCD_MspInit+0xa0>)
 800e53e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e542:	6453      	str	r3, [r2, #68]	; 0x44
 800e544:	4b08      	ldr	r3, [pc, #32]	; (800e568 <HAL_PCD_MspInit+0xa0>)
 800e546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e548:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e54c:	60fb      	str	r3, [r7, #12]
 800e54e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e550:	2200      	movs	r2, #0
 800e552:	2105      	movs	r1, #5
 800e554:	2043      	movs	r0, #67	; 0x43
 800e556:	f7f5 fdd4 	bl	8004102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e55a:	2043      	movs	r0, #67	; 0x43
 800e55c:	f7f5 fded 	bl	800413a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e560:	bf00      	nop
 800e562:	3728      	adds	r7, #40	; 0x28
 800e564:	46bd      	mov	sp, r7
 800e566:	bd80      	pop	{r7, pc}
 800e568:	40023800 	.word	0x40023800
 800e56c:	40020000 	.word	0x40020000

0800e570 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b082      	sub	sp, #8
 800e574:	af00      	add	r7, sp, #0
 800e576:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e584:	4619      	mov	r1, r3
 800e586:	4610      	mov	r0, r2
 800e588:	f7fb fc69 	bl	8009e5e <USBD_LL_SetupStage>
}
 800e58c:	bf00      	nop
 800e58e:	3708      	adds	r7, #8
 800e590:	46bd      	mov	sp, r7
 800e592:	bd80      	pop	{r7, pc}

0800e594 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b082      	sub	sp, #8
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
 800e59c:	460b      	mov	r3, r1
 800e59e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e5a6:	78fa      	ldrb	r2, [r7, #3]
 800e5a8:	6879      	ldr	r1, [r7, #4]
 800e5aa:	4613      	mov	r3, r2
 800e5ac:	00db      	lsls	r3, r3, #3
 800e5ae:	4413      	add	r3, r2
 800e5b0:	009b      	lsls	r3, r3, #2
 800e5b2:	440b      	add	r3, r1
 800e5b4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e5b8:	681a      	ldr	r2, [r3, #0]
 800e5ba:	78fb      	ldrb	r3, [r7, #3]
 800e5bc:	4619      	mov	r1, r3
 800e5be:	f7fb fca3 	bl	8009f08 <USBD_LL_DataOutStage>
}
 800e5c2:	bf00      	nop
 800e5c4:	3708      	adds	r7, #8
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}

0800e5ca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5ca:	b580      	push	{r7, lr}
 800e5cc:	b082      	sub	sp, #8
 800e5ce:	af00      	add	r7, sp, #0
 800e5d0:	6078      	str	r0, [r7, #4]
 800e5d2:	460b      	mov	r3, r1
 800e5d4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e5dc:	78fa      	ldrb	r2, [r7, #3]
 800e5de:	6879      	ldr	r1, [r7, #4]
 800e5e0:	4613      	mov	r3, r2
 800e5e2:	00db      	lsls	r3, r3, #3
 800e5e4:	4413      	add	r3, r2
 800e5e6:	009b      	lsls	r3, r3, #2
 800e5e8:	440b      	add	r3, r1
 800e5ea:	334c      	adds	r3, #76	; 0x4c
 800e5ec:	681a      	ldr	r2, [r3, #0]
 800e5ee:	78fb      	ldrb	r3, [r7, #3]
 800e5f0:	4619      	mov	r1, r3
 800e5f2:	f7fb fd3c 	bl	800a06e <USBD_LL_DataInStage>
}
 800e5f6:	bf00      	nop
 800e5f8:	3708      	adds	r7, #8
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	bd80      	pop	{r7, pc}

0800e5fe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5fe:	b580      	push	{r7, lr}
 800e600:	b082      	sub	sp, #8
 800e602:	af00      	add	r7, sp, #0
 800e604:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e60c:	4618      	mov	r0, r3
 800e60e:	f7fb fe70 	bl	800a2f2 <USBD_LL_SOF>
}
 800e612:	bf00      	nop
 800e614:	3708      	adds	r7, #8
 800e616:	46bd      	mov	sp, r7
 800e618:	bd80      	pop	{r7, pc}

0800e61a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e61a:	b580      	push	{r7, lr}
 800e61c:	b084      	sub	sp, #16
 800e61e:	af00      	add	r7, sp, #0
 800e620:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e622:	2301      	movs	r3, #1
 800e624:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	68db      	ldr	r3, [r3, #12]
 800e62a:	2b02      	cmp	r3, #2
 800e62c:	d001      	beq.n	800e632 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e62e:	f7f4 fc5b 	bl	8002ee8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e638:	7bfa      	ldrb	r2, [r7, #15]
 800e63a:	4611      	mov	r1, r2
 800e63c:	4618      	mov	r0, r3
 800e63e:	f7fb fe1a 	bl	800a276 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e648:	4618      	mov	r0, r3
 800e64a:	f7fb fdc2 	bl	800a1d2 <USBD_LL_Reset>
}
 800e64e:	bf00      	nop
 800e650:	3710      	adds	r7, #16
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}
	...

0800e658 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b082      	sub	sp, #8
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e666:	4618      	mov	r0, r3
 800e668:	f7fb fe15 	bl	800a296 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	687a      	ldr	r2, [r7, #4]
 800e678:	6812      	ldr	r2, [r2, #0]
 800e67a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e67e:	f043 0301 	orr.w	r3, r3, #1
 800e682:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	6a1b      	ldr	r3, [r3, #32]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d005      	beq.n	800e698 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e68c:	4b04      	ldr	r3, [pc, #16]	; (800e6a0 <HAL_PCD_SuspendCallback+0x48>)
 800e68e:	691b      	ldr	r3, [r3, #16]
 800e690:	4a03      	ldr	r2, [pc, #12]	; (800e6a0 <HAL_PCD_SuspendCallback+0x48>)
 800e692:	f043 0306 	orr.w	r3, r3, #6
 800e696:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e698:	bf00      	nop
 800e69a:	3708      	adds	r7, #8
 800e69c:	46bd      	mov	sp, r7
 800e69e:	bd80      	pop	{r7, pc}
 800e6a0:	e000ed00 	.word	0xe000ed00

0800e6a4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b082      	sub	sp, #8
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	f7fb fe05 	bl	800a2c2 <USBD_LL_Resume>
}
 800e6b8:	bf00      	nop
 800e6ba:	3708      	adds	r7, #8
 800e6bc:	46bd      	mov	sp, r7
 800e6be:	bd80      	pop	{r7, pc}

0800e6c0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6c0:	b580      	push	{r7, lr}
 800e6c2:	b082      	sub	sp, #8
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	6078      	str	r0, [r7, #4]
 800e6c8:	460b      	mov	r3, r1
 800e6ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e6d2:	78fa      	ldrb	r2, [r7, #3]
 800e6d4:	4611      	mov	r1, r2
 800e6d6:	4618      	mov	r0, r3
 800e6d8:	f7fb fe5d 	bl	800a396 <USBD_LL_IsoOUTIncomplete>
}
 800e6dc:	bf00      	nop
 800e6de:	3708      	adds	r7, #8
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	bd80      	pop	{r7, pc}

0800e6e4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b082      	sub	sp, #8
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	6078      	str	r0, [r7, #4]
 800e6ec:	460b      	mov	r3, r1
 800e6ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e6f6:	78fa      	ldrb	r2, [r7, #3]
 800e6f8:	4611      	mov	r1, r2
 800e6fa:	4618      	mov	r0, r3
 800e6fc:	f7fb fe19 	bl	800a332 <USBD_LL_IsoINIncomplete>
}
 800e700:	bf00      	nop
 800e702:	3708      	adds	r7, #8
 800e704:	46bd      	mov	sp, r7
 800e706:	bd80      	pop	{r7, pc}

0800e708 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b082      	sub	sp, #8
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e716:	4618      	mov	r0, r3
 800e718:	f7fb fe6f 	bl	800a3fa <USBD_LL_DevConnected>
}
 800e71c:	bf00      	nop
 800e71e:	3708      	adds	r7, #8
 800e720:	46bd      	mov	sp, r7
 800e722:	bd80      	pop	{r7, pc}

0800e724 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b082      	sub	sp, #8
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e732:	4618      	mov	r0, r3
 800e734:	f7fb fe6c 	bl	800a410 <USBD_LL_DevDisconnected>
}
 800e738:	bf00      	nop
 800e73a:	3708      	adds	r7, #8
 800e73c:	46bd      	mov	sp, r7
 800e73e:	bd80      	pop	{r7, pc}

0800e740 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e740:	b580      	push	{r7, lr}
 800e742:	b082      	sub	sp, #8
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	781b      	ldrb	r3, [r3, #0]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d13c      	bne.n	800e7ca <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e750:	4a20      	ldr	r2, [pc, #128]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	4a1e      	ldr	r2, [pc, #120]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e75c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e760:	4b1c      	ldr	r3, [pc, #112]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e762:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e766:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e768:	4b1a      	ldr	r3, [pc, #104]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e76a:	2204      	movs	r2, #4
 800e76c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e76e:	4b19      	ldr	r3, [pc, #100]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e770:	2202      	movs	r2, #2
 800e772:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e774:	4b17      	ldr	r3, [pc, #92]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e776:	2200      	movs	r2, #0
 800e778:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e77a:	4b16      	ldr	r3, [pc, #88]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e77c:	2202      	movs	r2, #2
 800e77e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e780:	4b14      	ldr	r3, [pc, #80]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e782:	2200      	movs	r2, #0
 800e784:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e786:	4b13      	ldr	r3, [pc, #76]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e788:	2200      	movs	r2, #0
 800e78a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e78c:	4b11      	ldr	r3, [pc, #68]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e78e:	2200      	movs	r2, #0
 800e790:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e792:	4b10      	ldr	r3, [pc, #64]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e794:	2200      	movs	r2, #0
 800e796:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e798:	4b0e      	ldr	r3, [pc, #56]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e79a:	2200      	movs	r2, #0
 800e79c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e79e:	480d      	ldr	r0, [pc, #52]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e7a0:	f7f5 feaa 	bl	80044f8 <HAL_PCD_Init>
 800e7a4:	4603      	mov	r3, r0
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d001      	beq.n	800e7ae <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e7aa:	f7f4 fb9d 	bl	8002ee8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e7ae:	2180      	movs	r1, #128	; 0x80
 800e7b0:	4808      	ldr	r0, [pc, #32]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e7b2:	f7f7 f902 	bl	80059ba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e7b6:	2240      	movs	r2, #64	; 0x40
 800e7b8:	2100      	movs	r1, #0
 800e7ba:	4806      	ldr	r0, [pc, #24]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e7bc:	f7f7 f8b6 	bl	800592c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e7c0:	2280      	movs	r2, #128	; 0x80
 800e7c2:	2101      	movs	r1, #1
 800e7c4:	4803      	ldr	r0, [pc, #12]	; (800e7d4 <USBD_LL_Init+0x94>)
 800e7c6:	f7f7 f8b1 	bl	800592c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e7ca:	2300      	movs	r3, #0
}
 800e7cc:	4618      	mov	r0, r3
 800e7ce:	3708      	adds	r7, #8
 800e7d0:	46bd      	mov	sp, r7
 800e7d2:	bd80      	pop	{r7, pc}
 800e7d4:	200064a8 	.word	0x200064a8

0800e7d8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e7d8:	b580      	push	{r7, lr}
 800e7da:	b084      	sub	sp, #16
 800e7dc:	af00      	add	r7, sp, #0
 800e7de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	f7f5 ff9f 	bl	8004732 <HAL_PCD_Start>
 800e7f4:	4603      	mov	r3, r0
 800e7f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7f8:	7bfb      	ldrb	r3, [r7, #15]
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	f000 f942 	bl	800ea84 <USBD_Get_USB_Status>
 800e800:	4603      	mov	r3, r0
 800e802:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e804:	7bbb      	ldrb	r3, [r7, #14]
}
 800e806:	4618      	mov	r0, r3
 800e808:	3710      	adds	r7, #16
 800e80a:	46bd      	mov	sp, r7
 800e80c:	bd80      	pop	{r7, pc}

0800e80e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e80e:	b580      	push	{r7, lr}
 800e810:	b084      	sub	sp, #16
 800e812:	af00      	add	r7, sp, #0
 800e814:	6078      	str	r0, [r7, #4]
 800e816:	4608      	mov	r0, r1
 800e818:	4611      	mov	r1, r2
 800e81a:	461a      	mov	r2, r3
 800e81c:	4603      	mov	r3, r0
 800e81e:	70fb      	strb	r3, [r7, #3]
 800e820:	460b      	mov	r3, r1
 800e822:	70bb      	strb	r3, [r7, #2]
 800e824:	4613      	mov	r3, r2
 800e826:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e828:	2300      	movs	r3, #0
 800e82a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e82c:	2300      	movs	r3, #0
 800e82e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e836:	78bb      	ldrb	r3, [r7, #2]
 800e838:	883a      	ldrh	r2, [r7, #0]
 800e83a:	78f9      	ldrb	r1, [r7, #3]
 800e83c:	f7f6 fc70 	bl	8005120 <HAL_PCD_EP_Open>
 800e840:	4603      	mov	r3, r0
 800e842:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e844:	7bfb      	ldrb	r3, [r7, #15]
 800e846:	4618      	mov	r0, r3
 800e848:	f000 f91c 	bl	800ea84 <USBD_Get_USB_Status>
 800e84c:	4603      	mov	r3, r0
 800e84e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e850:	7bbb      	ldrb	r3, [r7, #14]
}
 800e852:	4618      	mov	r0, r3
 800e854:	3710      	adds	r7, #16
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}

0800e85a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e85a:	b580      	push	{r7, lr}
 800e85c:	b084      	sub	sp, #16
 800e85e:	af00      	add	r7, sp, #0
 800e860:	6078      	str	r0, [r7, #4]
 800e862:	460b      	mov	r3, r1
 800e864:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e866:	2300      	movs	r3, #0
 800e868:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e86a:	2300      	movs	r3, #0
 800e86c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e874:	78fa      	ldrb	r2, [r7, #3]
 800e876:	4611      	mov	r1, r2
 800e878:	4618      	mov	r0, r3
 800e87a:	f7f6 fcb9 	bl	80051f0 <HAL_PCD_EP_Close>
 800e87e:	4603      	mov	r3, r0
 800e880:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e882:	7bfb      	ldrb	r3, [r7, #15]
 800e884:	4618      	mov	r0, r3
 800e886:	f000 f8fd 	bl	800ea84 <USBD_Get_USB_Status>
 800e88a:	4603      	mov	r3, r0
 800e88c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e88e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e890:	4618      	mov	r0, r3
 800e892:	3710      	adds	r7, #16
 800e894:	46bd      	mov	sp, r7
 800e896:	bd80      	pop	{r7, pc}

0800e898 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e898:	b580      	push	{r7, lr}
 800e89a:	b084      	sub	sp, #16
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
 800e8a0:	460b      	mov	r3, r1
 800e8a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e8b2:	78fa      	ldrb	r2, [r7, #3]
 800e8b4:	4611      	mov	r1, r2
 800e8b6:	4618      	mov	r0, r3
 800e8b8:	f7f6 fd91 	bl	80053de <HAL_PCD_EP_SetStall>
 800e8bc:	4603      	mov	r3, r0
 800e8be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8c0:	7bfb      	ldrb	r3, [r7, #15]
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	f000 f8de 	bl	800ea84 <USBD_Get_USB_Status>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e8cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	3710      	adds	r7, #16
 800e8d2:	46bd      	mov	sp, r7
 800e8d4:	bd80      	pop	{r7, pc}

0800e8d6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e8d6:	b580      	push	{r7, lr}
 800e8d8:	b084      	sub	sp, #16
 800e8da:	af00      	add	r7, sp, #0
 800e8dc:	6078      	str	r0, [r7, #4]
 800e8de:	460b      	mov	r3, r1
 800e8e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e8f0:	78fa      	ldrb	r2, [r7, #3]
 800e8f2:	4611      	mov	r1, r2
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	f7f6 fdd6 	bl	80054a6 <HAL_PCD_EP_ClrStall>
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8fe:	7bfb      	ldrb	r3, [r7, #15]
 800e900:	4618      	mov	r0, r3
 800e902:	f000 f8bf 	bl	800ea84 <USBD_Get_USB_Status>
 800e906:	4603      	mov	r3, r0
 800e908:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e90a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e90c:	4618      	mov	r0, r3
 800e90e:	3710      	adds	r7, #16
 800e910:	46bd      	mov	sp, r7
 800e912:	bd80      	pop	{r7, pc}

0800e914 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e914:	b480      	push	{r7}
 800e916:	b085      	sub	sp, #20
 800e918:	af00      	add	r7, sp, #0
 800e91a:	6078      	str	r0, [r7, #4]
 800e91c:	460b      	mov	r3, r1
 800e91e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e926:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e928:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	da0b      	bge.n	800e948 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e930:	78fb      	ldrb	r3, [r7, #3]
 800e932:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e936:	68f9      	ldr	r1, [r7, #12]
 800e938:	4613      	mov	r3, r2
 800e93a:	00db      	lsls	r3, r3, #3
 800e93c:	4413      	add	r3, r2
 800e93e:	009b      	lsls	r3, r3, #2
 800e940:	440b      	add	r3, r1
 800e942:	333e      	adds	r3, #62	; 0x3e
 800e944:	781b      	ldrb	r3, [r3, #0]
 800e946:	e00b      	b.n	800e960 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e948:	78fb      	ldrb	r3, [r7, #3]
 800e94a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e94e:	68f9      	ldr	r1, [r7, #12]
 800e950:	4613      	mov	r3, r2
 800e952:	00db      	lsls	r3, r3, #3
 800e954:	4413      	add	r3, r2
 800e956:	009b      	lsls	r3, r3, #2
 800e958:	440b      	add	r3, r1
 800e95a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e95e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e960:	4618      	mov	r0, r3
 800e962:	3714      	adds	r7, #20
 800e964:	46bd      	mov	sp, r7
 800e966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96a:	4770      	bx	lr

0800e96c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e96c:	b580      	push	{r7, lr}
 800e96e:	b084      	sub	sp, #16
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]
 800e974:	460b      	mov	r3, r1
 800e976:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e978:	2300      	movs	r3, #0
 800e97a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e97c:	2300      	movs	r3, #0
 800e97e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e986:	78fa      	ldrb	r2, [r7, #3]
 800e988:	4611      	mov	r1, r2
 800e98a:	4618      	mov	r0, r3
 800e98c:	f7f6 fba3 	bl	80050d6 <HAL_PCD_SetAddress>
 800e990:	4603      	mov	r3, r0
 800e992:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e994:	7bfb      	ldrb	r3, [r7, #15]
 800e996:	4618      	mov	r0, r3
 800e998:	f000 f874 	bl	800ea84 <USBD_Get_USB_Status>
 800e99c:	4603      	mov	r3, r0
 800e99e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e9a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e9a2:	4618      	mov	r0, r3
 800e9a4:	3710      	adds	r7, #16
 800e9a6:	46bd      	mov	sp, r7
 800e9a8:	bd80      	pop	{r7, pc}

0800e9aa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e9aa:	b580      	push	{r7, lr}
 800e9ac:	b086      	sub	sp, #24
 800e9ae:	af00      	add	r7, sp, #0
 800e9b0:	60f8      	str	r0, [r7, #12]
 800e9b2:	607a      	str	r2, [r7, #4]
 800e9b4:	603b      	str	r3, [r7, #0]
 800e9b6:	460b      	mov	r3, r1
 800e9b8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9ba:	2300      	movs	r3, #0
 800e9bc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9be:	2300      	movs	r3, #0
 800e9c0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e9c8:	7af9      	ldrb	r1, [r7, #11]
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	687a      	ldr	r2, [r7, #4]
 800e9ce:	f7f6 fcbc 	bl	800534a <HAL_PCD_EP_Transmit>
 800e9d2:	4603      	mov	r3, r0
 800e9d4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e9d6:	7dfb      	ldrb	r3, [r7, #23]
 800e9d8:	4618      	mov	r0, r3
 800e9da:	f000 f853 	bl	800ea84 <USBD_Get_USB_Status>
 800e9de:	4603      	mov	r3, r0
 800e9e0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e9e2:	7dbb      	ldrb	r3, [r7, #22]
}
 800e9e4:	4618      	mov	r0, r3
 800e9e6:	3718      	adds	r7, #24
 800e9e8:	46bd      	mov	sp, r7
 800e9ea:	bd80      	pop	{r7, pc}

0800e9ec <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e9ec:	b580      	push	{r7, lr}
 800e9ee:	b086      	sub	sp, #24
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	60f8      	str	r0, [r7, #12]
 800e9f4:	607a      	str	r2, [r7, #4]
 800e9f6:	603b      	str	r3, [r7, #0]
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea00:	2300      	movs	r3, #0
 800ea02:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ea0a:	7af9      	ldrb	r1, [r7, #11]
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	687a      	ldr	r2, [r7, #4]
 800ea10:	f7f6 fc38 	bl	8005284 <HAL_PCD_EP_Receive>
 800ea14:	4603      	mov	r3, r0
 800ea16:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea18:	7dfb      	ldrb	r3, [r7, #23]
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f000 f832 	bl	800ea84 <USBD_Get_USB_Status>
 800ea20:	4603      	mov	r3, r0
 800ea22:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ea24:	7dbb      	ldrb	r3, [r7, #22]
}
 800ea26:	4618      	mov	r0, r3
 800ea28:	3718      	adds	r7, #24
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	bd80      	pop	{r7, pc}

0800ea2e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea2e:	b580      	push	{r7, lr}
 800ea30:	b082      	sub	sp, #8
 800ea32:	af00      	add	r7, sp, #0
 800ea34:	6078      	str	r0, [r7, #4]
 800ea36:	460b      	mov	r3, r1
 800ea38:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ea40:	78fa      	ldrb	r2, [r7, #3]
 800ea42:	4611      	mov	r1, r2
 800ea44:	4618      	mov	r0, r3
 800ea46:	f7f6 fc68 	bl	800531a <HAL_PCD_EP_GetRxCount>
 800ea4a:	4603      	mov	r3, r0
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3708      	adds	r7, #8
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}

0800ea54 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ea54:	b480      	push	{r7}
 800ea56:	b083      	sub	sp, #12
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ea5c:	4b03      	ldr	r3, [pc, #12]	; (800ea6c <USBD_static_malloc+0x18>)
}
 800ea5e:	4618      	mov	r0, r3
 800ea60:	370c      	adds	r7, #12
 800ea62:	46bd      	mov	sp, r7
 800ea64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea68:	4770      	bx	lr
 800ea6a:	bf00      	nop
 800ea6c:	200069b4 	.word	0x200069b4

0800ea70 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ea70:	b480      	push	{r7}
 800ea72:	b083      	sub	sp, #12
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	6078      	str	r0, [r7, #4]

}
 800ea78:	bf00      	nop
 800ea7a:	370c      	adds	r7, #12
 800ea7c:	46bd      	mov	sp, r7
 800ea7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea82:	4770      	bx	lr

0800ea84 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ea84:	b480      	push	{r7}
 800ea86:	b085      	sub	sp, #20
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea8e:	2300      	movs	r3, #0
 800ea90:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ea92:	79fb      	ldrb	r3, [r7, #7]
 800ea94:	2b03      	cmp	r3, #3
 800ea96:	d817      	bhi.n	800eac8 <USBD_Get_USB_Status+0x44>
 800ea98:	a201      	add	r2, pc, #4	; (adr r2, 800eaa0 <USBD_Get_USB_Status+0x1c>)
 800ea9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea9e:	bf00      	nop
 800eaa0:	0800eab1 	.word	0x0800eab1
 800eaa4:	0800eab7 	.word	0x0800eab7
 800eaa8:	0800eabd 	.word	0x0800eabd
 800eaac:	0800eac3 	.word	0x0800eac3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800eab0:	2300      	movs	r3, #0
 800eab2:	73fb      	strb	r3, [r7, #15]
    break;
 800eab4:	e00b      	b.n	800eace <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800eab6:	2303      	movs	r3, #3
 800eab8:	73fb      	strb	r3, [r7, #15]
    break;
 800eaba:	e008      	b.n	800eace <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800eabc:	2301      	movs	r3, #1
 800eabe:	73fb      	strb	r3, [r7, #15]
    break;
 800eac0:	e005      	b.n	800eace <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800eac2:	2303      	movs	r3, #3
 800eac4:	73fb      	strb	r3, [r7, #15]
    break;
 800eac6:	e002      	b.n	800eace <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800eac8:	2303      	movs	r3, #3
 800eaca:	73fb      	strb	r3, [r7, #15]
    break;
 800eacc:	bf00      	nop
  }
  return usb_status;
 800eace:	7bfb      	ldrb	r3, [r7, #15]
}
 800ead0:	4618      	mov	r0, r3
 800ead2:	3714      	adds	r7, #20
 800ead4:	46bd      	mov	sp, r7
 800ead6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eada:	4770      	bx	lr

0800eadc <arm_mat_sub_f32>:
 800eadc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eade:	e891 0090 	ldmia.w	r1, {r4, r7}
 800eae2:	6803      	ldr	r3, [r0, #0]
 800eae4:	6846      	ldr	r6, [r0, #4]
 800eae6:	6855      	ldr	r5, [r2, #4]
 800eae8:	42a3      	cmp	r3, r4
 800eaea:	d14f      	bne.n	800eb8c <arm_mat_sub_f32+0xb0>
 800eaec:	6812      	ldr	r2, [r2, #0]
 800eaee:	4293      	cmp	r3, r2
 800eaf0:	d14c      	bne.n	800eb8c <arm_mat_sub_f32+0xb0>
 800eaf2:	8842      	ldrh	r2, [r0, #2]
 800eaf4:	8803      	ldrh	r3, [r0, #0]
 800eaf6:	fb03 f002 	mul.w	r0, r3, r2
 800eafa:	ea5f 0e90 	movs.w	lr, r0, lsr #2
 800eafe:	d033      	beq.n	800eb68 <arm_mat_sub_f32+0x8c>
 800eb00:	f106 0110 	add.w	r1, r6, #16
 800eb04:	f107 0210 	add.w	r2, r7, #16
 800eb08:	f105 0310 	add.w	r3, r5, #16
 800eb0c:	4674      	mov	r4, lr
 800eb0e:	ed51 6a03 	vldr	s13, [r1, #-12]
 800eb12:	ed12 5a03 	vldr	s10, [r2, #-12]
 800eb16:	ed51 7a04 	vldr	s15, [r1, #-16]
 800eb1a:	ed52 5a04 	vldr	s11, [r2, #-16]
 800eb1e:	ed11 7a02 	vldr	s14, [r1, #-8]
 800eb22:	ed12 6a02 	vldr	s12, [r2, #-8]
 800eb26:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800eb2a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800eb2e:	ed43 6a03 	vstr	s13, [r3, #-12]
 800eb32:	ed43 7a04 	vstr	s15, [r3, #-16]
 800eb36:	ed51 7a01 	vldr	s15, [r1, #-4]
 800eb3a:	ed52 6a01 	vldr	s13, [r2, #-4]
 800eb3e:	ee37 7a46 	vsub.f32	s14, s14, s12
 800eb42:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800eb46:	3c01      	subs	r4, #1
 800eb48:	ed03 7a02 	vstr	s14, [r3, #-8]
 800eb4c:	ed43 7a01 	vstr	s15, [r3, #-4]
 800eb50:	f101 0110 	add.w	r1, r1, #16
 800eb54:	f102 0210 	add.w	r2, r2, #16
 800eb58:	f103 0310 	add.w	r3, r3, #16
 800eb5c:	d1d7      	bne.n	800eb0e <arm_mat_sub_f32+0x32>
 800eb5e:	ea4f 130e 	mov.w	r3, lr, lsl #4
 800eb62:	441e      	add	r6, r3
 800eb64:	441f      	add	r7, r3
 800eb66:	441d      	add	r5, r3
 800eb68:	f010 0303 	ands.w	r3, r0, #3
 800eb6c:	bf18      	it	ne
 800eb6e:	462a      	movne	r2, r5
 800eb70:	d009      	beq.n	800eb86 <arm_mat_sub_f32+0xaa>
 800eb72:	ecf6 7a01 	vldmia	r6!, {s15}
 800eb76:	ecb7 7a01 	vldmia	r7!, {s14}
 800eb7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eb7e:	3b01      	subs	r3, #1
 800eb80:	ece2 7a01 	vstmia	r2!, {s15}
 800eb84:	d1f5      	bne.n	800eb72 <arm_mat_sub_f32+0x96>
 800eb86:	2000      	movs	r0, #0
 800eb88:	b240      	sxtb	r0, r0
 800eb8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb8c:	20fd      	movs	r0, #253	; 0xfd
 800eb8e:	b240      	sxtb	r0, r0
 800eb90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb92:	bf00      	nop

0800eb94 <arm_mat_mult_f32>:
 800eb94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb98:	8843      	ldrh	r3, [r0, #2]
 800eb9a:	880d      	ldrh	r5, [r1, #0]
 800eb9c:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800eba0:	6854      	ldr	r4, [r2, #4]
 800eba2:	8800      	ldrh	r0, [r0, #0]
 800eba4:	f8b1 8002 	ldrh.w	r8, [r1, #2]
 800eba8:	b087      	sub	sp, #28
 800ebaa:	429d      	cmp	r5, r3
 800ebac:	9003      	str	r0, [sp, #12]
 800ebae:	9404      	str	r4, [sp, #16]
 800ebb0:	f040 808d 	bne.w	800ecce <arm_mat_mult_f32+0x13a>
 800ebb4:	8813      	ldrh	r3, [r2, #0]
 800ebb6:	4283      	cmp	r3, r0
 800ebb8:	f040 8089 	bne.w	800ecce <arm_mat_mult_f32+0x13a>
 800ebbc:	8853      	ldrh	r3, [r2, #2]
 800ebbe:	4543      	cmp	r3, r8
 800ebc0:	f040 8085 	bne.w	800ecce <arm_mat_mult_f32+0x13a>
 800ebc4:	ea4f 0a95 	mov.w	sl, r5, lsr #2
 800ebc8:	f005 0303 	and.w	r3, r5, #3
 800ebcc:	461a      	mov	r2, r3
 800ebce:	9301      	str	r3, [sp, #4]
 800ebd0:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800ebd4:	b29b      	uxth	r3, r3
 800ebd6:	3301      	adds	r3, #1
 800ebd8:	ea4f 1b08 	mov.w	fp, r8, lsl #4
 800ebdc:	fb0b fb03 	mul.w	fp, fp, r3
 800ebe0:	3a01      	subs	r2, #1
 800ebe2:	eb0e 1c03 	add.w	ip, lr, r3, lsl #4
 800ebe6:	00ab      	lsls	r3, r5, #2
 800ebe8:	b292      	uxth	r2, r2
 800ebea:	9305      	str	r3, [sp, #20]
 800ebec:	2300      	movs	r3, #0
 800ebee:	3201      	adds	r2, #1
 800ebf0:	9302      	str	r3, [sp, #8]
 800ebf2:	460b      	mov	r3, r1
 800ebf4:	684c      	ldr	r4, [r1, #4]
 800ebf6:	ea4f 0982 	mov.w	r9, r2, lsl #2
 800ebfa:	4651      	mov	r1, sl
 800ebfc:	ea4f 0088 	mov.w	r0, r8, lsl #2
 800ec00:	46da      	mov	sl, fp
 800ec02:	469b      	mov	fp, r3
 800ec04:	9b04      	ldr	r3, [sp, #16]
 800ec06:	9a02      	ldr	r2, [sp, #8]
 800ec08:	2600      	movs	r6, #0
 800ec0a:	eb03 0782 	add.w	r7, r3, r2, lsl #2
 800ec0e:	f10c 0510 	add.w	r5, ip, #16
 800ec12:	eddf 7a31 	vldr	s15, [pc, #196]	; 800ecd8 <arm_mat_mult_f32+0x144>
 800ec16:	2900      	cmp	r1, #0
 800ec18:	d057      	beq.n	800ecca <arm_mat_mult_f32+0x136>
 800ec1a:	f10e 0210 	add.w	r2, lr, #16
 800ec1e:	4623      	mov	r3, r4
 800ec20:	ed52 5a04 	vldr	s11, [r2, #-16]
 800ec24:	edd3 6a00 	vldr	s13, [r3]
 800ec28:	ed12 7a03 	vldr	s14, [r2, #-12]
 800ec2c:	ed12 5a02 	vldr	s10, [r2, #-8]
 800ec30:	ed12 6a01 	vldr	s12, [r2, #-4]
 800ec34:	4403      	add	r3, r0
 800ec36:	ee65 5aa6 	vmul.f32	s11, s11, s13
 800ec3a:	edd3 6a00 	vldr	s13, [r3]
 800ec3e:	4403      	add	r3, r0
 800ec40:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ec44:	ee75 7aa7 	vadd.f32	s15, s11, s15
 800ec48:	edd3 6a00 	vldr	s13, [r3]
 800ec4c:	4403      	add	r3, r0
 800ec4e:	ee77 5a27 	vadd.f32	s11, s14, s15
 800ec52:	ee65 7a26 	vmul.f32	s15, s10, s13
 800ec56:	edd3 6a00 	vldr	s13, [r3]
 800ec5a:	ee37 7aa5 	vadd.f32	s14, s15, s11
 800ec5e:	3210      	adds	r2, #16
 800ec60:	ee66 7a26 	vmul.f32	s15, s12, s13
 800ec64:	42aa      	cmp	r2, r5
 800ec66:	4403      	add	r3, r0
 800ec68:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ec6c:	d1d8      	bne.n	800ec20 <arm_mat_mult_f32+0x8c>
 800ec6e:	4454      	add	r4, sl
 800ec70:	4663      	mov	r3, ip
 800ec72:	9a01      	ldr	r2, [sp, #4]
 800ec74:	b162      	cbz	r2, 800ec90 <arm_mat_mult_f32+0xfc>
 800ec76:	eb03 0209 	add.w	r2, r3, r9
 800ec7a:	ecf3 6a01 	vldmia	r3!, {s13}
 800ec7e:	ed94 7a00 	vldr	s14, [r4]
 800ec82:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ec86:	4293      	cmp	r3, r2
 800ec88:	4404      	add	r4, r0
 800ec8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ec8e:	d1f4      	bne.n	800ec7a <arm_mat_mult_f32+0xe6>
 800ec90:	ece7 7a01 	vstmia	r7!, {s15}
 800ec94:	3601      	adds	r6, #1
 800ec96:	b2b6      	uxth	r6, r6
 800ec98:	f8db 3004 	ldr.w	r3, [fp, #4]
 800ec9c:	4546      	cmp	r6, r8
 800ec9e:	eb03 0486 	add.w	r4, r3, r6, lsl #2
 800eca2:	d1b6      	bne.n	800ec12 <arm_mat_mult_f32+0x7e>
 800eca4:	9a03      	ldr	r2, [sp, #12]
 800eca6:	9c02      	ldr	r4, [sp, #8]
 800eca8:	9d05      	ldr	r5, [sp, #20]
 800ecaa:	3a01      	subs	r2, #1
 800ecac:	4434      	add	r4, r6
 800ecae:	b2a4      	uxth	r4, r4
 800ecb0:	b292      	uxth	r2, r2
 800ecb2:	9402      	str	r4, [sp, #8]
 800ecb4:	9203      	str	r2, [sp, #12]
 800ecb6:	44ae      	add	lr, r5
 800ecb8:	44ac      	add	ip, r5
 800ecba:	461c      	mov	r4, r3
 800ecbc:	2a00      	cmp	r2, #0
 800ecbe:	d1a1      	bne.n	800ec04 <arm_mat_mult_f32+0x70>
 800ecc0:	4610      	mov	r0, r2
 800ecc2:	b240      	sxtb	r0, r0
 800ecc4:	b007      	add	sp, #28
 800ecc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecca:	4673      	mov	r3, lr
 800eccc:	e7d1      	b.n	800ec72 <arm_mat_mult_f32+0xde>
 800ecce:	20fd      	movs	r0, #253	; 0xfd
 800ecd0:	b240      	sxtb	r0, r0
 800ecd2:	b007      	add	sp, #28
 800ecd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecd8:	00000000 	.word	0x00000000

0800ecdc <arm_mat_init_f32>:
 800ecdc:	8001      	strh	r1, [r0, #0]
 800ecde:	8042      	strh	r2, [r0, #2]
 800ece0:	6043      	str	r3, [r0, #4]
 800ece2:	4770      	bx	lr

0800ece4 <arm_mat_add_f32>:
 800ece4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ece6:	e891 0090 	ldmia.w	r1, {r4, r7}
 800ecea:	6803      	ldr	r3, [r0, #0]
 800ecec:	6846      	ldr	r6, [r0, #4]
 800ecee:	6855      	ldr	r5, [r2, #4]
 800ecf0:	42a3      	cmp	r3, r4
 800ecf2:	d14f      	bne.n	800ed94 <arm_mat_add_f32+0xb0>
 800ecf4:	6812      	ldr	r2, [r2, #0]
 800ecf6:	4293      	cmp	r3, r2
 800ecf8:	d14c      	bne.n	800ed94 <arm_mat_add_f32+0xb0>
 800ecfa:	8842      	ldrh	r2, [r0, #2]
 800ecfc:	8803      	ldrh	r3, [r0, #0]
 800ecfe:	fb03 f002 	mul.w	r0, r3, r2
 800ed02:	ea5f 0e90 	movs.w	lr, r0, lsr #2
 800ed06:	d033      	beq.n	800ed70 <arm_mat_add_f32+0x8c>
 800ed08:	f106 0110 	add.w	r1, r6, #16
 800ed0c:	f107 0210 	add.w	r2, r7, #16
 800ed10:	f105 0310 	add.w	r3, r5, #16
 800ed14:	4674      	mov	r4, lr
 800ed16:	ed51 6a03 	vldr	s13, [r1, #-12]
 800ed1a:	ed12 5a03 	vldr	s10, [r2, #-12]
 800ed1e:	ed51 7a04 	vldr	s15, [r1, #-16]
 800ed22:	ed52 5a04 	vldr	s11, [r2, #-16]
 800ed26:	ed11 7a02 	vldr	s14, [r1, #-8]
 800ed2a:	ed12 6a02 	vldr	s12, [r2, #-8]
 800ed2e:	ee76 6a85 	vadd.f32	s13, s13, s10
 800ed32:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800ed36:	ed43 6a03 	vstr	s13, [r3, #-12]
 800ed3a:	ed43 7a04 	vstr	s15, [r3, #-16]
 800ed3e:	ed51 7a01 	vldr	s15, [r1, #-4]
 800ed42:	ed52 6a01 	vldr	s13, [r2, #-4]
 800ed46:	ee37 7a06 	vadd.f32	s14, s14, s12
 800ed4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed4e:	3c01      	subs	r4, #1
 800ed50:	ed03 7a02 	vstr	s14, [r3, #-8]
 800ed54:	ed43 7a01 	vstr	s15, [r3, #-4]
 800ed58:	f101 0110 	add.w	r1, r1, #16
 800ed5c:	f102 0210 	add.w	r2, r2, #16
 800ed60:	f103 0310 	add.w	r3, r3, #16
 800ed64:	d1d7      	bne.n	800ed16 <arm_mat_add_f32+0x32>
 800ed66:	ea4f 130e 	mov.w	r3, lr, lsl #4
 800ed6a:	441e      	add	r6, r3
 800ed6c:	441f      	add	r7, r3
 800ed6e:	441d      	add	r5, r3
 800ed70:	f010 0303 	ands.w	r3, r0, #3
 800ed74:	bf18      	it	ne
 800ed76:	462a      	movne	r2, r5
 800ed78:	d009      	beq.n	800ed8e <arm_mat_add_f32+0xaa>
 800ed7a:	ecf6 7a01 	vldmia	r6!, {s15}
 800ed7e:	ecb7 7a01 	vldmia	r7!, {s14}
 800ed82:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ed86:	3b01      	subs	r3, #1
 800ed88:	ece2 7a01 	vstmia	r2!, {s15}
 800ed8c:	d1f5      	bne.n	800ed7a <arm_mat_add_f32+0x96>
 800ed8e:	2000      	movs	r0, #0
 800ed90:	b240      	sxtb	r0, r0
 800ed92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed94:	20fd      	movs	r0, #253	; 0xfd
 800ed96:	b240      	sxtb	r0, r0
 800ed98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed9a:	bf00      	nop

0800ed9c <arm_scale_f32>:
 800ed9c:	b470      	push	{r4, r5, r6}
 800ed9e:	0896      	lsrs	r6, r2, #2
 800eda0:	d025      	beq.n	800edee <arm_scale_f32+0x52>
 800eda2:	f100 0410 	add.w	r4, r0, #16
 800eda6:	f101 0310 	add.w	r3, r1, #16
 800edaa:	4635      	mov	r5, r6
 800edac:	ed14 6a04 	vldr	s12, [r4, #-16]
 800edb0:	ed54 6a03 	vldr	s13, [r4, #-12]
 800edb4:	ed14 7a02 	vldr	s14, [r4, #-8]
 800edb8:	ed54 7a01 	vldr	s15, [r4, #-4]
 800edbc:	ee26 6a00 	vmul.f32	s12, s12, s0
 800edc0:	ee66 6a80 	vmul.f32	s13, s13, s0
 800edc4:	ee27 7a00 	vmul.f32	s14, s14, s0
 800edc8:	ee67 7a80 	vmul.f32	s15, s15, s0
 800edcc:	3d01      	subs	r5, #1
 800edce:	ed03 6a04 	vstr	s12, [r3, #-16]
 800edd2:	ed43 6a03 	vstr	s13, [r3, #-12]
 800edd6:	ed03 7a02 	vstr	s14, [r3, #-8]
 800edda:	ed43 7a01 	vstr	s15, [r3, #-4]
 800edde:	f104 0410 	add.w	r4, r4, #16
 800ede2:	f103 0310 	add.w	r3, r3, #16
 800ede6:	d1e1      	bne.n	800edac <arm_scale_f32+0x10>
 800ede8:	0136      	lsls	r6, r6, #4
 800edea:	4430      	add	r0, r6
 800edec:	4431      	add	r1, r6
 800edee:	f012 0203 	ands.w	r2, r2, #3
 800edf2:	d007      	beq.n	800ee04 <arm_scale_f32+0x68>
 800edf4:	ecf0 7a01 	vldmia	r0!, {s15}
 800edf8:	ee67 7a80 	vmul.f32	s15, s15, s0
 800edfc:	3a01      	subs	r2, #1
 800edfe:	ece1 7a01 	vstmia	r1!, {s15}
 800ee02:	d1f7      	bne.n	800edf4 <arm_scale_f32+0x58>
 800ee04:	bc70      	pop	{r4, r5, r6}
 800ee06:	4770      	bx	lr

0800ee08 <__errno>:
 800ee08:	4b01      	ldr	r3, [pc, #4]	; (800ee10 <__errno+0x8>)
 800ee0a:	6818      	ldr	r0, [r3, #0]
 800ee0c:	4770      	bx	lr
 800ee0e:	bf00      	nop
 800ee10:	20000134 	.word	0x20000134

0800ee14 <std>:
 800ee14:	2300      	movs	r3, #0
 800ee16:	b510      	push	{r4, lr}
 800ee18:	4604      	mov	r4, r0
 800ee1a:	e9c0 3300 	strd	r3, r3, [r0]
 800ee1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ee22:	6083      	str	r3, [r0, #8]
 800ee24:	8181      	strh	r1, [r0, #12]
 800ee26:	6643      	str	r3, [r0, #100]	; 0x64
 800ee28:	81c2      	strh	r2, [r0, #14]
 800ee2a:	6183      	str	r3, [r0, #24]
 800ee2c:	4619      	mov	r1, r3
 800ee2e:	2208      	movs	r2, #8
 800ee30:	305c      	adds	r0, #92	; 0x5c
 800ee32:	f000 f91a 	bl	800f06a <memset>
 800ee36:	4b05      	ldr	r3, [pc, #20]	; (800ee4c <std+0x38>)
 800ee38:	6263      	str	r3, [r4, #36]	; 0x24
 800ee3a:	4b05      	ldr	r3, [pc, #20]	; (800ee50 <std+0x3c>)
 800ee3c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ee3e:	4b05      	ldr	r3, [pc, #20]	; (800ee54 <std+0x40>)
 800ee40:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ee42:	4b05      	ldr	r3, [pc, #20]	; (800ee58 <std+0x44>)
 800ee44:	6224      	str	r4, [r4, #32]
 800ee46:	6323      	str	r3, [r4, #48]	; 0x30
 800ee48:	bd10      	pop	{r4, pc}
 800ee4a:	bf00      	nop
 800ee4c:	0800fc99 	.word	0x0800fc99
 800ee50:	0800fcbb 	.word	0x0800fcbb
 800ee54:	0800fcf3 	.word	0x0800fcf3
 800ee58:	0800fd17 	.word	0x0800fd17

0800ee5c <_cleanup_r>:
 800ee5c:	4901      	ldr	r1, [pc, #4]	; (800ee64 <_cleanup_r+0x8>)
 800ee5e:	f000 b8af 	b.w	800efc0 <_fwalk_reent>
 800ee62:	bf00      	nop
 800ee64:	08010ce9 	.word	0x08010ce9

0800ee68 <__sfmoreglue>:
 800ee68:	b570      	push	{r4, r5, r6, lr}
 800ee6a:	2268      	movs	r2, #104	; 0x68
 800ee6c:	1e4d      	subs	r5, r1, #1
 800ee6e:	4355      	muls	r5, r2
 800ee70:	460e      	mov	r6, r1
 800ee72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ee76:	f000 f921 	bl	800f0bc <_malloc_r>
 800ee7a:	4604      	mov	r4, r0
 800ee7c:	b140      	cbz	r0, 800ee90 <__sfmoreglue+0x28>
 800ee7e:	2100      	movs	r1, #0
 800ee80:	e9c0 1600 	strd	r1, r6, [r0]
 800ee84:	300c      	adds	r0, #12
 800ee86:	60a0      	str	r0, [r4, #8]
 800ee88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ee8c:	f000 f8ed 	bl	800f06a <memset>
 800ee90:	4620      	mov	r0, r4
 800ee92:	bd70      	pop	{r4, r5, r6, pc}

0800ee94 <__sfp_lock_acquire>:
 800ee94:	4801      	ldr	r0, [pc, #4]	; (800ee9c <__sfp_lock_acquire+0x8>)
 800ee96:	f000 b8d8 	b.w	800f04a <__retarget_lock_acquire_recursive>
 800ee9a:	bf00      	nop
 800ee9c:	20006bd5 	.word	0x20006bd5

0800eea0 <__sfp_lock_release>:
 800eea0:	4801      	ldr	r0, [pc, #4]	; (800eea8 <__sfp_lock_release+0x8>)
 800eea2:	f000 b8d3 	b.w	800f04c <__retarget_lock_release_recursive>
 800eea6:	bf00      	nop
 800eea8:	20006bd5 	.word	0x20006bd5

0800eeac <__sinit_lock_acquire>:
 800eeac:	4801      	ldr	r0, [pc, #4]	; (800eeb4 <__sinit_lock_acquire+0x8>)
 800eeae:	f000 b8cc 	b.w	800f04a <__retarget_lock_acquire_recursive>
 800eeb2:	bf00      	nop
 800eeb4:	20006bd6 	.word	0x20006bd6

0800eeb8 <__sinit_lock_release>:
 800eeb8:	4801      	ldr	r0, [pc, #4]	; (800eec0 <__sinit_lock_release+0x8>)
 800eeba:	f000 b8c7 	b.w	800f04c <__retarget_lock_release_recursive>
 800eebe:	bf00      	nop
 800eec0:	20006bd6 	.word	0x20006bd6

0800eec4 <__sinit>:
 800eec4:	b510      	push	{r4, lr}
 800eec6:	4604      	mov	r4, r0
 800eec8:	f7ff fff0 	bl	800eeac <__sinit_lock_acquire>
 800eecc:	69a3      	ldr	r3, [r4, #24]
 800eece:	b11b      	cbz	r3, 800eed8 <__sinit+0x14>
 800eed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eed4:	f7ff bff0 	b.w	800eeb8 <__sinit_lock_release>
 800eed8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800eedc:	6523      	str	r3, [r4, #80]	; 0x50
 800eede:	4b13      	ldr	r3, [pc, #76]	; (800ef2c <__sinit+0x68>)
 800eee0:	4a13      	ldr	r2, [pc, #76]	; (800ef30 <__sinit+0x6c>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	62a2      	str	r2, [r4, #40]	; 0x28
 800eee6:	42a3      	cmp	r3, r4
 800eee8:	bf04      	itt	eq
 800eeea:	2301      	moveq	r3, #1
 800eeec:	61a3      	streq	r3, [r4, #24]
 800eeee:	4620      	mov	r0, r4
 800eef0:	f000 f820 	bl	800ef34 <__sfp>
 800eef4:	6060      	str	r0, [r4, #4]
 800eef6:	4620      	mov	r0, r4
 800eef8:	f000 f81c 	bl	800ef34 <__sfp>
 800eefc:	60a0      	str	r0, [r4, #8]
 800eefe:	4620      	mov	r0, r4
 800ef00:	f000 f818 	bl	800ef34 <__sfp>
 800ef04:	2200      	movs	r2, #0
 800ef06:	60e0      	str	r0, [r4, #12]
 800ef08:	2104      	movs	r1, #4
 800ef0a:	6860      	ldr	r0, [r4, #4]
 800ef0c:	f7ff ff82 	bl	800ee14 <std>
 800ef10:	68a0      	ldr	r0, [r4, #8]
 800ef12:	2201      	movs	r2, #1
 800ef14:	2109      	movs	r1, #9
 800ef16:	f7ff ff7d 	bl	800ee14 <std>
 800ef1a:	68e0      	ldr	r0, [r4, #12]
 800ef1c:	2202      	movs	r2, #2
 800ef1e:	2112      	movs	r1, #18
 800ef20:	f7ff ff78 	bl	800ee14 <std>
 800ef24:	2301      	movs	r3, #1
 800ef26:	61a3      	str	r3, [r4, #24]
 800ef28:	e7d2      	b.n	800eed0 <__sinit+0xc>
 800ef2a:	bf00      	nop
 800ef2c:	08012880 	.word	0x08012880
 800ef30:	0800ee5d 	.word	0x0800ee5d

0800ef34 <__sfp>:
 800ef34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef36:	4607      	mov	r7, r0
 800ef38:	f7ff ffac 	bl	800ee94 <__sfp_lock_acquire>
 800ef3c:	4b1e      	ldr	r3, [pc, #120]	; (800efb8 <__sfp+0x84>)
 800ef3e:	681e      	ldr	r6, [r3, #0]
 800ef40:	69b3      	ldr	r3, [r6, #24]
 800ef42:	b913      	cbnz	r3, 800ef4a <__sfp+0x16>
 800ef44:	4630      	mov	r0, r6
 800ef46:	f7ff ffbd 	bl	800eec4 <__sinit>
 800ef4a:	3648      	adds	r6, #72	; 0x48
 800ef4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ef50:	3b01      	subs	r3, #1
 800ef52:	d503      	bpl.n	800ef5c <__sfp+0x28>
 800ef54:	6833      	ldr	r3, [r6, #0]
 800ef56:	b30b      	cbz	r3, 800ef9c <__sfp+0x68>
 800ef58:	6836      	ldr	r6, [r6, #0]
 800ef5a:	e7f7      	b.n	800ef4c <__sfp+0x18>
 800ef5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ef60:	b9d5      	cbnz	r5, 800ef98 <__sfp+0x64>
 800ef62:	4b16      	ldr	r3, [pc, #88]	; (800efbc <__sfp+0x88>)
 800ef64:	60e3      	str	r3, [r4, #12]
 800ef66:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ef6a:	6665      	str	r5, [r4, #100]	; 0x64
 800ef6c:	f000 f86c 	bl	800f048 <__retarget_lock_init_recursive>
 800ef70:	f7ff ff96 	bl	800eea0 <__sfp_lock_release>
 800ef74:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ef78:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ef7c:	6025      	str	r5, [r4, #0]
 800ef7e:	61a5      	str	r5, [r4, #24]
 800ef80:	2208      	movs	r2, #8
 800ef82:	4629      	mov	r1, r5
 800ef84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ef88:	f000 f86f 	bl	800f06a <memset>
 800ef8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ef90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ef94:	4620      	mov	r0, r4
 800ef96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ef98:	3468      	adds	r4, #104	; 0x68
 800ef9a:	e7d9      	b.n	800ef50 <__sfp+0x1c>
 800ef9c:	2104      	movs	r1, #4
 800ef9e:	4638      	mov	r0, r7
 800efa0:	f7ff ff62 	bl	800ee68 <__sfmoreglue>
 800efa4:	4604      	mov	r4, r0
 800efa6:	6030      	str	r0, [r6, #0]
 800efa8:	2800      	cmp	r0, #0
 800efaa:	d1d5      	bne.n	800ef58 <__sfp+0x24>
 800efac:	f7ff ff78 	bl	800eea0 <__sfp_lock_release>
 800efb0:	230c      	movs	r3, #12
 800efb2:	603b      	str	r3, [r7, #0]
 800efb4:	e7ee      	b.n	800ef94 <__sfp+0x60>
 800efb6:	bf00      	nop
 800efb8:	08012880 	.word	0x08012880
 800efbc:	ffff0001 	.word	0xffff0001

0800efc0 <_fwalk_reent>:
 800efc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efc4:	4606      	mov	r6, r0
 800efc6:	4688      	mov	r8, r1
 800efc8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800efcc:	2700      	movs	r7, #0
 800efce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800efd2:	f1b9 0901 	subs.w	r9, r9, #1
 800efd6:	d505      	bpl.n	800efe4 <_fwalk_reent+0x24>
 800efd8:	6824      	ldr	r4, [r4, #0]
 800efda:	2c00      	cmp	r4, #0
 800efdc:	d1f7      	bne.n	800efce <_fwalk_reent+0xe>
 800efde:	4638      	mov	r0, r7
 800efe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efe4:	89ab      	ldrh	r3, [r5, #12]
 800efe6:	2b01      	cmp	r3, #1
 800efe8:	d907      	bls.n	800effa <_fwalk_reent+0x3a>
 800efea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800efee:	3301      	adds	r3, #1
 800eff0:	d003      	beq.n	800effa <_fwalk_reent+0x3a>
 800eff2:	4629      	mov	r1, r5
 800eff4:	4630      	mov	r0, r6
 800eff6:	47c0      	blx	r8
 800eff8:	4307      	orrs	r7, r0
 800effa:	3568      	adds	r5, #104	; 0x68
 800effc:	e7e9      	b.n	800efd2 <_fwalk_reent+0x12>
	...

0800f000 <__libc_init_array>:
 800f000:	b570      	push	{r4, r5, r6, lr}
 800f002:	4d0d      	ldr	r5, [pc, #52]	; (800f038 <__libc_init_array+0x38>)
 800f004:	4c0d      	ldr	r4, [pc, #52]	; (800f03c <__libc_init_array+0x3c>)
 800f006:	1b64      	subs	r4, r4, r5
 800f008:	10a4      	asrs	r4, r4, #2
 800f00a:	2600      	movs	r6, #0
 800f00c:	42a6      	cmp	r6, r4
 800f00e:	d109      	bne.n	800f024 <__libc_init_array+0x24>
 800f010:	4d0b      	ldr	r5, [pc, #44]	; (800f040 <__libc_init_array+0x40>)
 800f012:	4c0c      	ldr	r4, [pc, #48]	; (800f044 <__libc_init_array+0x44>)
 800f014:	f003 fada 	bl	80125cc <_init>
 800f018:	1b64      	subs	r4, r4, r5
 800f01a:	10a4      	asrs	r4, r4, #2
 800f01c:	2600      	movs	r6, #0
 800f01e:	42a6      	cmp	r6, r4
 800f020:	d105      	bne.n	800f02e <__libc_init_array+0x2e>
 800f022:	bd70      	pop	{r4, r5, r6, pc}
 800f024:	f855 3b04 	ldr.w	r3, [r5], #4
 800f028:	4798      	blx	r3
 800f02a:	3601      	adds	r6, #1
 800f02c:	e7ee      	b.n	800f00c <__libc_init_array+0xc>
 800f02e:	f855 3b04 	ldr.w	r3, [r5], #4
 800f032:	4798      	blx	r3
 800f034:	3601      	adds	r6, #1
 800f036:	e7f2      	b.n	800f01e <__libc_init_array+0x1e>
 800f038:	08012c78 	.word	0x08012c78
 800f03c:	08012c78 	.word	0x08012c78
 800f040:	08012c78 	.word	0x08012c78
 800f044:	08012c7c 	.word	0x08012c7c

0800f048 <__retarget_lock_init_recursive>:
 800f048:	4770      	bx	lr

0800f04a <__retarget_lock_acquire_recursive>:
 800f04a:	4770      	bx	lr

0800f04c <__retarget_lock_release_recursive>:
 800f04c:	4770      	bx	lr

0800f04e <memcpy>:
 800f04e:	440a      	add	r2, r1
 800f050:	4291      	cmp	r1, r2
 800f052:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800f056:	d100      	bne.n	800f05a <memcpy+0xc>
 800f058:	4770      	bx	lr
 800f05a:	b510      	push	{r4, lr}
 800f05c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f060:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f064:	4291      	cmp	r1, r2
 800f066:	d1f9      	bne.n	800f05c <memcpy+0xe>
 800f068:	bd10      	pop	{r4, pc}

0800f06a <memset>:
 800f06a:	4402      	add	r2, r0
 800f06c:	4603      	mov	r3, r0
 800f06e:	4293      	cmp	r3, r2
 800f070:	d100      	bne.n	800f074 <memset+0xa>
 800f072:	4770      	bx	lr
 800f074:	f803 1b01 	strb.w	r1, [r3], #1
 800f078:	e7f9      	b.n	800f06e <memset+0x4>
	...

0800f07c <sbrk_aligned>:
 800f07c:	b570      	push	{r4, r5, r6, lr}
 800f07e:	4e0e      	ldr	r6, [pc, #56]	; (800f0b8 <sbrk_aligned+0x3c>)
 800f080:	460c      	mov	r4, r1
 800f082:	6831      	ldr	r1, [r6, #0]
 800f084:	4605      	mov	r5, r0
 800f086:	b911      	cbnz	r1, 800f08e <sbrk_aligned+0x12>
 800f088:	f000 fdd6 	bl	800fc38 <_sbrk_r>
 800f08c:	6030      	str	r0, [r6, #0]
 800f08e:	4621      	mov	r1, r4
 800f090:	4628      	mov	r0, r5
 800f092:	f000 fdd1 	bl	800fc38 <_sbrk_r>
 800f096:	1c43      	adds	r3, r0, #1
 800f098:	d00a      	beq.n	800f0b0 <sbrk_aligned+0x34>
 800f09a:	1cc4      	adds	r4, r0, #3
 800f09c:	f024 0403 	bic.w	r4, r4, #3
 800f0a0:	42a0      	cmp	r0, r4
 800f0a2:	d007      	beq.n	800f0b4 <sbrk_aligned+0x38>
 800f0a4:	1a21      	subs	r1, r4, r0
 800f0a6:	4628      	mov	r0, r5
 800f0a8:	f000 fdc6 	bl	800fc38 <_sbrk_r>
 800f0ac:	3001      	adds	r0, #1
 800f0ae:	d101      	bne.n	800f0b4 <sbrk_aligned+0x38>
 800f0b0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f0b4:	4620      	mov	r0, r4
 800f0b6:	bd70      	pop	{r4, r5, r6, pc}
 800f0b8:	20006bdc 	.word	0x20006bdc

0800f0bc <_malloc_r>:
 800f0bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0c0:	1ccd      	adds	r5, r1, #3
 800f0c2:	f025 0503 	bic.w	r5, r5, #3
 800f0c6:	3508      	adds	r5, #8
 800f0c8:	2d0c      	cmp	r5, #12
 800f0ca:	bf38      	it	cc
 800f0cc:	250c      	movcc	r5, #12
 800f0ce:	2d00      	cmp	r5, #0
 800f0d0:	4607      	mov	r7, r0
 800f0d2:	db01      	blt.n	800f0d8 <_malloc_r+0x1c>
 800f0d4:	42a9      	cmp	r1, r5
 800f0d6:	d905      	bls.n	800f0e4 <_malloc_r+0x28>
 800f0d8:	230c      	movs	r3, #12
 800f0da:	603b      	str	r3, [r7, #0]
 800f0dc:	2600      	movs	r6, #0
 800f0de:	4630      	mov	r0, r6
 800f0e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0e4:	4e2e      	ldr	r6, [pc, #184]	; (800f1a0 <_malloc_r+0xe4>)
 800f0e6:	f001 febf 	bl	8010e68 <__malloc_lock>
 800f0ea:	6833      	ldr	r3, [r6, #0]
 800f0ec:	461c      	mov	r4, r3
 800f0ee:	bb34      	cbnz	r4, 800f13e <_malloc_r+0x82>
 800f0f0:	4629      	mov	r1, r5
 800f0f2:	4638      	mov	r0, r7
 800f0f4:	f7ff ffc2 	bl	800f07c <sbrk_aligned>
 800f0f8:	1c43      	adds	r3, r0, #1
 800f0fa:	4604      	mov	r4, r0
 800f0fc:	d14d      	bne.n	800f19a <_malloc_r+0xde>
 800f0fe:	6834      	ldr	r4, [r6, #0]
 800f100:	4626      	mov	r6, r4
 800f102:	2e00      	cmp	r6, #0
 800f104:	d140      	bne.n	800f188 <_malloc_r+0xcc>
 800f106:	6823      	ldr	r3, [r4, #0]
 800f108:	4631      	mov	r1, r6
 800f10a:	4638      	mov	r0, r7
 800f10c:	eb04 0803 	add.w	r8, r4, r3
 800f110:	f000 fd92 	bl	800fc38 <_sbrk_r>
 800f114:	4580      	cmp	r8, r0
 800f116:	d13a      	bne.n	800f18e <_malloc_r+0xd2>
 800f118:	6821      	ldr	r1, [r4, #0]
 800f11a:	3503      	adds	r5, #3
 800f11c:	1a6d      	subs	r5, r5, r1
 800f11e:	f025 0503 	bic.w	r5, r5, #3
 800f122:	3508      	adds	r5, #8
 800f124:	2d0c      	cmp	r5, #12
 800f126:	bf38      	it	cc
 800f128:	250c      	movcc	r5, #12
 800f12a:	4629      	mov	r1, r5
 800f12c:	4638      	mov	r0, r7
 800f12e:	f7ff ffa5 	bl	800f07c <sbrk_aligned>
 800f132:	3001      	adds	r0, #1
 800f134:	d02b      	beq.n	800f18e <_malloc_r+0xd2>
 800f136:	6823      	ldr	r3, [r4, #0]
 800f138:	442b      	add	r3, r5
 800f13a:	6023      	str	r3, [r4, #0]
 800f13c:	e00e      	b.n	800f15c <_malloc_r+0xa0>
 800f13e:	6822      	ldr	r2, [r4, #0]
 800f140:	1b52      	subs	r2, r2, r5
 800f142:	d41e      	bmi.n	800f182 <_malloc_r+0xc6>
 800f144:	2a0b      	cmp	r2, #11
 800f146:	d916      	bls.n	800f176 <_malloc_r+0xba>
 800f148:	1961      	adds	r1, r4, r5
 800f14a:	42a3      	cmp	r3, r4
 800f14c:	6025      	str	r5, [r4, #0]
 800f14e:	bf18      	it	ne
 800f150:	6059      	strne	r1, [r3, #4]
 800f152:	6863      	ldr	r3, [r4, #4]
 800f154:	bf08      	it	eq
 800f156:	6031      	streq	r1, [r6, #0]
 800f158:	5162      	str	r2, [r4, r5]
 800f15a:	604b      	str	r3, [r1, #4]
 800f15c:	4638      	mov	r0, r7
 800f15e:	f104 060b 	add.w	r6, r4, #11
 800f162:	f001 fe87 	bl	8010e74 <__malloc_unlock>
 800f166:	f026 0607 	bic.w	r6, r6, #7
 800f16a:	1d23      	adds	r3, r4, #4
 800f16c:	1af2      	subs	r2, r6, r3
 800f16e:	d0b6      	beq.n	800f0de <_malloc_r+0x22>
 800f170:	1b9b      	subs	r3, r3, r6
 800f172:	50a3      	str	r3, [r4, r2]
 800f174:	e7b3      	b.n	800f0de <_malloc_r+0x22>
 800f176:	6862      	ldr	r2, [r4, #4]
 800f178:	42a3      	cmp	r3, r4
 800f17a:	bf0c      	ite	eq
 800f17c:	6032      	streq	r2, [r6, #0]
 800f17e:	605a      	strne	r2, [r3, #4]
 800f180:	e7ec      	b.n	800f15c <_malloc_r+0xa0>
 800f182:	4623      	mov	r3, r4
 800f184:	6864      	ldr	r4, [r4, #4]
 800f186:	e7b2      	b.n	800f0ee <_malloc_r+0x32>
 800f188:	4634      	mov	r4, r6
 800f18a:	6876      	ldr	r6, [r6, #4]
 800f18c:	e7b9      	b.n	800f102 <_malloc_r+0x46>
 800f18e:	230c      	movs	r3, #12
 800f190:	603b      	str	r3, [r7, #0]
 800f192:	4638      	mov	r0, r7
 800f194:	f001 fe6e 	bl	8010e74 <__malloc_unlock>
 800f198:	e7a1      	b.n	800f0de <_malloc_r+0x22>
 800f19a:	6025      	str	r5, [r4, #0]
 800f19c:	e7de      	b.n	800f15c <_malloc_r+0xa0>
 800f19e:	bf00      	nop
 800f1a0:	20006bd8 	.word	0x20006bd8

0800f1a4 <__cvt>:
 800f1a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f1a8:	ec55 4b10 	vmov	r4, r5, d0
 800f1ac:	2d00      	cmp	r5, #0
 800f1ae:	460e      	mov	r6, r1
 800f1b0:	4619      	mov	r1, r3
 800f1b2:	462b      	mov	r3, r5
 800f1b4:	bfbb      	ittet	lt
 800f1b6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f1ba:	461d      	movlt	r5, r3
 800f1bc:	2300      	movge	r3, #0
 800f1be:	232d      	movlt	r3, #45	; 0x2d
 800f1c0:	700b      	strb	r3, [r1, #0]
 800f1c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f1c4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f1c8:	4691      	mov	r9, r2
 800f1ca:	f023 0820 	bic.w	r8, r3, #32
 800f1ce:	bfbc      	itt	lt
 800f1d0:	4622      	movlt	r2, r4
 800f1d2:	4614      	movlt	r4, r2
 800f1d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f1d8:	d005      	beq.n	800f1e6 <__cvt+0x42>
 800f1da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f1de:	d100      	bne.n	800f1e2 <__cvt+0x3e>
 800f1e0:	3601      	adds	r6, #1
 800f1e2:	2102      	movs	r1, #2
 800f1e4:	e000      	b.n	800f1e8 <__cvt+0x44>
 800f1e6:	2103      	movs	r1, #3
 800f1e8:	ab03      	add	r3, sp, #12
 800f1ea:	9301      	str	r3, [sp, #4]
 800f1ec:	ab02      	add	r3, sp, #8
 800f1ee:	9300      	str	r3, [sp, #0]
 800f1f0:	ec45 4b10 	vmov	d0, r4, r5
 800f1f4:	4653      	mov	r3, sl
 800f1f6:	4632      	mov	r2, r6
 800f1f8:	f000 ff02 	bl	8010000 <_dtoa_r>
 800f1fc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f200:	4607      	mov	r7, r0
 800f202:	d102      	bne.n	800f20a <__cvt+0x66>
 800f204:	f019 0f01 	tst.w	r9, #1
 800f208:	d022      	beq.n	800f250 <__cvt+0xac>
 800f20a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f20e:	eb07 0906 	add.w	r9, r7, r6
 800f212:	d110      	bne.n	800f236 <__cvt+0x92>
 800f214:	783b      	ldrb	r3, [r7, #0]
 800f216:	2b30      	cmp	r3, #48	; 0x30
 800f218:	d10a      	bne.n	800f230 <__cvt+0x8c>
 800f21a:	2200      	movs	r2, #0
 800f21c:	2300      	movs	r3, #0
 800f21e:	4620      	mov	r0, r4
 800f220:	4629      	mov	r1, r5
 800f222:	f7f1 fc59 	bl	8000ad8 <__aeabi_dcmpeq>
 800f226:	b918      	cbnz	r0, 800f230 <__cvt+0x8c>
 800f228:	f1c6 0601 	rsb	r6, r6, #1
 800f22c:	f8ca 6000 	str.w	r6, [sl]
 800f230:	f8da 3000 	ldr.w	r3, [sl]
 800f234:	4499      	add	r9, r3
 800f236:	2200      	movs	r2, #0
 800f238:	2300      	movs	r3, #0
 800f23a:	4620      	mov	r0, r4
 800f23c:	4629      	mov	r1, r5
 800f23e:	f7f1 fc4b 	bl	8000ad8 <__aeabi_dcmpeq>
 800f242:	b108      	cbz	r0, 800f248 <__cvt+0xa4>
 800f244:	f8cd 900c 	str.w	r9, [sp, #12]
 800f248:	2230      	movs	r2, #48	; 0x30
 800f24a:	9b03      	ldr	r3, [sp, #12]
 800f24c:	454b      	cmp	r3, r9
 800f24e:	d307      	bcc.n	800f260 <__cvt+0xbc>
 800f250:	9b03      	ldr	r3, [sp, #12]
 800f252:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f254:	1bdb      	subs	r3, r3, r7
 800f256:	4638      	mov	r0, r7
 800f258:	6013      	str	r3, [r2, #0]
 800f25a:	b004      	add	sp, #16
 800f25c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f260:	1c59      	adds	r1, r3, #1
 800f262:	9103      	str	r1, [sp, #12]
 800f264:	701a      	strb	r2, [r3, #0]
 800f266:	e7f0      	b.n	800f24a <__cvt+0xa6>

0800f268 <__exponent>:
 800f268:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f26a:	4603      	mov	r3, r0
 800f26c:	2900      	cmp	r1, #0
 800f26e:	bfb8      	it	lt
 800f270:	4249      	neglt	r1, r1
 800f272:	f803 2b02 	strb.w	r2, [r3], #2
 800f276:	bfb4      	ite	lt
 800f278:	222d      	movlt	r2, #45	; 0x2d
 800f27a:	222b      	movge	r2, #43	; 0x2b
 800f27c:	2909      	cmp	r1, #9
 800f27e:	7042      	strb	r2, [r0, #1]
 800f280:	dd2a      	ble.n	800f2d8 <__exponent+0x70>
 800f282:	f10d 0407 	add.w	r4, sp, #7
 800f286:	46a4      	mov	ip, r4
 800f288:	270a      	movs	r7, #10
 800f28a:	46a6      	mov	lr, r4
 800f28c:	460a      	mov	r2, r1
 800f28e:	fb91 f6f7 	sdiv	r6, r1, r7
 800f292:	fb07 1516 	mls	r5, r7, r6, r1
 800f296:	3530      	adds	r5, #48	; 0x30
 800f298:	2a63      	cmp	r2, #99	; 0x63
 800f29a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800f29e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f2a2:	4631      	mov	r1, r6
 800f2a4:	dcf1      	bgt.n	800f28a <__exponent+0x22>
 800f2a6:	3130      	adds	r1, #48	; 0x30
 800f2a8:	f1ae 0502 	sub.w	r5, lr, #2
 800f2ac:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f2b0:	1c44      	adds	r4, r0, #1
 800f2b2:	4629      	mov	r1, r5
 800f2b4:	4561      	cmp	r1, ip
 800f2b6:	d30a      	bcc.n	800f2ce <__exponent+0x66>
 800f2b8:	f10d 0209 	add.w	r2, sp, #9
 800f2bc:	eba2 020e 	sub.w	r2, r2, lr
 800f2c0:	4565      	cmp	r5, ip
 800f2c2:	bf88      	it	hi
 800f2c4:	2200      	movhi	r2, #0
 800f2c6:	4413      	add	r3, r2
 800f2c8:	1a18      	subs	r0, r3, r0
 800f2ca:	b003      	add	sp, #12
 800f2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f2d2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f2d6:	e7ed      	b.n	800f2b4 <__exponent+0x4c>
 800f2d8:	2330      	movs	r3, #48	; 0x30
 800f2da:	3130      	adds	r1, #48	; 0x30
 800f2dc:	7083      	strb	r3, [r0, #2]
 800f2de:	70c1      	strb	r1, [r0, #3]
 800f2e0:	1d03      	adds	r3, r0, #4
 800f2e2:	e7f1      	b.n	800f2c8 <__exponent+0x60>

0800f2e4 <_printf_float>:
 800f2e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2e8:	ed2d 8b02 	vpush	{d8}
 800f2ec:	b08d      	sub	sp, #52	; 0x34
 800f2ee:	460c      	mov	r4, r1
 800f2f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f2f4:	4616      	mov	r6, r2
 800f2f6:	461f      	mov	r7, r3
 800f2f8:	4605      	mov	r5, r0
 800f2fa:	f001 fd31 	bl	8010d60 <_localeconv_r>
 800f2fe:	f8d0 a000 	ldr.w	sl, [r0]
 800f302:	4650      	mov	r0, sl
 800f304:	f7f0 ff6c 	bl	80001e0 <strlen>
 800f308:	2300      	movs	r3, #0
 800f30a:	930a      	str	r3, [sp, #40]	; 0x28
 800f30c:	6823      	ldr	r3, [r4, #0]
 800f30e:	9305      	str	r3, [sp, #20]
 800f310:	f8d8 3000 	ldr.w	r3, [r8]
 800f314:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f318:	3307      	adds	r3, #7
 800f31a:	f023 0307 	bic.w	r3, r3, #7
 800f31e:	f103 0208 	add.w	r2, r3, #8
 800f322:	f8c8 2000 	str.w	r2, [r8]
 800f326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f32a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f32e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f332:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f336:	9307      	str	r3, [sp, #28]
 800f338:	f8cd 8018 	str.w	r8, [sp, #24]
 800f33c:	ee08 0a10 	vmov	s16, r0
 800f340:	4b9f      	ldr	r3, [pc, #636]	; (800f5c0 <_printf_float+0x2dc>)
 800f342:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f346:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f34a:	f7f1 fbf7 	bl	8000b3c <__aeabi_dcmpun>
 800f34e:	bb88      	cbnz	r0, 800f3b4 <_printf_float+0xd0>
 800f350:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f354:	4b9a      	ldr	r3, [pc, #616]	; (800f5c0 <_printf_float+0x2dc>)
 800f356:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f35a:	f7f1 fbd1 	bl	8000b00 <__aeabi_dcmple>
 800f35e:	bb48      	cbnz	r0, 800f3b4 <_printf_float+0xd0>
 800f360:	2200      	movs	r2, #0
 800f362:	2300      	movs	r3, #0
 800f364:	4640      	mov	r0, r8
 800f366:	4649      	mov	r1, r9
 800f368:	f7f1 fbc0 	bl	8000aec <__aeabi_dcmplt>
 800f36c:	b110      	cbz	r0, 800f374 <_printf_float+0x90>
 800f36e:	232d      	movs	r3, #45	; 0x2d
 800f370:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f374:	4b93      	ldr	r3, [pc, #588]	; (800f5c4 <_printf_float+0x2e0>)
 800f376:	4894      	ldr	r0, [pc, #592]	; (800f5c8 <_printf_float+0x2e4>)
 800f378:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f37c:	bf94      	ite	ls
 800f37e:	4698      	movls	r8, r3
 800f380:	4680      	movhi	r8, r0
 800f382:	2303      	movs	r3, #3
 800f384:	6123      	str	r3, [r4, #16]
 800f386:	9b05      	ldr	r3, [sp, #20]
 800f388:	f023 0204 	bic.w	r2, r3, #4
 800f38c:	6022      	str	r2, [r4, #0]
 800f38e:	f04f 0900 	mov.w	r9, #0
 800f392:	9700      	str	r7, [sp, #0]
 800f394:	4633      	mov	r3, r6
 800f396:	aa0b      	add	r2, sp, #44	; 0x2c
 800f398:	4621      	mov	r1, r4
 800f39a:	4628      	mov	r0, r5
 800f39c:	f000 f9d8 	bl	800f750 <_printf_common>
 800f3a0:	3001      	adds	r0, #1
 800f3a2:	f040 8090 	bne.w	800f4c6 <_printf_float+0x1e2>
 800f3a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f3aa:	b00d      	add	sp, #52	; 0x34
 800f3ac:	ecbd 8b02 	vpop	{d8}
 800f3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3b4:	4642      	mov	r2, r8
 800f3b6:	464b      	mov	r3, r9
 800f3b8:	4640      	mov	r0, r8
 800f3ba:	4649      	mov	r1, r9
 800f3bc:	f7f1 fbbe 	bl	8000b3c <__aeabi_dcmpun>
 800f3c0:	b140      	cbz	r0, 800f3d4 <_printf_float+0xf0>
 800f3c2:	464b      	mov	r3, r9
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	bfbc      	itt	lt
 800f3c8:	232d      	movlt	r3, #45	; 0x2d
 800f3ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f3ce:	487f      	ldr	r0, [pc, #508]	; (800f5cc <_printf_float+0x2e8>)
 800f3d0:	4b7f      	ldr	r3, [pc, #508]	; (800f5d0 <_printf_float+0x2ec>)
 800f3d2:	e7d1      	b.n	800f378 <_printf_float+0x94>
 800f3d4:	6863      	ldr	r3, [r4, #4]
 800f3d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f3da:	9206      	str	r2, [sp, #24]
 800f3dc:	1c5a      	adds	r2, r3, #1
 800f3de:	d13f      	bne.n	800f460 <_printf_float+0x17c>
 800f3e0:	2306      	movs	r3, #6
 800f3e2:	6063      	str	r3, [r4, #4]
 800f3e4:	9b05      	ldr	r3, [sp, #20]
 800f3e6:	6861      	ldr	r1, [r4, #4]
 800f3e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	9303      	str	r3, [sp, #12]
 800f3f0:	ab0a      	add	r3, sp, #40	; 0x28
 800f3f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f3f6:	ab09      	add	r3, sp, #36	; 0x24
 800f3f8:	ec49 8b10 	vmov	d0, r8, r9
 800f3fc:	9300      	str	r3, [sp, #0]
 800f3fe:	6022      	str	r2, [r4, #0]
 800f400:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f404:	4628      	mov	r0, r5
 800f406:	f7ff fecd 	bl	800f1a4 <__cvt>
 800f40a:	9b06      	ldr	r3, [sp, #24]
 800f40c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f40e:	2b47      	cmp	r3, #71	; 0x47
 800f410:	4680      	mov	r8, r0
 800f412:	d108      	bne.n	800f426 <_printf_float+0x142>
 800f414:	1cc8      	adds	r0, r1, #3
 800f416:	db02      	blt.n	800f41e <_printf_float+0x13a>
 800f418:	6863      	ldr	r3, [r4, #4]
 800f41a:	4299      	cmp	r1, r3
 800f41c:	dd41      	ble.n	800f4a2 <_printf_float+0x1be>
 800f41e:	f1ab 0b02 	sub.w	fp, fp, #2
 800f422:	fa5f fb8b 	uxtb.w	fp, fp
 800f426:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f42a:	d820      	bhi.n	800f46e <_printf_float+0x18a>
 800f42c:	3901      	subs	r1, #1
 800f42e:	465a      	mov	r2, fp
 800f430:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f434:	9109      	str	r1, [sp, #36]	; 0x24
 800f436:	f7ff ff17 	bl	800f268 <__exponent>
 800f43a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f43c:	1813      	adds	r3, r2, r0
 800f43e:	2a01      	cmp	r2, #1
 800f440:	4681      	mov	r9, r0
 800f442:	6123      	str	r3, [r4, #16]
 800f444:	dc02      	bgt.n	800f44c <_printf_float+0x168>
 800f446:	6822      	ldr	r2, [r4, #0]
 800f448:	07d2      	lsls	r2, r2, #31
 800f44a:	d501      	bpl.n	800f450 <_printf_float+0x16c>
 800f44c:	3301      	adds	r3, #1
 800f44e:	6123      	str	r3, [r4, #16]
 800f450:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f454:	2b00      	cmp	r3, #0
 800f456:	d09c      	beq.n	800f392 <_printf_float+0xae>
 800f458:	232d      	movs	r3, #45	; 0x2d
 800f45a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f45e:	e798      	b.n	800f392 <_printf_float+0xae>
 800f460:	9a06      	ldr	r2, [sp, #24]
 800f462:	2a47      	cmp	r2, #71	; 0x47
 800f464:	d1be      	bne.n	800f3e4 <_printf_float+0x100>
 800f466:	2b00      	cmp	r3, #0
 800f468:	d1bc      	bne.n	800f3e4 <_printf_float+0x100>
 800f46a:	2301      	movs	r3, #1
 800f46c:	e7b9      	b.n	800f3e2 <_printf_float+0xfe>
 800f46e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f472:	d118      	bne.n	800f4a6 <_printf_float+0x1c2>
 800f474:	2900      	cmp	r1, #0
 800f476:	6863      	ldr	r3, [r4, #4]
 800f478:	dd0b      	ble.n	800f492 <_printf_float+0x1ae>
 800f47a:	6121      	str	r1, [r4, #16]
 800f47c:	b913      	cbnz	r3, 800f484 <_printf_float+0x1a0>
 800f47e:	6822      	ldr	r2, [r4, #0]
 800f480:	07d0      	lsls	r0, r2, #31
 800f482:	d502      	bpl.n	800f48a <_printf_float+0x1a6>
 800f484:	3301      	adds	r3, #1
 800f486:	440b      	add	r3, r1
 800f488:	6123      	str	r3, [r4, #16]
 800f48a:	65a1      	str	r1, [r4, #88]	; 0x58
 800f48c:	f04f 0900 	mov.w	r9, #0
 800f490:	e7de      	b.n	800f450 <_printf_float+0x16c>
 800f492:	b913      	cbnz	r3, 800f49a <_printf_float+0x1b6>
 800f494:	6822      	ldr	r2, [r4, #0]
 800f496:	07d2      	lsls	r2, r2, #31
 800f498:	d501      	bpl.n	800f49e <_printf_float+0x1ba>
 800f49a:	3302      	adds	r3, #2
 800f49c:	e7f4      	b.n	800f488 <_printf_float+0x1a4>
 800f49e:	2301      	movs	r3, #1
 800f4a0:	e7f2      	b.n	800f488 <_printf_float+0x1a4>
 800f4a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f4a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4a8:	4299      	cmp	r1, r3
 800f4aa:	db05      	blt.n	800f4b8 <_printf_float+0x1d4>
 800f4ac:	6823      	ldr	r3, [r4, #0]
 800f4ae:	6121      	str	r1, [r4, #16]
 800f4b0:	07d8      	lsls	r0, r3, #31
 800f4b2:	d5ea      	bpl.n	800f48a <_printf_float+0x1a6>
 800f4b4:	1c4b      	adds	r3, r1, #1
 800f4b6:	e7e7      	b.n	800f488 <_printf_float+0x1a4>
 800f4b8:	2900      	cmp	r1, #0
 800f4ba:	bfd4      	ite	le
 800f4bc:	f1c1 0202 	rsble	r2, r1, #2
 800f4c0:	2201      	movgt	r2, #1
 800f4c2:	4413      	add	r3, r2
 800f4c4:	e7e0      	b.n	800f488 <_printf_float+0x1a4>
 800f4c6:	6823      	ldr	r3, [r4, #0]
 800f4c8:	055a      	lsls	r2, r3, #21
 800f4ca:	d407      	bmi.n	800f4dc <_printf_float+0x1f8>
 800f4cc:	6923      	ldr	r3, [r4, #16]
 800f4ce:	4642      	mov	r2, r8
 800f4d0:	4631      	mov	r1, r6
 800f4d2:	4628      	mov	r0, r5
 800f4d4:	47b8      	blx	r7
 800f4d6:	3001      	adds	r0, #1
 800f4d8:	d12c      	bne.n	800f534 <_printf_float+0x250>
 800f4da:	e764      	b.n	800f3a6 <_printf_float+0xc2>
 800f4dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f4e0:	f240 80e0 	bls.w	800f6a4 <_printf_float+0x3c0>
 800f4e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f4e8:	2200      	movs	r2, #0
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	f7f1 faf4 	bl	8000ad8 <__aeabi_dcmpeq>
 800f4f0:	2800      	cmp	r0, #0
 800f4f2:	d034      	beq.n	800f55e <_printf_float+0x27a>
 800f4f4:	4a37      	ldr	r2, [pc, #220]	; (800f5d4 <_printf_float+0x2f0>)
 800f4f6:	2301      	movs	r3, #1
 800f4f8:	4631      	mov	r1, r6
 800f4fa:	4628      	mov	r0, r5
 800f4fc:	47b8      	blx	r7
 800f4fe:	3001      	adds	r0, #1
 800f500:	f43f af51 	beq.w	800f3a6 <_printf_float+0xc2>
 800f504:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f508:	429a      	cmp	r2, r3
 800f50a:	db02      	blt.n	800f512 <_printf_float+0x22e>
 800f50c:	6823      	ldr	r3, [r4, #0]
 800f50e:	07d8      	lsls	r0, r3, #31
 800f510:	d510      	bpl.n	800f534 <_printf_float+0x250>
 800f512:	ee18 3a10 	vmov	r3, s16
 800f516:	4652      	mov	r2, sl
 800f518:	4631      	mov	r1, r6
 800f51a:	4628      	mov	r0, r5
 800f51c:	47b8      	blx	r7
 800f51e:	3001      	adds	r0, #1
 800f520:	f43f af41 	beq.w	800f3a6 <_printf_float+0xc2>
 800f524:	f04f 0800 	mov.w	r8, #0
 800f528:	f104 091a 	add.w	r9, r4, #26
 800f52c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f52e:	3b01      	subs	r3, #1
 800f530:	4543      	cmp	r3, r8
 800f532:	dc09      	bgt.n	800f548 <_printf_float+0x264>
 800f534:	6823      	ldr	r3, [r4, #0]
 800f536:	079b      	lsls	r3, r3, #30
 800f538:	f100 8105 	bmi.w	800f746 <_printf_float+0x462>
 800f53c:	68e0      	ldr	r0, [r4, #12]
 800f53e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f540:	4298      	cmp	r0, r3
 800f542:	bfb8      	it	lt
 800f544:	4618      	movlt	r0, r3
 800f546:	e730      	b.n	800f3aa <_printf_float+0xc6>
 800f548:	2301      	movs	r3, #1
 800f54a:	464a      	mov	r2, r9
 800f54c:	4631      	mov	r1, r6
 800f54e:	4628      	mov	r0, r5
 800f550:	47b8      	blx	r7
 800f552:	3001      	adds	r0, #1
 800f554:	f43f af27 	beq.w	800f3a6 <_printf_float+0xc2>
 800f558:	f108 0801 	add.w	r8, r8, #1
 800f55c:	e7e6      	b.n	800f52c <_printf_float+0x248>
 800f55e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f560:	2b00      	cmp	r3, #0
 800f562:	dc39      	bgt.n	800f5d8 <_printf_float+0x2f4>
 800f564:	4a1b      	ldr	r2, [pc, #108]	; (800f5d4 <_printf_float+0x2f0>)
 800f566:	2301      	movs	r3, #1
 800f568:	4631      	mov	r1, r6
 800f56a:	4628      	mov	r0, r5
 800f56c:	47b8      	blx	r7
 800f56e:	3001      	adds	r0, #1
 800f570:	f43f af19 	beq.w	800f3a6 <_printf_float+0xc2>
 800f574:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f578:	4313      	orrs	r3, r2
 800f57a:	d102      	bne.n	800f582 <_printf_float+0x29e>
 800f57c:	6823      	ldr	r3, [r4, #0]
 800f57e:	07d9      	lsls	r1, r3, #31
 800f580:	d5d8      	bpl.n	800f534 <_printf_float+0x250>
 800f582:	ee18 3a10 	vmov	r3, s16
 800f586:	4652      	mov	r2, sl
 800f588:	4631      	mov	r1, r6
 800f58a:	4628      	mov	r0, r5
 800f58c:	47b8      	blx	r7
 800f58e:	3001      	adds	r0, #1
 800f590:	f43f af09 	beq.w	800f3a6 <_printf_float+0xc2>
 800f594:	f04f 0900 	mov.w	r9, #0
 800f598:	f104 0a1a 	add.w	sl, r4, #26
 800f59c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f59e:	425b      	negs	r3, r3
 800f5a0:	454b      	cmp	r3, r9
 800f5a2:	dc01      	bgt.n	800f5a8 <_printf_float+0x2c4>
 800f5a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5a6:	e792      	b.n	800f4ce <_printf_float+0x1ea>
 800f5a8:	2301      	movs	r3, #1
 800f5aa:	4652      	mov	r2, sl
 800f5ac:	4631      	mov	r1, r6
 800f5ae:	4628      	mov	r0, r5
 800f5b0:	47b8      	blx	r7
 800f5b2:	3001      	adds	r0, #1
 800f5b4:	f43f aef7 	beq.w	800f3a6 <_printf_float+0xc2>
 800f5b8:	f109 0901 	add.w	r9, r9, #1
 800f5bc:	e7ee      	b.n	800f59c <_printf_float+0x2b8>
 800f5be:	bf00      	nop
 800f5c0:	7fefffff 	.word	0x7fefffff
 800f5c4:	08012884 	.word	0x08012884
 800f5c8:	08012888 	.word	0x08012888
 800f5cc:	08012890 	.word	0x08012890
 800f5d0:	0801288c 	.word	0x0801288c
 800f5d4:	08012894 	.word	0x08012894
 800f5d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f5da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f5dc:	429a      	cmp	r2, r3
 800f5de:	bfa8      	it	ge
 800f5e0:	461a      	movge	r2, r3
 800f5e2:	2a00      	cmp	r2, #0
 800f5e4:	4691      	mov	r9, r2
 800f5e6:	dc37      	bgt.n	800f658 <_printf_float+0x374>
 800f5e8:	f04f 0b00 	mov.w	fp, #0
 800f5ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f5f0:	f104 021a 	add.w	r2, r4, #26
 800f5f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f5f6:	9305      	str	r3, [sp, #20]
 800f5f8:	eba3 0309 	sub.w	r3, r3, r9
 800f5fc:	455b      	cmp	r3, fp
 800f5fe:	dc33      	bgt.n	800f668 <_printf_float+0x384>
 800f600:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f604:	429a      	cmp	r2, r3
 800f606:	db3b      	blt.n	800f680 <_printf_float+0x39c>
 800f608:	6823      	ldr	r3, [r4, #0]
 800f60a:	07da      	lsls	r2, r3, #31
 800f60c:	d438      	bmi.n	800f680 <_printf_float+0x39c>
 800f60e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f610:	9a05      	ldr	r2, [sp, #20]
 800f612:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f614:	1a9a      	subs	r2, r3, r2
 800f616:	eba3 0901 	sub.w	r9, r3, r1
 800f61a:	4591      	cmp	r9, r2
 800f61c:	bfa8      	it	ge
 800f61e:	4691      	movge	r9, r2
 800f620:	f1b9 0f00 	cmp.w	r9, #0
 800f624:	dc35      	bgt.n	800f692 <_printf_float+0x3ae>
 800f626:	f04f 0800 	mov.w	r8, #0
 800f62a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f62e:	f104 0a1a 	add.w	sl, r4, #26
 800f632:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f636:	1a9b      	subs	r3, r3, r2
 800f638:	eba3 0309 	sub.w	r3, r3, r9
 800f63c:	4543      	cmp	r3, r8
 800f63e:	f77f af79 	ble.w	800f534 <_printf_float+0x250>
 800f642:	2301      	movs	r3, #1
 800f644:	4652      	mov	r2, sl
 800f646:	4631      	mov	r1, r6
 800f648:	4628      	mov	r0, r5
 800f64a:	47b8      	blx	r7
 800f64c:	3001      	adds	r0, #1
 800f64e:	f43f aeaa 	beq.w	800f3a6 <_printf_float+0xc2>
 800f652:	f108 0801 	add.w	r8, r8, #1
 800f656:	e7ec      	b.n	800f632 <_printf_float+0x34e>
 800f658:	4613      	mov	r3, r2
 800f65a:	4631      	mov	r1, r6
 800f65c:	4642      	mov	r2, r8
 800f65e:	4628      	mov	r0, r5
 800f660:	47b8      	blx	r7
 800f662:	3001      	adds	r0, #1
 800f664:	d1c0      	bne.n	800f5e8 <_printf_float+0x304>
 800f666:	e69e      	b.n	800f3a6 <_printf_float+0xc2>
 800f668:	2301      	movs	r3, #1
 800f66a:	4631      	mov	r1, r6
 800f66c:	4628      	mov	r0, r5
 800f66e:	9205      	str	r2, [sp, #20]
 800f670:	47b8      	blx	r7
 800f672:	3001      	adds	r0, #1
 800f674:	f43f ae97 	beq.w	800f3a6 <_printf_float+0xc2>
 800f678:	9a05      	ldr	r2, [sp, #20]
 800f67a:	f10b 0b01 	add.w	fp, fp, #1
 800f67e:	e7b9      	b.n	800f5f4 <_printf_float+0x310>
 800f680:	ee18 3a10 	vmov	r3, s16
 800f684:	4652      	mov	r2, sl
 800f686:	4631      	mov	r1, r6
 800f688:	4628      	mov	r0, r5
 800f68a:	47b8      	blx	r7
 800f68c:	3001      	adds	r0, #1
 800f68e:	d1be      	bne.n	800f60e <_printf_float+0x32a>
 800f690:	e689      	b.n	800f3a6 <_printf_float+0xc2>
 800f692:	9a05      	ldr	r2, [sp, #20]
 800f694:	464b      	mov	r3, r9
 800f696:	4442      	add	r2, r8
 800f698:	4631      	mov	r1, r6
 800f69a:	4628      	mov	r0, r5
 800f69c:	47b8      	blx	r7
 800f69e:	3001      	adds	r0, #1
 800f6a0:	d1c1      	bne.n	800f626 <_printf_float+0x342>
 800f6a2:	e680      	b.n	800f3a6 <_printf_float+0xc2>
 800f6a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f6a6:	2a01      	cmp	r2, #1
 800f6a8:	dc01      	bgt.n	800f6ae <_printf_float+0x3ca>
 800f6aa:	07db      	lsls	r3, r3, #31
 800f6ac:	d538      	bpl.n	800f720 <_printf_float+0x43c>
 800f6ae:	2301      	movs	r3, #1
 800f6b0:	4642      	mov	r2, r8
 800f6b2:	4631      	mov	r1, r6
 800f6b4:	4628      	mov	r0, r5
 800f6b6:	47b8      	blx	r7
 800f6b8:	3001      	adds	r0, #1
 800f6ba:	f43f ae74 	beq.w	800f3a6 <_printf_float+0xc2>
 800f6be:	ee18 3a10 	vmov	r3, s16
 800f6c2:	4652      	mov	r2, sl
 800f6c4:	4631      	mov	r1, r6
 800f6c6:	4628      	mov	r0, r5
 800f6c8:	47b8      	blx	r7
 800f6ca:	3001      	adds	r0, #1
 800f6cc:	f43f ae6b 	beq.w	800f3a6 <_printf_float+0xc2>
 800f6d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f6d4:	2200      	movs	r2, #0
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	f7f1 f9fe 	bl	8000ad8 <__aeabi_dcmpeq>
 800f6dc:	b9d8      	cbnz	r0, 800f716 <_printf_float+0x432>
 800f6de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6e0:	f108 0201 	add.w	r2, r8, #1
 800f6e4:	3b01      	subs	r3, #1
 800f6e6:	4631      	mov	r1, r6
 800f6e8:	4628      	mov	r0, r5
 800f6ea:	47b8      	blx	r7
 800f6ec:	3001      	adds	r0, #1
 800f6ee:	d10e      	bne.n	800f70e <_printf_float+0x42a>
 800f6f0:	e659      	b.n	800f3a6 <_printf_float+0xc2>
 800f6f2:	2301      	movs	r3, #1
 800f6f4:	4652      	mov	r2, sl
 800f6f6:	4631      	mov	r1, r6
 800f6f8:	4628      	mov	r0, r5
 800f6fa:	47b8      	blx	r7
 800f6fc:	3001      	adds	r0, #1
 800f6fe:	f43f ae52 	beq.w	800f3a6 <_printf_float+0xc2>
 800f702:	f108 0801 	add.w	r8, r8, #1
 800f706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f708:	3b01      	subs	r3, #1
 800f70a:	4543      	cmp	r3, r8
 800f70c:	dcf1      	bgt.n	800f6f2 <_printf_float+0x40e>
 800f70e:	464b      	mov	r3, r9
 800f710:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f714:	e6dc      	b.n	800f4d0 <_printf_float+0x1ec>
 800f716:	f04f 0800 	mov.w	r8, #0
 800f71a:	f104 0a1a 	add.w	sl, r4, #26
 800f71e:	e7f2      	b.n	800f706 <_printf_float+0x422>
 800f720:	2301      	movs	r3, #1
 800f722:	4642      	mov	r2, r8
 800f724:	e7df      	b.n	800f6e6 <_printf_float+0x402>
 800f726:	2301      	movs	r3, #1
 800f728:	464a      	mov	r2, r9
 800f72a:	4631      	mov	r1, r6
 800f72c:	4628      	mov	r0, r5
 800f72e:	47b8      	blx	r7
 800f730:	3001      	adds	r0, #1
 800f732:	f43f ae38 	beq.w	800f3a6 <_printf_float+0xc2>
 800f736:	f108 0801 	add.w	r8, r8, #1
 800f73a:	68e3      	ldr	r3, [r4, #12]
 800f73c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f73e:	1a5b      	subs	r3, r3, r1
 800f740:	4543      	cmp	r3, r8
 800f742:	dcf0      	bgt.n	800f726 <_printf_float+0x442>
 800f744:	e6fa      	b.n	800f53c <_printf_float+0x258>
 800f746:	f04f 0800 	mov.w	r8, #0
 800f74a:	f104 0919 	add.w	r9, r4, #25
 800f74e:	e7f4      	b.n	800f73a <_printf_float+0x456>

0800f750 <_printf_common>:
 800f750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f754:	4616      	mov	r6, r2
 800f756:	4699      	mov	r9, r3
 800f758:	688a      	ldr	r2, [r1, #8]
 800f75a:	690b      	ldr	r3, [r1, #16]
 800f75c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f760:	4293      	cmp	r3, r2
 800f762:	bfb8      	it	lt
 800f764:	4613      	movlt	r3, r2
 800f766:	6033      	str	r3, [r6, #0]
 800f768:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f76c:	4607      	mov	r7, r0
 800f76e:	460c      	mov	r4, r1
 800f770:	b10a      	cbz	r2, 800f776 <_printf_common+0x26>
 800f772:	3301      	adds	r3, #1
 800f774:	6033      	str	r3, [r6, #0]
 800f776:	6823      	ldr	r3, [r4, #0]
 800f778:	0699      	lsls	r1, r3, #26
 800f77a:	bf42      	ittt	mi
 800f77c:	6833      	ldrmi	r3, [r6, #0]
 800f77e:	3302      	addmi	r3, #2
 800f780:	6033      	strmi	r3, [r6, #0]
 800f782:	6825      	ldr	r5, [r4, #0]
 800f784:	f015 0506 	ands.w	r5, r5, #6
 800f788:	d106      	bne.n	800f798 <_printf_common+0x48>
 800f78a:	f104 0a19 	add.w	sl, r4, #25
 800f78e:	68e3      	ldr	r3, [r4, #12]
 800f790:	6832      	ldr	r2, [r6, #0]
 800f792:	1a9b      	subs	r3, r3, r2
 800f794:	42ab      	cmp	r3, r5
 800f796:	dc26      	bgt.n	800f7e6 <_printf_common+0x96>
 800f798:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f79c:	1e13      	subs	r3, r2, #0
 800f79e:	6822      	ldr	r2, [r4, #0]
 800f7a0:	bf18      	it	ne
 800f7a2:	2301      	movne	r3, #1
 800f7a4:	0692      	lsls	r2, r2, #26
 800f7a6:	d42b      	bmi.n	800f800 <_printf_common+0xb0>
 800f7a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f7ac:	4649      	mov	r1, r9
 800f7ae:	4638      	mov	r0, r7
 800f7b0:	47c0      	blx	r8
 800f7b2:	3001      	adds	r0, #1
 800f7b4:	d01e      	beq.n	800f7f4 <_printf_common+0xa4>
 800f7b6:	6823      	ldr	r3, [r4, #0]
 800f7b8:	68e5      	ldr	r5, [r4, #12]
 800f7ba:	6832      	ldr	r2, [r6, #0]
 800f7bc:	f003 0306 	and.w	r3, r3, #6
 800f7c0:	2b04      	cmp	r3, #4
 800f7c2:	bf08      	it	eq
 800f7c4:	1aad      	subeq	r5, r5, r2
 800f7c6:	68a3      	ldr	r3, [r4, #8]
 800f7c8:	6922      	ldr	r2, [r4, #16]
 800f7ca:	bf0c      	ite	eq
 800f7cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f7d0:	2500      	movne	r5, #0
 800f7d2:	4293      	cmp	r3, r2
 800f7d4:	bfc4      	itt	gt
 800f7d6:	1a9b      	subgt	r3, r3, r2
 800f7d8:	18ed      	addgt	r5, r5, r3
 800f7da:	2600      	movs	r6, #0
 800f7dc:	341a      	adds	r4, #26
 800f7de:	42b5      	cmp	r5, r6
 800f7e0:	d11a      	bne.n	800f818 <_printf_common+0xc8>
 800f7e2:	2000      	movs	r0, #0
 800f7e4:	e008      	b.n	800f7f8 <_printf_common+0xa8>
 800f7e6:	2301      	movs	r3, #1
 800f7e8:	4652      	mov	r2, sl
 800f7ea:	4649      	mov	r1, r9
 800f7ec:	4638      	mov	r0, r7
 800f7ee:	47c0      	blx	r8
 800f7f0:	3001      	adds	r0, #1
 800f7f2:	d103      	bne.n	800f7fc <_printf_common+0xac>
 800f7f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f7f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f7fc:	3501      	adds	r5, #1
 800f7fe:	e7c6      	b.n	800f78e <_printf_common+0x3e>
 800f800:	18e1      	adds	r1, r4, r3
 800f802:	1c5a      	adds	r2, r3, #1
 800f804:	2030      	movs	r0, #48	; 0x30
 800f806:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f80a:	4422      	add	r2, r4
 800f80c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f810:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f814:	3302      	adds	r3, #2
 800f816:	e7c7      	b.n	800f7a8 <_printf_common+0x58>
 800f818:	2301      	movs	r3, #1
 800f81a:	4622      	mov	r2, r4
 800f81c:	4649      	mov	r1, r9
 800f81e:	4638      	mov	r0, r7
 800f820:	47c0      	blx	r8
 800f822:	3001      	adds	r0, #1
 800f824:	d0e6      	beq.n	800f7f4 <_printf_common+0xa4>
 800f826:	3601      	adds	r6, #1
 800f828:	e7d9      	b.n	800f7de <_printf_common+0x8e>
	...

0800f82c <_printf_i>:
 800f82c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f830:	7e0f      	ldrb	r7, [r1, #24]
 800f832:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f834:	2f78      	cmp	r7, #120	; 0x78
 800f836:	4691      	mov	r9, r2
 800f838:	4680      	mov	r8, r0
 800f83a:	460c      	mov	r4, r1
 800f83c:	469a      	mov	sl, r3
 800f83e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f842:	d807      	bhi.n	800f854 <_printf_i+0x28>
 800f844:	2f62      	cmp	r7, #98	; 0x62
 800f846:	d80a      	bhi.n	800f85e <_printf_i+0x32>
 800f848:	2f00      	cmp	r7, #0
 800f84a:	f000 80d8 	beq.w	800f9fe <_printf_i+0x1d2>
 800f84e:	2f58      	cmp	r7, #88	; 0x58
 800f850:	f000 80a3 	beq.w	800f99a <_printf_i+0x16e>
 800f854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f858:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f85c:	e03a      	b.n	800f8d4 <_printf_i+0xa8>
 800f85e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f862:	2b15      	cmp	r3, #21
 800f864:	d8f6      	bhi.n	800f854 <_printf_i+0x28>
 800f866:	a101      	add	r1, pc, #4	; (adr r1, 800f86c <_printf_i+0x40>)
 800f868:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f86c:	0800f8c5 	.word	0x0800f8c5
 800f870:	0800f8d9 	.word	0x0800f8d9
 800f874:	0800f855 	.word	0x0800f855
 800f878:	0800f855 	.word	0x0800f855
 800f87c:	0800f855 	.word	0x0800f855
 800f880:	0800f855 	.word	0x0800f855
 800f884:	0800f8d9 	.word	0x0800f8d9
 800f888:	0800f855 	.word	0x0800f855
 800f88c:	0800f855 	.word	0x0800f855
 800f890:	0800f855 	.word	0x0800f855
 800f894:	0800f855 	.word	0x0800f855
 800f898:	0800f9e5 	.word	0x0800f9e5
 800f89c:	0800f909 	.word	0x0800f909
 800f8a0:	0800f9c7 	.word	0x0800f9c7
 800f8a4:	0800f855 	.word	0x0800f855
 800f8a8:	0800f855 	.word	0x0800f855
 800f8ac:	0800fa07 	.word	0x0800fa07
 800f8b0:	0800f855 	.word	0x0800f855
 800f8b4:	0800f909 	.word	0x0800f909
 800f8b8:	0800f855 	.word	0x0800f855
 800f8bc:	0800f855 	.word	0x0800f855
 800f8c0:	0800f9cf 	.word	0x0800f9cf
 800f8c4:	682b      	ldr	r3, [r5, #0]
 800f8c6:	1d1a      	adds	r2, r3, #4
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	602a      	str	r2, [r5, #0]
 800f8cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f8d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f8d4:	2301      	movs	r3, #1
 800f8d6:	e0a3      	b.n	800fa20 <_printf_i+0x1f4>
 800f8d8:	6820      	ldr	r0, [r4, #0]
 800f8da:	6829      	ldr	r1, [r5, #0]
 800f8dc:	0606      	lsls	r6, r0, #24
 800f8de:	f101 0304 	add.w	r3, r1, #4
 800f8e2:	d50a      	bpl.n	800f8fa <_printf_i+0xce>
 800f8e4:	680e      	ldr	r6, [r1, #0]
 800f8e6:	602b      	str	r3, [r5, #0]
 800f8e8:	2e00      	cmp	r6, #0
 800f8ea:	da03      	bge.n	800f8f4 <_printf_i+0xc8>
 800f8ec:	232d      	movs	r3, #45	; 0x2d
 800f8ee:	4276      	negs	r6, r6
 800f8f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f8f4:	485e      	ldr	r0, [pc, #376]	; (800fa70 <_printf_i+0x244>)
 800f8f6:	230a      	movs	r3, #10
 800f8f8:	e019      	b.n	800f92e <_printf_i+0x102>
 800f8fa:	680e      	ldr	r6, [r1, #0]
 800f8fc:	602b      	str	r3, [r5, #0]
 800f8fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f902:	bf18      	it	ne
 800f904:	b236      	sxthne	r6, r6
 800f906:	e7ef      	b.n	800f8e8 <_printf_i+0xbc>
 800f908:	682b      	ldr	r3, [r5, #0]
 800f90a:	6820      	ldr	r0, [r4, #0]
 800f90c:	1d19      	adds	r1, r3, #4
 800f90e:	6029      	str	r1, [r5, #0]
 800f910:	0601      	lsls	r1, r0, #24
 800f912:	d501      	bpl.n	800f918 <_printf_i+0xec>
 800f914:	681e      	ldr	r6, [r3, #0]
 800f916:	e002      	b.n	800f91e <_printf_i+0xf2>
 800f918:	0646      	lsls	r6, r0, #25
 800f91a:	d5fb      	bpl.n	800f914 <_printf_i+0xe8>
 800f91c:	881e      	ldrh	r6, [r3, #0]
 800f91e:	4854      	ldr	r0, [pc, #336]	; (800fa70 <_printf_i+0x244>)
 800f920:	2f6f      	cmp	r7, #111	; 0x6f
 800f922:	bf0c      	ite	eq
 800f924:	2308      	moveq	r3, #8
 800f926:	230a      	movne	r3, #10
 800f928:	2100      	movs	r1, #0
 800f92a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f92e:	6865      	ldr	r5, [r4, #4]
 800f930:	60a5      	str	r5, [r4, #8]
 800f932:	2d00      	cmp	r5, #0
 800f934:	bfa2      	ittt	ge
 800f936:	6821      	ldrge	r1, [r4, #0]
 800f938:	f021 0104 	bicge.w	r1, r1, #4
 800f93c:	6021      	strge	r1, [r4, #0]
 800f93e:	b90e      	cbnz	r6, 800f944 <_printf_i+0x118>
 800f940:	2d00      	cmp	r5, #0
 800f942:	d04d      	beq.n	800f9e0 <_printf_i+0x1b4>
 800f944:	4615      	mov	r5, r2
 800f946:	fbb6 f1f3 	udiv	r1, r6, r3
 800f94a:	fb03 6711 	mls	r7, r3, r1, r6
 800f94e:	5dc7      	ldrb	r7, [r0, r7]
 800f950:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f954:	4637      	mov	r7, r6
 800f956:	42bb      	cmp	r3, r7
 800f958:	460e      	mov	r6, r1
 800f95a:	d9f4      	bls.n	800f946 <_printf_i+0x11a>
 800f95c:	2b08      	cmp	r3, #8
 800f95e:	d10b      	bne.n	800f978 <_printf_i+0x14c>
 800f960:	6823      	ldr	r3, [r4, #0]
 800f962:	07de      	lsls	r6, r3, #31
 800f964:	d508      	bpl.n	800f978 <_printf_i+0x14c>
 800f966:	6923      	ldr	r3, [r4, #16]
 800f968:	6861      	ldr	r1, [r4, #4]
 800f96a:	4299      	cmp	r1, r3
 800f96c:	bfde      	ittt	le
 800f96e:	2330      	movle	r3, #48	; 0x30
 800f970:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f974:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f978:	1b52      	subs	r2, r2, r5
 800f97a:	6122      	str	r2, [r4, #16]
 800f97c:	f8cd a000 	str.w	sl, [sp]
 800f980:	464b      	mov	r3, r9
 800f982:	aa03      	add	r2, sp, #12
 800f984:	4621      	mov	r1, r4
 800f986:	4640      	mov	r0, r8
 800f988:	f7ff fee2 	bl	800f750 <_printf_common>
 800f98c:	3001      	adds	r0, #1
 800f98e:	d14c      	bne.n	800fa2a <_printf_i+0x1fe>
 800f990:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f994:	b004      	add	sp, #16
 800f996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f99a:	4835      	ldr	r0, [pc, #212]	; (800fa70 <_printf_i+0x244>)
 800f99c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f9a0:	6829      	ldr	r1, [r5, #0]
 800f9a2:	6823      	ldr	r3, [r4, #0]
 800f9a4:	f851 6b04 	ldr.w	r6, [r1], #4
 800f9a8:	6029      	str	r1, [r5, #0]
 800f9aa:	061d      	lsls	r5, r3, #24
 800f9ac:	d514      	bpl.n	800f9d8 <_printf_i+0x1ac>
 800f9ae:	07df      	lsls	r7, r3, #31
 800f9b0:	bf44      	itt	mi
 800f9b2:	f043 0320 	orrmi.w	r3, r3, #32
 800f9b6:	6023      	strmi	r3, [r4, #0]
 800f9b8:	b91e      	cbnz	r6, 800f9c2 <_printf_i+0x196>
 800f9ba:	6823      	ldr	r3, [r4, #0]
 800f9bc:	f023 0320 	bic.w	r3, r3, #32
 800f9c0:	6023      	str	r3, [r4, #0]
 800f9c2:	2310      	movs	r3, #16
 800f9c4:	e7b0      	b.n	800f928 <_printf_i+0xfc>
 800f9c6:	6823      	ldr	r3, [r4, #0]
 800f9c8:	f043 0320 	orr.w	r3, r3, #32
 800f9cc:	6023      	str	r3, [r4, #0]
 800f9ce:	2378      	movs	r3, #120	; 0x78
 800f9d0:	4828      	ldr	r0, [pc, #160]	; (800fa74 <_printf_i+0x248>)
 800f9d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f9d6:	e7e3      	b.n	800f9a0 <_printf_i+0x174>
 800f9d8:	0659      	lsls	r1, r3, #25
 800f9da:	bf48      	it	mi
 800f9dc:	b2b6      	uxthmi	r6, r6
 800f9de:	e7e6      	b.n	800f9ae <_printf_i+0x182>
 800f9e0:	4615      	mov	r5, r2
 800f9e2:	e7bb      	b.n	800f95c <_printf_i+0x130>
 800f9e4:	682b      	ldr	r3, [r5, #0]
 800f9e6:	6826      	ldr	r6, [r4, #0]
 800f9e8:	6961      	ldr	r1, [r4, #20]
 800f9ea:	1d18      	adds	r0, r3, #4
 800f9ec:	6028      	str	r0, [r5, #0]
 800f9ee:	0635      	lsls	r5, r6, #24
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	d501      	bpl.n	800f9f8 <_printf_i+0x1cc>
 800f9f4:	6019      	str	r1, [r3, #0]
 800f9f6:	e002      	b.n	800f9fe <_printf_i+0x1d2>
 800f9f8:	0670      	lsls	r0, r6, #25
 800f9fa:	d5fb      	bpl.n	800f9f4 <_printf_i+0x1c8>
 800f9fc:	8019      	strh	r1, [r3, #0]
 800f9fe:	2300      	movs	r3, #0
 800fa00:	6123      	str	r3, [r4, #16]
 800fa02:	4615      	mov	r5, r2
 800fa04:	e7ba      	b.n	800f97c <_printf_i+0x150>
 800fa06:	682b      	ldr	r3, [r5, #0]
 800fa08:	1d1a      	adds	r2, r3, #4
 800fa0a:	602a      	str	r2, [r5, #0]
 800fa0c:	681d      	ldr	r5, [r3, #0]
 800fa0e:	6862      	ldr	r2, [r4, #4]
 800fa10:	2100      	movs	r1, #0
 800fa12:	4628      	mov	r0, r5
 800fa14:	f7f0 fbec 	bl	80001f0 <memchr>
 800fa18:	b108      	cbz	r0, 800fa1e <_printf_i+0x1f2>
 800fa1a:	1b40      	subs	r0, r0, r5
 800fa1c:	6060      	str	r0, [r4, #4]
 800fa1e:	6863      	ldr	r3, [r4, #4]
 800fa20:	6123      	str	r3, [r4, #16]
 800fa22:	2300      	movs	r3, #0
 800fa24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fa28:	e7a8      	b.n	800f97c <_printf_i+0x150>
 800fa2a:	6923      	ldr	r3, [r4, #16]
 800fa2c:	462a      	mov	r2, r5
 800fa2e:	4649      	mov	r1, r9
 800fa30:	4640      	mov	r0, r8
 800fa32:	47d0      	blx	sl
 800fa34:	3001      	adds	r0, #1
 800fa36:	d0ab      	beq.n	800f990 <_printf_i+0x164>
 800fa38:	6823      	ldr	r3, [r4, #0]
 800fa3a:	079b      	lsls	r3, r3, #30
 800fa3c:	d413      	bmi.n	800fa66 <_printf_i+0x23a>
 800fa3e:	68e0      	ldr	r0, [r4, #12]
 800fa40:	9b03      	ldr	r3, [sp, #12]
 800fa42:	4298      	cmp	r0, r3
 800fa44:	bfb8      	it	lt
 800fa46:	4618      	movlt	r0, r3
 800fa48:	e7a4      	b.n	800f994 <_printf_i+0x168>
 800fa4a:	2301      	movs	r3, #1
 800fa4c:	4632      	mov	r2, r6
 800fa4e:	4649      	mov	r1, r9
 800fa50:	4640      	mov	r0, r8
 800fa52:	47d0      	blx	sl
 800fa54:	3001      	adds	r0, #1
 800fa56:	d09b      	beq.n	800f990 <_printf_i+0x164>
 800fa58:	3501      	adds	r5, #1
 800fa5a:	68e3      	ldr	r3, [r4, #12]
 800fa5c:	9903      	ldr	r1, [sp, #12]
 800fa5e:	1a5b      	subs	r3, r3, r1
 800fa60:	42ab      	cmp	r3, r5
 800fa62:	dcf2      	bgt.n	800fa4a <_printf_i+0x21e>
 800fa64:	e7eb      	b.n	800fa3e <_printf_i+0x212>
 800fa66:	2500      	movs	r5, #0
 800fa68:	f104 0619 	add.w	r6, r4, #25
 800fa6c:	e7f5      	b.n	800fa5a <_printf_i+0x22e>
 800fa6e:	bf00      	nop
 800fa70:	08012896 	.word	0x08012896
 800fa74:	080128a7 	.word	0x080128a7

0800fa78 <_puts_r>:
 800fa78:	b570      	push	{r4, r5, r6, lr}
 800fa7a:	460e      	mov	r6, r1
 800fa7c:	4605      	mov	r5, r0
 800fa7e:	b118      	cbz	r0, 800fa88 <_puts_r+0x10>
 800fa80:	6983      	ldr	r3, [r0, #24]
 800fa82:	b90b      	cbnz	r3, 800fa88 <_puts_r+0x10>
 800fa84:	f7ff fa1e 	bl	800eec4 <__sinit>
 800fa88:	69ab      	ldr	r3, [r5, #24]
 800fa8a:	68ac      	ldr	r4, [r5, #8]
 800fa8c:	b913      	cbnz	r3, 800fa94 <_puts_r+0x1c>
 800fa8e:	4628      	mov	r0, r5
 800fa90:	f7ff fa18 	bl	800eec4 <__sinit>
 800fa94:	4b2c      	ldr	r3, [pc, #176]	; (800fb48 <_puts_r+0xd0>)
 800fa96:	429c      	cmp	r4, r3
 800fa98:	d120      	bne.n	800fadc <_puts_r+0x64>
 800fa9a:	686c      	ldr	r4, [r5, #4]
 800fa9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fa9e:	07db      	lsls	r3, r3, #31
 800faa0:	d405      	bmi.n	800faae <_puts_r+0x36>
 800faa2:	89a3      	ldrh	r3, [r4, #12]
 800faa4:	0598      	lsls	r0, r3, #22
 800faa6:	d402      	bmi.n	800faae <_puts_r+0x36>
 800faa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800faaa:	f7ff face 	bl	800f04a <__retarget_lock_acquire_recursive>
 800faae:	89a3      	ldrh	r3, [r4, #12]
 800fab0:	0719      	lsls	r1, r3, #28
 800fab2:	d51d      	bpl.n	800faf0 <_puts_r+0x78>
 800fab4:	6923      	ldr	r3, [r4, #16]
 800fab6:	b1db      	cbz	r3, 800faf0 <_puts_r+0x78>
 800fab8:	3e01      	subs	r6, #1
 800faba:	68a3      	ldr	r3, [r4, #8]
 800fabc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fac0:	3b01      	subs	r3, #1
 800fac2:	60a3      	str	r3, [r4, #8]
 800fac4:	bb39      	cbnz	r1, 800fb16 <_puts_r+0x9e>
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	da38      	bge.n	800fb3c <_puts_r+0xc4>
 800faca:	4622      	mov	r2, r4
 800facc:	210a      	movs	r1, #10
 800face:	4628      	mov	r0, r5
 800fad0:	f000 f926 	bl	800fd20 <__swbuf_r>
 800fad4:	3001      	adds	r0, #1
 800fad6:	d011      	beq.n	800fafc <_puts_r+0x84>
 800fad8:	250a      	movs	r5, #10
 800fada:	e011      	b.n	800fb00 <_puts_r+0x88>
 800fadc:	4b1b      	ldr	r3, [pc, #108]	; (800fb4c <_puts_r+0xd4>)
 800fade:	429c      	cmp	r4, r3
 800fae0:	d101      	bne.n	800fae6 <_puts_r+0x6e>
 800fae2:	68ac      	ldr	r4, [r5, #8]
 800fae4:	e7da      	b.n	800fa9c <_puts_r+0x24>
 800fae6:	4b1a      	ldr	r3, [pc, #104]	; (800fb50 <_puts_r+0xd8>)
 800fae8:	429c      	cmp	r4, r3
 800faea:	bf08      	it	eq
 800faec:	68ec      	ldreq	r4, [r5, #12]
 800faee:	e7d5      	b.n	800fa9c <_puts_r+0x24>
 800faf0:	4621      	mov	r1, r4
 800faf2:	4628      	mov	r0, r5
 800faf4:	f000 f978 	bl	800fde8 <__swsetup_r>
 800faf8:	2800      	cmp	r0, #0
 800fafa:	d0dd      	beq.n	800fab8 <_puts_r+0x40>
 800fafc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800fb00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fb02:	07da      	lsls	r2, r3, #31
 800fb04:	d405      	bmi.n	800fb12 <_puts_r+0x9a>
 800fb06:	89a3      	ldrh	r3, [r4, #12]
 800fb08:	059b      	lsls	r3, r3, #22
 800fb0a:	d402      	bmi.n	800fb12 <_puts_r+0x9a>
 800fb0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fb0e:	f7ff fa9d 	bl	800f04c <__retarget_lock_release_recursive>
 800fb12:	4628      	mov	r0, r5
 800fb14:	bd70      	pop	{r4, r5, r6, pc}
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	da04      	bge.n	800fb24 <_puts_r+0xac>
 800fb1a:	69a2      	ldr	r2, [r4, #24]
 800fb1c:	429a      	cmp	r2, r3
 800fb1e:	dc06      	bgt.n	800fb2e <_puts_r+0xb6>
 800fb20:	290a      	cmp	r1, #10
 800fb22:	d004      	beq.n	800fb2e <_puts_r+0xb6>
 800fb24:	6823      	ldr	r3, [r4, #0]
 800fb26:	1c5a      	adds	r2, r3, #1
 800fb28:	6022      	str	r2, [r4, #0]
 800fb2a:	7019      	strb	r1, [r3, #0]
 800fb2c:	e7c5      	b.n	800faba <_puts_r+0x42>
 800fb2e:	4622      	mov	r2, r4
 800fb30:	4628      	mov	r0, r5
 800fb32:	f000 f8f5 	bl	800fd20 <__swbuf_r>
 800fb36:	3001      	adds	r0, #1
 800fb38:	d1bf      	bne.n	800faba <_puts_r+0x42>
 800fb3a:	e7df      	b.n	800fafc <_puts_r+0x84>
 800fb3c:	6823      	ldr	r3, [r4, #0]
 800fb3e:	250a      	movs	r5, #10
 800fb40:	1c5a      	adds	r2, r3, #1
 800fb42:	6022      	str	r2, [r4, #0]
 800fb44:	701d      	strb	r5, [r3, #0]
 800fb46:	e7db      	b.n	800fb00 <_puts_r+0x88>
 800fb48:	08012840 	.word	0x08012840
 800fb4c:	08012860 	.word	0x08012860
 800fb50:	08012820 	.word	0x08012820

0800fb54 <puts>:
 800fb54:	4b02      	ldr	r3, [pc, #8]	; (800fb60 <puts+0xc>)
 800fb56:	4601      	mov	r1, r0
 800fb58:	6818      	ldr	r0, [r3, #0]
 800fb5a:	f7ff bf8d 	b.w	800fa78 <_puts_r>
 800fb5e:	bf00      	nop
 800fb60:	20000134 	.word	0x20000134

0800fb64 <cleanup_glue>:
 800fb64:	b538      	push	{r3, r4, r5, lr}
 800fb66:	460c      	mov	r4, r1
 800fb68:	6809      	ldr	r1, [r1, #0]
 800fb6a:	4605      	mov	r5, r0
 800fb6c:	b109      	cbz	r1, 800fb72 <cleanup_glue+0xe>
 800fb6e:	f7ff fff9 	bl	800fb64 <cleanup_glue>
 800fb72:	4621      	mov	r1, r4
 800fb74:	4628      	mov	r0, r5
 800fb76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb7a:	f001 bd1b 	b.w	80115b4 <_free_r>
	...

0800fb80 <_reclaim_reent>:
 800fb80:	4b2c      	ldr	r3, [pc, #176]	; (800fc34 <_reclaim_reent+0xb4>)
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	4283      	cmp	r3, r0
 800fb86:	b570      	push	{r4, r5, r6, lr}
 800fb88:	4604      	mov	r4, r0
 800fb8a:	d051      	beq.n	800fc30 <_reclaim_reent+0xb0>
 800fb8c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800fb8e:	b143      	cbz	r3, 800fba2 <_reclaim_reent+0x22>
 800fb90:	68db      	ldr	r3, [r3, #12]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d14a      	bne.n	800fc2c <_reclaim_reent+0xac>
 800fb96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fb98:	6819      	ldr	r1, [r3, #0]
 800fb9a:	b111      	cbz	r1, 800fba2 <_reclaim_reent+0x22>
 800fb9c:	4620      	mov	r0, r4
 800fb9e:	f001 fd09 	bl	80115b4 <_free_r>
 800fba2:	6961      	ldr	r1, [r4, #20]
 800fba4:	b111      	cbz	r1, 800fbac <_reclaim_reent+0x2c>
 800fba6:	4620      	mov	r0, r4
 800fba8:	f001 fd04 	bl	80115b4 <_free_r>
 800fbac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800fbae:	b111      	cbz	r1, 800fbb6 <_reclaim_reent+0x36>
 800fbb0:	4620      	mov	r0, r4
 800fbb2:	f001 fcff 	bl	80115b4 <_free_r>
 800fbb6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800fbb8:	b111      	cbz	r1, 800fbc0 <_reclaim_reent+0x40>
 800fbba:	4620      	mov	r0, r4
 800fbbc:	f001 fcfa 	bl	80115b4 <_free_r>
 800fbc0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800fbc2:	b111      	cbz	r1, 800fbca <_reclaim_reent+0x4a>
 800fbc4:	4620      	mov	r0, r4
 800fbc6:	f001 fcf5 	bl	80115b4 <_free_r>
 800fbca:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800fbcc:	b111      	cbz	r1, 800fbd4 <_reclaim_reent+0x54>
 800fbce:	4620      	mov	r0, r4
 800fbd0:	f001 fcf0 	bl	80115b4 <_free_r>
 800fbd4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800fbd6:	b111      	cbz	r1, 800fbde <_reclaim_reent+0x5e>
 800fbd8:	4620      	mov	r0, r4
 800fbda:	f001 fceb 	bl	80115b4 <_free_r>
 800fbde:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800fbe0:	b111      	cbz	r1, 800fbe8 <_reclaim_reent+0x68>
 800fbe2:	4620      	mov	r0, r4
 800fbe4:	f001 fce6 	bl	80115b4 <_free_r>
 800fbe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fbea:	b111      	cbz	r1, 800fbf2 <_reclaim_reent+0x72>
 800fbec:	4620      	mov	r0, r4
 800fbee:	f001 fce1 	bl	80115b4 <_free_r>
 800fbf2:	69a3      	ldr	r3, [r4, #24]
 800fbf4:	b1e3      	cbz	r3, 800fc30 <_reclaim_reent+0xb0>
 800fbf6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800fbf8:	4620      	mov	r0, r4
 800fbfa:	4798      	blx	r3
 800fbfc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800fbfe:	b1b9      	cbz	r1, 800fc30 <_reclaim_reent+0xb0>
 800fc00:	4620      	mov	r0, r4
 800fc02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fc06:	f7ff bfad 	b.w	800fb64 <cleanup_glue>
 800fc0a:	5949      	ldr	r1, [r1, r5]
 800fc0c:	b941      	cbnz	r1, 800fc20 <_reclaim_reent+0xa0>
 800fc0e:	3504      	adds	r5, #4
 800fc10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc12:	2d80      	cmp	r5, #128	; 0x80
 800fc14:	68d9      	ldr	r1, [r3, #12]
 800fc16:	d1f8      	bne.n	800fc0a <_reclaim_reent+0x8a>
 800fc18:	4620      	mov	r0, r4
 800fc1a:	f001 fccb 	bl	80115b4 <_free_r>
 800fc1e:	e7ba      	b.n	800fb96 <_reclaim_reent+0x16>
 800fc20:	680e      	ldr	r6, [r1, #0]
 800fc22:	4620      	mov	r0, r4
 800fc24:	f001 fcc6 	bl	80115b4 <_free_r>
 800fc28:	4631      	mov	r1, r6
 800fc2a:	e7ef      	b.n	800fc0c <_reclaim_reent+0x8c>
 800fc2c:	2500      	movs	r5, #0
 800fc2e:	e7ef      	b.n	800fc10 <_reclaim_reent+0x90>
 800fc30:	bd70      	pop	{r4, r5, r6, pc}
 800fc32:	bf00      	nop
 800fc34:	20000134 	.word	0x20000134

0800fc38 <_sbrk_r>:
 800fc38:	b538      	push	{r3, r4, r5, lr}
 800fc3a:	4d06      	ldr	r5, [pc, #24]	; (800fc54 <_sbrk_r+0x1c>)
 800fc3c:	2300      	movs	r3, #0
 800fc3e:	4604      	mov	r4, r0
 800fc40:	4608      	mov	r0, r1
 800fc42:	602b      	str	r3, [r5, #0]
 800fc44:	f7f3 fd66 	bl	8003714 <_sbrk>
 800fc48:	1c43      	adds	r3, r0, #1
 800fc4a:	d102      	bne.n	800fc52 <_sbrk_r+0x1a>
 800fc4c:	682b      	ldr	r3, [r5, #0]
 800fc4e:	b103      	cbz	r3, 800fc52 <_sbrk_r+0x1a>
 800fc50:	6023      	str	r3, [r4, #0]
 800fc52:	bd38      	pop	{r3, r4, r5, pc}
 800fc54:	20006be0 	.word	0x20006be0

0800fc58 <siprintf>:
 800fc58:	b40e      	push	{r1, r2, r3}
 800fc5a:	b500      	push	{lr}
 800fc5c:	b09c      	sub	sp, #112	; 0x70
 800fc5e:	ab1d      	add	r3, sp, #116	; 0x74
 800fc60:	9002      	str	r0, [sp, #8]
 800fc62:	9006      	str	r0, [sp, #24]
 800fc64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fc68:	4809      	ldr	r0, [pc, #36]	; (800fc90 <siprintf+0x38>)
 800fc6a:	9107      	str	r1, [sp, #28]
 800fc6c:	9104      	str	r1, [sp, #16]
 800fc6e:	4909      	ldr	r1, [pc, #36]	; (800fc94 <siprintf+0x3c>)
 800fc70:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc74:	9105      	str	r1, [sp, #20]
 800fc76:	6800      	ldr	r0, [r0, #0]
 800fc78:	9301      	str	r3, [sp, #4]
 800fc7a:	a902      	add	r1, sp, #8
 800fc7c:	f001 fd42 	bl	8011704 <_svfiprintf_r>
 800fc80:	9b02      	ldr	r3, [sp, #8]
 800fc82:	2200      	movs	r2, #0
 800fc84:	701a      	strb	r2, [r3, #0]
 800fc86:	b01c      	add	sp, #112	; 0x70
 800fc88:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc8c:	b003      	add	sp, #12
 800fc8e:	4770      	bx	lr
 800fc90:	20000134 	.word	0x20000134
 800fc94:	ffff0208 	.word	0xffff0208

0800fc98 <__sread>:
 800fc98:	b510      	push	{r4, lr}
 800fc9a:	460c      	mov	r4, r1
 800fc9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fca0:	f001 fe30 	bl	8011904 <_read_r>
 800fca4:	2800      	cmp	r0, #0
 800fca6:	bfab      	itete	ge
 800fca8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fcaa:	89a3      	ldrhlt	r3, [r4, #12]
 800fcac:	181b      	addge	r3, r3, r0
 800fcae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fcb2:	bfac      	ite	ge
 800fcb4:	6563      	strge	r3, [r4, #84]	; 0x54
 800fcb6:	81a3      	strhlt	r3, [r4, #12]
 800fcb8:	bd10      	pop	{r4, pc}

0800fcba <__swrite>:
 800fcba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcbe:	461f      	mov	r7, r3
 800fcc0:	898b      	ldrh	r3, [r1, #12]
 800fcc2:	05db      	lsls	r3, r3, #23
 800fcc4:	4605      	mov	r5, r0
 800fcc6:	460c      	mov	r4, r1
 800fcc8:	4616      	mov	r6, r2
 800fcca:	d505      	bpl.n	800fcd8 <__swrite+0x1e>
 800fccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcd0:	2302      	movs	r3, #2
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	f001 f848 	bl	8010d68 <_lseek_r>
 800fcd8:	89a3      	ldrh	r3, [r4, #12]
 800fcda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fce2:	81a3      	strh	r3, [r4, #12]
 800fce4:	4632      	mov	r2, r6
 800fce6:	463b      	mov	r3, r7
 800fce8:	4628      	mov	r0, r5
 800fcea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fcee:	f000 b869 	b.w	800fdc4 <_write_r>

0800fcf2 <__sseek>:
 800fcf2:	b510      	push	{r4, lr}
 800fcf4:	460c      	mov	r4, r1
 800fcf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcfa:	f001 f835 	bl	8010d68 <_lseek_r>
 800fcfe:	1c43      	adds	r3, r0, #1
 800fd00:	89a3      	ldrh	r3, [r4, #12]
 800fd02:	bf15      	itete	ne
 800fd04:	6560      	strne	r0, [r4, #84]	; 0x54
 800fd06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fd0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fd0e:	81a3      	strheq	r3, [r4, #12]
 800fd10:	bf18      	it	ne
 800fd12:	81a3      	strhne	r3, [r4, #12]
 800fd14:	bd10      	pop	{r4, pc}

0800fd16 <__sclose>:
 800fd16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd1a:	f000 b8d3 	b.w	800fec4 <_close_r>
	...

0800fd20 <__swbuf_r>:
 800fd20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd22:	460e      	mov	r6, r1
 800fd24:	4614      	mov	r4, r2
 800fd26:	4605      	mov	r5, r0
 800fd28:	b118      	cbz	r0, 800fd32 <__swbuf_r+0x12>
 800fd2a:	6983      	ldr	r3, [r0, #24]
 800fd2c:	b90b      	cbnz	r3, 800fd32 <__swbuf_r+0x12>
 800fd2e:	f7ff f8c9 	bl	800eec4 <__sinit>
 800fd32:	4b21      	ldr	r3, [pc, #132]	; (800fdb8 <__swbuf_r+0x98>)
 800fd34:	429c      	cmp	r4, r3
 800fd36:	d12b      	bne.n	800fd90 <__swbuf_r+0x70>
 800fd38:	686c      	ldr	r4, [r5, #4]
 800fd3a:	69a3      	ldr	r3, [r4, #24]
 800fd3c:	60a3      	str	r3, [r4, #8]
 800fd3e:	89a3      	ldrh	r3, [r4, #12]
 800fd40:	071a      	lsls	r2, r3, #28
 800fd42:	d52f      	bpl.n	800fda4 <__swbuf_r+0x84>
 800fd44:	6923      	ldr	r3, [r4, #16]
 800fd46:	b36b      	cbz	r3, 800fda4 <__swbuf_r+0x84>
 800fd48:	6923      	ldr	r3, [r4, #16]
 800fd4a:	6820      	ldr	r0, [r4, #0]
 800fd4c:	1ac0      	subs	r0, r0, r3
 800fd4e:	6963      	ldr	r3, [r4, #20]
 800fd50:	b2f6      	uxtb	r6, r6
 800fd52:	4283      	cmp	r3, r0
 800fd54:	4637      	mov	r7, r6
 800fd56:	dc04      	bgt.n	800fd62 <__swbuf_r+0x42>
 800fd58:	4621      	mov	r1, r4
 800fd5a:	4628      	mov	r0, r5
 800fd5c:	f000 ffc4 	bl	8010ce8 <_fflush_r>
 800fd60:	bb30      	cbnz	r0, 800fdb0 <__swbuf_r+0x90>
 800fd62:	68a3      	ldr	r3, [r4, #8]
 800fd64:	3b01      	subs	r3, #1
 800fd66:	60a3      	str	r3, [r4, #8]
 800fd68:	6823      	ldr	r3, [r4, #0]
 800fd6a:	1c5a      	adds	r2, r3, #1
 800fd6c:	6022      	str	r2, [r4, #0]
 800fd6e:	701e      	strb	r6, [r3, #0]
 800fd70:	6963      	ldr	r3, [r4, #20]
 800fd72:	3001      	adds	r0, #1
 800fd74:	4283      	cmp	r3, r0
 800fd76:	d004      	beq.n	800fd82 <__swbuf_r+0x62>
 800fd78:	89a3      	ldrh	r3, [r4, #12]
 800fd7a:	07db      	lsls	r3, r3, #31
 800fd7c:	d506      	bpl.n	800fd8c <__swbuf_r+0x6c>
 800fd7e:	2e0a      	cmp	r6, #10
 800fd80:	d104      	bne.n	800fd8c <__swbuf_r+0x6c>
 800fd82:	4621      	mov	r1, r4
 800fd84:	4628      	mov	r0, r5
 800fd86:	f000 ffaf 	bl	8010ce8 <_fflush_r>
 800fd8a:	b988      	cbnz	r0, 800fdb0 <__swbuf_r+0x90>
 800fd8c:	4638      	mov	r0, r7
 800fd8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd90:	4b0a      	ldr	r3, [pc, #40]	; (800fdbc <__swbuf_r+0x9c>)
 800fd92:	429c      	cmp	r4, r3
 800fd94:	d101      	bne.n	800fd9a <__swbuf_r+0x7a>
 800fd96:	68ac      	ldr	r4, [r5, #8]
 800fd98:	e7cf      	b.n	800fd3a <__swbuf_r+0x1a>
 800fd9a:	4b09      	ldr	r3, [pc, #36]	; (800fdc0 <__swbuf_r+0xa0>)
 800fd9c:	429c      	cmp	r4, r3
 800fd9e:	bf08      	it	eq
 800fda0:	68ec      	ldreq	r4, [r5, #12]
 800fda2:	e7ca      	b.n	800fd3a <__swbuf_r+0x1a>
 800fda4:	4621      	mov	r1, r4
 800fda6:	4628      	mov	r0, r5
 800fda8:	f000 f81e 	bl	800fde8 <__swsetup_r>
 800fdac:	2800      	cmp	r0, #0
 800fdae:	d0cb      	beq.n	800fd48 <__swbuf_r+0x28>
 800fdb0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800fdb4:	e7ea      	b.n	800fd8c <__swbuf_r+0x6c>
 800fdb6:	bf00      	nop
 800fdb8:	08012840 	.word	0x08012840
 800fdbc:	08012860 	.word	0x08012860
 800fdc0:	08012820 	.word	0x08012820

0800fdc4 <_write_r>:
 800fdc4:	b538      	push	{r3, r4, r5, lr}
 800fdc6:	4d07      	ldr	r5, [pc, #28]	; (800fde4 <_write_r+0x20>)
 800fdc8:	4604      	mov	r4, r0
 800fdca:	4608      	mov	r0, r1
 800fdcc:	4611      	mov	r1, r2
 800fdce:	2200      	movs	r2, #0
 800fdd0:	602a      	str	r2, [r5, #0]
 800fdd2:	461a      	mov	r2, r3
 800fdd4:	f7f3 fc4d 	bl	8003672 <_write>
 800fdd8:	1c43      	adds	r3, r0, #1
 800fdda:	d102      	bne.n	800fde2 <_write_r+0x1e>
 800fddc:	682b      	ldr	r3, [r5, #0]
 800fdde:	b103      	cbz	r3, 800fde2 <_write_r+0x1e>
 800fde0:	6023      	str	r3, [r4, #0]
 800fde2:	bd38      	pop	{r3, r4, r5, pc}
 800fde4:	20006be0 	.word	0x20006be0

0800fde8 <__swsetup_r>:
 800fde8:	4b32      	ldr	r3, [pc, #200]	; (800feb4 <__swsetup_r+0xcc>)
 800fdea:	b570      	push	{r4, r5, r6, lr}
 800fdec:	681d      	ldr	r5, [r3, #0]
 800fdee:	4606      	mov	r6, r0
 800fdf0:	460c      	mov	r4, r1
 800fdf2:	b125      	cbz	r5, 800fdfe <__swsetup_r+0x16>
 800fdf4:	69ab      	ldr	r3, [r5, #24]
 800fdf6:	b913      	cbnz	r3, 800fdfe <__swsetup_r+0x16>
 800fdf8:	4628      	mov	r0, r5
 800fdfa:	f7ff f863 	bl	800eec4 <__sinit>
 800fdfe:	4b2e      	ldr	r3, [pc, #184]	; (800feb8 <__swsetup_r+0xd0>)
 800fe00:	429c      	cmp	r4, r3
 800fe02:	d10f      	bne.n	800fe24 <__swsetup_r+0x3c>
 800fe04:	686c      	ldr	r4, [r5, #4]
 800fe06:	89a3      	ldrh	r3, [r4, #12]
 800fe08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fe0c:	0719      	lsls	r1, r3, #28
 800fe0e:	d42c      	bmi.n	800fe6a <__swsetup_r+0x82>
 800fe10:	06dd      	lsls	r5, r3, #27
 800fe12:	d411      	bmi.n	800fe38 <__swsetup_r+0x50>
 800fe14:	2309      	movs	r3, #9
 800fe16:	6033      	str	r3, [r6, #0]
 800fe18:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fe1c:	81a3      	strh	r3, [r4, #12]
 800fe1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fe22:	e03e      	b.n	800fea2 <__swsetup_r+0xba>
 800fe24:	4b25      	ldr	r3, [pc, #148]	; (800febc <__swsetup_r+0xd4>)
 800fe26:	429c      	cmp	r4, r3
 800fe28:	d101      	bne.n	800fe2e <__swsetup_r+0x46>
 800fe2a:	68ac      	ldr	r4, [r5, #8]
 800fe2c:	e7eb      	b.n	800fe06 <__swsetup_r+0x1e>
 800fe2e:	4b24      	ldr	r3, [pc, #144]	; (800fec0 <__swsetup_r+0xd8>)
 800fe30:	429c      	cmp	r4, r3
 800fe32:	bf08      	it	eq
 800fe34:	68ec      	ldreq	r4, [r5, #12]
 800fe36:	e7e6      	b.n	800fe06 <__swsetup_r+0x1e>
 800fe38:	0758      	lsls	r0, r3, #29
 800fe3a:	d512      	bpl.n	800fe62 <__swsetup_r+0x7a>
 800fe3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fe3e:	b141      	cbz	r1, 800fe52 <__swsetup_r+0x6a>
 800fe40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe44:	4299      	cmp	r1, r3
 800fe46:	d002      	beq.n	800fe4e <__swsetup_r+0x66>
 800fe48:	4630      	mov	r0, r6
 800fe4a:	f001 fbb3 	bl	80115b4 <_free_r>
 800fe4e:	2300      	movs	r3, #0
 800fe50:	6363      	str	r3, [r4, #52]	; 0x34
 800fe52:	89a3      	ldrh	r3, [r4, #12]
 800fe54:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fe58:	81a3      	strh	r3, [r4, #12]
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	6063      	str	r3, [r4, #4]
 800fe5e:	6923      	ldr	r3, [r4, #16]
 800fe60:	6023      	str	r3, [r4, #0]
 800fe62:	89a3      	ldrh	r3, [r4, #12]
 800fe64:	f043 0308 	orr.w	r3, r3, #8
 800fe68:	81a3      	strh	r3, [r4, #12]
 800fe6a:	6923      	ldr	r3, [r4, #16]
 800fe6c:	b94b      	cbnz	r3, 800fe82 <__swsetup_r+0x9a>
 800fe6e:	89a3      	ldrh	r3, [r4, #12]
 800fe70:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fe74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fe78:	d003      	beq.n	800fe82 <__swsetup_r+0x9a>
 800fe7a:	4621      	mov	r1, r4
 800fe7c:	4630      	mov	r0, r6
 800fe7e:	f000 ffab 	bl	8010dd8 <__smakebuf_r>
 800fe82:	89a0      	ldrh	r0, [r4, #12]
 800fe84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fe88:	f010 0301 	ands.w	r3, r0, #1
 800fe8c:	d00a      	beq.n	800fea4 <__swsetup_r+0xbc>
 800fe8e:	2300      	movs	r3, #0
 800fe90:	60a3      	str	r3, [r4, #8]
 800fe92:	6963      	ldr	r3, [r4, #20]
 800fe94:	425b      	negs	r3, r3
 800fe96:	61a3      	str	r3, [r4, #24]
 800fe98:	6923      	ldr	r3, [r4, #16]
 800fe9a:	b943      	cbnz	r3, 800feae <__swsetup_r+0xc6>
 800fe9c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fea0:	d1ba      	bne.n	800fe18 <__swsetup_r+0x30>
 800fea2:	bd70      	pop	{r4, r5, r6, pc}
 800fea4:	0781      	lsls	r1, r0, #30
 800fea6:	bf58      	it	pl
 800fea8:	6963      	ldrpl	r3, [r4, #20]
 800feaa:	60a3      	str	r3, [r4, #8]
 800feac:	e7f4      	b.n	800fe98 <__swsetup_r+0xb0>
 800feae:	2000      	movs	r0, #0
 800feb0:	e7f7      	b.n	800fea2 <__swsetup_r+0xba>
 800feb2:	bf00      	nop
 800feb4:	20000134 	.word	0x20000134
 800feb8:	08012840 	.word	0x08012840
 800febc:	08012860 	.word	0x08012860
 800fec0:	08012820 	.word	0x08012820

0800fec4 <_close_r>:
 800fec4:	b538      	push	{r3, r4, r5, lr}
 800fec6:	4d06      	ldr	r5, [pc, #24]	; (800fee0 <_close_r+0x1c>)
 800fec8:	2300      	movs	r3, #0
 800feca:	4604      	mov	r4, r0
 800fecc:	4608      	mov	r0, r1
 800fece:	602b      	str	r3, [r5, #0]
 800fed0:	f7f3 fbeb 	bl	80036aa <_close>
 800fed4:	1c43      	adds	r3, r0, #1
 800fed6:	d102      	bne.n	800fede <_close_r+0x1a>
 800fed8:	682b      	ldr	r3, [r5, #0]
 800feda:	b103      	cbz	r3, 800fede <_close_r+0x1a>
 800fedc:	6023      	str	r3, [r4, #0]
 800fede:	bd38      	pop	{r3, r4, r5, pc}
 800fee0:	20006be0 	.word	0x20006be0

0800fee4 <quorem>:
 800fee4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fee8:	6903      	ldr	r3, [r0, #16]
 800feea:	690c      	ldr	r4, [r1, #16]
 800feec:	42a3      	cmp	r3, r4
 800feee:	4607      	mov	r7, r0
 800fef0:	f2c0 8081 	blt.w	800fff6 <quorem+0x112>
 800fef4:	3c01      	subs	r4, #1
 800fef6:	f101 0814 	add.w	r8, r1, #20
 800fefa:	f100 0514 	add.w	r5, r0, #20
 800fefe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ff02:	9301      	str	r3, [sp, #4]
 800ff04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ff08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ff0c:	3301      	adds	r3, #1
 800ff0e:	429a      	cmp	r2, r3
 800ff10:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ff14:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ff18:	fbb2 f6f3 	udiv	r6, r2, r3
 800ff1c:	d331      	bcc.n	800ff82 <quorem+0x9e>
 800ff1e:	f04f 0e00 	mov.w	lr, #0
 800ff22:	4640      	mov	r0, r8
 800ff24:	46ac      	mov	ip, r5
 800ff26:	46f2      	mov	sl, lr
 800ff28:	f850 2b04 	ldr.w	r2, [r0], #4
 800ff2c:	b293      	uxth	r3, r2
 800ff2e:	fb06 e303 	mla	r3, r6, r3, lr
 800ff32:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ff36:	b29b      	uxth	r3, r3
 800ff38:	ebaa 0303 	sub.w	r3, sl, r3
 800ff3c:	f8dc a000 	ldr.w	sl, [ip]
 800ff40:	0c12      	lsrs	r2, r2, #16
 800ff42:	fa13 f38a 	uxtah	r3, r3, sl
 800ff46:	fb06 e202 	mla	r2, r6, r2, lr
 800ff4a:	9300      	str	r3, [sp, #0]
 800ff4c:	9b00      	ldr	r3, [sp, #0]
 800ff4e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ff52:	b292      	uxth	r2, r2
 800ff54:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ff58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ff5c:	f8bd 3000 	ldrh.w	r3, [sp]
 800ff60:	4581      	cmp	r9, r0
 800ff62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff66:	f84c 3b04 	str.w	r3, [ip], #4
 800ff6a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ff6e:	d2db      	bcs.n	800ff28 <quorem+0x44>
 800ff70:	f855 300b 	ldr.w	r3, [r5, fp]
 800ff74:	b92b      	cbnz	r3, 800ff82 <quorem+0x9e>
 800ff76:	9b01      	ldr	r3, [sp, #4]
 800ff78:	3b04      	subs	r3, #4
 800ff7a:	429d      	cmp	r5, r3
 800ff7c:	461a      	mov	r2, r3
 800ff7e:	d32e      	bcc.n	800ffde <quorem+0xfa>
 800ff80:	613c      	str	r4, [r7, #16]
 800ff82:	4638      	mov	r0, r7
 800ff84:	f001 f9fe 	bl	8011384 <__mcmp>
 800ff88:	2800      	cmp	r0, #0
 800ff8a:	db24      	blt.n	800ffd6 <quorem+0xf2>
 800ff8c:	3601      	adds	r6, #1
 800ff8e:	4628      	mov	r0, r5
 800ff90:	f04f 0c00 	mov.w	ip, #0
 800ff94:	f858 2b04 	ldr.w	r2, [r8], #4
 800ff98:	f8d0 e000 	ldr.w	lr, [r0]
 800ff9c:	b293      	uxth	r3, r2
 800ff9e:	ebac 0303 	sub.w	r3, ip, r3
 800ffa2:	0c12      	lsrs	r2, r2, #16
 800ffa4:	fa13 f38e 	uxtah	r3, r3, lr
 800ffa8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ffac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ffb0:	b29b      	uxth	r3, r3
 800ffb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ffb6:	45c1      	cmp	r9, r8
 800ffb8:	f840 3b04 	str.w	r3, [r0], #4
 800ffbc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ffc0:	d2e8      	bcs.n	800ff94 <quorem+0xb0>
 800ffc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ffc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ffca:	b922      	cbnz	r2, 800ffd6 <quorem+0xf2>
 800ffcc:	3b04      	subs	r3, #4
 800ffce:	429d      	cmp	r5, r3
 800ffd0:	461a      	mov	r2, r3
 800ffd2:	d30a      	bcc.n	800ffea <quorem+0x106>
 800ffd4:	613c      	str	r4, [r7, #16]
 800ffd6:	4630      	mov	r0, r6
 800ffd8:	b003      	add	sp, #12
 800ffda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffde:	6812      	ldr	r2, [r2, #0]
 800ffe0:	3b04      	subs	r3, #4
 800ffe2:	2a00      	cmp	r2, #0
 800ffe4:	d1cc      	bne.n	800ff80 <quorem+0x9c>
 800ffe6:	3c01      	subs	r4, #1
 800ffe8:	e7c7      	b.n	800ff7a <quorem+0x96>
 800ffea:	6812      	ldr	r2, [r2, #0]
 800ffec:	3b04      	subs	r3, #4
 800ffee:	2a00      	cmp	r2, #0
 800fff0:	d1f0      	bne.n	800ffd4 <quorem+0xf0>
 800fff2:	3c01      	subs	r4, #1
 800fff4:	e7eb      	b.n	800ffce <quorem+0xea>
 800fff6:	2000      	movs	r0, #0
 800fff8:	e7ee      	b.n	800ffd8 <quorem+0xf4>
 800fffa:	0000      	movs	r0, r0
 800fffc:	0000      	movs	r0, r0
	...

08010000 <_dtoa_r>:
 8010000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010004:	ed2d 8b04 	vpush	{d8-d9}
 8010008:	ec57 6b10 	vmov	r6, r7, d0
 801000c:	b093      	sub	sp, #76	; 0x4c
 801000e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010010:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010014:	9106      	str	r1, [sp, #24]
 8010016:	ee10 aa10 	vmov	sl, s0
 801001a:	4604      	mov	r4, r0
 801001c:	9209      	str	r2, [sp, #36]	; 0x24
 801001e:	930c      	str	r3, [sp, #48]	; 0x30
 8010020:	46bb      	mov	fp, r7
 8010022:	b975      	cbnz	r5, 8010042 <_dtoa_r+0x42>
 8010024:	2010      	movs	r0, #16
 8010026:	f000 ff17 	bl	8010e58 <malloc>
 801002a:	4602      	mov	r2, r0
 801002c:	6260      	str	r0, [r4, #36]	; 0x24
 801002e:	b920      	cbnz	r0, 801003a <_dtoa_r+0x3a>
 8010030:	4ba7      	ldr	r3, [pc, #668]	; (80102d0 <_dtoa_r+0x2d0>)
 8010032:	21ea      	movs	r1, #234	; 0xea
 8010034:	48a7      	ldr	r0, [pc, #668]	; (80102d4 <_dtoa_r+0x2d4>)
 8010036:	f001 fc77 	bl	8011928 <__assert_func>
 801003a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801003e:	6005      	str	r5, [r0, #0]
 8010040:	60c5      	str	r5, [r0, #12]
 8010042:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010044:	6819      	ldr	r1, [r3, #0]
 8010046:	b151      	cbz	r1, 801005e <_dtoa_r+0x5e>
 8010048:	685a      	ldr	r2, [r3, #4]
 801004a:	604a      	str	r2, [r1, #4]
 801004c:	2301      	movs	r3, #1
 801004e:	4093      	lsls	r3, r2
 8010050:	608b      	str	r3, [r1, #8]
 8010052:	4620      	mov	r0, r4
 8010054:	f000 ff54 	bl	8010f00 <_Bfree>
 8010058:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801005a:	2200      	movs	r2, #0
 801005c:	601a      	str	r2, [r3, #0]
 801005e:	1e3b      	subs	r3, r7, #0
 8010060:	bfaa      	itet	ge
 8010062:	2300      	movge	r3, #0
 8010064:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010068:	f8c8 3000 	strge.w	r3, [r8]
 801006c:	4b9a      	ldr	r3, [pc, #616]	; (80102d8 <_dtoa_r+0x2d8>)
 801006e:	bfbc      	itt	lt
 8010070:	2201      	movlt	r2, #1
 8010072:	f8c8 2000 	strlt.w	r2, [r8]
 8010076:	ea33 030b 	bics.w	r3, r3, fp
 801007a:	d11b      	bne.n	80100b4 <_dtoa_r+0xb4>
 801007c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801007e:	f242 730f 	movw	r3, #9999	; 0x270f
 8010082:	6013      	str	r3, [r2, #0]
 8010084:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010088:	4333      	orrs	r3, r6
 801008a:	f000 8592 	beq.w	8010bb2 <_dtoa_r+0xbb2>
 801008e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010090:	b963      	cbnz	r3, 80100ac <_dtoa_r+0xac>
 8010092:	4b92      	ldr	r3, [pc, #584]	; (80102dc <_dtoa_r+0x2dc>)
 8010094:	e022      	b.n	80100dc <_dtoa_r+0xdc>
 8010096:	4b92      	ldr	r3, [pc, #584]	; (80102e0 <_dtoa_r+0x2e0>)
 8010098:	9301      	str	r3, [sp, #4]
 801009a:	3308      	adds	r3, #8
 801009c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801009e:	6013      	str	r3, [r2, #0]
 80100a0:	9801      	ldr	r0, [sp, #4]
 80100a2:	b013      	add	sp, #76	; 0x4c
 80100a4:	ecbd 8b04 	vpop	{d8-d9}
 80100a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100ac:	4b8b      	ldr	r3, [pc, #556]	; (80102dc <_dtoa_r+0x2dc>)
 80100ae:	9301      	str	r3, [sp, #4]
 80100b0:	3303      	adds	r3, #3
 80100b2:	e7f3      	b.n	801009c <_dtoa_r+0x9c>
 80100b4:	2200      	movs	r2, #0
 80100b6:	2300      	movs	r3, #0
 80100b8:	4650      	mov	r0, sl
 80100ba:	4659      	mov	r1, fp
 80100bc:	f7f0 fd0c 	bl	8000ad8 <__aeabi_dcmpeq>
 80100c0:	ec4b ab19 	vmov	d9, sl, fp
 80100c4:	4680      	mov	r8, r0
 80100c6:	b158      	cbz	r0, 80100e0 <_dtoa_r+0xe0>
 80100c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80100ca:	2301      	movs	r3, #1
 80100cc:	6013      	str	r3, [r2, #0]
 80100ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	f000 856b 	beq.w	8010bac <_dtoa_r+0xbac>
 80100d6:	4883      	ldr	r0, [pc, #524]	; (80102e4 <_dtoa_r+0x2e4>)
 80100d8:	6018      	str	r0, [r3, #0]
 80100da:	1e43      	subs	r3, r0, #1
 80100dc:	9301      	str	r3, [sp, #4]
 80100de:	e7df      	b.n	80100a0 <_dtoa_r+0xa0>
 80100e0:	ec4b ab10 	vmov	d0, sl, fp
 80100e4:	aa10      	add	r2, sp, #64	; 0x40
 80100e6:	a911      	add	r1, sp, #68	; 0x44
 80100e8:	4620      	mov	r0, r4
 80100ea:	f001 f9f1 	bl	80114d0 <__d2b>
 80100ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80100f2:	ee08 0a10 	vmov	s16, r0
 80100f6:	2d00      	cmp	r5, #0
 80100f8:	f000 8084 	beq.w	8010204 <_dtoa_r+0x204>
 80100fc:	ee19 3a90 	vmov	r3, s19
 8010100:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010104:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010108:	4656      	mov	r6, sl
 801010a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801010e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010112:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010116:	4b74      	ldr	r3, [pc, #464]	; (80102e8 <_dtoa_r+0x2e8>)
 8010118:	2200      	movs	r2, #0
 801011a:	4630      	mov	r0, r6
 801011c:	4639      	mov	r1, r7
 801011e:	f7f0 f8bb 	bl	8000298 <__aeabi_dsub>
 8010122:	a365      	add	r3, pc, #404	; (adr r3, 80102b8 <_dtoa_r+0x2b8>)
 8010124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010128:	f7f0 fa6e 	bl	8000608 <__aeabi_dmul>
 801012c:	a364      	add	r3, pc, #400	; (adr r3, 80102c0 <_dtoa_r+0x2c0>)
 801012e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010132:	f7f0 f8b3 	bl	800029c <__adddf3>
 8010136:	4606      	mov	r6, r0
 8010138:	4628      	mov	r0, r5
 801013a:	460f      	mov	r7, r1
 801013c:	f7f0 f9fa 	bl	8000534 <__aeabi_i2d>
 8010140:	a361      	add	r3, pc, #388	; (adr r3, 80102c8 <_dtoa_r+0x2c8>)
 8010142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010146:	f7f0 fa5f 	bl	8000608 <__aeabi_dmul>
 801014a:	4602      	mov	r2, r0
 801014c:	460b      	mov	r3, r1
 801014e:	4630      	mov	r0, r6
 8010150:	4639      	mov	r1, r7
 8010152:	f7f0 f8a3 	bl	800029c <__adddf3>
 8010156:	4606      	mov	r6, r0
 8010158:	460f      	mov	r7, r1
 801015a:	f7f0 fd05 	bl	8000b68 <__aeabi_d2iz>
 801015e:	2200      	movs	r2, #0
 8010160:	9000      	str	r0, [sp, #0]
 8010162:	2300      	movs	r3, #0
 8010164:	4630      	mov	r0, r6
 8010166:	4639      	mov	r1, r7
 8010168:	f7f0 fcc0 	bl	8000aec <__aeabi_dcmplt>
 801016c:	b150      	cbz	r0, 8010184 <_dtoa_r+0x184>
 801016e:	9800      	ldr	r0, [sp, #0]
 8010170:	f7f0 f9e0 	bl	8000534 <__aeabi_i2d>
 8010174:	4632      	mov	r2, r6
 8010176:	463b      	mov	r3, r7
 8010178:	f7f0 fcae 	bl	8000ad8 <__aeabi_dcmpeq>
 801017c:	b910      	cbnz	r0, 8010184 <_dtoa_r+0x184>
 801017e:	9b00      	ldr	r3, [sp, #0]
 8010180:	3b01      	subs	r3, #1
 8010182:	9300      	str	r3, [sp, #0]
 8010184:	9b00      	ldr	r3, [sp, #0]
 8010186:	2b16      	cmp	r3, #22
 8010188:	d85a      	bhi.n	8010240 <_dtoa_r+0x240>
 801018a:	9a00      	ldr	r2, [sp, #0]
 801018c:	4b57      	ldr	r3, [pc, #348]	; (80102ec <_dtoa_r+0x2ec>)
 801018e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010196:	ec51 0b19 	vmov	r0, r1, d9
 801019a:	f7f0 fca7 	bl	8000aec <__aeabi_dcmplt>
 801019e:	2800      	cmp	r0, #0
 80101a0:	d050      	beq.n	8010244 <_dtoa_r+0x244>
 80101a2:	9b00      	ldr	r3, [sp, #0]
 80101a4:	3b01      	subs	r3, #1
 80101a6:	9300      	str	r3, [sp, #0]
 80101a8:	2300      	movs	r3, #0
 80101aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80101ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80101ae:	1b5d      	subs	r5, r3, r5
 80101b0:	1e6b      	subs	r3, r5, #1
 80101b2:	9305      	str	r3, [sp, #20]
 80101b4:	bf45      	ittet	mi
 80101b6:	f1c5 0301 	rsbmi	r3, r5, #1
 80101ba:	9304      	strmi	r3, [sp, #16]
 80101bc:	2300      	movpl	r3, #0
 80101be:	2300      	movmi	r3, #0
 80101c0:	bf4c      	ite	mi
 80101c2:	9305      	strmi	r3, [sp, #20]
 80101c4:	9304      	strpl	r3, [sp, #16]
 80101c6:	9b00      	ldr	r3, [sp, #0]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	db3d      	blt.n	8010248 <_dtoa_r+0x248>
 80101cc:	9b05      	ldr	r3, [sp, #20]
 80101ce:	9a00      	ldr	r2, [sp, #0]
 80101d0:	920a      	str	r2, [sp, #40]	; 0x28
 80101d2:	4413      	add	r3, r2
 80101d4:	9305      	str	r3, [sp, #20]
 80101d6:	2300      	movs	r3, #0
 80101d8:	9307      	str	r3, [sp, #28]
 80101da:	9b06      	ldr	r3, [sp, #24]
 80101dc:	2b09      	cmp	r3, #9
 80101de:	f200 8089 	bhi.w	80102f4 <_dtoa_r+0x2f4>
 80101e2:	2b05      	cmp	r3, #5
 80101e4:	bfc4      	itt	gt
 80101e6:	3b04      	subgt	r3, #4
 80101e8:	9306      	strgt	r3, [sp, #24]
 80101ea:	9b06      	ldr	r3, [sp, #24]
 80101ec:	f1a3 0302 	sub.w	r3, r3, #2
 80101f0:	bfcc      	ite	gt
 80101f2:	2500      	movgt	r5, #0
 80101f4:	2501      	movle	r5, #1
 80101f6:	2b03      	cmp	r3, #3
 80101f8:	f200 8087 	bhi.w	801030a <_dtoa_r+0x30a>
 80101fc:	e8df f003 	tbb	[pc, r3]
 8010200:	59383a2d 	.word	0x59383a2d
 8010204:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010208:	441d      	add	r5, r3
 801020a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801020e:	2b20      	cmp	r3, #32
 8010210:	bfc1      	itttt	gt
 8010212:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010216:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801021a:	fa0b f303 	lslgt.w	r3, fp, r3
 801021e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010222:	bfda      	itte	le
 8010224:	f1c3 0320 	rsble	r3, r3, #32
 8010228:	fa06 f003 	lslle.w	r0, r6, r3
 801022c:	4318      	orrgt	r0, r3
 801022e:	f7f0 f971 	bl	8000514 <__aeabi_ui2d>
 8010232:	2301      	movs	r3, #1
 8010234:	4606      	mov	r6, r0
 8010236:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801023a:	3d01      	subs	r5, #1
 801023c:	930e      	str	r3, [sp, #56]	; 0x38
 801023e:	e76a      	b.n	8010116 <_dtoa_r+0x116>
 8010240:	2301      	movs	r3, #1
 8010242:	e7b2      	b.n	80101aa <_dtoa_r+0x1aa>
 8010244:	900b      	str	r0, [sp, #44]	; 0x2c
 8010246:	e7b1      	b.n	80101ac <_dtoa_r+0x1ac>
 8010248:	9b04      	ldr	r3, [sp, #16]
 801024a:	9a00      	ldr	r2, [sp, #0]
 801024c:	1a9b      	subs	r3, r3, r2
 801024e:	9304      	str	r3, [sp, #16]
 8010250:	4253      	negs	r3, r2
 8010252:	9307      	str	r3, [sp, #28]
 8010254:	2300      	movs	r3, #0
 8010256:	930a      	str	r3, [sp, #40]	; 0x28
 8010258:	e7bf      	b.n	80101da <_dtoa_r+0x1da>
 801025a:	2300      	movs	r3, #0
 801025c:	9308      	str	r3, [sp, #32]
 801025e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010260:	2b00      	cmp	r3, #0
 8010262:	dc55      	bgt.n	8010310 <_dtoa_r+0x310>
 8010264:	2301      	movs	r3, #1
 8010266:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801026a:	461a      	mov	r2, r3
 801026c:	9209      	str	r2, [sp, #36]	; 0x24
 801026e:	e00c      	b.n	801028a <_dtoa_r+0x28a>
 8010270:	2301      	movs	r3, #1
 8010272:	e7f3      	b.n	801025c <_dtoa_r+0x25c>
 8010274:	2300      	movs	r3, #0
 8010276:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010278:	9308      	str	r3, [sp, #32]
 801027a:	9b00      	ldr	r3, [sp, #0]
 801027c:	4413      	add	r3, r2
 801027e:	9302      	str	r3, [sp, #8]
 8010280:	3301      	adds	r3, #1
 8010282:	2b01      	cmp	r3, #1
 8010284:	9303      	str	r3, [sp, #12]
 8010286:	bfb8      	it	lt
 8010288:	2301      	movlt	r3, #1
 801028a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801028c:	2200      	movs	r2, #0
 801028e:	6042      	str	r2, [r0, #4]
 8010290:	2204      	movs	r2, #4
 8010292:	f102 0614 	add.w	r6, r2, #20
 8010296:	429e      	cmp	r6, r3
 8010298:	6841      	ldr	r1, [r0, #4]
 801029a:	d93d      	bls.n	8010318 <_dtoa_r+0x318>
 801029c:	4620      	mov	r0, r4
 801029e:	f000 fdef 	bl	8010e80 <_Balloc>
 80102a2:	9001      	str	r0, [sp, #4]
 80102a4:	2800      	cmp	r0, #0
 80102a6:	d13b      	bne.n	8010320 <_dtoa_r+0x320>
 80102a8:	4b11      	ldr	r3, [pc, #68]	; (80102f0 <_dtoa_r+0x2f0>)
 80102aa:	4602      	mov	r2, r0
 80102ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80102b0:	e6c0      	b.n	8010034 <_dtoa_r+0x34>
 80102b2:	2301      	movs	r3, #1
 80102b4:	e7df      	b.n	8010276 <_dtoa_r+0x276>
 80102b6:	bf00      	nop
 80102b8:	636f4361 	.word	0x636f4361
 80102bc:	3fd287a7 	.word	0x3fd287a7
 80102c0:	8b60c8b3 	.word	0x8b60c8b3
 80102c4:	3fc68a28 	.word	0x3fc68a28
 80102c8:	509f79fb 	.word	0x509f79fb
 80102cc:	3fd34413 	.word	0x3fd34413
 80102d0:	080128c5 	.word	0x080128c5
 80102d4:	080128dc 	.word	0x080128dc
 80102d8:	7ff00000 	.word	0x7ff00000
 80102dc:	080128c1 	.word	0x080128c1
 80102e0:	080128b8 	.word	0x080128b8
 80102e4:	08012895 	.word	0x08012895
 80102e8:	3ff80000 	.word	0x3ff80000
 80102ec:	080129d0 	.word	0x080129d0
 80102f0:	08012937 	.word	0x08012937
 80102f4:	2501      	movs	r5, #1
 80102f6:	2300      	movs	r3, #0
 80102f8:	9306      	str	r3, [sp, #24]
 80102fa:	9508      	str	r5, [sp, #32]
 80102fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010300:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010304:	2200      	movs	r2, #0
 8010306:	2312      	movs	r3, #18
 8010308:	e7b0      	b.n	801026c <_dtoa_r+0x26c>
 801030a:	2301      	movs	r3, #1
 801030c:	9308      	str	r3, [sp, #32]
 801030e:	e7f5      	b.n	80102fc <_dtoa_r+0x2fc>
 8010310:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010312:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010316:	e7b8      	b.n	801028a <_dtoa_r+0x28a>
 8010318:	3101      	adds	r1, #1
 801031a:	6041      	str	r1, [r0, #4]
 801031c:	0052      	lsls	r2, r2, #1
 801031e:	e7b8      	b.n	8010292 <_dtoa_r+0x292>
 8010320:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010322:	9a01      	ldr	r2, [sp, #4]
 8010324:	601a      	str	r2, [r3, #0]
 8010326:	9b03      	ldr	r3, [sp, #12]
 8010328:	2b0e      	cmp	r3, #14
 801032a:	f200 809d 	bhi.w	8010468 <_dtoa_r+0x468>
 801032e:	2d00      	cmp	r5, #0
 8010330:	f000 809a 	beq.w	8010468 <_dtoa_r+0x468>
 8010334:	9b00      	ldr	r3, [sp, #0]
 8010336:	2b00      	cmp	r3, #0
 8010338:	dd32      	ble.n	80103a0 <_dtoa_r+0x3a0>
 801033a:	4ab7      	ldr	r2, [pc, #732]	; (8010618 <_dtoa_r+0x618>)
 801033c:	f003 030f 	and.w	r3, r3, #15
 8010340:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010344:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010348:	9b00      	ldr	r3, [sp, #0]
 801034a:	05d8      	lsls	r0, r3, #23
 801034c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010350:	d516      	bpl.n	8010380 <_dtoa_r+0x380>
 8010352:	4bb2      	ldr	r3, [pc, #712]	; (801061c <_dtoa_r+0x61c>)
 8010354:	ec51 0b19 	vmov	r0, r1, d9
 8010358:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801035c:	f7f0 fa7e 	bl	800085c <__aeabi_ddiv>
 8010360:	f007 070f 	and.w	r7, r7, #15
 8010364:	4682      	mov	sl, r0
 8010366:	468b      	mov	fp, r1
 8010368:	2503      	movs	r5, #3
 801036a:	4eac      	ldr	r6, [pc, #688]	; (801061c <_dtoa_r+0x61c>)
 801036c:	b957      	cbnz	r7, 8010384 <_dtoa_r+0x384>
 801036e:	4642      	mov	r2, r8
 8010370:	464b      	mov	r3, r9
 8010372:	4650      	mov	r0, sl
 8010374:	4659      	mov	r1, fp
 8010376:	f7f0 fa71 	bl	800085c <__aeabi_ddiv>
 801037a:	4682      	mov	sl, r0
 801037c:	468b      	mov	fp, r1
 801037e:	e028      	b.n	80103d2 <_dtoa_r+0x3d2>
 8010380:	2502      	movs	r5, #2
 8010382:	e7f2      	b.n	801036a <_dtoa_r+0x36a>
 8010384:	07f9      	lsls	r1, r7, #31
 8010386:	d508      	bpl.n	801039a <_dtoa_r+0x39a>
 8010388:	4640      	mov	r0, r8
 801038a:	4649      	mov	r1, r9
 801038c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010390:	f7f0 f93a 	bl	8000608 <__aeabi_dmul>
 8010394:	3501      	adds	r5, #1
 8010396:	4680      	mov	r8, r0
 8010398:	4689      	mov	r9, r1
 801039a:	107f      	asrs	r7, r7, #1
 801039c:	3608      	adds	r6, #8
 801039e:	e7e5      	b.n	801036c <_dtoa_r+0x36c>
 80103a0:	f000 809b 	beq.w	80104da <_dtoa_r+0x4da>
 80103a4:	9b00      	ldr	r3, [sp, #0]
 80103a6:	4f9d      	ldr	r7, [pc, #628]	; (801061c <_dtoa_r+0x61c>)
 80103a8:	425e      	negs	r6, r3
 80103aa:	4b9b      	ldr	r3, [pc, #620]	; (8010618 <_dtoa_r+0x618>)
 80103ac:	f006 020f 	and.w	r2, r6, #15
 80103b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80103b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103b8:	ec51 0b19 	vmov	r0, r1, d9
 80103bc:	f7f0 f924 	bl	8000608 <__aeabi_dmul>
 80103c0:	1136      	asrs	r6, r6, #4
 80103c2:	4682      	mov	sl, r0
 80103c4:	468b      	mov	fp, r1
 80103c6:	2300      	movs	r3, #0
 80103c8:	2502      	movs	r5, #2
 80103ca:	2e00      	cmp	r6, #0
 80103cc:	d17a      	bne.n	80104c4 <_dtoa_r+0x4c4>
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d1d3      	bne.n	801037a <_dtoa_r+0x37a>
 80103d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	f000 8082 	beq.w	80104de <_dtoa_r+0x4de>
 80103da:	4b91      	ldr	r3, [pc, #580]	; (8010620 <_dtoa_r+0x620>)
 80103dc:	2200      	movs	r2, #0
 80103de:	4650      	mov	r0, sl
 80103e0:	4659      	mov	r1, fp
 80103e2:	f7f0 fb83 	bl	8000aec <__aeabi_dcmplt>
 80103e6:	2800      	cmp	r0, #0
 80103e8:	d079      	beq.n	80104de <_dtoa_r+0x4de>
 80103ea:	9b03      	ldr	r3, [sp, #12]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d076      	beq.n	80104de <_dtoa_r+0x4de>
 80103f0:	9b02      	ldr	r3, [sp, #8]
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	dd36      	ble.n	8010464 <_dtoa_r+0x464>
 80103f6:	9b00      	ldr	r3, [sp, #0]
 80103f8:	4650      	mov	r0, sl
 80103fa:	4659      	mov	r1, fp
 80103fc:	1e5f      	subs	r7, r3, #1
 80103fe:	2200      	movs	r2, #0
 8010400:	4b88      	ldr	r3, [pc, #544]	; (8010624 <_dtoa_r+0x624>)
 8010402:	f7f0 f901 	bl	8000608 <__aeabi_dmul>
 8010406:	9e02      	ldr	r6, [sp, #8]
 8010408:	4682      	mov	sl, r0
 801040a:	468b      	mov	fp, r1
 801040c:	3501      	adds	r5, #1
 801040e:	4628      	mov	r0, r5
 8010410:	f7f0 f890 	bl	8000534 <__aeabi_i2d>
 8010414:	4652      	mov	r2, sl
 8010416:	465b      	mov	r3, fp
 8010418:	f7f0 f8f6 	bl	8000608 <__aeabi_dmul>
 801041c:	4b82      	ldr	r3, [pc, #520]	; (8010628 <_dtoa_r+0x628>)
 801041e:	2200      	movs	r2, #0
 8010420:	f7ef ff3c 	bl	800029c <__adddf3>
 8010424:	46d0      	mov	r8, sl
 8010426:	46d9      	mov	r9, fp
 8010428:	4682      	mov	sl, r0
 801042a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801042e:	2e00      	cmp	r6, #0
 8010430:	d158      	bne.n	80104e4 <_dtoa_r+0x4e4>
 8010432:	4b7e      	ldr	r3, [pc, #504]	; (801062c <_dtoa_r+0x62c>)
 8010434:	2200      	movs	r2, #0
 8010436:	4640      	mov	r0, r8
 8010438:	4649      	mov	r1, r9
 801043a:	f7ef ff2d 	bl	8000298 <__aeabi_dsub>
 801043e:	4652      	mov	r2, sl
 8010440:	465b      	mov	r3, fp
 8010442:	4680      	mov	r8, r0
 8010444:	4689      	mov	r9, r1
 8010446:	f7f0 fb6f 	bl	8000b28 <__aeabi_dcmpgt>
 801044a:	2800      	cmp	r0, #0
 801044c:	f040 8295 	bne.w	801097a <_dtoa_r+0x97a>
 8010450:	4652      	mov	r2, sl
 8010452:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010456:	4640      	mov	r0, r8
 8010458:	4649      	mov	r1, r9
 801045a:	f7f0 fb47 	bl	8000aec <__aeabi_dcmplt>
 801045e:	2800      	cmp	r0, #0
 8010460:	f040 8289 	bne.w	8010976 <_dtoa_r+0x976>
 8010464:	ec5b ab19 	vmov	sl, fp, d9
 8010468:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801046a:	2b00      	cmp	r3, #0
 801046c:	f2c0 8148 	blt.w	8010700 <_dtoa_r+0x700>
 8010470:	9a00      	ldr	r2, [sp, #0]
 8010472:	2a0e      	cmp	r2, #14
 8010474:	f300 8144 	bgt.w	8010700 <_dtoa_r+0x700>
 8010478:	4b67      	ldr	r3, [pc, #412]	; (8010618 <_dtoa_r+0x618>)
 801047a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801047e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010484:	2b00      	cmp	r3, #0
 8010486:	f280 80d5 	bge.w	8010634 <_dtoa_r+0x634>
 801048a:	9b03      	ldr	r3, [sp, #12]
 801048c:	2b00      	cmp	r3, #0
 801048e:	f300 80d1 	bgt.w	8010634 <_dtoa_r+0x634>
 8010492:	f040 826f 	bne.w	8010974 <_dtoa_r+0x974>
 8010496:	4b65      	ldr	r3, [pc, #404]	; (801062c <_dtoa_r+0x62c>)
 8010498:	2200      	movs	r2, #0
 801049a:	4640      	mov	r0, r8
 801049c:	4649      	mov	r1, r9
 801049e:	f7f0 f8b3 	bl	8000608 <__aeabi_dmul>
 80104a2:	4652      	mov	r2, sl
 80104a4:	465b      	mov	r3, fp
 80104a6:	f7f0 fb35 	bl	8000b14 <__aeabi_dcmpge>
 80104aa:	9e03      	ldr	r6, [sp, #12]
 80104ac:	4637      	mov	r7, r6
 80104ae:	2800      	cmp	r0, #0
 80104b0:	f040 8245 	bne.w	801093e <_dtoa_r+0x93e>
 80104b4:	9d01      	ldr	r5, [sp, #4]
 80104b6:	2331      	movs	r3, #49	; 0x31
 80104b8:	f805 3b01 	strb.w	r3, [r5], #1
 80104bc:	9b00      	ldr	r3, [sp, #0]
 80104be:	3301      	adds	r3, #1
 80104c0:	9300      	str	r3, [sp, #0]
 80104c2:	e240      	b.n	8010946 <_dtoa_r+0x946>
 80104c4:	07f2      	lsls	r2, r6, #31
 80104c6:	d505      	bpl.n	80104d4 <_dtoa_r+0x4d4>
 80104c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80104cc:	f7f0 f89c 	bl	8000608 <__aeabi_dmul>
 80104d0:	3501      	adds	r5, #1
 80104d2:	2301      	movs	r3, #1
 80104d4:	1076      	asrs	r6, r6, #1
 80104d6:	3708      	adds	r7, #8
 80104d8:	e777      	b.n	80103ca <_dtoa_r+0x3ca>
 80104da:	2502      	movs	r5, #2
 80104dc:	e779      	b.n	80103d2 <_dtoa_r+0x3d2>
 80104de:	9f00      	ldr	r7, [sp, #0]
 80104e0:	9e03      	ldr	r6, [sp, #12]
 80104e2:	e794      	b.n	801040e <_dtoa_r+0x40e>
 80104e4:	9901      	ldr	r1, [sp, #4]
 80104e6:	4b4c      	ldr	r3, [pc, #304]	; (8010618 <_dtoa_r+0x618>)
 80104e8:	4431      	add	r1, r6
 80104ea:	910d      	str	r1, [sp, #52]	; 0x34
 80104ec:	9908      	ldr	r1, [sp, #32]
 80104ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80104f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80104f6:	2900      	cmp	r1, #0
 80104f8:	d043      	beq.n	8010582 <_dtoa_r+0x582>
 80104fa:	494d      	ldr	r1, [pc, #308]	; (8010630 <_dtoa_r+0x630>)
 80104fc:	2000      	movs	r0, #0
 80104fe:	f7f0 f9ad 	bl	800085c <__aeabi_ddiv>
 8010502:	4652      	mov	r2, sl
 8010504:	465b      	mov	r3, fp
 8010506:	f7ef fec7 	bl	8000298 <__aeabi_dsub>
 801050a:	9d01      	ldr	r5, [sp, #4]
 801050c:	4682      	mov	sl, r0
 801050e:	468b      	mov	fp, r1
 8010510:	4649      	mov	r1, r9
 8010512:	4640      	mov	r0, r8
 8010514:	f7f0 fb28 	bl	8000b68 <__aeabi_d2iz>
 8010518:	4606      	mov	r6, r0
 801051a:	f7f0 f80b 	bl	8000534 <__aeabi_i2d>
 801051e:	4602      	mov	r2, r0
 8010520:	460b      	mov	r3, r1
 8010522:	4640      	mov	r0, r8
 8010524:	4649      	mov	r1, r9
 8010526:	f7ef feb7 	bl	8000298 <__aeabi_dsub>
 801052a:	3630      	adds	r6, #48	; 0x30
 801052c:	f805 6b01 	strb.w	r6, [r5], #1
 8010530:	4652      	mov	r2, sl
 8010532:	465b      	mov	r3, fp
 8010534:	4680      	mov	r8, r0
 8010536:	4689      	mov	r9, r1
 8010538:	f7f0 fad8 	bl	8000aec <__aeabi_dcmplt>
 801053c:	2800      	cmp	r0, #0
 801053e:	d163      	bne.n	8010608 <_dtoa_r+0x608>
 8010540:	4642      	mov	r2, r8
 8010542:	464b      	mov	r3, r9
 8010544:	4936      	ldr	r1, [pc, #216]	; (8010620 <_dtoa_r+0x620>)
 8010546:	2000      	movs	r0, #0
 8010548:	f7ef fea6 	bl	8000298 <__aeabi_dsub>
 801054c:	4652      	mov	r2, sl
 801054e:	465b      	mov	r3, fp
 8010550:	f7f0 facc 	bl	8000aec <__aeabi_dcmplt>
 8010554:	2800      	cmp	r0, #0
 8010556:	f040 80b5 	bne.w	80106c4 <_dtoa_r+0x6c4>
 801055a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801055c:	429d      	cmp	r5, r3
 801055e:	d081      	beq.n	8010464 <_dtoa_r+0x464>
 8010560:	4b30      	ldr	r3, [pc, #192]	; (8010624 <_dtoa_r+0x624>)
 8010562:	2200      	movs	r2, #0
 8010564:	4650      	mov	r0, sl
 8010566:	4659      	mov	r1, fp
 8010568:	f7f0 f84e 	bl	8000608 <__aeabi_dmul>
 801056c:	4b2d      	ldr	r3, [pc, #180]	; (8010624 <_dtoa_r+0x624>)
 801056e:	4682      	mov	sl, r0
 8010570:	468b      	mov	fp, r1
 8010572:	4640      	mov	r0, r8
 8010574:	4649      	mov	r1, r9
 8010576:	2200      	movs	r2, #0
 8010578:	f7f0 f846 	bl	8000608 <__aeabi_dmul>
 801057c:	4680      	mov	r8, r0
 801057e:	4689      	mov	r9, r1
 8010580:	e7c6      	b.n	8010510 <_dtoa_r+0x510>
 8010582:	4650      	mov	r0, sl
 8010584:	4659      	mov	r1, fp
 8010586:	f7f0 f83f 	bl	8000608 <__aeabi_dmul>
 801058a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801058c:	9d01      	ldr	r5, [sp, #4]
 801058e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010590:	4682      	mov	sl, r0
 8010592:	468b      	mov	fp, r1
 8010594:	4649      	mov	r1, r9
 8010596:	4640      	mov	r0, r8
 8010598:	f7f0 fae6 	bl	8000b68 <__aeabi_d2iz>
 801059c:	4606      	mov	r6, r0
 801059e:	f7ef ffc9 	bl	8000534 <__aeabi_i2d>
 80105a2:	3630      	adds	r6, #48	; 0x30
 80105a4:	4602      	mov	r2, r0
 80105a6:	460b      	mov	r3, r1
 80105a8:	4640      	mov	r0, r8
 80105aa:	4649      	mov	r1, r9
 80105ac:	f7ef fe74 	bl	8000298 <__aeabi_dsub>
 80105b0:	f805 6b01 	strb.w	r6, [r5], #1
 80105b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80105b6:	429d      	cmp	r5, r3
 80105b8:	4680      	mov	r8, r0
 80105ba:	4689      	mov	r9, r1
 80105bc:	f04f 0200 	mov.w	r2, #0
 80105c0:	d124      	bne.n	801060c <_dtoa_r+0x60c>
 80105c2:	4b1b      	ldr	r3, [pc, #108]	; (8010630 <_dtoa_r+0x630>)
 80105c4:	4650      	mov	r0, sl
 80105c6:	4659      	mov	r1, fp
 80105c8:	f7ef fe68 	bl	800029c <__adddf3>
 80105cc:	4602      	mov	r2, r0
 80105ce:	460b      	mov	r3, r1
 80105d0:	4640      	mov	r0, r8
 80105d2:	4649      	mov	r1, r9
 80105d4:	f7f0 faa8 	bl	8000b28 <__aeabi_dcmpgt>
 80105d8:	2800      	cmp	r0, #0
 80105da:	d173      	bne.n	80106c4 <_dtoa_r+0x6c4>
 80105dc:	4652      	mov	r2, sl
 80105de:	465b      	mov	r3, fp
 80105e0:	4913      	ldr	r1, [pc, #76]	; (8010630 <_dtoa_r+0x630>)
 80105e2:	2000      	movs	r0, #0
 80105e4:	f7ef fe58 	bl	8000298 <__aeabi_dsub>
 80105e8:	4602      	mov	r2, r0
 80105ea:	460b      	mov	r3, r1
 80105ec:	4640      	mov	r0, r8
 80105ee:	4649      	mov	r1, r9
 80105f0:	f7f0 fa7c 	bl	8000aec <__aeabi_dcmplt>
 80105f4:	2800      	cmp	r0, #0
 80105f6:	f43f af35 	beq.w	8010464 <_dtoa_r+0x464>
 80105fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80105fc:	1e6b      	subs	r3, r5, #1
 80105fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8010600:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010604:	2b30      	cmp	r3, #48	; 0x30
 8010606:	d0f8      	beq.n	80105fa <_dtoa_r+0x5fa>
 8010608:	9700      	str	r7, [sp, #0]
 801060a:	e049      	b.n	80106a0 <_dtoa_r+0x6a0>
 801060c:	4b05      	ldr	r3, [pc, #20]	; (8010624 <_dtoa_r+0x624>)
 801060e:	f7ef fffb 	bl	8000608 <__aeabi_dmul>
 8010612:	4680      	mov	r8, r0
 8010614:	4689      	mov	r9, r1
 8010616:	e7bd      	b.n	8010594 <_dtoa_r+0x594>
 8010618:	080129d0 	.word	0x080129d0
 801061c:	080129a8 	.word	0x080129a8
 8010620:	3ff00000 	.word	0x3ff00000
 8010624:	40240000 	.word	0x40240000
 8010628:	401c0000 	.word	0x401c0000
 801062c:	40140000 	.word	0x40140000
 8010630:	3fe00000 	.word	0x3fe00000
 8010634:	9d01      	ldr	r5, [sp, #4]
 8010636:	4656      	mov	r6, sl
 8010638:	465f      	mov	r7, fp
 801063a:	4642      	mov	r2, r8
 801063c:	464b      	mov	r3, r9
 801063e:	4630      	mov	r0, r6
 8010640:	4639      	mov	r1, r7
 8010642:	f7f0 f90b 	bl	800085c <__aeabi_ddiv>
 8010646:	f7f0 fa8f 	bl	8000b68 <__aeabi_d2iz>
 801064a:	4682      	mov	sl, r0
 801064c:	f7ef ff72 	bl	8000534 <__aeabi_i2d>
 8010650:	4642      	mov	r2, r8
 8010652:	464b      	mov	r3, r9
 8010654:	f7ef ffd8 	bl	8000608 <__aeabi_dmul>
 8010658:	4602      	mov	r2, r0
 801065a:	460b      	mov	r3, r1
 801065c:	4630      	mov	r0, r6
 801065e:	4639      	mov	r1, r7
 8010660:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8010664:	f7ef fe18 	bl	8000298 <__aeabi_dsub>
 8010668:	f805 6b01 	strb.w	r6, [r5], #1
 801066c:	9e01      	ldr	r6, [sp, #4]
 801066e:	9f03      	ldr	r7, [sp, #12]
 8010670:	1bae      	subs	r6, r5, r6
 8010672:	42b7      	cmp	r7, r6
 8010674:	4602      	mov	r2, r0
 8010676:	460b      	mov	r3, r1
 8010678:	d135      	bne.n	80106e6 <_dtoa_r+0x6e6>
 801067a:	f7ef fe0f 	bl	800029c <__adddf3>
 801067e:	4642      	mov	r2, r8
 8010680:	464b      	mov	r3, r9
 8010682:	4606      	mov	r6, r0
 8010684:	460f      	mov	r7, r1
 8010686:	f7f0 fa4f 	bl	8000b28 <__aeabi_dcmpgt>
 801068a:	b9d0      	cbnz	r0, 80106c2 <_dtoa_r+0x6c2>
 801068c:	4642      	mov	r2, r8
 801068e:	464b      	mov	r3, r9
 8010690:	4630      	mov	r0, r6
 8010692:	4639      	mov	r1, r7
 8010694:	f7f0 fa20 	bl	8000ad8 <__aeabi_dcmpeq>
 8010698:	b110      	cbz	r0, 80106a0 <_dtoa_r+0x6a0>
 801069a:	f01a 0f01 	tst.w	sl, #1
 801069e:	d110      	bne.n	80106c2 <_dtoa_r+0x6c2>
 80106a0:	4620      	mov	r0, r4
 80106a2:	ee18 1a10 	vmov	r1, s16
 80106a6:	f000 fc2b 	bl	8010f00 <_Bfree>
 80106aa:	2300      	movs	r3, #0
 80106ac:	9800      	ldr	r0, [sp, #0]
 80106ae:	702b      	strb	r3, [r5, #0]
 80106b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80106b2:	3001      	adds	r0, #1
 80106b4:	6018      	str	r0, [r3, #0]
 80106b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	f43f acf1 	beq.w	80100a0 <_dtoa_r+0xa0>
 80106be:	601d      	str	r5, [r3, #0]
 80106c0:	e4ee      	b.n	80100a0 <_dtoa_r+0xa0>
 80106c2:	9f00      	ldr	r7, [sp, #0]
 80106c4:	462b      	mov	r3, r5
 80106c6:	461d      	mov	r5, r3
 80106c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80106cc:	2a39      	cmp	r2, #57	; 0x39
 80106ce:	d106      	bne.n	80106de <_dtoa_r+0x6de>
 80106d0:	9a01      	ldr	r2, [sp, #4]
 80106d2:	429a      	cmp	r2, r3
 80106d4:	d1f7      	bne.n	80106c6 <_dtoa_r+0x6c6>
 80106d6:	9901      	ldr	r1, [sp, #4]
 80106d8:	2230      	movs	r2, #48	; 0x30
 80106da:	3701      	adds	r7, #1
 80106dc:	700a      	strb	r2, [r1, #0]
 80106de:	781a      	ldrb	r2, [r3, #0]
 80106e0:	3201      	adds	r2, #1
 80106e2:	701a      	strb	r2, [r3, #0]
 80106e4:	e790      	b.n	8010608 <_dtoa_r+0x608>
 80106e6:	4ba6      	ldr	r3, [pc, #664]	; (8010980 <_dtoa_r+0x980>)
 80106e8:	2200      	movs	r2, #0
 80106ea:	f7ef ff8d 	bl	8000608 <__aeabi_dmul>
 80106ee:	2200      	movs	r2, #0
 80106f0:	2300      	movs	r3, #0
 80106f2:	4606      	mov	r6, r0
 80106f4:	460f      	mov	r7, r1
 80106f6:	f7f0 f9ef 	bl	8000ad8 <__aeabi_dcmpeq>
 80106fa:	2800      	cmp	r0, #0
 80106fc:	d09d      	beq.n	801063a <_dtoa_r+0x63a>
 80106fe:	e7cf      	b.n	80106a0 <_dtoa_r+0x6a0>
 8010700:	9a08      	ldr	r2, [sp, #32]
 8010702:	2a00      	cmp	r2, #0
 8010704:	f000 80d7 	beq.w	80108b6 <_dtoa_r+0x8b6>
 8010708:	9a06      	ldr	r2, [sp, #24]
 801070a:	2a01      	cmp	r2, #1
 801070c:	f300 80ba 	bgt.w	8010884 <_dtoa_r+0x884>
 8010710:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010712:	2a00      	cmp	r2, #0
 8010714:	f000 80b2 	beq.w	801087c <_dtoa_r+0x87c>
 8010718:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801071c:	9e07      	ldr	r6, [sp, #28]
 801071e:	9d04      	ldr	r5, [sp, #16]
 8010720:	9a04      	ldr	r2, [sp, #16]
 8010722:	441a      	add	r2, r3
 8010724:	9204      	str	r2, [sp, #16]
 8010726:	9a05      	ldr	r2, [sp, #20]
 8010728:	2101      	movs	r1, #1
 801072a:	441a      	add	r2, r3
 801072c:	4620      	mov	r0, r4
 801072e:	9205      	str	r2, [sp, #20]
 8010730:	f000 fc9e 	bl	8011070 <__i2b>
 8010734:	4607      	mov	r7, r0
 8010736:	2d00      	cmp	r5, #0
 8010738:	dd0c      	ble.n	8010754 <_dtoa_r+0x754>
 801073a:	9b05      	ldr	r3, [sp, #20]
 801073c:	2b00      	cmp	r3, #0
 801073e:	dd09      	ble.n	8010754 <_dtoa_r+0x754>
 8010740:	42ab      	cmp	r3, r5
 8010742:	9a04      	ldr	r2, [sp, #16]
 8010744:	bfa8      	it	ge
 8010746:	462b      	movge	r3, r5
 8010748:	1ad2      	subs	r2, r2, r3
 801074a:	9204      	str	r2, [sp, #16]
 801074c:	9a05      	ldr	r2, [sp, #20]
 801074e:	1aed      	subs	r5, r5, r3
 8010750:	1ad3      	subs	r3, r2, r3
 8010752:	9305      	str	r3, [sp, #20]
 8010754:	9b07      	ldr	r3, [sp, #28]
 8010756:	b31b      	cbz	r3, 80107a0 <_dtoa_r+0x7a0>
 8010758:	9b08      	ldr	r3, [sp, #32]
 801075a:	2b00      	cmp	r3, #0
 801075c:	f000 80af 	beq.w	80108be <_dtoa_r+0x8be>
 8010760:	2e00      	cmp	r6, #0
 8010762:	dd13      	ble.n	801078c <_dtoa_r+0x78c>
 8010764:	4639      	mov	r1, r7
 8010766:	4632      	mov	r2, r6
 8010768:	4620      	mov	r0, r4
 801076a:	f000 fd41 	bl	80111f0 <__pow5mult>
 801076e:	ee18 2a10 	vmov	r2, s16
 8010772:	4601      	mov	r1, r0
 8010774:	4607      	mov	r7, r0
 8010776:	4620      	mov	r0, r4
 8010778:	f000 fc90 	bl	801109c <__multiply>
 801077c:	ee18 1a10 	vmov	r1, s16
 8010780:	4680      	mov	r8, r0
 8010782:	4620      	mov	r0, r4
 8010784:	f000 fbbc 	bl	8010f00 <_Bfree>
 8010788:	ee08 8a10 	vmov	s16, r8
 801078c:	9b07      	ldr	r3, [sp, #28]
 801078e:	1b9a      	subs	r2, r3, r6
 8010790:	d006      	beq.n	80107a0 <_dtoa_r+0x7a0>
 8010792:	ee18 1a10 	vmov	r1, s16
 8010796:	4620      	mov	r0, r4
 8010798:	f000 fd2a 	bl	80111f0 <__pow5mult>
 801079c:	ee08 0a10 	vmov	s16, r0
 80107a0:	2101      	movs	r1, #1
 80107a2:	4620      	mov	r0, r4
 80107a4:	f000 fc64 	bl	8011070 <__i2b>
 80107a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	4606      	mov	r6, r0
 80107ae:	f340 8088 	ble.w	80108c2 <_dtoa_r+0x8c2>
 80107b2:	461a      	mov	r2, r3
 80107b4:	4601      	mov	r1, r0
 80107b6:	4620      	mov	r0, r4
 80107b8:	f000 fd1a 	bl	80111f0 <__pow5mult>
 80107bc:	9b06      	ldr	r3, [sp, #24]
 80107be:	2b01      	cmp	r3, #1
 80107c0:	4606      	mov	r6, r0
 80107c2:	f340 8081 	ble.w	80108c8 <_dtoa_r+0x8c8>
 80107c6:	f04f 0800 	mov.w	r8, #0
 80107ca:	6933      	ldr	r3, [r6, #16]
 80107cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80107d0:	6918      	ldr	r0, [r3, #16]
 80107d2:	f000 fbfd 	bl	8010fd0 <__hi0bits>
 80107d6:	f1c0 0020 	rsb	r0, r0, #32
 80107da:	9b05      	ldr	r3, [sp, #20]
 80107dc:	4418      	add	r0, r3
 80107de:	f010 001f 	ands.w	r0, r0, #31
 80107e2:	f000 8092 	beq.w	801090a <_dtoa_r+0x90a>
 80107e6:	f1c0 0320 	rsb	r3, r0, #32
 80107ea:	2b04      	cmp	r3, #4
 80107ec:	f340 808a 	ble.w	8010904 <_dtoa_r+0x904>
 80107f0:	f1c0 001c 	rsb	r0, r0, #28
 80107f4:	9b04      	ldr	r3, [sp, #16]
 80107f6:	4403      	add	r3, r0
 80107f8:	9304      	str	r3, [sp, #16]
 80107fa:	9b05      	ldr	r3, [sp, #20]
 80107fc:	4403      	add	r3, r0
 80107fe:	4405      	add	r5, r0
 8010800:	9305      	str	r3, [sp, #20]
 8010802:	9b04      	ldr	r3, [sp, #16]
 8010804:	2b00      	cmp	r3, #0
 8010806:	dd07      	ble.n	8010818 <_dtoa_r+0x818>
 8010808:	ee18 1a10 	vmov	r1, s16
 801080c:	461a      	mov	r2, r3
 801080e:	4620      	mov	r0, r4
 8010810:	f000 fd48 	bl	80112a4 <__lshift>
 8010814:	ee08 0a10 	vmov	s16, r0
 8010818:	9b05      	ldr	r3, [sp, #20]
 801081a:	2b00      	cmp	r3, #0
 801081c:	dd05      	ble.n	801082a <_dtoa_r+0x82a>
 801081e:	4631      	mov	r1, r6
 8010820:	461a      	mov	r2, r3
 8010822:	4620      	mov	r0, r4
 8010824:	f000 fd3e 	bl	80112a4 <__lshift>
 8010828:	4606      	mov	r6, r0
 801082a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801082c:	2b00      	cmp	r3, #0
 801082e:	d06e      	beq.n	801090e <_dtoa_r+0x90e>
 8010830:	ee18 0a10 	vmov	r0, s16
 8010834:	4631      	mov	r1, r6
 8010836:	f000 fda5 	bl	8011384 <__mcmp>
 801083a:	2800      	cmp	r0, #0
 801083c:	da67      	bge.n	801090e <_dtoa_r+0x90e>
 801083e:	9b00      	ldr	r3, [sp, #0]
 8010840:	3b01      	subs	r3, #1
 8010842:	ee18 1a10 	vmov	r1, s16
 8010846:	9300      	str	r3, [sp, #0]
 8010848:	220a      	movs	r2, #10
 801084a:	2300      	movs	r3, #0
 801084c:	4620      	mov	r0, r4
 801084e:	f000 fb79 	bl	8010f44 <__multadd>
 8010852:	9b08      	ldr	r3, [sp, #32]
 8010854:	ee08 0a10 	vmov	s16, r0
 8010858:	2b00      	cmp	r3, #0
 801085a:	f000 81b1 	beq.w	8010bc0 <_dtoa_r+0xbc0>
 801085e:	2300      	movs	r3, #0
 8010860:	4639      	mov	r1, r7
 8010862:	220a      	movs	r2, #10
 8010864:	4620      	mov	r0, r4
 8010866:	f000 fb6d 	bl	8010f44 <__multadd>
 801086a:	9b02      	ldr	r3, [sp, #8]
 801086c:	2b00      	cmp	r3, #0
 801086e:	4607      	mov	r7, r0
 8010870:	f300 808e 	bgt.w	8010990 <_dtoa_r+0x990>
 8010874:	9b06      	ldr	r3, [sp, #24]
 8010876:	2b02      	cmp	r3, #2
 8010878:	dc51      	bgt.n	801091e <_dtoa_r+0x91e>
 801087a:	e089      	b.n	8010990 <_dtoa_r+0x990>
 801087c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801087e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010882:	e74b      	b.n	801071c <_dtoa_r+0x71c>
 8010884:	9b03      	ldr	r3, [sp, #12]
 8010886:	1e5e      	subs	r6, r3, #1
 8010888:	9b07      	ldr	r3, [sp, #28]
 801088a:	42b3      	cmp	r3, r6
 801088c:	bfbf      	itttt	lt
 801088e:	9b07      	ldrlt	r3, [sp, #28]
 8010890:	9607      	strlt	r6, [sp, #28]
 8010892:	1af2      	sublt	r2, r6, r3
 8010894:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010896:	bfb6      	itet	lt
 8010898:	189b      	addlt	r3, r3, r2
 801089a:	1b9e      	subge	r6, r3, r6
 801089c:	930a      	strlt	r3, [sp, #40]	; 0x28
 801089e:	9b03      	ldr	r3, [sp, #12]
 80108a0:	bfb8      	it	lt
 80108a2:	2600      	movlt	r6, #0
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	bfb7      	itett	lt
 80108a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80108ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80108b0:	1a9d      	sublt	r5, r3, r2
 80108b2:	2300      	movlt	r3, #0
 80108b4:	e734      	b.n	8010720 <_dtoa_r+0x720>
 80108b6:	9e07      	ldr	r6, [sp, #28]
 80108b8:	9d04      	ldr	r5, [sp, #16]
 80108ba:	9f08      	ldr	r7, [sp, #32]
 80108bc:	e73b      	b.n	8010736 <_dtoa_r+0x736>
 80108be:	9a07      	ldr	r2, [sp, #28]
 80108c0:	e767      	b.n	8010792 <_dtoa_r+0x792>
 80108c2:	9b06      	ldr	r3, [sp, #24]
 80108c4:	2b01      	cmp	r3, #1
 80108c6:	dc18      	bgt.n	80108fa <_dtoa_r+0x8fa>
 80108c8:	f1ba 0f00 	cmp.w	sl, #0
 80108cc:	d115      	bne.n	80108fa <_dtoa_r+0x8fa>
 80108ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80108d2:	b993      	cbnz	r3, 80108fa <_dtoa_r+0x8fa>
 80108d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80108d8:	0d1b      	lsrs	r3, r3, #20
 80108da:	051b      	lsls	r3, r3, #20
 80108dc:	b183      	cbz	r3, 8010900 <_dtoa_r+0x900>
 80108de:	9b04      	ldr	r3, [sp, #16]
 80108e0:	3301      	adds	r3, #1
 80108e2:	9304      	str	r3, [sp, #16]
 80108e4:	9b05      	ldr	r3, [sp, #20]
 80108e6:	3301      	adds	r3, #1
 80108e8:	9305      	str	r3, [sp, #20]
 80108ea:	f04f 0801 	mov.w	r8, #1
 80108ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	f47f af6a 	bne.w	80107ca <_dtoa_r+0x7ca>
 80108f6:	2001      	movs	r0, #1
 80108f8:	e76f      	b.n	80107da <_dtoa_r+0x7da>
 80108fa:	f04f 0800 	mov.w	r8, #0
 80108fe:	e7f6      	b.n	80108ee <_dtoa_r+0x8ee>
 8010900:	4698      	mov	r8, r3
 8010902:	e7f4      	b.n	80108ee <_dtoa_r+0x8ee>
 8010904:	f43f af7d 	beq.w	8010802 <_dtoa_r+0x802>
 8010908:	4618      	mov	r0, r3
 801090a:	301c      	adds	r0, #28
 801090c:	e772      	b.n	80107f4 <_dtoa_r+0x7f4>
 801090e:	9b03      	ldr	r3, [sp, #12]
 8010910:	2b00      	cmp	r3, #0
 8010912:	dc37      	bgt.n	8010984 <_dtoa_r+0x984>
 8010914:	9b06      	ldr	r3, [sp, #24]
 8010916:	2b02      	cmp	r3, #2
 8010918:	dd34      	ble.n	8010984 <_dtoa_r+0x984>
 801091a:	9b03      	ldr	r3, [sp, #12]
 801091c:	9302      	str	r3, [sp, #8]
 801091e:	9b02      	ldr	r3, [sp, #8]
 8010920:	b96b      	cbnz	r3, 801093e <_dtoa_r+0x93e>
 8010922:	4631      	mov	r1, r6
 8010924:	2205      	movs	r2, #5
 8010926:	4620      	mov	r0, r4
 8010928:	f000 fb0c 	bl	8010f44 <__multadd>
 801092c:	4601      	mov	r1, r0
 801092e:	4606      	mov	r6, r0
 8010930:	ee18 0a10 	vmov	r0, s16
 8010934:	f000 fd26 	bl	8011384 <__mcmp>
 8010938:	2800      	cmp	r0, #0
 801093a:	f73f adbb 	bgt.w	80104b4 <_dtoa_r+0x4b4>
 801093e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010940:	9d01      	ldr	r5, [sp, #4]
 8010942:	43db      	mvns	r3, r3
 8010944:	9300      	str	r3, [sp, #0]
 8010946:	f04f 0800 	mov.w	r8, #0
 801094a:	4631      	mov	r1, r6
 801094c:	4620      	mov	r0, r4
 801094e:	f000 fad7 	bl	8010f00 <_Bfree>
 8010952:	2f00      	cmp	r7, #0
 8010954:	f43f aea4 	beq.w	80106a0 <_dtoa_r+0x6a0>
 8010958:	f1b8 0f00 	cmp.w	r8, #0
 801095c:	d005      	beq.n	801096a <_dtoa_r+0x96a>
 801095e:	45b8      	cmp	r8, r7
 8010960:	d003      	beq.n	801096a <_dtoa_r+0x96a>
 8010962:	4641      	mov	r1, r8
 8010964:	4620      	mov	r0, r4
 8010966:	f000 facb 	bl	8010f00 <_Bfree>
 801096a:	4639      	mov	r1, r7
 801096c:	4620      	mov	r0, r4
 801096e:	f000 fac7 	bl	8010f00 <_Bfree>
 8010972:	e695      	b.n	80106a0 <_dtoa_r+0x6a0>
 8010974:	2600      	movs	r6, #0
 8010976:	4637      	mov	r7, r6
 8010978:	e7e1      	b.n	801093e <_dtoa_r+0x93e>
 801097a:	9700      	str	r7, [sp, #0]
 801097c:	4637      	mov	r7, r6
 801097e:	e599      	b.n	80104b4 <_dtoa_r+0x4b4>
 8010980:	40240000 	.word	0x40240000
 8010984:	9b08      	ldr	r3, [sp, #32]
 8010986:	2b00      	cmp	r3, #0
 8010988:	f000 80ca 	beq.w	8010b20 <_dtoa_r+0xb20>
 801098c:	9b03      	ldr	r3, [sp, #12]
 801098e:	9302      	str	r3, [sp, #8]
 8010990:	2d00      	cmp	r5, #0
 8010992:	dd05      	ble.n	80109a0 <_dtoa_r+0x9a0>
 8010994:	4639      	mov	r1, r7
 8010996:	462a      	mov	r2, r5
 8010998:	4620      	mov	r0, r4
 801099a:	f000 fc83 	bl	80112a4 <__lshift>
 801099e:	4607      	mov	r7, r0
 80109a0:	f1b8 0f00 	cmp.w	r8, #0
 80109a4:	d05b      	beq.n	8010a5e <_dtoa_r+0xa5e>
 80109a6:	6879      	ldr	r1, [r7, #4]
 80109a8:	4620      	mov	r0, r4
 80109aa:	f000 fa69 	bl	8010e80 <_Balloc>
 80109ae:	4605      	mov	r5, r0
 80109b0:	b928      	cbnz	r0, 80109be <_dtoa_r+0x9be>
 80109b2:	4b87      	ldr	r3, [pc, #540]	; (8010bd0 <_dtoa_r+0xbd0>)
 80109b4:	4602      	mov	r2, r0
 80109b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80109ba:	f7ff bb3b 	b.w	8010034 <_dtoa_r+0x34>
 80109be:	693a      	ldr	r2, [r7, #16]
 80109c0:	3202      	adds	r2, #2
 80109c2:	0092      	lsls	r2, r2, #2
 80109c4:	f107 010c 	add.w	r1, r7, #12
 80109c8:	300c      	adds	r0, #12
 80109ca:	f7fe fb40 	bl	800f04e <memcpy>
 80109ce:	2201      	movs	r2, #1
 80109d0:	4629      	mov	r1, r5
 80109d2:	4620      	mov	r0, r4
 80109d4:	f000 fc66 	bl	80112a4 <__lshift>
 80109d8:	9b01      	ldr	r3, [sp, #4]
 80109da:	f103 0901 	add.w	r9, r3, #1
 80109de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80109e2:	4413      	add	r3, r2
 80109e4:	9305      	str	r3, [sp, #20]
 80109e6:	f00a 0301 	and.w	r3, sl, #1
 80109ea:	46b8      	mov	r8, r7
 80109ec:	9304      	str	r3, [sp, #16]
 80109ee:	4607      	mov	r7, r0
 80109f0:	4631      	mov	r1, r6
 80109f2:	ee18 0a10 	vmov	r0, s16
 80109f6:	f7ff fa75 	bl	800fee4 <quorem>
 80109fa:	4641      	mov	r1, r8
 80109fc:	9002      	str	r0, [sp, #8]
 80109fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010a02:	ee18 0a10 	vmov	r0, s16
 8010a06:	f000 fcbd 	bl	8011384 <__mcmp>
 8010a0a:	463a      	mov	r2, r7
 8010a0c:	9003      	str	r0, [sp, #12]
 8010a0e:	4631      	mov	r1, r6
 8010a10:	4620      	mov	r0, r4
 8010a12:	f000 fcd3 	bl	80113bc <__mdiff>
 8010a16:	68c2      	ldr	r2, [r0, #12]
 8010a18:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8010a1c:	4605      	mov	r5, r0
 8010a1e:	bb02      	cbnz	r2, 8010a62 <_dtoa_r+0xa62>
 8010a20:	4601      	mov	r1, r0
 8010a22:	ee18 0a10 	vmov	r0, s16
 8010a26:	f000 fcad 	bl	8011384 <__mcmp>
 8010a2a:	4602      	mov	r2, r0
 8010a2c:	4629      	mov	r1, r5
 8010a2e:	4620      	mov	r0, r4
 8010a30:	9207      	str	r2, [sp, #28]
 8010a32:	f000 fa65 	bl	8010f00 <_Bfree>
 8010a36:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8010a3a:	ea43 0102 	orr.w	r1, r3, r2
 8010a3e:	9b04      	ldr	r3, [sp, #16]
 8010a40:	430b      	orrs	r3, r1
 8010a42:	464d      	mov	r5, r9
 8010a44:	d10f      	bne.n	8010a66 <_dtoa_r+0xa66>
 8010a46:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010a4a:	d02a      	beq.n	8010aa2 <_dtoa_r+0xaa2>
 8010a4c:	9b03      	ldr	r3, [sp, #12]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	dd02      	ble.n	8010a58 <_dtoa_r+0xa58>
 8010a52:	9b02      	ldr	r3, [sp, #8]
 8010a54:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8010a58:	f88b a000 	strb.w	sl, [fp]
 8010a5c:	e775      	b.n	801094a <_dtoa_r+0x94a>
 8010a5e:	4638      	mov	r0, r7
 8010a60:	e7ba      	b.n	80109d8 <_dtoa_r+0x9d8>
 8010a62:	2201      	movs	r2, #1
 8010a64:	e7e2      	b.n	8010a2c <_dtoa_r+0xa2c>
 8010a66:	9b03      	ldr	r3, [sp, #12]
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	db04      	blt.n	8010a76 <_dtoa_r+0xa76>
 8010a6c:	9906      	ldr	r1, [sp, #24]
 8010a6e:	430b      	orrs	r3, r1
 8010a70:	9904      	ldr	r1, [sp, #16]
 8010a72:	430b      	orrs	r3, r1
 8010a74:	d122      	bne.n	8010abc <_dtoa_r+0xabc>
 8010a76:	2a00      	cmp	r2, #0
 8010a78:	ddee      	ble.n	8010a58 <_dtoa_r+0xa58>
 8010a7a:	ee18 1a10 	vmov	r1, s16
 8010a7e:	2201      	movs	r2, #1
 8010a80:	4620      	mov	r0, r4
 8010a82:	f000 fc0f 	bl	80112a4 <__lshift>
 8010a86:	4631      	mov	r1, r6
 8010a88:	ee08 0a10 	vmov	s16, r0
 8010a8c:	f000 fc7a 	bl	8011384 <__mcmp>
 8010a90:	2800      	cmp	r0, #0
 8010a92:	dc03      	bgt.n	8010a9c <_dtoa_r+0xa9c>
 8010a94:	d1e0      	bne.n	8010a58 <_dtoa_r+0xa58>
 8010a96:	f01a 0f01 	tst.w	sl, #1
 8010a9a:	d0dd      	beq.n	8010a58 <_dtoa_r+0xa58>
 8010a9c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010aa0:	d1d7      	bne.n	8010a52 <_dtoa_r+0xa52>
 8010aa2:	2339      	movs	r3, #57	; 0x39
 8010aa4:	f88b 3000 	strb.w	r3, [fp]
 8010aa8:	462b      	mov	r3, r5
 8010aaa:	461d      	mov	r5, r3
 8010aac:	3b01      	subs	r3, #1
 8010aae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010ab2:	2a39      	cmp	r2, #57	; 0x39
 8010ab4:	d071      	beq.n	8010b9a <_dtoa_r+0xb9a>
 8010ab6:	3201      	adds	r2, #1
 8010ab8:	701a      	strb	r2, [r3, #0]
 8010aba:	e746      	b.n	801094a <_dtoa_r+0x94a>
 8010abc:	2a00      	cmp	r2, #0
 8010abe:	dd07      	ble.n	8010ad0 <_dtoa_r+0xad0>
 8010ac0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010ac4:	d0ed      	beq.n	8010aa2 <_dtoa_r+0xaa2>
 8010ac6:	f10a 0301 	add.w	r3, sl, #1
 8010aca:	f88b 3000 	strb.w	r3, [fp]
 8010ace:	e73c      	b.n	801094a <_dtoa_r+0x94a>
 8010ad0:	9b05      	ldr	r3, [sp, #20]
 8010ad2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8010ad6:	4599      	cmp	r9, r3
 8010ad8:	d047      	beq.n	8010b6a <_dtoa_r+0xb6a>
 8010ada:	ee18 1a10 	vmov	r1, s16
 8010ade:	2300      	movs	r3, #0
 8010ae0:	220a      	movs	r2, #10
 8010ae2:	4620      	mov	r0, r4
 8010ae4:	f000 fa2e 	bl	8010f44 <__multadd>
 8010ae8:	45b8      	cmp	r8, r7
 8010aea:	ee08 0a10 	vmov	s16, r0
 8010aee:	f04f 0300 	mov.w	r3, #0
 8010af2:	f04f 020a 	mov.w	r2, #10
 8010af6:	4641      	mov	r1, r8
 8010af8:	4620      	mov	r0, r4
 8010afa:	d106      	bne.n	8010b0a <_dtoa_r+0xb0a>
 8010afc:	f000 fa22 	bl	8010f44 <__multadd>
 8010b00:	4680      	mov	r8, r0
 8010b02:	4607      	mov	r7, r0
 8010b04:	f109 0901 	add.w	r9, r9, #1
 8010b08:	e772      	b.n	80109f0 <_dtoa_r+0x9f0>
 8010b0a:	f000 fa1b 	bl	8010f44 <__multadd>
 8010b0e:	4639      	mov	r1, r7
 8010b10:	4680      	mov	r8, r0
 8010b12:	2300      	movs	r3, #0
 8010b14:	220a      	movs	r2, #10
 8010b16:	4620      	mov	r0, r4
 8010b18:	f000 fa14 	bl	8010f44 <__multadd>
 8010b1c:	4607      	mov	r7, r0
 8010b1e:	e7f1      	b.n	8010b04 <_dtoa_r+0xb04>
 8010b20:	9b03      	ldr	r3, [sp, #12]
 8010b22:	9302      	str	r3, [sp, #8]
 8010b24:	9d01      	ldr	r5, [sp, #4]
 8010b26:	ee18 0a10 	vmov	r0, s16
 8010b2a:	4631      	mov	r1, r6
 8010b2c:	f7ff f9da 	bl	800fee4 <quorem>
 8010b30:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010b34:	9b01      	ldr	r3, [sp, #4]
 8010b36:	f805 ab01 	strb.w	sl, [r5], #1
 8010b3a:	1aea      	subs	r2, r5, r3
 8010b3c:	9b02      	ldr	r3, [sp, #8]
 8010b3e:	4293      	cmp	r3, r2
 8010b40:	dd09      	ble.n	8010b56 <_dtoa_r+0xb56>
 8010b42:	ee18 1a10 	vmov	r1, s16
 8010b46:	2300      	movs	r3, #0
 8010b48:	220a      	movs	r2, #10
 8010b4a:	4620      	mov	r0, r4
 8010b4c:	f000 f9fa 	bl	8010f44 <__multadd>
 8010b50:	ee08 0a10 	vmov	s16, r0
 8010b54:	e7e7      	b.n	8010b26 <_dtoa_r+0xb26>
 8010b56:	9b02      	ldr	r3, [sp, #8]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	bfc8      	it	gt
 8010b5c:	461d      	movgt	r5, r3
 8010b5e:	9b01      	ldr	r3, [sp, #4]
 8010b60:	bfd8      	it	le
 8010b62:	2501      	movle	r5, #1
 8010b64:	441d      	add	r5, r3
 8010b66:	f04f 0800 	mov.w	r8, #0
 8010b6a:	ee18 1a10 	vmov	r1, s16
 8010b6e:	2201      	movs	r2, #1
 8010b70:	4620      	mov	r0, r4
 8010b72:	f000 fb97 	bl	80112a4 <__lshift>
 8010b76:	4631      	mov	r1, r6
 8010b78:	ee08 0a10 	vmov	s16, r0
 8010b7c:	f000 fc02 	bl	8011384 <__mcmp>
 8010b80:	2800      	cmp	r0, #0
 8010b82:	dc91      	bgt.n	8010aa8 <_dtoa_r+0xaa8>
 8010b84:	d102      	bne.n	8010b8c <_dtoa_r+0xb8c>
 8010b86:	f01a 0f01 	tst.w	sl, #1
 8010b8a:	d18d      	bne.n	8010aa8 <_dtoa_r+0xaa8>
 8010b8c:	462b      	mov	r3, r5
 8010b8e:	461d      	mov	r5, r3
 8010b90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010b94:	2a30      	cmp	r2, #48	; 0x30
 8010b96:	d0fa      	beq.n	8010b8e <_dtoa_r+0xb8e>
 8010b98:	e6d7      	b.n	801094a <_dtoa_r+0x94a>
 8010b9a:	9a01      	ldr	r2, [sp, #4]
 8010b9c:	429a      	cmp	r2, r3
 8010b9e:	d184      	bne.n	8010aaa <_dtoa_r+0xaaa>
 8010ba0:	9b00      	ldr	r3, [sp, #0]
 8010ba2:	3301      	adds	r3, #1
 8010ba4:	9300      	str	r3, [sp, #0]
 8010ba6:	2331      	movs	r3, #49	; 0x31
 8010ba8:	7013      	strb	r3, [r2, #0]
 8010baa:	e6ce      	b.n	801094a <_dtoa_r+0x94a>
 8010bac:	4b09      	ldr	r3, [pc, #36]	; (8010bd4 <_dtoa_r+0xbd4>)
 8010bae:	f7ff ba95 	b.w	80100dc <_dtoa_r+0xdc>
 8010bb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	f47f aa6e 	bne.w	8010096 <_dtoa_r+0x96>
 8010bba:	4b07      	ldr	r3, [pc, #28]	; (8010bd8 <_dtoa_r+0xbd8>)
 8010bbc:	f7ff ba8e 	b.w	80100dc <_dtoa_r+0xdc>
 8010bc0:	9b02      	ldr	r3, [sp, #8]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	dcae      	bgt.n	8010b24 <_dtoa_r+0xb24>
 8010bc6:	9b06      	ldr	r3, [sp, #24]
 8010bc8:	2b02      	cmp	r3, #2
 8010bca:	f73f aea8 	bgt.w	801091e <_dtoa_r+0x91e>
 8010bce:	e7a9      	b.n	8010b24 <_dtoa_r+0xb24>
 8010bd0:	08012937 	.word	0x08012937
 8010bd4:	08012894 	.word	0x08012894
 8010bd8:	080128b8 	.word	0x080128b8

08010bdc <__sflush_r>:
 8010bdc:	898a      	ldrh	r2, [r1, #12]
 8010bde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010be2:	4605      	mov	r5, r0
 8010be4:	0710      	lsls	r0, r2, #28
 8010be6:	460c      	mov	r4, r1
 8010be8:	d458      	bmi.n	8010c9c <__sflush_r+0xc0>
 8010bea:	684b      	ldr	r3, [r1, #4]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	dc05      	bgt.n	8010bfc <__sflush_r+0x20>
 8010bf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010bf2:	2b00      	cmp	r3, #0
 8010bf4:	dc02      	bgt.n	8010bfc <__sflush_r+0x20>
 8010bf6:	2000      	movs	r0, #0
 8010bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010bfe:	2e00      	cmp	r6, #0
 8010c00:	d0f9      	beq.n	8010bf6 <__sflush_r+0x1a>
 8010c02:	2300      	movs	r3, #0
 8010c04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010c08:	682f      	ldr	r7, [r5, #0]
 8010c0a:	602b      	str	r3, [r5, #0]
 8010c0c:	d032      	beq.n	8010c74 <__sflush_r+0x98>
 8010c0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010c10:	89a3      	ldrh	r3, [r4, #12]
 8010c12:	075a      	lsls	r2, r3, #29
 8010c14:	d505      	bpl.n	8010c22 <__sflush_r+0x46>
 8010c16:	6863      	ldr	r3, [r4, #4]
 8010c18:	1ac0      	subs	r0, r0, r3
 8010c1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010c1c:	b10b      	cbz	r3, 8010c22 <__sflush_r+0x46>
 8010c1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010c20:	1ac0      	subs	r0, r0, r3
 8010c22:	2300      	movs	r3, #0
 8010c24:	4602      	mov	r2, r0
 8010c26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010c28:	6a21      	ldr	r1, [r4, #32]
 8010c2a:	4628      	mov	r0, r5
 8010c2c:	47b0      	blx	r6
 8010c2e:	1c43      	adds	r3, r0, #1
 8010c30:	89a3      	ldrh	r3, [r4, #12]
 8010c32:	d106      	bne.n	8010c42 <__sflush_r+0x66>
 8010c34:	6829      	ldr	r1, [r5, #0]
 8010c36:	291d      	cmp	r1, #29
 8010c38:	d82c      	bhi.n	8010c94 <__sflush_r+0xb8>
 8010c3a:	4a2a      	ldr	r2, [pc, #168]	; (8010ce4 <__sflush_r+0x108>)
 8010c3c:	40ca      	lsrs	r2, r1
 8010c3e:	07d6      	lsls	r6, r2, #31
 8010c40:	d528      	bpl.n	8010c94 <__sflush_r+0xb8>
 8010c42:	2200      	movs	r2, #0
 8010c44:	6062      	str	r2, [r4, #4]
 8010c46:	04d9      	lsls	r1, r3, #19
 8010c48:	6922      	ldr	r2, [r4, #16]
 8010c4a:	6022      	str	r2, [r4, #0]
 8010c4c:	d504      	bpl.n	8010c58 <__sflush_r+0x7c>
 8010c4e:	1c42      	adds	r2, r0, #1
 8010c50:	d101      	bne.n	8010c56 <__sflush_r+0x7a>
 8010c52:	682b      	ldr	r3, [r5, #0]
 8010c54:	b903      	cbnz	r3, 8010c58 <__sflush_r+0x7c>
 8010c56:	6560      	str	r0, [r4, #84]	; 0x54
 8010c58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010c5a:	602f      	str	r7, [r5, #0]
 8010c5c:	2900      	cmp	r1, #0
 8010c5e:	d0ca      	beq.n	8010bf6 <__sflush_r+0x1a>
 8010c60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010c64:	4299      	cmp	r1, r3
 8010c66:	d002      	beq.n	8010c6e <__sflush_r+0x92>
 8010c68:	4628      	mov	r0, r5
 8010c6a:	f000 fca3 	bl	80115b4 <_free_r>
 8010c6e:	2000      	movs	r0, #0
 8010c70:	6360      	str	r0, [r4, #52]	; 0x34
 8010c72:	e7c1      	b.n	8010bf8 <__sflush_r+0x1c>
 8010c74:	6a21      	ldr	r1, [r4, #32]
 8010c76:	2301      	movs	r3, #1
 8010c78:	4628      	mov	r0, r5
 8010c7a:	47b0      	blx	r6
 8010c7c:	1c41      	adds	r1, r0, #1
 8010c7e:	d1c7      	bne.n	8010c10 <__sflush_r+0x34>
 8010c80:	682b      	ldr	r3, [r5, #0]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d0c4      	beq.n	8010c10 <__sflush_r+0x34>
 8010c86:	2b1d      	cmp	r3, #29
 8010c88:	d001      	beq.n	8010c8e <__sflush_r+0xb2>
 8010c8a:	2b16      	cmp	r3, #22
 8010c8c:	d101      	bne.n	8010c92 <__sflush_r+0xb6>
 8010c8e:	602f      	str	r7, [r5, #0]
 8010c90:	e7b1      	b.n	8010bf6 <__sflush_r+0x1a>
 8010c92:	89a3      	ldrh	r3, [r4, #12]
 8010c94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010c98:	81a3      	strh	r3, [r4, #12]
 8010c9a:	e7ad      	b.n	8010bf8 <__sflush_r+0x1c>
 8010c9c:	690f      	ldr	r7, [r1, #16]
 8010c9e:	2f00      	cmp	r7, #0
 8010ca0:	d0a9      	beq.n	8010bf6 <__sflush_r+0x1a>
 8010ca2:	0793      	lsls	r3, r2, #30
 8010ca4:	680e      	ldr	r6, [r1, #0]
 8010ca6:	bf08      	it	eq
 8010ca8:	694b      	ldreq	r3, [r1, #20]
 8010caa:	600f      	str	r7, [r1, #0]
 8010cac:	bf18      	it	ne
 8010cae:	2300      	movne	r3, #0
 8010cb0:	eba6 0807 	sub.w	r8, r6, r7
 8010cb4:	608b      	str	r3, [r1, #8]
 8010cb6:	f1b8 0f00 	cmp.w	r8, #0
 8010cba:	dd9c      	ble.n	8010bf6 <__sflush_r+0x1a>
 8010cbc:	6a21      	ldr	r1, [r4, #32]
 8010cbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010cc0:	4643      	mov	r3, r8
 8010cc2:	463a      	mov	r2, r7
 8010cc4:	4628      	mov	r0, r5
 8010cc6:	47b0      	blx	r6
 8010cc8:	2800      	cmp	r0, #0
 8010cca:	dc06      	bgt.n	8010cda <__sflush_r+0xfe>
 8010ccc:	89a3      	ldrh	r3, [r4, #12]
 8010cce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010cd2:	81a3      	strh	r3, [r4, #12]
 8010cd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010cd8:	e78e      	b.n	8010bf8 <__sflush_r+0x1c>
 8010cda:	4407      	add	r7, r0
 8010cdc:	eba8 0800 	sub.w	r8, r8, r0
 8010ce0:	e7e9      	b.n	8010cb6 <__sflush_r+0xda>
 8010ce2:	bf00      	nop
 8010ce4:	20400001 	.word	0x20400001

08010ce8 <_fflush_r>:
 8010ce8:	b538      	push	{r3, r4, r5, lr}
 8010cea:	690b      	ldr	r3, [r1, #16]
 8010cec:	4605      	mov	r5, r0
 8010cee:	460c      	mov	r4, r1
 8010cf0:	b913      	cbnz	r3, 8010cf8 <_fflush_r+0x10>
 8010cf2:	2500      	movs	r5, #0
 8010cf4:	4628      	mov	r0, r5
 8010cf6:	bd38      	pop	{r3, r4, r5, pc}
 8010cf8:	b118      	cbz	r0, 8010d02 <_fflush_r+0x1a>
 8010cfa:	6983      	ldr	r3, [r0, #24]
 8010cfc:	b90b      	cbnz	r3, 8010d02 <_fflush_r+0x1a>
 8010cfe:	f7fe f8e1 	bl	800eec4 <__sinit>
 8010d02:	4b14      	ldr	r3, [pc, #80]	; (8010d54 <_fflush_r+0x6c>)
 8010d04:	429c      	cmp	r4, r3
 8010d06:	d11b      	bne.n	8010d40 <_fflush_r+0x58>
 8010d08:	686c      	ldr	r4, [r5, #4]
 8010d0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d0ef      	beq.n	8010cf2 <_fflush_r+0xa>
 8010d12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010d14:	07d0      	lsls	r0, r2, #31
 8010d16:	d404      	bmi.n	8010d22 <_fflush_r+0x3a>
 8010d18:	0599      	lsls	r1, r3, #22
 8010d1a:	d402      	bmi.n	8010d22 <_fflush_r+0x3a>
 8010d1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010d1e:	f7fe f994 	bl	800f04a <__retarget_lock_acquire_recursive>
 8010d22:	4628      	mov	r0, r5
 8010d24:	4621      	mov	r1, r4
 8010d26:	f7ff ff59 	bl	8010bdc <__sflush_r>
 8010d2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010d2c:	07da      	lsls	r2, r3, #31
 8010d2e:	4605      	mov	r5, r0
 8010d30:	d4e0      	bmi.n	8010cf4 <_fflush_r+0xc>
 8010d32:	89a3      	ldrh	r3, [r4, #12]
 8010d34:	059b      	lsls	r3, r3, #22
 8010d36:	d4dd      	bmi.n	8010cf4 <_fflush_r+0xc>
 8010d38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010d3a:	f7fe f987 	bl	800f04c <__retarget_lock_release_recursive>
 8010d3e:	e7d9      	b.n	8010cf4 <_fflush_r+0xc>
 8010d40:	4b05      	ldr	r3, [pc, #20]	; (8010d58 <_fflush_r+0x70>)
 8010d42:	429c      	cmp	r4, r3
 8010d44:	d101      	bne.n	8010d4a <_fflush_r+0x62>
 8010d46:	68ac      	ldr	r4, [r5, #8]
 8010d48:	e7df      	b.n	8010d0a <_fflush_r+0x22>
 8010d4a:	4b04      	ldr	r3, [pc, #16]	; (8010d5c <_fflush_r+0x74>)
 8010d4c:	429c      	cmp	r4, r3
 8010d4e:	bf08      	it	eq
 8010d50:	68ec      	ldreq	r4, [r5, #12]
 8010d52:	e7da      	b.n	8010d0a <_fflush_r+0x22>
 8010d54:	08012840 	.word	0x08012840
 8010d58:	08012860 	.word	0x08012860
 8010d5c:	08012820 	.word	0x08012820

08010d60 <_localeconv_r>:
 8010d60:	4800      	ldr	r0, [pc, #0]	; (8010d64 <_localeconv_r+0x4>)
 8010d62:	4770      	bx	lr
 8010d64:	20000288 	.word	0x20000288

08010d68 <_lseek_r>:
 8010d68:	b538      	push	{r3, r4, r5, lr}
 8010d6a:	4d07      	ldr	r5, [pc, #28]	; (8010d88 <_lseek_r+0x20>)
 8010d6c:	4604      	mov	r4, r0
 8010d6e:	4608      	mov	r0, r1
 8010d70:	4611      	mov	r1, r2
 8010d72:	2200      	movs	r2, #0
 8010d74:	602a      	str	r2, [r5, #0]
 8010d76:	461a      	mov	r2, r3
 8010d78:	f7f2 fcbe 	bl	80036f8 <_lseek>
 8010d7c:	1c43      	adds	r3, r0, #1
 8010d7e:	d102      	bne.n	8010d86 <_lseek_r+0x1e>
 8010d80:	682b      	ldr	r3, [r5, #0]
 8010d82:	b103      	cbz	r3, 8010d86 <_lseek_r+0x1e>
 8010d84:	6023      	str	r3, [r4, #0]
 8010d86:	bd38      	pop	{r3, r4, r5, pc}
 8010d88:	20006be0 	.word	0x20006be0

08010d8c <__swhatbuf_r>:
 8010d8c:	b570      	push	{r4, r5, r6, lr}
 8010d8e:	460e      	mov	r6, r1
 8010d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d94:	2900      	cmp	r1, #0
 8010d96:	b096      	sub	sp, #88	; 0x58
 8010d98:	4614      	mov	r4, r2
 8010d9a:	461d      	mov	r5, r3
 8010d9c:	da08      	bge.n	8010db0 <__swhatbuf_r+0x24>
 8010d9e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8010da2:	2200      	movs	r2, #0
 8010da4:	602a      	str	r2, [r5, #0]
 8010da6:	061a      	lsls	r2, r3, #24
 8010da8:	d410      	bmi.n	8010dcc <__swhatbuf_r+0x40>
 8010daa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010dae:	e00e      	b.n	8010dce <__swhatbuf_r+0x42>
 8010db0:	466a      	mov	r2, sp
 8010db2:	f000 fde9 	bl	8011988 <_fstat_r>
 8010db6:	2800      	cmp	r0, #0
 8010db8:	dbf1      	blt.n	8010d9e <__swhatbuf_r+0x12>
 8010dba:	9a01      	ldr	r2, [sp, #4]
 8010dbc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010dc0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010dc4:	425a      	negs	r2, r3
 8010dc6:	415a      	adcs	r2, r3
 8010dc8:	602a      	str	r2, [r5, #0]
 8010dca:	e7ee      	b.n	8010daa <__swhatbuf_r+0x1e>
 8010dcc:	2340      	movs	r3, #64	; 0x40
 8010dce:	2000      	movs	r0, #0
 8010dd0:	6023      	str	r3, [r4, #0]
 8010dd2:	b016      	add	sp, #88	; 0x58
 8010dd4:	bd70      	pop	{r4, r5, r6, pc}
	...

08010dd8 <__smakebuf_r>:
 8010dd8:	898b      	ldrh	r3, [r1, #12]
 8010dda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010ddc:	079d      	lsls	r5, r3, #30
 8010dde:	4606      	mov	r6, r0
 8010de0:	460c      	mov	r4, r1
 8010de2:	d507      	bpl.n	8010df4 <__smakebuf_r+0x1c>
 8010de4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010de8:	6023      	str	r3, [r4, #0]
 8010dea:	6123      	str	r3, [r4, #16]
 8010dec:	2301      	movs	r3, #1
 8010dee:	6163      	str	r3, [r4, #20]
 8010df0:	b002      	add	sp, #8
 8010df2:	bd70      	pop	{r4, r5, r6, pc}
 8010df4:	ab01      	add	r3, sp, #4
 8010df6:	466a      	mov	r2, sp
 8010df8:	f7ff ffc8 	bl	8010d8c <__swhatbuf_r>
 8010dfc:	9900      	ldr	r1, [sp, #0]
 8010dfe:	4605      	mov	r5, r0
 8010e00:	4630      	mov	r0, r6
 8010e02:	f7fe f95b 	bl	800f0bc <_malloc_r>
 8010e06:	b948      	cbnz	r0, 8010e1c <__smakebuf_r+0x44>
 8010e08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e0c:	059a      	lsls	r2, r3, #22
 8010e0e:	d4ef      	bmi.n	8010df0 <__smakebuf_r+0x18>
 8010e10:	f023 0303 	bic.w	r3, r3, #3
 8010e14:	f043 0302 	orr.w	r3, r3, #2
 8010e18:	81a3      	strh	r3, [r4, #12]
 8010e1a:	e7e3      	b.n	8010de4 <__smakebuf_r+0xc>
 8010e1c:	4b0d      	ldr	r3, [pc, #52]	; (8010e54 <__smakebuf_r+0x7c>)
 8010e1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010e20:	89a3      	ldrh	r3, [r4, #12]
 8010e22:	6020      	str	r0, [r4, #0]
 8010e24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e28:	81a3      	strh	r3, [r4, #12]
 8010e2a:	9b00      	ldr	r3, [sp, #0]
 8010e2c:	6163      	str	r3, [r4, #20]
 8010e2e:	9b01      	ldr	r3, [sp, #4]
 8010e30:	6120      	str	r0, [r4, #16]
 8010e32:	b15b      	cbz	r3, 8010e4c <__smakebuf_r+0x74>
 8010e34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010e38:	4630      	mov	r0, r6
 8010e3a:	f000 fdb7 	bl	80119ac <_isatty_r>
 8010e3e:	b128      	cbz	r0, 8010e4c <__smakebuf_r+0x74>
 8010e40:	89a3      	ldrh	r3, [r4, #12]
 8010e42:	f023 0303 	bic.w	r3, r3, #3
 8010e46:	f043 0301 	orr.w	r3, r3, #1
 8010e4a:	81a3      	strh	r3, [r4, #12]
 8010e4c:	89a0      	ldrh	r0, [r4, #12]
 8010e4e:	4305      	orrs	r5, r0
 8010e50:	81a5      	strh	r5, [r4, #12]
 8010e52:	e7cd      	b.n	8010df0 <__smakebuf_r+0x18>
 8010e54:	0800ee5d 	.word	0x0800ee5d

08010e58 <malloc>:
 8010e58:	4b02      	ldr	r3, [pc, #8]	; (8010e64 <malloc+0xc>)
 8010e5a:	4601      	mov	r1, r0
 8010e5c:	6818      	ldr	r0, [r3, #0]
 8010e5e:	f7fe b92d 	b.w	800f0bc <_malloc_r>
 8010e62:	bf00      	nop
 8010e64:	20000134 	.word	0x20000134

08010e68 <__malloc_lock>:
 8010e68:	4801      	ldr	r0, [pc, #4]	; (8010e70 <__malloc_lock+0x8>)
 8010e6a:	f7fe b8ee 	b.w	800f04a <__retarget_lock_acquire_recursive>
 8010e6e:	bf00      	nop
 8010e70:	20006bd4 	.word	0x20006bd4

08010e74 <__malloc_unlock>:
 8010e74:	4801      	ldr	r0, [pc, #4]	; (8010e7c <__malloc_unlock+0x8>)
 8010e76:	f7fe b8e9 	b.w	800f04c <__retarget_lock_release_recursive>
 8010e7a:	bf00      	nop
 8010e7c:	20006bd4 	.word	0x20006bd4

08010e80 <_Balloc>:
 8010e80:	b570      	push	{r4, r5, r6, lr}
 8010e82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010e84:	4604      	mov	r4, r0
 8010e86:	460d      	mov	r5, r1
 8010e88:	b976      	cbnz	r6, 8010ea8 <_Balloc+0x28>
 8010e8a:	2010      	movs	r0, #16
 8010e8c:	f7ff ffe4 	bl	8010e58 <malloc>
 8010e90:	4602      	mov	r2, r0
 8010e92:	6260      	str	r0, [r4, #36]	; 0x24
 8010e94:	b920      	cbnz	r0, 8010ea0 <_Balloc+0x20>
 8010e96:	4b18      	ldr	r3, [pc, #96]	; (8010ef8 <_Balloc+0x78>)
 8010e98:	4818      	ldr	r0, [pc, #96]	; (8010efc <_Balloc+0x7c>)
 8010e9a:	2166      	movs	r1, #102	; 0x66
 8010e9c:	f000 fd44 	bl	8011928 <__assert_func>
 8010ea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010ea4:	6006      	str	r6, [r0, #0]
 8010ea6:	60c6      	str	r6, [r0, #12]
 8010ea8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010eaa:	68f3      	ldr	r3, [r6, #12]
 8010eac:	b183      	cbz	r3, 8010ed0 <_Balloc+0x50>
 8010eae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010eb0:	68db      	ldr	r3, [r3, #12]
 8010eb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010eb6:	b9b8      	cbnz	r0, 8010ee8 <_Balloc+0x68>
 8010eb8:	2101      	movs	r1, #1
 8010eba:	fa01 f605 	lsl.w	r6, r1, r5
 8010ebe:	1d72      	adds	r2, r6, #5
 8010ec0:	0092      	lsls	r2, r2, #2
 8010ec2:	4620      	mov	r0, r4
 8010ec4:	f000 fb60 	bl	8011588 <_calloc_r>
 8010ec8:	b160      	cbz	r0, 8010ee4 <_Balloc+0x64>
 8010eca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010ece:	e00e      	b.n	8010eee <_Balloc+0x6e>
 8010ed0:	2221      	movs	r2, #33	; 0x21
 8010ed2:	2104      	movs	r1, #4
 8010ed4:	4620      	mov	r0, r4
 8010ed6:	f000 fb57 	bl	8011588 <_calloc_r>
 8010eda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010edc:	60f0      	str	r0, [r6, #12]
 8010ede:	68db      	ldr	r3, [r3, #12]
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d1e4      	bne.n	8010eae <_Balloc+0x2e>
 8010ee4:	2000      	movs	r0, #0
 8010ee6:	bd70      	pop	{r4, r5, r6, pc}
 8010ee8:	6802      	ldr	r2, [r0, #0]
 8010eea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010eee:	2300      	movs	r3, #0
 8010ef0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010ef4:	e7f7      	b.n	8010ee6 <_Balloc+0x66>
 8010ef6:	bf00      	nop
 8010ef8:	080128c5 	.word	0x080128c5
 8010efc:	08012948 	.word	0x08012948

08010f00 <_Bfree>:
 8010f00:	b570      	push	{r4, r5, r6, lr}
 8010f02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010f04:	4605      	mov	r5, r0
 8010f06:	460c      	mov	r4, r1
 8010f08:	b976      	cbnz	r6, 8010f28 <_Bfree+0x28>
 8010f0a:	2010      	movs	r0, #16
 8010f0c:	f7ff ffa4 	bl	8010e58 <malloc>
 8010f10:	4602      	mov	r2, r0
 8010f12:	6268      	str	r0, [r5, #36]	; 0x24
 8010f14:	b920      	cbnz	r0, 8010f20 <_Bfree+0x20>
 8010f16:	4b09      	ldr	r3, [pc, #36]	; (8010f3c <_Bfree+0x3c>)
 8010f18:	4809      	ldr	r0, [pc, #36]	; (8010f40 <_Bfree+0x40>)
 8010f1a:	218a      	movs	r1, #138	; 0x8a
 8010f1c:	f000 fd04 	bl	8011928 <__assert_func>
 8010f20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010f24:	6006      	str	r6, [r0, #0]
 8010f26:	60c6      	str	r6, [r0, #12]
 8010f28:	b13c      	cbz	r4, 8010f3a <_Bfree+0x3a>
 8010f2a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010f2c:	6862      	ldr	r2, [r4, #4]
 8010f2e:	68db      	ldr	r3, [r3, #12]
 8010f30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010f34:	6021      	str	r1, [r4, #0]
 8010f36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010f3a:	bd70      	pop	{r4, r5, r6, pc}
 8010f3c:	080128c5 	.word	0x080128c5
 8010f40:	08012948 	.word	0x08012948

08010f44 <__multadd>:
 8010f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f48:	690d      	ldr	r5, [r1, #16]
 8010f4a:	4607      	mov	r7, r0
 8010f4c:	460c      	mov	r4, r1
 8010f4e:	461e      	mov	r6, r3
 8010f50:	f101 0c14 	add.w	ip, r1, #20
 8010f54:	2000      	movs	r0, #0
 8010f56:	f8dc 3000 	ldr.w	r3, [ip]
 8010f5a:	b299      	uxth	r1, r3
 8010f5c:	fb02 6101 	mla	r1, r2, r1, r6
 8010f60:	0c1e      	lsrs	r6, r3, #16
 8010f62:	0c0b      	lsrs	r3, r1, #16
 8010f64:	fb02 3306 	mla	r3, r2, r6, r3
 8010f68:	b289      	uxth	r1, r1
 8010f6a:	3001      	adds	r0, #1
 8010f6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010f70:	4285      	cmp	r5, r0
 8010f72:	f84c 1b04 	str.w	r1, [ip], #4
 8010f76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010f7a:	dcec      	bgt.n	8010f56 <__multadd+0x12>
 8010f7c:	b30e      	cbz	r6, 8010fc2 <__multadd+0x7e>
 8010f7e:	68a3      	ldr	r3, [r4, #8]
 8010f80:	42ab      	cmp	r3, r5
 8010f82:	dc19      	bgt.n	8010fb8 <__multadd+0x74>
 8010f84:	6861      	ldr	r1, [r4, #4]
 8010f86:	4638      	mov	r0, r7
 8010f88:	3101      	adds	r1, #1
 8010f8a:	f7ff ff79 	bl	8010e80 <_Balloc>
 8010f8e:	4680      	mov	r8, r0
 8010f90:	b928      	cbnz	r0, 8010f9e <__multadd+0x5a>
 8010f92:	4602      	mov	r2, r0
 8010f94:	4b0c      	ldr	r3, [pc, #48]	; (8010fc8 <__multadd+0x84>)
 8010f96:	480d      	ldr	r0, [pc, #52]	; (8010fcc <__multadd+0x88>)
 8010f98:	21b5      	movs	r1, #181	; 0xb5
 8010f9a:	f000 fcc5 	bl	8011928 <__assert_func>
 8010f9e:	6922      	ldr	r2, [r4, #16]
 8010fa0:	3202      	adds	r2, #2
 8010fa2:	f104 010c 	add.w	r1, r4, #12
 8010fa6:	0092      	lsls	r2, r2, #2
 8010fa8:	300c      	adds	r0, #12
 8010faa:	f7fe f850 	bl	800f04e <memcpy>
 8010fae:	4621      	mov	r1, r4
 8010fb0:	4638      	mov	r0, r7
 8010fb2:	f7ff ffa5 	bl	8010f00 <_Bfree>
 8010fb6:	4644      	mov	r4, r8
 8010fb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010fbc:	3501      	adds	r5, #1
 8010fbe:	615e      	str	r6, [r3, #20]
 8010fc0:	6125      	str	r5, [r4, #16]
 8010fc2:	4620      	mov	r0, r4
 8010fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fc8:	08012937 	.word	0x08012937
 8010fcc:	08012948 	.word	0x08012948

08010fd0 <__hi0bits>:
 8010fd0:	0c03      	lsrs	r3, r0, #16
 8010fd2:	041b      	lsls	r3, r3, #16
 8010fd4:	b9d3      	cbnz	r3, 801100c <__hi0bits+0x3c>
 8010fd6:	0400      	lsls	r0, r0, #16
 8010fd8:	2310      	movs	r3, #16
 8010fda:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010fde:	bf04      	itt	eq
 8010fe0:	0200      	lsleq	r0, r0, #8
 8010fe2:	3308      	addeq	r3, #8
 8010fe4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010fe8:	bf04      	itt	eq
 8010fea:	0100      	lsleq	r0, r0, #4
 8010fec:	3304      	addeq	r3, #4
 8010fee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010ff2:	bf04      	itt	eq
 8010ff4:	0080      	lsleq	r0, r0, #2
 8010ff6:	3302      	addeq	r3, #2
 8010ff8:	2800      	cmp	r0, #0
 8010ffa:	db05      	blt.n	8011008 <__hi0bits+0x38>
 8010ffc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011000:	f103 0301 	add.w	r3, r3, #1
 8011004:	bf08      	it	eq
 8011006:	2320      	moveq	r3, #32
 8011008:	4618      	mov	r0, r3
 801100a:	4770      	bx	lr
 801100c:	2300      	movs	r3, #0
 801100e:	e7e4      	b.n	8010fda <__hi0bits+0xa>

08011010 <__lo0bits>:
 8011010:	6803      	ldr	r3, [r0, #0]
 8011012:	f013 0207 	ands.w	r2, r3, #7
 8011016:	4601      	mov	r1, r0
 8011018:	d00b      	beq.n	8011032 <__lo0bits+0x22>
 801101a:	07da      	lsls	r2, r3, #31
 801101c:	d423      	bmi.n	8011066 <__lo0bits+0x56>
 801101e:	0798      	lsls	r0, r3, #30
 8011020:	bf49      	itett	mi
 8011022:	085b      	lsrmi	r3, r3, #1
 8011024:	089b      	lsrpl	r3, r3, #2
 8011026:	2001      	movmi	r0, #1
 8011028:	600b      	strmi	r3, [r1, #0]
 801102a:	bf5c      	itt	pl
 801102c:	600b      	strpl	r3, [r1, #0]
 801102e:	2002      	movpl	r0, #2
 8011030:	4770      	bx	lr
 8011032:	b298      	uxth	r0, r3
 8011034:	b9a8      	cbnz	r0, 8011062 <__lo0bits+0x52>
 8011036:	0c1b      	lsrs	r3, r3, #16
 8011038:	2010      	movs	r0, #16
 801103a:	b2da      	uxtb	r2, r3
 801103c:	b90a      	cbnz	r2, 8011042 <__lo0bits+0x32>
 801103e:	3008      	adds	r0, #8
 8011040:	0a1b      	lsrs	r3, r3, #8
 8011042:	071a      	lsls	r2, r3, #28
 8011044:	bf04      	itt	eq
 8011046:	091b      	lsreq	r3, r3, #4
 8011048:	3004      	addeq	r0, #4
 801104a:	079a      	lsls	r2, r3, #30
 801104c:	bf04      	itt	eq
 801104e:	089b      	lsreq	r3, r3, #2
 8011050:	3002      	addeq	r0, #2
 8011052:	07da      	lsls	r2, r3, #31
 8011054:	d403      	bmi.n	801105e <__lo0bits+0x4e>
 8011056:	085b      	lsrs	r3, r3, #1
 8011058:	f100 0001 	add.w	r0, r0, #1
 801105c:	d005      	beq.n	801106a <__lo0bits+0x5a>
 801105e:	600b      	str	r3, [r1, #0]
 8011060:	4770      	bx	lr
 8011062:	4610      	mov	r0, r2
 8011064:	e7e9      	b.n	801103a <__lo0bits+0x2a>
 8011066:	2000      	movs	r0, #0
 8011068:	4770      	bx	lr
 801106a:	2020      	movs	r0, #32
 801106c:	4770      	bx	lr
	...

08011070 <__i2b>:
 8011070:	b510      	push	{r4, lr}
 8011072:	460c      	mov	r4, r1
 8011074:	2101      	movs	r1, #1
 8011076:	f7ff ff03 	bl	8010e80 <_Balloc>
 801107a:	4602      	mov	r2, r0
 801107c:	b928      	cbnz	r0, 801108a <__i2b+0x1a>
 801107e:	4b05      	ldr	r3, [pc, #20]	; (8011094 <__i2b+0x24>)
 8011080:	4805      	ldr	r0, [pc, #20]	; (8011098 <__i2b+0x28>)
 8011082:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011086:	f000 fc4f 	bl	8011928 <__assert_func>
 801108a:	2301      	movs	r3, #1
 801108c:	6144      	str	r4, [r0, #20]
 801108e:	6103      	str	r3, [r0, #16]
 8011090:	bd10      	pop	{r4, pc}
 8011092:	bf00      	nop
 8011094:	08012937 	.word	0x08012937
 8011098:	08012948 	.word	0x08012948

0801109c <__multiply>:
 801109c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110a0:	4691      	mov	r9, r2
 80110a2:	690a      	ldr	r2, [r1, #16]
 80110a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80110a8:	429a      	cmp	r2, r3
 80110aa:	bfb8      	it	lt
 80110ac:	460b      	movlt	r3, r1
 80110ae:	460c      	mov	r4, r1
 80110b0:	bfbc      	itt	lt
 80110b2:	464c      	movlt	r4, r9
 80110b4:	4699      	movlt	r9, r3
 80110b6:	6927      	ldr	r7, [r4, #16]
 80110b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80110bc:	68a3      	ldr	r3, [r4, #8]
 80110be:	6861      	ldr	r1, [r4, #4]
 80110c0:	eb07 060a 	add.w	r6, r7, sl
 80110c4:	42b3      	cmp	r3, r6
 80110c6:	b085      	sub	sp, #20
 80110c8:	bfb8      	it	lt
 80110ca:	3101      	addlt	r1, #1
 80110cc:	f7ff fed8 	bl	8010e80 <_Balloc>
 80110d0:	b930      	cbnz	r0, 80110e0 <__multiply+0x44>
 80110d2:	4602      	mov	r2, r0
 80110d4:	4b44      	ldr	r3, [pc, #272]	; (80111e8 <__multiply+0x14c>)
 80110d6:	4845      	ldr	r0, [pc, #276]	; (80111ec <__multiply+0x150>)
 80110d8:	f240 115d 	movw	r1, #349	; 0x15d
 80110dc:	f000 fc24 	bl	8011928 <__assert_func>
 80110e0:	f100 0514 	add.w	r5, r0, #20
 80110e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80110e8:	462b      	mov	r3, r5
 80110ea:	2200      	movs	r2, #0
 80110ec:	4543      	cmp	r3, r8
 80110ee:	d321      	bcc.n	8011134 <__multiply+0x98>
 80110f0:	f104 0314 	add.w	r3, r4, #20
 80110f4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80110f8:	f109 0314 	add.w	r3, r9, #20
 80110fc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011100:	9202      	str	r2, [sp, #8]
 8011102:	1b3a      	subs	r2, r7, r4
 8011104:	3a15      	subs	r2, #21
 8011106:	f022 0203 	bic.w	r2, r2, #3
 801110a:	3204      	adds	r2, #4
 801110c:	f104 0115 	add.w	r1, r4, #21
 8011110:	428f      	cmp	r7, r1
 8011112:	bf38      	it	cc
 8011114:	2204      	movcc	r2, #4
 8011116:	9201      	str	r2, [sp, #4]
 8011118:	9a02      	ldr	r2, [sp, #8]
 801111a:	9303      	str	r3, [sp, #12]
 801111c:	429a      	cmp	r2, r3
 801111e:	d80c      	bhi.n	801113a <__multiply+0x9e>
 8011120:	2e00      	cmp	r6, #0
 8011122:	dd03      	ble.n	801112c <__multiply+0x90>
 8011124:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011128:	2b00      	cmp	r3, #0
 801112a:	d05a      	beq.n	80111e2 <__multiply+0x146>
 801112c:	6106      	str	r6, [r0, #16]
 801112e:	b005      	add	sp, #20
 8011130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011134:	f843 2b04 	str.w	r2, [r3], #4
 8011138:	e7d8      	b.n	80110ec <__multiply+0x50>
 801113a:	f8b3 a000 	ldrh.w	sl, [r3]
 801113e:	f1ba 0f00 	cmp.w	sl, #0
 8011142:	d024      	beq.n	801118e <__multiply+0xf2>
 8011144:	f104 0e14 	add.w	lr, r4, #20
 8011148:	46a9      	mov	r9, r5
 801114a:	f04f 0c00 	mov.w	ip, #0
 801114e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011152:	f8d9 1000 	ldr.w	r1, [r9]
 8011156:	fa1f fb82 	uxth.w	fp, r2
 801115a:	b289      	uxth	r1, r1
 801115c:	fb0a 110b 	mla	r1, sl, fp, r1
 8011160:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011164:	f8d9 2000 	ldr.w	r2, [r9]
 8011168:	4461      	add	r1, ip
 801116a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801116e:	fb0a c20b 	mla	r2, sl, fp, ip
 8011172:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011176:	b289      	uxth	r1, r1
 8011178:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801117c:	4577      	cmp	r7, lr
 801117e:	f849 1b04 	str.w	r1, [r9], #4
 8011182:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011186:	d8e2      	bhi.n	801114e <__multiply+0xb2>
 8011188:	9a01      	ldr	r2, [sp, #4]
 801118a:	f845 c002 	str.w	ip, [r5, r2]
 801118e:	9a03      	ldr	r2, [sp, #12]
 8011190:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011194:	3304      	adds	r3, #4
 8011196:	f1b9 0f00 	cmp.w	r9, #0
 801119a:	d020      	beq.n	80111de <__multiply+0x142>
 801119c:	6829      	ldr	r1, [r5, #0]
 801119e:	f104 0c14 	add.w	ip, r4, #20
 80111a2:	46ae      	mov	lr, r5
 80111a4:	f04f 0a00 	mov.w	sl, #0
 80111a8:	f8bc b000 	ldrh.w	fp, [ip]
 80111ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80111b0:	fb09 220b 	mla	r2, r9, fp, r2
 80111b4:	4492      	add	sl, r2
 80111b6:	b289      	uxth	r1, r1
 80111b8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80111bc:	f84e 1b04 	str.w	r1, [lr], #4
 80111c0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80111c4:	f8be 1000 	ldrh.w	r1, [lr]
 80111c8:	0c12      	lsrs	r2, r2, #16
 80111ca:	fb09 1102 	mla	r1, r9, r2, r1
 80111ce:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80111d2:	4567      	cmp	r7, ip
 80111d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80111d8:	d8e6      	bhi.n	80111a8 <__multiply+0x10c>
 80111da:	9a01      	ldr	r2, [sp, #4]
 80111dc:	50a9      	str	r1, [r5, r2]
 80111de:	3504      	adds	r5, #4
 80111e0:	e79a      	b.n	8011118 <__multiply+0x7c>
 80111e2:	3e01      	subs	r6, #1
 80111e4:	e79c      	b.n	8011120 <__multiply+0x84>
 80111e6:	bf00      	nop
 80111e8:	08012937 	.word	0x08012937
 80111ec:	08012948 	.word	0x08012948

080111f0 <__pow5mult>:
 80111f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80111f4:	4615      	mov	r5, r2
 80111f6:	f012 0203 	ands.w	r2, r2, #3
 80111fa:	4606      	mov	r6, r0
 80111fc:	460f      	mov	r7, r1
 80111fe:	d007      	beq.n	8011210 <__pow5mult+0x20>
 8011200:	4c25      	ldr	r4, [pc, #148]	; (8011298 <__pow5mult+0xa8>)
 8011202:	3a01      	subs	r2, #1
 8011204:	2300      	movs	r3, #0
 8011206:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801120a:	f7ff fe9b 	bl	8010f44 <__multadd>
 801120e:	4607      	mov	r7, r0
 8011210:	10ad      	asrs	r5, r5, #2
 8011212:	d03d      	beq.n	8011290 <__pow5mult+0xa0>
 8011214:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011216:	b97c      	cbnz	r4, 8011238 <__pow5mult+0x48>
 8011218:	2010      	movs	r0, #16
 801121a:	f7ff fe1d 	bl	8010e58 <malloc>
 801121e:	4602      	mov	r2, r0
 8011220:	6270      	str	r0, [r6, #36]	; 0x24
 8011222:	b928      	cbnz	r0, 8011230 <__pow5mult+0x40>
 8011224:	4b1d      	ldr	r3, [pc, #116]	; (801129c <__pow5mult+0xac>)
 8011226:	481e      	ldr	r0, [pc, #120]	; (80112a0 <__pow5mult+0xb0>)
 8011228:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801122c:	f000 fb7c 	bl	8011928 <__assert_func>
 8011230:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011234:	6004      	str	r4, [r0, #0]
 8011236:	60c4      	str	r4, [r0, #12]
 8011238:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801123c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011240:	b94c      	cbnz	r4, 8011256 <__pow5mult+0x66>
 8011242:	f240 2171 	movw	r1, #625	; 0x271
 8011246:	4630      	mov	r0, r6
 8011248:	f7ff ff12 	bl	8011070 <__i2b>
 801124c:	2300      	movs	r3, #0
 801124e:	f8c8 0008 	str.w	r0, [r8, #8]
 8011252:	4604      	mov	r4, r0
 8011254:	6003      	str	r3, [r0, #0]
 8011256:	f04f 0900 	mov.w	r9, #0
 801125a:	07eb      	lsls	r3, r5, #31
 801125c:	d50a      	bpl.n	8011274 <__pow5mult+0x84>
 801125e:	4639      	mov	r1, r7
 8011260:	4622      	mov	r2, r4
 8011262:	4630      	mov	r0, r6
 8011264:	f7ff ff1a 	bl	801109c <__multiply>
 8011268:	4639      	mov	r1, r7
 801126a:	4680      	mov	r8, r0
 801126c:	4630      	mov	r0, r6
 801126e:	f7ff fe47 	bl	8010f00 <_Bfree>
 8011272:	4647      	mov	r7, r8
 8011274:	106d      	asrs	r5, r5, #1
 8011276:	d00b      	beq.n	8011290 <__pow5mult+0xa0>
 8011278:	6820      	ldr	r0, [r4, #0]
 801127a:	b938      	cbnz	r0, 801128c <__pow5mult+0x9c>
 801127c:	4622      	mov	r2, r4
 801127e:	4621      	mov	r1, r4
 8011280:	4630      	mov	r0, r6
 8011282:	f7ff ff0b 	bl	801109c <__multiply>
 8011286:	6020      	str	r0, [r4, #0]
 8011288:	f8c0 9000 	str.w	r9, [r0]
 801128c:	4604      	mov	r4, r0
 801128e:	e7e4      	b.n	801125a <__pow5mult+0x6a>
 8011290:	4638      	mov	r0, r7
 8011292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011296:	bf00      	nop
 8011298:	08012a98 	.word	0x08012a98
 801129c:	080128c5 	.word	0x080128c5
 80112a0:	08012948 	.word	0x08012948

080112a4 <__lshift>:
 80112a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112a8:	460c      	mov	r4, r1
 80112aa:	6849      	ldr	r1, [r1, #4]
 80112ac:	6923      	ldr	r3, [r4, #16]
 80112ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80112b2:	68a3      	ldr	r3, [r4, #8]
 80112b4:	4607      	mov	r7, r0
 80112b6:	4691      	mov	r9, r2
 80112b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80112bc:	f108 0601 	add.w	r6, r8, #1
 80112c0:	42b3      	cmp	r3, r6
 80112c2:	db0b      	blt.n	80112dc <__lshift+0x38>
 80112c4:	4638      	mov	r0, r7
 80112c6:	f7ff fddb 	bl	8010e80 <_Balloc>
 80112ca:	4605      	mov	r5, r0
 80112cc:	b948      	cbnz	r0, 80112e2 <__lshift+0x3e>
 80112ce:	4602      	mov	r2, r0
 80112d0:	4b2a      	ldr	r3, [pc, #168]	; (801137c <__lshift+0xd8>)
 80112d2:	482b      	ldr	r0, [pc, #172]	; (8011380 <__lshift+0xdc>)
 80112d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80112d8:	f000 fb26 	bl	8011928 <__assert_func>
 80112dc:	3101      	adds	r1, #1
 80112de:	005b      	lsls	r3, r3, #1
 80112e0:	e7ee      	b.n	80112c0 <__lshift+0x1c>
 80112e2:	2300      	movs	r3, #0
 80112e4:	f100 0114 	add.w	r1, r0, #20
 80112e8:	f100 0210 	add.w	r2, r0, #16
 80112ec:	4618      	mov	r0, r3
 80112ee:	4553      	cmp	r3, sl
 80112f0:	db37      	blt.n	8011362 <__lshift+0xbe>
 80112f2:	6920      	ldr	r0, [r4, #16]
 80112f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80112f8:	f104 0314 	add.w	r3, r4, #20
 80112fc:	f019 091f 	ands.w	r9, r9, #31
 8011300:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011304:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011308:	d02f      	beq.n	801136a <__lshift+0xc6>
 801130a:	f1c9 0e20 	rsb	lr, r9, #32
 801130e:	468a      	mov	sl, r1
 8011310:	f04f 0c00 	mov.w	ip, #0
 8011314:	681a      	ldr	r2, [r3, #0]
 8011316:	fa02 f209 	lsl.w	r2, r2, r9
 801131a:	ea42 020c 	orr.w	r2, r2, ip
 801131e:	f84a 2b04 	str.w	r2, [sl], #4
 8011322:	f853 2b04 	ldr.w	r2, [r3], #4
 8011326:	4298      	cmp	r0, r3
 8011328:	fa22 fc0e 	lsr.w	ip, r2, lr
 801132c:	d8f2      	bhi.n	8011314 <__lshift+0x70>
 801132e:	1b03      	subs	r3, r0, r4
 8011330:	3b15      	subs	r3, #21
 8011332:	f023 0303 	bic.w	r3, r3, #3
 8011336:	3304      	adds	r3, #4
 8011338:	f104 0215 	add.w	r2, r4, #21
 801133c:	4290      	cmp	r0, r2
 801133e:	bf38      	it	cc
 8011340:	2304      	movcc	r3, #4
 8011342:	f841 c003 	str.w	ip, [r1, r3]
 8011346:	f1bc 0f00 	cmp.w	ip, #0
 801134a:	d001      	beq.n	8011350 <__lshift+0xac>
 801134c:	f108 0602 	add.w	r6, r8, #2
 8011350:	3e01      	subs	r6, #1
 8011352:	4638      	mov	r0, r7
 8011354:	612e      	str	r6, [r5, #16]
 8011356:	4621      	mov	r1, r4
 8011358:	f7ff fdd2 	bl	8010f00 <_Bfree>
 801135c:	4628      	mov	r0, r5
 801135e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011362:	f842 0f04 	str.w	r0, [r2, #4]!
 8011366:	3301      	adds	r3, #1
 8011368:	e7c1      	b.n	80112ee <__lshift+0x4a>
 801136a:	3904      	subs	r1, #4
 801136c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011370:	f841 2f04 	str.w	r2, [r1, #4]!
 8011374:	4298      	cmp	r0, r3
 8011376:	d8f9      	bhi.n	801136c <__lshift+0xc8>
 8011378:	e7ea      	b.n	8011350 <__lshift+0xac>
 801137a:	bf00      	nop
 801137c:	08012937 	.word	0x08012937
 8011380:	08012948 	.word	0x08012948

08011384 <__mcmp>:
 8011384:	b530      	push	{r4, r5, lr}
 8011386:	6902      	ldr	r2, [r0, #16]
 8011388:	690c      	ldr	r4, [r1, #16]
 801138a:	1b12      	subs	r2, r2, r4
 801138c:	d10e      	bne.n	80113ac <__mcmp+0x28>
 801138e:	f100 0314 	add.w	r3, r0, #20
 8011392:	3114      	adds	r1, #20
 8011394:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011398:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801139c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80113a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80113a4:	42a5      	cmp	r5, r4
 80113a6:	d003      	beq.n	80113b0 <__mcmp+0x2c>
 80113a8:	d305      	bcc.n	80113b6 <__mcmp+0x32>
 80113aa:	2201      	movs	r2, #1
 80113ac:	4610      	mov	r0, r2
 80113ae:	bd30      	pop	{r4, r5, pc}
 80113b0:	4283      	cmp	r3, r0
 80113b2:	d3f3      	bcc.n	801139c <__mcmp+0x18>
 80113b4:	e7fa      	b.n	80113ac <__mcmp+0x28>
 80113b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80113ba:	e7f7      	b.n	80113ac <__mcmp+0x28>

080113bc <__mdiff>:
 80113bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113c0:	460c      	mov	r4, r1
 80113c2:	4606      	mov	r6, r0
 80113c4:	4611      	mov	r1, r2
 80113c6:	4620      	mov	r0, r4
 80113c8:	4690      	mov	r8, r2
 80113ca:	f7ff ffdb 	bl	8011384 <__mcmp>
 80113ce:	1e05      	subs	r5, r0, #0
 80113d0:	d110      	bne.n	80113f4 <__mdiff+0x38>
 80113d2:	4629      	mov	r1, r5
 80113d4:	4630      	mov	r0, r6
 80113d6:	f7ff fd53 	bl	8010e80 <_Balloc>
 80113da:	b930      	cbnz	r0, 80113ea <__mdiff+0x2e>
 80113dc:	4b3a      	ldr	r3, [pc, #232]	; (80114c8 <__mdiff+0x10c>)
 80113de:	4602      	mov	r2, r0
 80113e0:	f240 2132 	movw	r1, #562	; 0x232
 80113e4:	4839      	ldr	r0, [pc, #228]	; (80114cc <__mdiff+0x110>)
 80113e6:	f000 fa9f 	bl	8011928 <__assert_func>
 80113ea:	2301      	movs	r3, #1
 80113ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80113f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113f4:	bfa4      	itt	ge
 80113f6:	4643      	movge	r3, r8
 80113f8:	46a0      	movge	r8, r4
 80113fa:	4630      	mov	r0, r6
 80113fc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011400:	bfa6      	itte	ge
 8011402:	461c      	movge	r4, r3
 8011404:	2500      	movge	r5, #0
 8011406:	2501      	movlt	r5, #1
 8011408:	f7ff fd3a 	bl	8010e80 <_Balloc>
 801140c:	b920      	cbnz	r0, 8011418 <__mdiff+0x5c>
 801140e:	4b2e      	ldr	r3, [pc, #184]	; (80114c8 <__mdiff+0x10c>)
 8011410:	4602      	mov	r2, r0
 8011412:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011416:	e7e5      	b.n	80113e4 <__mdiff+0x28>
 8011418:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801141c:	6926      	ldr	r6, [r4, #16]
 801141e:	60c5      	str	r5, [r0, #12]
 8011420:	f104 0914 	add.w	r9, r4, #20
 8011424:	f108 0514 	add.w	r5, r8, #20
 8011428:	f100 0e14 	add.w	lr, r0, #20
 801142c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011430:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011434:	f108 0210 	add.w	r2, r8, #16
 8011438:	46f2      	mov	sl, lr
 801143a:	2100      	movs	r1, #0
 801143c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011440:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011444:	fa1f f883 	uxth.w	r8, r3
 8011448:	fa11 f18b 	uxtah	r1, r1, fp
 801144c:	0c1b      	lsrs	r3, r3, #16
 801144e:	eba1 0808 	sub.w	r8, r1, r8
 8011452:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011456:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801145a:	fa1f f888 	uxth.w	r8, r8
 801145e:	1419      	asrs	r1, r3, #16
 8011460:	454e      	cmp	r6, r9
 8011462:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011466:	f84a 3b04 	str.w	r3, [sl], #4
 801146a:	d8e7      	bhi.n	801143c <__mdiff+0x80>
 801146c:	1b33      	subs	r3, r6, r4
 801146e:	3b15      	subs	r3, #21
 8011470:	f023 0303 	bic.w	r3, r3, #3
 8011474:	3304      	adds	r3, #4
 8011476:	3415      	adds	r4, #21
 8011478:	42a6      	cmp	r6, r4
 801147a:	bf38      	it	cc
 801147c:	2304      	movcc	r3, #4
 801147e:	441d      	add	r5, r3
 8011480:	4473      	add	r3, lr
 8011482:	469e      	mov	lr, r3
 8011484:	462e      	mov	r6, r5
 8011486:	4566      	cmp	r6, ip
 8011488:	d30e      	bcc.n	80114a8 <__mdiff+0xec>
 801148a:	f10c 0203 	add.w	r2, ip, #3
 801148e:	1b52      	subs	r2, r2, r5
 8011490:	f022 0203 	bic.w	r2, r2, #3
 8011494:	3d03      	subs	r5, #3
 8011496:	45ac      	cmp	ip, r5
 8011498:	bf38      	it	cc
 801149a:	2200      	movcc	r2, #0
 801149c:	441a      	add	r2, r3
 801149e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80114a2:	b17b      	cbz	r3, 80114c4 <__mdiff+0x108>
 80114a4:	6107      	str	r7, [r0, #16]
 80114a6:	e7a3      	b.n	80113f0 <__mdiff+0x34>
 80114a8:	f856 8b04 	ldr.w	r8, [r6], #4
 80114ac:	fa11 f288 	uxtah	r2, r1, r8
 80114b0:	1414      	asrs	r4, r2, #16
 80114b2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80114b6:	b292      	uxth	r2, r2
 80114b8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80114bc:	f84e 2b04 	str.w	r2, [lr], #4
 80114c0:	1421      	asrs	r1, r4, #16
 80114c2:	e7e0      	b.n	8011486 <__mdiff+0xca>
 80114c4:	3f01      	subs	r7, #1
 80114c6:	e7ea      	b.n	801149e <__mdiff+0xe2>
 80114c8:	08012937 	.word	0x08012937
 80114cc:	08012948 	.word	0x08012948

080114d0 <__d2b>:
 80114d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80114d4:	4689      	mov	r9, r1
 80114d6:	2101      	movs	r1, #1
 80114d8:	ec57 6b10 	vmov	r6, r7, d0
 80114dc:	4690      	mov	r8, r2
 80114de:	f7ff fccf 	bl	8010e80 <_Balloc>
 80114e2:	4604      	mov	r4, r0
 80114e4:	b930      	cbnz	r0, 80114f4 <__d2b+0x24>
 80114e6:	4602      	mov	r2, r0
 80114e8:	4b25      	ldr	r3, [pc, #148]	; (8011580 <__d2b+0xb0>)
 80114ea:	4826      	ldr	r0, [pc, #152]	; (8011584 <__d2b+0xb4>)
 80114ec:	f240 310a 	movw	r1, #778	; 0x30a
 80114f0:	f000 fa1a 	bl	8011928 <__assert_func>
 80114f4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80114f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80114fc:	bb35      	cbnz	r5, 801154c <__d2b+0x7c>
 80114fe:	2e00      	cmp	r6, #0
 8011500:	9301      	str	r3, [sp, #4]
 8011502:	d028      	beq.n	8011556 <__d2b+0x86>
 8011504:	4668      	mov	r0, sp
 8011506:	9600      	str	r6, [sp, #0]
 8011508:	f7ff fd82 	bl	8011010 <__lo0bits>
 801150c:	9900      	ldr	r1, [sp, #0]
 801150e:	b300      	cbz	r0, 8011552 <__d2b+0x82>
 8011510:	9a01      	ldr	r2, [sp, #4]
 8011512:	f1c0 0320 	rsb	r3, r0, #32
 8011516:	fa02 f303 	lsl.w	r3, r2, r3
 801151a:	430b      	orrs	r3, r1
 801151c:	40c2      	lsrs	r2, r0
 801151e:	6163      	str	r3, [r4, #20]
 8011520:	9201      	str	r2, [sp, #4]
 8011522:	9b01      	ldr	r3, [sp, #4]
 8011524:	61a3      	str	r3, [r4, #24]
 8011526:	2b00      	cmp	r3, #0
 8011528:	bf14      	ite	ne
 801152a:	2202      	movne	r2, #2
 801152c:	2201      	moveq	r2, #1
 801152e:	6122      	str	r2, [r4, #16]
 8011530:	b1d5      	cbz	r5, 8011568 <__d2b+0x98>
 8011532:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011536:	4405      	add	r5, r0
 8011538:	f8c9 5000 	str.w	r5, [r9]
 801153c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011540:	f8c8 0000 	str.w	r0, [r8]
 8011544:	4620      	mov	r0, r4
 8011546:	b003      	add	sp, #12
 8011548:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801154c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011550:	e7d5      	b.n	80114fe <__d2b+0x2e>
 8011552:	6161      	str	r1, [r4, #20]
 8011554:	e7e5      	b.n	8011522 <__d2b+0x52>
 8011556:	a801      	add	r0, sp, #4
 8011558:	f7ff fd5a 	bl	8011010 <__lo0bits>
 801155c:	9b01      	ldr	r3, [sp, #4]
 801155e:	6163      	str	r3, [r4, #20]
 8011560:	2201      	movs	r2, #1
 8011562:	6122      	str	r2, [r4, #16]
 8011564:	3020      	adds	r0, #32
 8011566:	e7e3      	b.n	8011530 <__d2b+0x60>
 8011568:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801156c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011570:	f8c9 0000 	str.w	r0, [r9]
 8011574:	6918      	ldr	r0, [r3, #16]
 8011576:	f7ff fd2b 	bl	8010fd0 <__hi0bits>
 801157a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801157e:	e7df      	b.n	8011540 <__d2b+0x70>
 8011580:	08012937 	.word	0x08012937
 8011584:	08012948 	.word	0x08012948

08011588 <_calloc_r>:
 8011588:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801158a:	fba1 2402 	umull	r2, r4, r1, r2
 801158e:	b94c      	cbnz	r4, 80115a4 <_calloc_r+0x1c>
 8011590:	4611      	mov	r1, r2
 8011592:	9201      	str	r2, [sp, #4]
 8011594:	f7fd fd92 	bl	800f0bc <_malloc_r>
 8011598:	9a01      	ldr	r2, [sp, #4]
 801159a:	4605      	mov	r5, r0
 801159c:	b930      	cbnz	r0, 80115ac <_calloc_r+0x24>
 801159e:	4628      	mov	r0, r5
 80115a0:	b003      	add	sp, #12
 80115a2:	bd30      	pop	{r4, r5, pc}
 80115a4:	220c      	movs	r2, #12
 80115a6:	6002      	str	r2, [r0, #0]
 80115a8:	2500      	movs	r5, #0
 80115aa:	e7f8      	b.n	801159e <_calloc_r+0x16>
 80115ac:	4621      	mov	r1, r4
 80115ae:	f7fd fd5c 	bl	800f06a <memset>
 80115b2:	e7f4      	b.n	801159e <_calloc_r+0x16>

080115b4 <_free_r>:
 80115b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80115b6:	2900      	cmp	r1, #0
 80115b8:	d044      	beq.n	8011644 <_free_r+0x90>
 80115ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80115be:	9001      	str	r0, [sp, #4]
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	f1a1 0404 	sub.w	r4, r1, #4
 80115c6:	bfb8      	it	lt
 80115c8:	18e4      	addlt	r4, r4, r3
 80115ca:	f7ff fc4d 	bl	8010e68 <__malloc_lock>
 80115ce:	4a1e      	ldr	r2, [pc, #120]	; (8011648 <_free_r+0x94>)
 80115d0:	9801      	ldr	r0, [sp, #4]
 80115d2:	6813      	ldr	r3, [r2, #0]
 80115d4:	b933      	cbnz	r3, 80115e4 <_free_r+0x30>
 80115d6:	6063      	str	r3, [r4, #4]
 80115d8:	6014      	str	r4, [r2, #0]
 80115da:	b003      	add	sp, #12
 80115dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80115e0:	f7ff bc48 	b.w	8010e74 <__malloc_unlock>
 80115e4:	42a3      	cmp	r3, r4
 80115e6:	d908      	bls.n	80115fa <_free_r+0x46>
 80115e8:	6825      	ldr	r5, [r4, #0]
 80115ea:	1961      	adds	r1, r4, r5
 80115ec:	428b      	cmp	r3, r1
 80115ee:	bf01      	itttt	eq
 80115f0:	6819      	ldreq	r1, [r3, #0]
 80115f2:	685b      	ldreq	r3, [r3, #4]
 80115f4:	1949      	addeq	r1, r1, r5
 80115f6:	6021      	streq	r1, [r4, #0]
 80115f8:	e7ed      	b.n	80115d6 <_free_r+0x22>
 80115fa:	461a      	mov	r2, r3
 80115fc:	685b      	ldr	r3, [r3, #4]
 80115fe:	b10b      	cbz	r3, 8011604 <_free_r+0x50>
 8011600:	42a3      	cmp	r3, r4
 8011602:	d9fa      	bls.n	80115fa <_free_r+0x46>
 8011604:	6811      	ldr	r1, [r2, #0]
 8011606:	1855      	adds	r5, r2, r1
 8011608:	42a5      	cmp	r5, r4
 801160a:	d10b      	bne.n	8011624 <_free_r+0x70>
 801160c:	6824      	ldr	r4, [r4, #0]
 801160e:	4421      	add	r1, r4
 8011610:	1854      	adds	r4, r2, r1
 8011612:	42a3      	cmp	r3, r4
 8011614:	6011      	str	r1, [r2, #0]
 8011616:	d1e0      	bne.n	80115da <_free_r+0x26>
 8011618:	681c      	ldr	r4, [r3, #0]
 801161a:	685b      	ldr	r3, [r3, #4]
 801161c:	6053      	str	r3, [r2, #4]
 801161e:	4421      	add	r1, r4
 8011620:	6011      	str	r1, [r2, #0]
 8011622:	e7da      	b.n	80115da <_free_r+0x26>
 8011624:	d902      	bls.n	801162c <_free_r+0x78>
 8011626:	230c      	movs	r3, #12
 8011628:	6003      	str	r3, [r0, #0]
 801162a:	e7d6      	b.n	80115da <_free_r+0x26>
 801162c:	6825      	ldr	r5, [r4, #0]
 801162e:	1961      	adds	r1, r4, r5
 8011630:	428b      	cmp	r3, r1
 8011632:	bf04      	itt	eq
 8011634:	6819      	ldreq	r1, [r3, #0]
 8011636:	685b      	ldreq	r3, [r3, #4]
 8011638:	6063      	str	r3, [r4, #4]
 801163a:	bf04      	itt	eq
 801163c:	1949      	addeq	r1, r1, r5
 801163e:	6021      	streq	r1, [r4, #0]
 8011640:	6054      	str	r4, [r2, #4]
 8011642:	e7ca      	b.n	80115da <_free_r+0x26>
 8011644:	b003      	add	sp, #12
 8011646:	bd30      	pop	{r4, r5, pc}
 8011648:	20006bd8 	.word	0x20006bd8

0801164c <__ssputs_r>:
 801164c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011650:	688e      	ldr	r6, [r1, #8]
 8011652:	429e      	cmp	r6, r3
 8011654:	4682      	mov	sl, r0
 8011656:	460c      	mov	r4, r1
 8011658:	4690      	mov	r8, r2
 801165a:	461f      	mov	r7, r3
 801165c:	d838      	bhi.n	80116d0 <__ssputs_r+0x84>
 801165e:	898a      	ldrh	r2, [r1, #12]
 8011660:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011664:	d032      	beq.n	80116cc <__ssputs_r+0x80>
 8011666:	6825      	ldr	r5, [r4, #0]
 8011668:	6909      	ldr	r1, [r1, #16]
 801166a:	eba5 0901 	sub.w	r9, r5, r1
 801166e:	6965      	ldr	r5, [r4, #20]
 8011670:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011674:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011678:	3301      	adds	r3, #1
 801167a:	444b      	add	r3, r9
 801167c:	106d      	asrs	r5, r5, #1
 801167e:	429d      	cmp	r5, r3
 8011680:	bf38      	it	cc
 8011682:	461d      	movcc	r5, r3
 8011684:	0553      	lsls	r3, r2, #21
 8011686:	d531      	bpl.n	80116ec <__ssputs_r+0xa0>
 8011688:	4629      	mov	r1, r5
 801168a:	f7fd fd17 	bl	800f0bc <_malloc_r>
 801168e:	4606      	mov	r6, r0
 8011690:	b950      	cbnz	r0, 80116a8 <__ssputs_r+0x5c>
 8011692:	230c      	movs	r3, #12
 8011694:	f8ca 3000 	str.w	r3, [sl]
 8011698:	89a3      	ldrh	r3, [r4, #12]
 801169a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801169e:	81a3      	strh	r3, [r4, #12]
 80116a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80116a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116a8:	6921      	ldr	r1, [r4, #16]
 80116aa:	464a      	mov	r2, r9
 80116ac:	f7fd fccf 	bl	800f04e <memcpy>
 80116b0:	89a3      	ldrh	r3, [r4, #12]
 80116b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80116b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80116ba:	81a3      	strh	r3, [r4, #12]
 80116bc:	6126      	str	r6, [r4, #16]
 80116be:	6165      	str	r5, [r4, #20]
 80116c0:	444e      	add	r6, r9
 80116c2:	eba5 0509 	sub.w	r5, r5, r9
 80116c6:	6026      	str	r6, [r4, #0]
 80116c8:	60a5      	str	r5, [r4, #8]
 80116ca:	463e      	mov	r6, r7
 80116cc:	42be      	cmp	r6, r7
 80116ce:	d900      	bls.n	80116d2 <__ssputs_r+0x86>
 80116d0:	463e      	mov	r6, r7
 80116d2:	6820      	ldr	r0, [r4, #0]
 80116d4:	4632      	mov	r2, r6
 80116d6:	4641      	mov	r1, r8
 80116d8:	f000 f98a 	bl	80119f0 <memmove>
 80116dc:	68a3      	ldr	r3, [r4, #8]
 80116de:	1b9b      	subs	r3, r3, r6
 80116e0:	60a3      	str	r3, [r4, #8]
 80116e2:	6823      	ldr	r3, [r4, #0]
 80116e4:	4433      	add	r3, r6
 80116e6:	6023      	str	r3, [r4, #0]
 80116e8:	2000      	movs	r0, #0
 80116ea:	e7db      	b.n	80116a4 <__ssputs_r+0x58>
 80116ec:	462a      	mov	r2, r5
 80116ee:	f000 f999 	bl	8011a24 <_realloc_r>
 80116f2:	4606      	mov	r6, r0
 80116f4:	2800      	cmp	r0, #0
 80116f6:	d1e1      	bne.n	80116bc <__ssputs_r+0x70>
 80116f8:	6921      	ldr	r1, [r4, #16]
 80116fa:	4650      	mov	r0, sl
 80116fc:	f7ff ff5a 	bl	80115b4 <_free_r>
 8011700:	e7c7      	b.n	8011692 <__ssputs_r+0x46>
	...

08011704 <_svfiprintf_r>:
 8011704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011708:	4698      	mov	r8, r3
 801170a:	898b      	ldrh	r3, [r1, #12]
 801170c:	061b      	lsls	r3, r3, #24
 801170e:	b09d      	sub	sp, #116	; 0x74
 8011710:	4607      	mov	r7, r0
 8011712:	460d      	mov	r5, r1
 8011714:	4614      	mov	r4, r2
 8011716:	d50e      	bpl.n	8011736 <_svfiprintf_r+0x32>
 8011718:	690b      	ldr	r3, [r1, #16]
 801171a:	b963      	cbnz	r3, 8011736 <_svfiprintf_r+0x32>
 801171c:	2140      	movs	r1, #64	; 0x40
 801171e:	f7fd fccd 	bl	800f0bc <_malloc_r>
 8011722:	6028      	str	r0, [r5, #0]
 8011724:	6128      	str	r0, [r5, #16]
 8011726:	b920      	cbnz	r0, 8011732 <_svfiprintf_r+0x2e>
 8011728:	230c      	movs	r3, #12
 801172a:	603b      	str	r3, [r7, #0]
 801172c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011730:	e0d1      	b.n	80118d6 <_svfiprintf_r+0x1d2>
 8011732:	2340      	movs	r3, #64	; 0x40
 8011734:	616b      	str	r3, [r5, #20]
 8011736:	2300      	movs	r3, #0
 8011738:	9309      	str	r3, [sp, #36]	; 0x24
 801173a:	2320      	movs	r3, #32
 801173c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011740:	f8cd 800c 	str.w	r8, [sp, #12]
 8011744:	2330      	movs	r3, #48	; 0x30
 8011746:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80118f0 <_svfiprintf_r+0x1ec>
 801174a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801174e:	f04f 0901 	mov.w	r9, #1
 8011752:	4623      	mov	r3, r4
 8011754:	469a      	mov	sl, r3
 8011756:	f813 2b01 	ldrb.w	r2, [r3], #1
 801175a:	b10a      	cbz	r2, 8011760 <_svfiprintf_r+0x5c>
 801175c:	2a25      	cmp	r2, #37	; 0x25
 801175e:	d1f9      	bne.n	8011754 <_svfiprintf_r+0x50>
 8011760:	ebba 0b04 	subs.w	fp, sl, r4
 8011764:	d00b      	beq.n	801177e <_svfiprintf_r+0x7a>
 8011766:	465b      	mov	r3, fp
 8011768:	4622      	mov	r2, r4
 801176a:	4629      	mov	r1, r5
 801176c:	4638      	mov	r0, r7
 801176e:	f7ff ff6d 	bl	801164c <__ssputs_r>
 8011772:	3001      	adds	r0, #1
 8011774:	f000 80aa 	beq.w	80118cc <_svfiprintf_r+0x1c8>
 8011778:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801177a:	445a      	add	r2, fp
 801177c:	9209      	str	r2, [sp, #36]	; 0x24
 801177e:	f89a 3000 	ldrb.w	r3, [sl]
 8011782:	2b00      	cmp	r3, #0
 8011784:	f000 80a2 	beq.w	80118cc <_svfiprintf_r+0x1c8>
 8011788:	2300      	movs	r3, #0
 801178a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801178e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011792:	f10a 0a01 	add.w	sl, sl, #1
 8011796:	9304      	str	r3, [sp, #16]
 8011798:	9307      	str	r3, [sp, #28]
 801179a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801179e:	931a      	str	r3, [sp, #104]	; 0x68
 80117a0:	4654      	mov	r4, sl
 80117a2:	2205      	movs	r2, #5
 80117a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80117a8:	4851      	ldr	r0, [pc, #324]	; (80118f0 <_svfiprintf_r+0x1ec>)
 80117aa:	f7ee fd21 	bl	80001f0 <memchr>
 80117ae:	9a04      	ldr	r2, [sp, #16]
 80117b0:	b9d8      	cbnz	r0, 80117ea <_svfiprintf_r+0xe6>
 80117b2:	06d0      	lsls	r0, r2, #27
 80117b4:	bf44      	itt	mi
 80117b6:	2320      	movmi	r3, #32
 80117b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80117bc:	0711      	lsls	r1, r2, #28
 80117be:	bf44      	itt	mi
 80117c0:	232b      	movmi	r3, #43	; 0x2b
 80117c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80117c6:	f89a 3000 	ldrb.w	r3, [sl]
 80117ca:	2b2a      	cmp	r3, #42	; 0x2a
 80117cc:	d015      	beq.n	80117fa <_svfiprintf_r+0xf6>
 80117ce:	9a07      	ldr	r2, [sp, #28]
 80117d0:	4654      	mov	r4, sl
 80117d2:	2000      	movs	r0, #0
 80117d4:	f04f 0c0a 	mov.w	ip, #10
 80117d8:	4621      	mov	r1, r4
 80117da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80117de:	3b30      	subs	r3, #48	; 0x30
 80117e0:	2b09      	cmp	r3, #9
 80117e2:	d94e      	bls.n	8011882 <_svfiprintf_r+0x17e>
 80117e4:	b1b0      	cbz	r0, 8011814 <_svfiprintf_r+0x110>
 80117e6:	9207      	str	r2, [sp, #28]
 80117e8:	e014      	b.n	8011814 <_svfiprintf_r+0x110>
 80117ea:	eba0 0308 	sub.w	r3, r0, r8
 80117ee:	fa09 f303 	lsl.w	r3, r9, r3
 80117f2:	4313      	orrs	r3, r2
 80117f4:	9304      	str	r3, [sp, #16]
 80117f6:	46a2      	mov	sl, r4
 80117f8:	e7d2      	b.n	80117a0 <_svfiprintf_r+0x9c>
 80117fa:	9b03      	ldr	r3, [sp, #12]
 80117fc:	1d19      	adds	r1, r3, #4
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	9103      	str	r1, [sp, #12]
 8011802:	2b00      	cmp	r3, #0
 8011804:	bfbb      	ittet	lt
 8011806:	425b      	neglt	r3, r3
 8011808:	f042 0202 	orrlt.w	r2, r2, #2
 801180c:	9307      	strge	r3, [sp, #28]
 801180e:	9307      	strlt	r3, [sp, #28]
 8011810:	bfb8      	it	lt
 8011812:	9204      	strlt	r2, [sp, #16]
 8011814:	7823      	ldrb	r3, [r4, #0]
 8011816:	2b2e      	cmp	r3, #46	; 0x2e
 8011818:	d10c      	bne.n	8011834 <_svfiprintf_r+0x130>
 801181a:	7863      	ldrb	r3, [r4, #1]
 801181c:	2b2a      	cmp	r3, #42	; 0x2a
 801181e:	d135      	bne.n	801188c <_svfiprintf_r+0x188>
 8011820:	9b03      	ldr	r3, [sp, #12]
 8011822:	1d1a      	adds	r2, r3, #4
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	9203      	str	r2, [sp, #12]
 8011828:	2b00      	cmp	r3, #0
 801182a:	bfb8      	it	lt
 801182c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011830:	3402      	adds	r4, #2
 8011832:	9305      	str	r3, [sp, #20]
 8011834:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011900 <_svfiprintf_r+0x1fc>
 8011838:	7821      	ldrb	r1, [r4, #0]
 801183a:	2203      	movs	r2, #3
 801183c:	4650      	mov	r0, sl
 801183e:	f7ee fcd7 	bl	80001f0 <memchr>
 8011842:	b140      	cbz	r0, 8011856 <_svfiprintf_r+0x152>
 8011844:	2340      	movs	r3, #64	; 0x40
 8011846:	eba0 000a 	sub.w	r0, r0, sl
 801184a:	fa03 f000 	lsl.w	r0, r3, r0
 801184e:	9b04      	ldr	r3, [sp, #16]
 8011850:	4303      	orrs	r3, r0
 8011852:	3401      	adds	r4, #1
 8011854:	9304      	str	r3, [sp, #16]
 8011856:	f814 1b01 	ldrb.w	r1, [r4], #1
 801185a:	4826      	ldr	r0, [pc, #152]	; (80118f4 <_svfiprintf_r+0x1f0>)
 801185c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011860:	2206      	movs	r2, #6
 8011862:	f7ee fcc5 	bl	80001f0 <memchr>
 8011866:	2800      	cmp	r0, #0
 8011868:	d038      	beq.n	80118dc <_svfiprintf_r+0x1d8>
 801186a:	4b23      	ldr	r3, [pc, #140]	; (80118f8 <_svfiprintf_r+0x1f4>)
 801186c:	bb1b      	cbnz	r3, 80118b6 <_svfiprintf_r+0x1b2>
 801186e:	9b03      	ldr	r3, [sp, #12]
 8011870:	3307      	adds	r3, #7
 8011872:	f023 0307 	bic.w	r3, r3, #7
 8011876:	3308      	adds	r3, #8
 8011878:	9303      	str	r3, [sp, #12]
 801187a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801187c:	4433      	add	r3, r6
 801187e:	9309      	str	r3, [sp, #36]	; 0x24
 8011880:	e767      	b.n	8011752 <_svfiprintf_r+0x4e>
 8011882:	fb0c 3202 	mla	r2, ip, r2, r3
 8011886:	460c      	mov	r4, r1
 8011888:	2001      	movs	r0, #1
 801188a:	e7a5      	b.n	80117d8 <_svfiprintf_r+0xd4>
 801188c:	2300      	movs	r3, #0
 801188e:	3401      	adds	r4, #1
 8011890:	9305      	str	r3, [sp, #20]
 8011892:	4619      	mov	r1, r3
 8011894:	f04f 0c0a 	mov.w	ip, #10
 8011898:	4620      	mov	r0, r4
 801189a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801189e:	3a30      	subs	r2, #48	; 0x30
 80118a0:	2a09      	cmp	r2, #9
 80118a2:	d903      	bls.n	80118ac <_svfiprintf_r+0x1a8>
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d0c5      	beq.n	8011834 <_svfiprintf_r+0x130>
 80118a8:	9105      	str	r1, [sp, #20]
 80118aa:	e7c3      	b.n	8011834 <_svfiprintf_r+0x130>
 80118ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80118b0:	4604      	mov	r4, r0
 80118b2:	2301      	movs	r3, #1
 80118b4:	e7f0      	b.n	8011898 <_svfiprintf_r+0x194>
 80118b6:	ab03      	add	r3, sp, #12
 80118b8:	9300      	str	r3, [sp, #0]
 80118ba:	462a      	mov	r2, r5
 80118bc:	4b0f      	ldr	r3, [pc, #60]	; (80118fc <_svfiprintf_r+0x1f8>)
 80118be:	a904      	add	r1, sp, #16
 80118c0:	4638      	mov	r0, r7
 80118c2:	f7fd fd0f 	bl	800f2e4 <_printf_float>
 80118c6:	1c42      	adds	r2, r0, #1
 80118c8:	4606      	mov	r6, r0
 80118ca:	d1d6      	bne.n	801187a <_svfiprintf_r+0x176>
 80118cc:	89ab      	ldrh	r3, [r5, #12]
 80118ce:	065b      	lsls	r3, r3, #25
 80118d0:	f53f af2c 	bmi.w	801172c <_svfiprintf_r+0x28>
 80118d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80118d6:	b01d      	add	sp, #116	; 0x74
 80118d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118dc:	ab03      	add	r3, sp, #12
 80118de:	9300      	str	r3, [sp, #0]
 80118e0:	462a      	mov	r2, r5
 80118e2:	4b06      	ldr	r3, [pc, #24]	; (80118fc <_svfiprintf_r+0x1f8>)
 80118e4:	a904      	add	r1, sp, #16
 80118e6:	4638      	mov	r0, r7
 80118e8:	f7fd ffa0 	bl	800f82c <_printf_i>
 80118ec:	e7eb      	b.n	80118c6 <_svfiprintf_r+0x1c2>
 80118ee:	bf00      	nop
 80118f0:	08012aa4 	.word	0x08012aa4
 80118f4:	08012aae 	.word	0x08012aae
 80118f8:	0800f2e5 	.word	0x0800f2e5
 80118fc:	0801164d 	.word	0x0801164d
 8011900:	08012aaa 	.word	0x08012aaa

08011904 <_read_r>:
 8011904:	b538      	push	{r3, r4, r5, lr}
 8011906:	4d07      	ldr	r5, [pc, #28]	; (8011924 <_read_r+0x20>)
 8011908:	4604      	mov	r4, r0
 801190a:	4608      	mov	r0, r1
 801190c:	4611      	mov	r1, r2
 801190e:	2200      	movs	r2, #0
 8011910:	602a      	str	r2, [r5, #0]
 8011912:	461a      	mov	r2, r3
 8011914:	f7f1 fe90 	bl	8003638 <_read>
 8011918:	1c43      	adds	r3, r0, #1
 801191a:	d102      	bne.n	8011922 <_read_r+0x1e>
 801191c:	682b      	ldr	r3, [r5, #0]
 801191e:	b103      	cbz	r3, 8011922 <_read_r+0x1e>
 8011920:	6023      	str	r3, [r4, #0]
 8011922:	bd38      	pop	{r3, r4, r5, pc}
 8011924:	20006be0 	.word	0x20006be0

08011928 <__assert_func>:
 8011928:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801192a:	4614      	mov	r4, r2
 801192c:	461a      	mov	r2, r3
 801192e:	4b09      	ldr	r3, [pc, #36]	; (8011954 <__assert_func+0x2c>)
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	4605      	mov	r5, r0
 8011934:	68d8      	ldr	r0, [r3, #12]
 8011936:	b14c      	cbz	r4, 801194c <__assert_func+0x24>
 8011938:	4b07      	ldr	r3, [pc, #28]	; (8011958 <__assert_func+0x30>)
 801193a:	9100      	str	r1, [sp, #0]
 801193c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011940:	4906      	ldr	r1, [pc, #24]	; (801195c <__assert_func+0x34>)
 8011942:	462b      	mov	r3, r5
 8011944:	f000 f80e 	bl	8011964 <fiprintf>
 8011948:	f000 fa01 	bl	8011d4e <abort>
 801194c:	4b04      	ldr	r3, [pc, #16]	; (8011960 <__assert_func+0x38>)
 801194e:	461c      	mov	r4, r3
 8011950:	e7f3      	b.n	801193a <__assert_func+0x12>
 8011952:	bf00      	nop
 8011954:	20000134 	.word	0x20000134
 8011958:	08012ab5 	.word	0x08012ab5
 801195c:	08012ac2 	.word	0x08012ac2
 8011960:	08012af0 	.word	0x08012af0

08011964 <fiprintf>:
 8011964:	b40e      	push	{r1, r2, r3}
 8011966:	b503      	push	{r0, r1, lr}
 8011968:	4601      	mov	r1, r0
 801196a:	ab03      	add	r3, sp, #12
 801196c:	4805      	ldr	r0, [pc, #20]	; (8011984 <fiprintf+0x20>)
 801196e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011972:	6800      	ldr	r0, [r0, #0]
 8011974:	9301      	str	r3, [sp, #4]
 8011976:	f000 f8ad 	bl	8011ad4 <_vfiprintf_r>
 801197a:	b002      	add	sp, #8
 801197c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011980:	b003      	add	sp, #12
 8011982:	4770      	bx	lr
 8011984:	20000134 	.word	0x20000134

08011988 <_fstat_r>:
 8011988:	b538      	push	{r3, r4, r5, lr}
 801198a:	4d07      	ldr	r5, [pc, #28]	; (80119a8 <_fstat_r+0x20>)
 801198c:	2300      	movs	r3, #0
 801198e:	4604      	mov	r4, r0
 8011990:	4608      	mov	r0, r1
 8011992:	4611      	mov	r1, r2
 8011994:	602b      	str	r3, [r5, #0]
 8011996:	f7f1 fe94 	bl	80036c2 <_fstat>
 801199a:	1c43      	adds	r3, r0, #1
 801199c:	d102      	bne.n	80119a4 <_fstat_r+0x1c>
 801199e:	682b      	ldr	r3, [r5, #0]
 80119a0:	b103      	cbz	r3, 80119a4 <_fstat_r+0x1c>
 80119a2:	6023      	str	r3, [r4, #0]
 80119a4:	bd38      	pop	{r3, r4, r5, pc}
 80119a6:	bf00      	nop
 80119a8:	20006be0 	.word	0x20006be0

080119ac <_isatty_r>:
 80119ac:	b538      	push	{r3, r4, r5, lr}
 80119ae:	4d06      	ldr	r5, [pc, #24]	; (80119c8 <_isatty_r+0x1c>)
 80119b0:	2300      	movs	r3, #0
 80119b2:	4604      	mov	r4, r0
 80119b4:	4608      	mov	r0, r1
 80119b6:	602b      	str	r3, [r5, #0]
 80119b8:	f7f1 fe93 	bl	80036e2 <_isatty>
 80119bc:	1c43      	adds	r3, r0, #1
 80119be:	d102      	bne.n	80119c6 <_isatty_r+0x1a>
 80119c0:	682b      	ldr	r3, [r5, #0]
 80119c2:	b103      	cbz	r3, 80119c6 <_isatty_r+0x1a>
 80119c4:	6023      	str	r3, [r4, #0]
 80119c6:	bd38      	pop	{r3, r4, r5, pc}
 80119c8:	20006be0 	.word	0x20006be0

080119cc <__ascii_mbtowc>:
 80119cc:	b082      	sub	sp, #8
 80119ce:	b901      	cbnz	r1, 80119d2 <__ascii_mbtowc+0x6>
 80119d0:	a901      	add	r1, sp, #4
 80119d2:	b142      	cbz	r2, 80119e6 <__ascii_mbtowc+0x1a>
 80119d4:	b14b      	cbz	r3, 80119ea <__ascii_mbtowc+0x1e>
 80119d6:	7813      	ldrb	r3, [r2, #0]
 80119d8:	600b      	str	r3, [r1, #0]
 80119da:	7812      	ldrb	r2, [r2, #0]
 80119dc:	1e10      	subs	r0, r2, #0
 80119de:	bf18      	it	ne
 80119e0:	2001      	movne	r0, #1
 80119e2:	b002      	add	sp, #8
 80119e4:	4770      	bx	lr
 80119e6:	4610      	mov	r0, r2
 80119e8:	e7fb      	b.n	80119e2 <__ascii_mbtowc+0x16>
 80119ea:	f06f 0001 	mvn.w	r0, #1
 80119ee:	e7f8      	b.n	80119e2 <__ascii_mbtowc+0x16>

080119f0 <memmove>:
 80119f0:	4288      	cmp	r0, r1
 80119f2:	b510      	push	{r4, lr}
 80119f4:	eb01 0402 	add.w	r4, r1, r2
 80119f8:	d902      	bls.n	8011a00 <memmove+0x10>
 80119fa:	4284      	cmp	r4, r0
 80119fc:	4623      	mov	r3, r4
 80119fe:	d807      	bhi.n	8011a10 <memmove+0x20>
 8011a00:	1e43      	subs	r3, r0, #1
 8011a02:	42a1      	cmp	r1, r4
 8011a04:	d008      	beq.n	8011a18 <memmove+0x28>
 8011a06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011a0e:	e7f8      	b.n	8011a02 <memmove+0x12>
 8011a10:	4402      	add	r2, r0
 8011a12:	4601      	mov	r1, r0
 8011a14:	428a      	cmp	r2, r1
 8011a16:	d100      	bne.n	8011a1a <memmove+0x2a>
 8011a18:	bd10      	pop	{r4, pc}
 8011a1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011a1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011a22:	e7f7      	b.n	8011a14 <memmove+0x24>

08011a24 <_realloc_r>:
 8011a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a28:	4680      	mov	r8, r0
 8011a2a:	4614      	mov	r4, r2
 8011a2c:	460e      	mov	r6, r1
 8011a2e:	b921      	cbnz	r1, 8011a3a <_realloc_r+0x16>
 8011a30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011a34:	4611      	mov	r1, r2
 8011a36:	f7fd bb41 	b.w	800f0bc <_malloc_r>
 8011a3a:	b92a      	cbnz	r2, 8011a48 <_realloc_r+0x24>
 8011a3c:	f7ff fdba 	bl	80115b4 <_free_r>
 8011a40:	4625      	mov	r5, r4
 8011a42:	4628      	mov	r0, r5
 8011a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a48:	f000 f988 	bl	8011d5c <_malloc_usable_size_r>
 8011a4c:	4284      	cmp	r4, r0
 8011a4e:	4607      	mov	r7, r0
 8011a50:	d802      	bhi.n	8011a58 <_realloc_r+0x34>
 8011a52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011a56:	d812      	bhi.n	8011a7e <_realloc_r+0x5a>
 8011a58:	4621      	mov	r1, r4
 8011a5a:	4640      	mov	r0, r8
 8011a5c:	f7fd fb2e 	bl	800f0bc <_malloc_r>
 8011a60:	4605      	mov	r5, r0
 8011a62:	2800      	cmp	r0, #0
 8011a64:	d0ed      	beq.n	8011a42 <_realloc_r+0x1e>
 8011a66:	42bc      	cmp	r4, r7
 8011a68:	4622      	mov	r2, r4
 8011a6a:	4631      	mov	r1, r6
 8011a6c:	bf28      	it	cs
 8011a6e:	463a      	movcs	r2, r7
 8011a70:	f7fd faed 	bl	800f04e <memcpy>
 8011a74:	4631      	mov	r1, r6
 8011a76:	4640      	mov	r0, r8
 8011a78:	f7ff fd9c 	bl	80115b4 <_free_r>
 8011a7c:	e7e1      	b.n	8011a42 <_realloc_r+0x1e>
 8011a7e:	4635      	mov	r5, r6
 8011a80:	e7df      	b.n	8011a42 <_realloc_r+0x1e>

08011a82 <__sfputc_r>:
 8011a82:	6893      	ldr	r3, [r2, #8]
 8011a84:	3b01      	subs	r3, #1
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	b410      	push	{r4}
 8011a8a:	6093      	str	r3, [r2, #8]
 8011a8c:	da08      	bge.n	8011aa0 <__sfputc_r+0x1e>
 8011a8e:	6994      	ldr	r4, [r2, #24]
 8011a90:	42a3      	cmp	r3, r4
 8011a92:	db01      	blt.n	8011a98 <__sfputc_r+0x16>
 8011a94:	290a      	cmp	r1, #10
 8011a96:	d103      	bne.n	8011aa0 <__sfputc_r+0x1e>
 8011a98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a9c:	f7fe b940 	b.w	800fd20 <__swbuf_r>
 8011aa0:	6813      	ldr	r3, [r2, #0]
 8011aa2:	1c58      	adds	r0, r3, #1
 8011aa4:	6010      	str	r0, [r2, #0]
 8011aa6:	7019      	strb	r1, [r3, #0]
 8011aa8:	4608      	mov	r0, r1
 8011aaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011aae:	4770      	bx	lr

08011ab0 <__sfputs_r>:
 8011ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ab2:	4606      	mov	r6, r0
 8011ab4:	460f      	mov	r7, r1
 8011ab6:	4614      	mov	r4, r2
 8011ab8:	18d5      	adds	r5, r2, r3
 8011aba:	42ac      	cmp	r4, r5
 8011abc:	d101      	bne.n	8011ac2 <__sfputs_r+0x12>
 8011abe:	2000      	movs	r0, #0
 8011ac0:	e007      	b.n	8011ad2 <__sfputs_r+0x22>
 8011ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ac6:	463a      	mov	r2, r7
 8011ac8:	4630      	mov	r0, r6
 8011aca:	f7ff ffda 	bl	8011a82 <__sfputc_r>
 8011ace:	1c43      	adds	r3, r0, #1
 8011ad0:	d1f3      	bne.n	8011aba <__sfputs_r+0xa>
 8011ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011ad4 <_vfiprintf_r>:
 8011ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ad8:	460d      	mov	r5, r1
 8011ada:	b09d      	sub	sp, #116	; 0x74
 8011adc:	4614      	mov	r4, r2
 8011ade:	4698      	mov	r8, r3
 8011ae0:	4606      	mov	r6, r0
 8011ae2:	b118      	cbz	r0, 8011aec <_vfiprintf_r+0x18>
 8011ae4:	6983      	ldr	r3, [r0, #24]
 8011ae6:	b90b      	cbnz	r3, 8011aec <_vfiprintf_r+0x18>
 8011ae8:	f7fd f9ec 	bl	800eec4 <__sinit>
 8011aec:	4b89      	ldr	r3, [pc, #548]	; (8011d14 <_vfiprintf_r+0x240>)
 8011aee:	429d      	cmp	r5, r3
 8011af0:	d11b      	bne.n	8011b2a <_vfiprintf_r+0x56>
 8011af2:	6875      	ldr	r5, [r6, #4]
 8011af4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011af6:	07d9      	lsls	r1, r3, #31
 8011af8:	d405      	bmi.n	8011b06 <_vfiprintf_r+0x32>
 8011afa:	89ab      	ldrh	r3, [r5, #12]
 8011afc:	059a      	lsls	r2, r3, #22
 8011afe:	d402      	bmi.n	8011b06 <_vfiprintf_r+0x32>
 8011b00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011b02:	f7fd faa2 	bl	800f04a <__retarget_lock_acquire_recursive>
 8011b06:	89ab      	ldrh	r3, [r5, #12]
 8011b08:	071b      	lsls	r3, r3, #28
 8011b0a:	d501      	bpl.n	8011b10 <_vfiprintf_r+0x3c>
 8011b0c:	692b      	ldr	r3, [r5, #16]
 8011b0e:	b9eb      	cbnz	r3, 8011b4c <_vfiprintf_r+0x78>
 8011b10:	4629      	mov	r1, r5
 8011b12:	4630      	mov	r0, r6
 8011b14:	f7fe f968 	bl	800fde8 <__swsetup_r>
 8011b18:	b1c0      	cbz	r0, 8011b4c <_vfiprintf_r+0x78>
 8011b1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011b1c:	07dc      	lsls	r4, r3, #31
 8011b1e:	d50e      	bpl.n	8011b3e <_vfiprintf_r+0x6a>
 8011b20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b24:	b01d      	add	sp, #116	; 0x74
 8011b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b2a:	4b7b      	ldr	r3, [pc, #492]	; (8011d18 <_vfiprintf_r+0x244>)
 8011b2c:	429d      	cmp	r5, r3
 8011b2e:	d101      	bne.n	8011b34 <_vfiprintf_r+0x60>
 8011b30:	68b5      	ldr	r5, [r6, #8]
 8011b32:	e7df      	b.n	8011af4 <_vfiprintf_r+0x20>
 8011b34:	4b79      	ldr	r3, [pc, #484]	; (8011d1c <_vfiprintf_r+0x248>)
 8011b36:	429d      	cmp	r5, r3
 8011b38:	bf08      	it	eq
 8011b3a:	68f5      	ldreq	r5, [r6, #12]
 8011b3c:	e7da      	b.n	8011af4 <_vfiprintf_r+0x20>
 8011b3e:	89ab      	ldrh	r3, [r5, #12]
 8011b40:	0598      	lsls	r0, r3, #22
 8011b42:	d4ed      	bmi.n	8011b20 <_vfiprintf_r+0x4c>
 8011b44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011b46:	f7fd fa81 	bl	800f04c <__retarget_lock_release_recursive>
 8011b4a:	e7e9      	b.n	8011b20 <_vfiprintf_r+0x4c>
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	9309      	str	r3, [sp, #36]	; 0x24
 8011b50:	2320      	movs	r3, #32
 8011b52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011b56:	f8cd 800c 	str.w	r8, [sp, #12]
 8011b5a:	2330      	movs	r3, #48	; 0x30
 8011b5c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011d20 <_vfiprintf_r+0x24c>
 8011b60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011b64:	f04f 0901 	mov.w	r9, #1
 8011b68:	4623      	mov	r3, r4
 8011b6a:	469a      	mov	sl, r3
 8011b6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b70:	b10a      	cbz	r2, 8011b76 <_vfiprintf_r+0xa2>
 8011b72:	2a25      	cmp	r2, #37	; 0x25
 8011b74:	d1f9      	bne.n	8011b6a <_vfiprintf_r+0x96>
 8011b76:	ebba 0b04 	subs.w	fp, sl, r4
 8011b7a:	d00b      	beq.n	8011b94 <_vfiprintf_r+0xc0>
 8011b7c:	465b      	mov	r3, fp
 8011b7e:	4622      	mov	r2, r4
 8011b80:	4629      	mov	r1, r5
 8011b82:	4630      	mov	r0, r6
 8011b84:	f7ff ff94 	bl	8011ab0 <__sfputs_r>
 8011b88:	3001      	adds	r0, #1
 8011b8a:	f000 80aa 	beq.w	8011ce2 <_vfiprintf_r+0x20e>
 8011b8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011b90:	445a      	add	r2, fp
 8011b92:	9209      	str	r2, [sp, #36]	; 0x24
 8011b94:	f89a 3000 	ldrb.w	r3, [sl]
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	f000 80a2 	beq.w	8011ce2 <_vfiprintf_r+0x20e>
 8011b9e:	2300      	movs	r3, #0
 8011ba0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011ba4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011ba8:	f10a 0a01 	add.w	sl, sl, #1
 8011bac:	9304      	str	r3, [sp, #16]
 8011bae:	9307      	str	r3, [sp, #28]
 8011bb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011bb4:	931a      	str	r3, [sp, #104]	; 0x68
 8011bb6:	4654      	mov	r4, sl
 8011bb8:	2205      	movs	r2, #5
 8011bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bbe:	4858      	ldr	r0, [pc, #352]	; (8011d20 <_vfiprintf_r+0x24c>)
 8011bc0:	f7ee fb16 	bl	80001f0 <memchr>
 8011bc4:	9a04      	ldr	r2, [sp, #16]
 8011bc6:	b9d8      	cbnz	r0, 8011c00 <_vfiprintf_r+0x12c>
 8011bc8:	06d1      	lsls	r1, r2, #27
 8011bca:	bf44      	itt	mi
 8011bcc:	2320      	movmi	r3, #32
 8011bce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011bd2:	0713      	lsls	r3, r2, #28
 8011bd4:	bf44      	itt	mi
 8011bd6:	232b      	movmi	r3, #43	; 0x2b
 8011bd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011bdc:	f89a 3000 	ldrb.w	r3, [sl]
 8011be0:	2b2a      	cmp	r3, #42	; 0x2a
 8011be2:	d015      	beq.n	8011c10 <_vfiprintf_r+0x13c>
 8011be4:	9a07      	ldr	r2, [sp, #28]
 8011be6:	4654      	mov	r4, sl
 8011be8:	2000      	movs	r0, #0
 8011bea:	f04f 0c0a 	mov.w	ip, #10
 8011bee:	4621      	mov	r1, r4
 8011bf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011bf4:	3b30      	subs	r3, #48	; 0x30
 8011bf6:	2b09      	cmp	r3, #9
 8011bf8:	d94e      	bls.n	8011c98 <_vfiprintf_r+0x1c4>
 8011bfa:	b1b0      	cbz	r0, 8011c2a <_vfiprintf_r+0x156>
 8011bfc:	9207      	str	r2, [sp, #28]
 8011bfe:	e014      	b.n	8011c2a <_vfiprintf_r+0x156>
 8011c00:	eba0 0308 	sub.w	r3, r0, r8
 8011c04:	fa09 f303 	lsl.w	r3, r9, r3
 8011c08:	4313      	orrs	r3, r2
 8011c0a:	9304      	str	r3, [sp, #16]
 8011c0c:	46a2      	mov	sl, r4
 8011c0e:	e7d2      	b.n	8011bb6 <_vfiprintf_r+0xe2>
 8011c10:	9b03      	ldr	r3, [sp, #12]
 8011c12:	1d19      	adds	r1, r3, #4
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	9103      	str	r1, [sp, #12]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	bfbb      	ittet	lt
 8011c1c:	425b      	neglt	r3, r3
 8011c1e:	f042 0202 	orrlt.w	r2, r2, #2
 8011c22:	9307      	strge	r3, [sp, #28]
 8011c24:	9307      	strlt	r3, [sp, #28]
 8011c26:	bfb8      	it	lt
 8011c28:	9204      	strlt	r2, [sp, #16]
 8011c2a:	7823      	ldrb	r3, [r4, #0]
 8011c2c:	2b2e      	cmp	r3, #46	; 0x2e
 8011c2e:	d10c      	bne.n	8011c4a <_vfiprintf_r+0x176>
 8011c30:	7863      	ldrb	r3, [r4, #1]
 8011c32:	2b2a      	cmp	r3, #42	; 0x2a
 8011c34:	d135      	bne.n	8011ca2 <_vfiprintf_r+0x1ce>
 8011c36:	9b03      	ldr	r3, [sp, #12]
 8011c38:	1d1a      	adds	r2, r3, #4
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	9203      	str	r2, [sp, #12]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	bfb8      	it	lt
 8011c42:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011c46:	3402      	adds	r4, #2
 8011c48:	9305      	str	r3, [sp, #20]
 8011c4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011d30 <_vfiprintf_r+0x25c>
 8011c4e:	7821      	ldrb	r1, [r4, #0]
 8011c50:	2203      	movs	r2, #3
 8011c52:	4650      	mov	r0, sl
 8011c54:	f7ee facc 	bl	80001f0 <memchr>
 8011c58:	b140      	cbz	r0, 8011c6c <_vfiprintf_r+0x198>
 8011c5a:	2340      	movs	r3, #64	; 0x40
 8011c5c:	eba0 000a 	sub.w	r0, r0, sl
 8011c60:	fa03 f000 	lsl.w	r0, r3, r0
 8011c64:	9b04      	ldr	r3, [sp, #16]
 8011c66:	4303      	orrs	r3, r0
 8011c68:	3401      	adds	r4, #1
 8011c6a:	9304      	str	r3, [sp, #16]
 8011c6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c70:	482c      	ldr	r0, [pc, #176]	; (8011d24 <_vfiprintf_r+0x250>)
 8011c72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011c76:	2206      	movs	r2, #6
 8011c78:	f7ee faba 	bl	80001f0 <memchr>
 8011c7c:	2800      	cmp	r0, #0
 8011c7e:	d03f      	beq.n	8011d00 <_vfiprintf_r+0x22c>
 8011c80:	4b29      	ldr	r3, [pc, #164]	; (8011d28 <_vfiprintf_r+0x254>)
 8011c82:	bb1b      	cbnz	r3, 8011ccc <_vfiprintf_r+0x1f8>
 8011c84:	9b03      	ldr	r3, [sp, #12]
 8011c86:	3307      	adds	r3, #7
 8011c88:	f023 0307 	bic.w	r3, r3, #7
 8011c8c:	3308      	adds	r3, #8
 8011c8e:	9303      	str	r3, [sp, #12]
 8011c90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c92:	443b      	add	r3, r7
 8011c94:	9309      	str	r3, [sp, #36]	; 0x24
 8011c96:	e767      	b.n	8011b68 <_vfiprintf_r+0x94>
 8011c98:	fb0c 3202 	mla	r2, ip, r2, r3
 8011c9c:	460c      	mov	r4, r1
 8011c9e:	2001      	movs	r0, #1
 8011ca0:	e7a5      	b.n	8011bee <_vfiprintf_r+0x11a>
 8011ca2:	2300      	movs	r3, #0
 8011ca4:	3401      	adds	r4, #1
 8011ca6:	9305      	str	r3, [sp, #20]
 8011ca8:	4619      	mov	r1, r3
 8011caa:	f04f 0c0a 	mov.w	ip, #10
 8011cae:	4620      	mov	r0, r4
 8011cb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011cb4:	3a30      	subs	r2, #48	; 0x30
 8011cb6:	2a09      	cmp	r2, #9
 8011cb8:	d903      	bls.n	8011cc2 <_vfiprintf_r+0x1ee>
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d0c5      	beq.n	8011c4a <_vfiprintf_r+0x176>
 8011cbe:	9105      	str	r1, [sp, #20]
 8011cc0:	e7c3      	b.n	8011c4a <_vfiprintf_r+0x176>
 8011cc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8011cc6:	4604      	mov	r4, r0
 8011cc8:	2301      	movs	r3, #1
 8011cca:	e7f0      	b.n	8011cae <_vfiprintf_r+0x1da>
 8011ccc:	ab03      	add	r3, sp, #12
 8011cce:	9300      	str	r3, [sp, #0]
 8011cd0:	462a      	mov	r2, r5
 8011cd2:	4b16      	ldr	r3, [pc, #88]	; (8011d2c <_vfiprintf_r+0x258>)
 8011cd4:	a904      	add	r1, sp, #16
 8011cd6:	4630      	mov	r0, r6
 8011cd8:	f7fd fb04 	bl	800f2e4 <_printf_float>
 8011cdc:	4607      	mov	r7, r0
 8011cde:	1c78      	adds	r0, r7, #1
 8011ce0:	d1d6      	bne.n	8011c90 <_vfiprintf_r+0x1bc>
 8011ce2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ce4:	07d9      	lsls	r1, r3, #31
 8011ce6:	d405      	bmi.n	8011cf4 <_vfiprintf_r+0x220>
 8011ce8:	89ab      	ldrh	r3, [r5, #12]
 8011cea:	059a      	lsls	r2, r3, #22
 8011cec:	d402      	bmi.n	8011cf4 <_vfiprintf_r+0x220>
 8011cee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011cf0:	f7fd f9ac 	bl	800f04c <__retarget_lock_release_recursive>
 8011cf4:	89ab      	ldrh	r3, [r5, #12]
 8011cf6:	065b      	lsls	r3, r3, #25
 8011cf8:	f53f af12 	bmi.w	8011b20 <_vfiprintf_r+0x4c>
 8011cfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011cfe:	e711      	b.n	8011b24 <_vfiprintf_r+0x50>
 8011d00:	ab03      	add	r3, sp, #12
 8011d02:	9300      	str	r3, [sp, #0]
 8011d04:	462a      	mov	r2, r5
 8011d06:	4b09      	ldr	r3, [pc, #36]	; (8011d2c <_vfiprintf_r+0x258>)
 8011d08:	a904      	add	r1, sp, #16
 8011d0a:	4630      	mov	r0, r6
 8011d0c:	f7fd fd8e 	bl	800f82c <_printf_i>
 8011d10:	e7e4      	b.n	8011cdc <_vfiprintf_r+0x208>
 8011d12:	bf00      	nop
 8011d14:	08012840 	.word	0x08012840
 8011d18:	08012860 	.word	0x08012860
 8011d1c:	08012820 	.word	0x08012820
 8011d20:	08012aa4 	.word	0x08012aa4
 8011d24:	08012aae 	.word	0x08012aae
 8011d28:	0800f2e5 	.word	0x0800f2e5
 8011d2c:	08011ab1 	.word	0x08011ab1
 8011d30:	08012aaa 	.word	0x08012aaa

08011d34 <__ascii_wctomb>:
 8011d34:	b149      	cbz	r1, 8011d4a <__ascii_wctomb+0x16>
 8011d36:	2aff      	cmp	r2, #255	; 0xff
 8011d38:	bf85      	ittet	hi
 8011d3a:	238a      	movhi	r3, #138	; 0x8a
 8011d3c:	6003      	strhi	r3, [r0, #0]
 8011d3e:	700a      	strbls	r2, [r1, #0]
 8011d40:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8011d44:	bf98      	it	ls
 8011d46:	2001      	movls	r0, #1
 8011d48:	4770      	bx	lr
 8011d4a:	4608      	mov	r0, r1
 8011d4c:	4770      	bx	lr

08011d4e <abort>:
 8011d4e:	b508      	push	{r3, lr}
 8011d50:	2006      	movs	r0, #6
 8011d52:	f000 f833 	bl	8011dbc <raise>
 8011d56:	2001      	movs	r0, #1
 8011d58:	f7f1 fc64 	bl	8003624 <_exit>

08011d5c <_malloc_usable_size_r>:
 8011d5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011d60:	1f18      	subs	r0, r3, #4
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	bfbc      	itt	lt
 8011d66:	580b      	ldrlt	r3, [r1, r0]
 8011d68:	18c0      	addlt	r0, r0, r3
 8011d6a:	4770      	bx	lr

08011d6c <_raise_r>:
 8011d6c:	291f      	cmp	r1, #31
 8011d6e:	b538      	push	{r3, r4, r5, lr}
 8011d70:	4604      	mov	r4, r0
 8011d72:	460d      	mov	r5, r1
 8011d74:	d904      	bls.n	8011d80 <_raise_r+0x14>
 8011d76:	2316      	movs	r3, #22
 8011d78:	6003      	str	r3, [r0, #0]
 8011d7a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011d7e:	bd38      	pop	{r3, r4, r5, pc}
 8011d80:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011d82:	b112      	cbz	r2, 8011d8a <_raise_r+0x1e>
 8011d84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011d88:	b94b      	cbnz	r3, 8011d9e <_raise_r+0x32>
 8011d8a:	4620      	mov	r0, r4
 8011d8c:	f000 f830 	bl	8011df0 <_getpid_r>
 8011d90:	462a      	mov	r2, r5
 8011d92:	4601      	mov	r1, r0
 8011d94:	4620      	mov	r0, r4
 8011d96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011d9a:	f000 b817 	b.w	8011dcc <_kill_r>
 8011d9e:	2b01      	cmp	r3, #1
 8011da0:	d00a      	beq.n	8011db8 <_raise_r+0x4c>
 8011da2:	1c59      	adds	r1, r3, #1
 8011da4:	d103      	bne.n	8011dae <_raise_r+0x42>
 8011da6:	2316      	movs	r3, #22
 8011da8:	6003      	str	r3, [r0, #0]
 8011daa:	2001      	movs	r0, #1
 8011dac:	e7e7      	b.n	8011d7e <_raise_r+0x12>
 8011dae:	2400      	movs	r4, #0
 8011db0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011db4:	4628      	mov	r0, r5
 8011db6:	4798      	blx	r3
 8011db8:	2000      	movs	r0, #0
 8011dba:	e7e0      	b.n	8011d7e <_raise_r+0x12>

08011dbc <raise>:
 8011dbc:	4b02      	ldr	r3, [pc, #8]	; (8011dc8 <raise+0xc>)
 8011dbe:	4601      	mov	r1, r0
 8011dc0:	6818      	ldr	r0, [r3, #0]
 8011dc2:	f7ff bfd3 	b.w	8011d6c <_raise_r>
 8011dc6:	bf00      	nop
 8011dc8:	20000134 	.word	0x20000134

08011dcc <_kill_r>:
 8011dcc:	b538      	push	{r3, r4, r5, lr}
 8011dce:	4d07      	ldr	r5, [pc, #28]	; (8011dec <_kill_r+0x20>)
 8011dd0:	2300      	movs	r3, #0
 8011dd2:	4604      	mov	r4, r0
 8011dd4:	4608      	mov	r0, r1
 8011dd6:	4611      	mov	r1, r2
 8011dd8:	602b      	str	r3, [r5, #0]
 8011dda:	f7f1 fc13 	bl	8003604 <_kill>
 8011dde:	1c43      	adds	r3, r0, #1
 8011de0:	d102      	bne.n	8011de8 <_kill_r+0x1c>
 8011de2:	682b      	ldr	r3, [r5, #0]
 8011de4:	b103      	cbz	r3, 8011de8 <_kill_r+0x1c>
 8011de6:	6023      	str	r3, [r4, #0]
 8011de8:	bd38      	pop	{r3, r4, r5, pc}
 8011dea:	bf00      	nop
 8011dec:	20006be0 	.word	0x20006be0

08011df0 <_getpid_r>:
 8011df0:	f7f1 bc00 	b.w	80035f4 <_getpid>

08011df4 <round>:
 8011df4:	ec51 0b10 	vmov	r0, r1, d0
 8011df8:	b570      	push	{r4, r5, r6, lr}
 8011dfa:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8011dfe:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8011e02:	2c13      	cmp	r4, #19
 8011e04:	ee10 2a10 	vmov	r2, s0
 8011e08:	460b      	mov	r3, r1
 8011e0a:	dc19      	bgt.n	8011e40 <round+0x4c>
 8011e0c:	2c00      	cmp	r4, #0
 8011e0e:	da09      	bge.n	8011e24 <round+0x30>
 8011e10:	3401      	adds	r4, #1
 8011e12:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8011e16:	d103      	bne.n	8011e20 <round+0x2c>
 8011e18:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8011e1c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011e20:	2200      	movs	r2, #0
 8011e22:	e028      	b.n	8011e76 <round+0x82>
 8011e24:	4d15      	ldr	r5, [pc, #84]	; (8011e7c <round+0x88>)
 8011e26:	4125      	asrs	r5, r4
 8011e28:	ea01 0605 	and.w	r6, r1, r5
 8011e2c:	4332      	orrs	r2, r6
 8011e2e:	d00e      	beq.n	8011e4e <round+0x5a>
 8011e30:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8011e34:	fa42 f404 	asr.w	r4, r2, r4
 8011e38:	4423      	add	r3, r4
 8011e3a:	ea23 0305 	bic.w	r3, r3, r5
 8011e3e:	e7ef      	b.n	8011e20 <round+0x2c>
 8011e40:	2c33      	cmp	r4, #51	; 0x33
 8011e42:	dd07      	ble.n	8011e54 <round+0x60>
 8011e44:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8011e48:	d101      	bne.n	8011e4e <round+0x5a>
 8011e4a:	f7ee fa27 	bl	800029c <__adddf3>
 8011e4e:	ec41 0b10 	vmov	d0, r0, r1
 8011e52:	bd70      	pop	{r4, r5, r6, pc}
 8011e54:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8011e58:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8011e5c:	40f5      	lsrs	r5, r6
 8011e5e:	4228      	tst	r0, r5
 8011e60:	d0f5      	beq.n	8011e4e <round+0x5a>
 8011e62:	2101      	movs	r1, #1
 8011e64:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8011e68:	fa01 f404 	lsl.w	r4, r1, r4
 8011e6c:	1912      	adds	r2, r2, r4
 8011e6e:	bf28      	it	cs
 8011e70:	185b      	addcs	r3, r3, r1
 8011e72:	ea22 0205 	bic.w	r2, r2, r5
 8011e76:	4619      	mov	r1, r3
 8011e78:	4610      	mov	r0, r2
 8011e7a:	e7e8      	b.n	8011e4e <round+0x5a>
 8011e7c:	000fffff 	.word	0x000fffff

08011e80 <fmaxf>:
 8011e80:	b508      	push	{r3, lr}
 8011e82:	ed2d 8b02 	vpush	{d8}
 8011e86:	eeb0 8a40 	vmov.f32	s16, s0
 8011e8a:	eef0 8a60 	vmov.f32	s17, s1
 8011e8e:	f000 f82d 	bl	8011eec <__fpclassifyf>
 8011e92:	b148      	cbz	r0, 8011ea8 <fmaxf+0x28>
 8011e94:	eeb0 0a68 	vmov.f32	s0, s17
 8011e98:	f000 f828 	bl	8011eec <__fpclassifyf>
 8011e9c:	b130      	cbz	r0, 8011eac <fmaxf+0x2c>
 8011e9e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ea6:	dc01      	bgt.n	8011eac <fmaxf+0x2c>
 8011ea8:	eeb0 8a68 	vmov.f32	s16, s17
 8011eac:	eeb0 0a48 	vmov.f32	s0, s16
 8011eb0:	ecbd 8b02 	vpop	{d8}
 8011eb4:	bd08      	pop	{r3, pc}

08011eb6 <fminf>:
 8011eb6:	b508      	push	{r3, lr}
 8011eb8:	ed2d 8b02 	vpush	{d8}
 8011ebc:	eeb0 8a40 	vmov.f32	s16, s0
 8011ec0:	eef0 8a60 	vmov.f32	s17, s1
 8011ec4:	f000 f812 	bl	8011eec <__fpclassifyf>
 8011ec8:	b148      	cbz	r0, 8011ede <fminf+0x28>
 8011eca:	eeb0 0a68 	vmov.f32	s0, s17
 8011ece:	f000 f80d 	bl	8011eec <__fpclassifyf>
 8011ed2:	b130      	cbz	r0, 8011ee2 <fminf+0x2c>
 8011ed4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011edc:	d401      	bmi.n	8011ee2 <fminf+0x2c>
 8011ede:	eeb0 8a68 	vmov.f32	s16, s17
 8011ee2:	eeb0 0a48 	vmov.f32	s0, s16
 8011ee6:	ecbd 8b02 	vpop	{d8}
 8011eea:	bd08      	pop	{r3, pc}

08011eec <__fpclassifyf>:
 8011eec:	ee10 3a10 	vmov	r3, s0
 8011ef0:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8011ef4:	d00d      	beq.n	8011f12 <__fpclassifyf+0x26>
 8011ef6:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8011efa:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8011efe:	d30a      	bcc.n	8011f16 <__fpclassifyf+0x2a>
 8011f00:	4b07      	ldr	r3, [pc, #28]	; (8011f20 <__fpclassifyf+0x34>)
 8011f02:	1e42      	subs	r2, r0, #1
 8011f04:	429a      	cmp	r2, r3
 8011f06:	d908      	bls.n	8011f1a <__fpclassifyf+0x2e>
 8011f08:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8011f0c:	4258      	negs	r0, r3
 8011f0e:	4158      	adcs	r0, r3
 8011f10:	4770      	bx	lr
 8011f12:	2002      	movs	r0, #2
 8011f14:	4770      	bx	lr
 8011f16:	2004      	movs	r0, #4
 8011f18:	4770      	bx	lr
 8011f1a:	2003      	movs	r0, #3
 8011f1c:	4770      	bx	lr
 8011f1e:	bf00      	nop
 8011f20:	007ffffe 	.word	0x007ffffe

08011f24 <atan2>:
 8011f24:	f000 b82c 	b.w	8011f80 <__ieee754_atan2>

08011f28 <sqrt>:
 8011f28:	b538      	push	{r3, r4, r5, lr}
 8011f2a:	ed2d 8b02 	vpush	{d8}
 8011f2e:	ec55 4b10 	vmov	r4, r5, d0
 8011f32:	f000 f8ef 	bl	8012114 <__ieee754_sqrt>
 8011f36:	4622      	mov	r2, r4
 8011f38:	462b      	mov	r3, r5
 8011f3a:	4620      	mov	r0, r4
 8011f3c:	4629      	mov	r1, r5
 8011f3e:	eeb0 8a40 	vmov.f32	s16, s0
 8011f42:	eef0 8a60 	vmov.f32	s17, s1
 8011f46:	f7ee fdf9 	bl	8000b3c <__aeabi_dcmpun>
 8011f4a:	b990      	cbnz	r0, 8011f72 <sqrt+0x4a>
 8011f4c:	2200      	movs	r2, #0
 8011f4e:	2300      	movs	r3, #0
 8011f50:	4620      	mov	r0, r4
 8011f52:	4629      	mov	r1, r5
 8011f54:	f7ee fdca 	bl	8000aec <__aeabi_dcmplt>
 8011f58:	b158      	cbz	r0, 8011f72 <sqrt+0x4a>
 8011f5a:	f7fc ff55 	bl	800ee08 <__errno>
 8011f5e:	2321      	movs	r3, #33	; 0x21
 8011f60:	6003      	str	r3, [r0, #0]
 8011f62:	2200      	movs	r2, #0
 8011f64:	2300      	movs	r3, #0
 8011f66:	4610      	mov	r0, r2
 8011f68:	4619      	mov	r1, r3
 8011f6a:	f7ee fc77 	bl	800085c <__aeabi_ddiv>
 8011f6e:	ec41 0b18 	vmov	d8, r0, r1
 8011f72:	eeb0 0a48 	vmov.f32	s0, s16
 8011f76:	eef0 0a68 	vmov.f32	s1, s17
 8011f7a:	ecbd 8b02 	vpop	{d8}
 8011f7e:	bd38      	pop	{r3, r4, r5, pc}

08011f80 <__ieee754_atan2>:
 8011f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f84:	ec57 6b11 	vmov	r6, r7, d1
 8011f88:	4273      	negs	r3, r6
 8011f8a:	f8df e184 	ldr.w	lr, [pc, #388]	; 8012110 <__ieee754_atan2+0x190>
 8011f8e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8011f92:	4333      	orrs	r3, r6
 8011f94:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8011f98:	4573      	cmp	r3, lr
 8011f9a:	ec51 0b10 	vmov	r0, r1, d0
 8011f9e:	ee11 8a10 	vmov	r8, s2
 8011fa2:	d80a      	bhi.n	8011fba <__ieee754_atan2+0x3a>
 8011fa4:	4244      	negs	r4, r0
 8011fa6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011faa:	4304      	orrs	r4, r0
 8011fac:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8011fb0:	4574      	cmp	r4, lr
 8011fb2:	ee10 9a10 	vmov	r9, s0
 8011fb6:	468c      	mov	ip, r1
 8011fb8:	d907      	bls.n	8011fca <__ieee754_atan2+0x4a>
 8011fba:	4632      	mov	r2, r6
 8011fbc:	463b      	mov	r3, r7
 8011fbe:	f7ee f96d 	bl	800029c <__adddf3>
 8011fc2:	ec41 0b10 	vmov	d0, r0, r1
 8011fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fca:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8011fce:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011fd2:	4334      	orrs	r4, r6
 8011fd4:	d103      	bne.n	8011fde <__ieee754_atan2+0x5e>
 8011fd6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011fda:	f000 b94d 	b.w	8012278 <atan>
 8011fde:	17bc      	asrs	r4, r7, #30
 8011fe0:	f004 0402 	and.w	r4, r4, #2
 8011fe4:	ea53 0909 	orrs.w	r9, r3, r9
 8011fe8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8011fec:	d107      	bne.n	8011ffe <__ieee754_atan2+0x7e>
 8011fee:	2c02      	cmp	r4, #2
 8011ff0:	d060      	beq.n	80120b4 <__ieee754_atan2+0x134>
 8011ff2:	2c03      	cmp	r4, #3
 8011ff4:	d1e5      	bne.n	8011fc2 <__ieee754_atan2+0x42>
 8011ff6:	a142      	add	r1, pc, #264	; (adr r1, 8012100 <__ieee754_atan2+0x180>)
 8011ff8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ffc:	e7e1      	b.n	8011fc2 <__ieee754_atan2+0x42>
 8011ffe:	ea52 0808 	orrs.w	r8, r2, r8
 8012002:	d106      	bne.n	8012012 <__ieee754_atan2+0x92>
 8012004:	f1bc 0f00 	cmp.w	ip, #0
 8012008:	da5f      	bge.n	80120ca <__ieee754_atan2+0x14a>
 801200a:	a13f      	add	r1, pc, #252	; (adr r1, 8012108 <__ieee754_atan2+0x188>)
 801200c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012010:	e7d7      	b.n	8011fc2 <__ieee754_atan2+0x42>
 8012012:	4572      	cmp	r2, lr
 8012014:	d10f      	bne.n	8012036 <__ieee754_atan2+0xb6>
 8012016:	4293      	cmp	r3, r2
 8012018:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801201c:	d107      	bne.n	801202e <__ieee754_atan2+0xae>
 801201e:	2c02      	cmp	r4, #2
 8012020:	d84c      	bhi.n	80120bc <__ieee754_atan2+0x13c>
 8012022:	4b35      	ldr	r3, [pc, #212]	; (80120f8 <__ieee754_atan2+0x178>)
 8012024:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8012028:	e9d4 0100 	ldrd	r0, r1, [r4]
 801202c:	e7c9      	b.n	8011fc2 <__ieee754_atan2+0x42>
 801202e:	2c02      	cmp	r4, #2
 8012030:	d848      	bhi.n	80120c4 <__ieee754_atan2+0x144>
 8012032:	4b32      	ldr	r3, [pc, #200]	; (80120fc <__ieee754_atan2+0x17c>)
 8012034:	e7f6      	b.n	8012024 <__ieee754_atan2+0xa4>
 8012036:	4573      	cmp	r3, lr
 8012038:	d0e4      	beq.n	8012004 <__ieee754_atan2+0x84>
 801203a:	1a9b      	subs	r3, r3, r2
 801203c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8012040:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012044:	da1e      	bge.n	8012084 <__ieee754_atan2+0x104>
 8012046:	2f00      	cmp	r7, #0
 8012048:	da01      	bge.n	801204e <__ieee754_atan2+0xce>
 801204a:	323c      	adds	r2, #60	; 0x3c
 801204c:	db1e      	blt.n	801208c <__ieee754_atan2+0x10c>
 801204e:	4632      	mov	r2, r6
 8012050:	463b      	mov	r3, r7
 8012052:	f7ee fc03 	bl	800085c <__aeabi_ddiv>
 8012056:	ec41 0b10 	vmov	d0, r0, r1
 801205a:	f000 faad 	bl	80125b8 <fabs>
 801205e:	f000 f90b 	bl	8012278 <atan>
 8012062:	ec51 0b10 	vmov	r0, r1, d0
 8012066:	2c01      	cmp	r4, #1
 8012068:	d013      	beq.n	8012092 <__ieee754_atan2+0x112>
 801206a:	2c02      	cmp	r4, #2
 801206c:	d015      	beq.n	801209a <__ieee754_atan2+0x11a>
 801206e:	2c00      	cmp	r4, #0
 8012070:	d0a7      	beq.n	8011fc2 <__ieee754_atan2+0x42>
 8012072:	a319      	add	r3, pc, #100	; (adr r3, 80120d8 <__ieee754_atan2+0x158>)
 8012074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012078:	f7ee f90e 	bl	8000298 <__aeabi_dsub>
 801207c:	a318      	add	r3, pc, #96	; (adr r3, 80120e0 <__ieee754_atan2+0x160>)
 801207e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012082:	e014      	b.n	80120ae <__ieee754_atan2+0x12e>
 8012084:	a118      	add	r1, pc, #96	; (adr r1, 80120e8 <__ieee754_atan2+0x168>)
 8012086:	e9d1 0100 	ldrd	r0, r1, [r1]
 801208a:	e7ec      	b.n	8012066 <__ieee754_atan2+0xe6>
 801208c:	2000      	movs	r0, #0
 801208e:	2100      	movs	r1, #0
 8012090:	e7e9      	b.n	8012066 <__ieee754_atan2+0xe6>
 8012092:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012096:	4619      	mov	r1, r3
 8012098:	e793      	b.n	8011fc2 <__ieee754_atan2+0x42>
 801209a:	a30f      	add	r3, pc, #60	; (adr r3, 80120d8 <__ieee754_atan2+0x158>)
 801209c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120a0:	f7ee f8fa 	bl	8000298 <__aeabi_dsub>
 80120a4:	4602      	mov	r2, r0
 80120a6:	460b      	mov	r3, r1
 80120a8:	a10d      	add	r1, pc, #52	; (adr r1, 80120e0 <__ieee754_atan2+0x160>)
 80120aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120ae:	f7ee f8f3 	bl	8000298 <__aeabi_dsub>
 80120b2:	e786      	b.n	8011fc2 <__ieee754_atan2+0x42>
 80120b4:	a10a      	add	r1, pc, #40	; (adr r1, 80120e0 <__ieee754_atan2+0x160>)
 80120b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120ba:	e782      	b.n	8011fc2 <__ieee754_atan2+0x42>
 80120bc:	a10c      	add	r1, pc, #48	; (adr r1, 80120f0 <__ieee754_atan2+0x170>)
 80120be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120c2:	e77e      	b.n	8011fc2 <__ieee754_atan2+0x42>
 80120c4:	2000      	movs	r0, #0
 80120c6:	2100      	movs	r1, #0
 80120c8:	e77b      	b.n	8011fc2 <__ieee754_atan2+0x42>
 80120ca:	a107      	add	r1, pc, #28	; (adr r1, 80120e8 <__ieee754_atan2+0x168>)
 80120cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120d0:	e777      	b.n	8011fc2 <__ieee754_atan2+0x42>
 80120d2:	bf00      	nop
 80120d4:	f3af 8000 	nop.w
 80120d8:	33145c07 	.word	0x33145c07
 80120dc:	3ca1a626 	.word	0x3ca1a626
 80120e0:	54442d18 	.word	0x54442d18
 80120e4:	400921fb 	.word	0x400921fb
 80120e8:	54442d18 	.word	0x54442d18
 80120ec:	3ff921fb 	.word	0x3ff921fb
 80120f0:	54442d18 	.word	0x54442d18
 80120f4:	3fe921fb 	.word	0x3fe921fb
 80120f8:	08012c00 	.word	0x08012c00
 80120fc:	08012c18 	.word	0x08012c18
 8012100:	54442d18 	.word	0x54442d18
 8012104:	c00921fb 	.word	0xc00921fb
 8012108:	54442d18 	.word	0x54442d18
 801210c:	bff921fb 	.word	0xbff921fb
 8012110:	7ff00000 	.word	0x7ff00000

08012114 <__ieee754_sqrt>:
 8012114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012118:	ec55 4b10 	vmov	r4, r5, d0
 801211c:	4e55      	ldr	r6, [pc, #340]	; (8012274 <__ieee754_sqrt+0x160>)
 801211e:	43ae      	bics	r6, r5
 8012120:	ee10 0a10 	vmov	r0, s0
 8012124:	ee10 3a10 	vmov	r3, s0
 8012128:	462a      	mov	r2, r5
 801212a:	4629      	mov	r1, r5
 801212c:	d110      	bne.n	8012150 <__ieee754_sqrt+0x3c>
 801212e:	ee10 2a10 	vmov	r2, s0
 8012132:	462b      	mov	r3, r5
 8012134:	f7ee fa68 	bl	8000608 <__aeabi_dmul>
 8012138:	4602      	mov	r2, r0
 801213a:	460b      	mov	r3, r1
 801213c:	4620      	mov	r0, r4
 801213e:	4629      	mov	r1, r5
 8012140:	f7ee f8ac 	bl	800029c <__adddf3>
 8012144:	4604      	mov	r4, r0
 8012146:	460d      	mov	r5, r1
 8012148:	ec45 4b10 	vmov	d0, r4, r5
 801214c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012150:	2d00      	cmp	r5, #0
 8012152:	dc10      	bgt.n	8012176 <__ieee754_sqrt+0x62>
 8012154:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012158:	4330      	orrs	r0, r6
 801215a:	d0f5      	beq.n	8012148 <__ieee754_sqrt+0x34>
 801215c:	b15d      	cbz	r5, 8012176 <__ieee754_sqrt+0x62>
 801215e:	ee10 2a10 	vmov	r2, s0
 8012162:	462b      	mov	r3, r5
 8012164:	ee10 0a10 	vmov	r0, s0
 8012168:	f7ee f896 	bl	8000298 <__aeabi_dsub>
 801216c:	4602      	mov	r2, r0
 801216e:	460b      	mov	r3, r1
 8012170:	f7ee fb74 	bl	800085c <__aeabi_ddiv>
 8012174:	e7e6      	b.n	8012144 <__ieee754_sqrt+0x30>
 8012176:	1512      	asrs	r2, r2, #20
 8012178:	d074      	beq.n	8012264 <__ieee754_sqrt+0x150>
 801217a:	07d4      	lsls	r4, r2, #31
 801217c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8012180:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8012184:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8012188:	bf5e      	ittt	pl
 801218a:	0fda      	lsrpl	r2, r3, #31
 801218c:	005b      	lslpl	r3, r3, #1
 801218e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8012192:	2400      	movs	r4, #0
 8012194:	0fda      	lsrs	r2, r3, #31
 8012196:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801219a:	107f      	asrs	r7, r7, #1
 801219c:	005b      	lsls	r3, r3, #1
 801219e:	2516      	movs	r5, #22
 80121a0:	4620      	mov	r0, r4
 80121a2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80121a6:	1886      	adds	r6, r0, r2
 80121a8:	428e      	cmp	r6, r1
 80121aa:	bfde      	ittt	le
 80121ac:	1b89      	suble	r1, r1, r6
 80121ae:	18b0      	addle	r0, r6, r2
 80121b0:	18a4      	addle	r4, r4, r2
 80121b2:	0049      	lsls	r1, r1, #1
 80121b4:	3d01      	subs	r5, #1
 80121b6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80121ba:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80121be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80121c2:	d1f0      	bne.n	80121a6 <__ieee754_sqrt+0x92>
 80121c4:	462a      	mov	r2, r5
 80121c6:	f04f 0e20 	mov.w	lr, #32
 80121ca:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80121ce:	4281      	cmp	r1, r0
 80121d0:	eb06 0c05 	add.w	ip, r6, r5
 80121d4:	dc02      	bgt.n	80121dc <__ieee754_sqrt+0xc8>
 80121d6:	d113      	bne.n	8012200 <__ieee754_sqrt+0xec>
 80121d8:	459c      	cmp	ip, r3
 80121da:	d811      	bhi.n	8012200 <__ieee754_sqrt+0xec>
 80121dc:	f1bc 0f00 	cmp.w	ip, #0
 80121e0:	eb0c 0506 	add.w	r5, ip, r6
 80121e4:	da43      	bge.n	801226e <__ieee754_sqrt+0x15a>
 80121e6:	2d00      	cmp	r5, #0
 80121e8:	db41      	blt.n	801226e <__ieee754_sqrt+0x15a>
 80121ea:	f100 0801 	add.w	r8, r0, #1
 80121ee:	1a09      	subs	r1, r1, r0
 80121f0:	459c      	cmp	ip, r3
 80121f2:	bf88      	it	hi
 80121f4:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 80121f8:	eba3 030c 	sub.w	r3, r3, ip
 80121fc:	4432      	add	r2, r6
 80121fe:	4640      	mov	r0, r8
 8012200:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8012204:	f1be 0e01 	subs.w	lr, lr, #1
 8012208:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 801220c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012210:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012214:	d1db      	bne.n	80121ce <__ieee754_sqrt+0xba>
 8012216:	430b      	orrs	r3, r1
 8012218:	d006      	beq.n	8012228 <__ieee754_sqrt+0x114>
 801221a:	1c50      	adds	r0, r2, #1
 801221c:	bf13      	iteet	ne
 801221e:	3201      	addne	r2, #1
 8012220:	3401      	addeq	r4, #1
 8012222:	4672      	moveq	r2, lr
 8012224:	f022 0201 	bicne.w	r2, r2, #1
 8012228:	1063      	asrs	r3, r4, #1
 801222a:	0852      	lsrs	r2, r2, #1
 801222c:	07e1      	lsls	r1, r4, #31
 801222e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8012232:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8012236:	bf48      	it	mi
 8012238:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 801223c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8012240:	4614      	mov	r4, r2
 8012242:	e781      	b.n	8012148 <__ieee754_sqrt+0x34>
 8012244:	0ad9      	lsrs	r1, r3, #11
 8012246:	3815      	subs	r0, #21
 8012248:	055b      	lsls	r3, r3, #21
 801224a:	2900      	cmp	r1, #0
 801224c:	d0fa      	beq.n	8012244 <__ieee754_sqrt+0x130>
 801224e:	02cd      	lsls	r5, r1, #11
 8012250:	d50a      	bpl.n	8012268 <__ieee754_sqrt+0x154>
 8012252:	f1c2 0420 	rsb	r4, r2, #32
 8012256:	fa23 f404 	lsr.w	r4, r3, r4
 801225a:	1e55      	subs	r5, r2, #1
 801225c:	4093      	lsls	r3, r2
 801225e:	4321      	orrs	r1, r4
 8012260:	1b42      	subs	r2, r0, r5
 8012262:	e78a      	b.n	801217a <__ieee754_sqrt+0x66>
 8012264:	4610      	mov	r0, r2
 8012266:	e7f0      	b.n	801224a <__ieee754_sqrt+0x136>
 8012268:	0049      	lsls	r1, r1, #1
 801226a:	3201      	adds	r2, #1
 801226c:	e7ef      	b.n	801224e <__ieee754_sqrt+0x13a>
 801226e:	4680      	mov	r8, r0
 8012270:	e7bd      	b.n	80121ee <__ieee754_sqrt+0xda>
 8012272:	bf00      	nop
 8012274:	7ff00000 	.word	0x7ff00000

08012278 <atan>:
 8012278:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801227c:	ec55 4b10 	vmov	r4, r5, d0
 8012280:	4bc3      	ldr	r3, [pc, #780]	; (8012590 <atan+0x318>)
 8012282:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012286:	429e      	cmp	r6, r3
 8012288:	46ab      	mov	fp, r5
 801228a:	dd18      	ble.n	80122be <atan+0x46>
 801228c:	4bc1      	ldr	r3, [pc, #772]	; (8012594 <atan+0x31c>)
 801228e:	429e      	cmp	r6, r3
 8012290:	dc01      	bgt.n	8012296 <atan+0x1e>
 8012292:	d109      	bne.n	80122a8 <atan+0x30>
 8012294:	b144      	cbz	r4, 80122a8 <atan+0x30>
 8012296:	4622      	mov	r2, r4
 8012298:	462b      	mov	r3, r5
 801229a:	4620      	mov	r0, r4
 801229c:	4629      	mov	r1, r5
 801229e:	f7ed fffd 	bl	800029c <__adddf3>
 80122a2:	4604      	mov	r4, r0
 80122a4:	460d      	mov	r5, r1
 80122a6:	e006      	b.n	80122b6 <atan+0x3e>
 80122a8:	f1bb 0f00 	cmp.w	fp, #0
 80122ac:	f300 8131 	bgt.w	8012512 <atan+0x29a>
 80122b0:	a59b      	add	r5, pc, #620	; (adr r5, 8012520 <atan+0x2a8>)
 80122b2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80122b6:	ec45 4b10 	vmov	d0, r4, r5
 80122ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122be:	4bb6      	ldr	r3, [pc, #728]	; (8012598 <atan+0x320>)
 80122c0:	429e      	cmp	r6, r3
 80122c2:	dc14      	bgt.n	80122ee <atan+0x76>
 80122c4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80122c8:	429e      	cmp	r6, r3
 80122ca:	dc0d      	bgt.n	80122e8 <atan+0x70>
 80122cc:	a396      	add	r3, pc, #600	; (adr r3, 8012528 <atan+0x2b0>)
 80122ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122d2:	ee10 0a10 	vmov	r0, s0
 80122d6:	4629      	mov	r1, r5
 80122d8:	f7ed ffe0 	bl	800029c <__adddf3>
 80122dc:	4baf      	ldr	r3, [pc, #700]	; (801259c <atan+0x324>)
 80122de:	2200      	movs	r2, #0
 80122e0:	f7ee fc22 	bl	8000b28 <__aeabi_dcmpgt>
 80122e4:	2800      	cmp	r0, #0
 80122e6:	d1e6      	bne.n	80122b6 <atan+0x3e>
 80122e8:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80122ec:	e02b      	b.n	8012346 <atan+0xce>
 80122ee:	f000 f963 	bl	80125b8 <fabs>
 80122f2:	4bab      	ldr	r3, [pc, #684]	; (80125a0 <atan+0x328>)
 80122f4:	429e      	cmp	r6, r3
 80122f6:	ec55 4b10 	vmov	r4, r5, d0
 80122fa:	f300 80bf 	bgt.w	801247c <atan+0x204>
 80122fe:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8012302:	429e      	cmp	r6, r3
 8012304:	f300 80a0 	bgt.w	8012448 <atan+0x1d0>
 8012308:	ee10 2a10 	vmov	r2, s0
 801230c:	ee10 0a10 	vmov	r0, s0
 8012310:	462b      	mov	r3, r5
 8012312:	4629      	mov	r1, r5
 8012314:	f7ed ffc2 	bl	800029c <__adddf3>
 8012318:	4ba0      	ldr	r3, [pc, #640]	; (801259c <atan+0x324>)
 801231a:	2200      	movs	r2, #0
 801231c:	f7ed ffbc 	bl	8000298 <__aeabi_dsub>
 8012320:	2200      	movs	r2, #0
 8012322:	4606      	mov	r6, r0
 8012324:	460f      	mov	r7, r1
 8012326:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801232a:	4620      	mov	r0, r4
 801232c:	4629      	mov	r1, r5
 801232e:	f7ed ffb5 	bl	800029c <__adddf3>
 8012332:	4602      	mov	r2, r0
 8012334:	460b      	mov	r3, r1
 8012336:	4630      	mov	r0, r6
 8012338:	4639      	mov	r1, r7
 801233a:	f7ee fa8f 	bl	800085c <__aeabi_ddiv>
 801233e:	f04f 0a00 	mov.w	sl, #0
 8012342:	4604      	mov	r4, r0
 8012344:	460d      	mov	r5, r1
 8012346:	4622      	mov	r2, r4
 8012348:	462b      	mov	r3, r5
 801234a:	4620      	mov	r0, r4
 801234c:	4629      	mov	r1, r5
 801234e:	f7ee f95b 	bl	8000608 <__aeabi_dmul>
 8012352:	4602      	mov	r2, r0
 8012354:	460b      	mov	r3, r1
 8012356:	4680      	mov	r8, r0
 8012358:	4689      	mov	r9, r1
 801235a:	f7ee f955 	bl	8000608 <__aeabi_dmul>
 801235e:	a374      	add	r3, pc, #464	; (adr r3, 8012530 <atan+0x2b8>)
 8012360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012364:	4606      	mov	r6, r0
 8012366:	460f      	mov	r7, r1
 8012368:	f7ee f94e 	bl	8000608 <__aeabi_dmul>
 801236c:	a372      	add	r3, pc, #456	; (adr r3, 8012538 <atan+0x2c0>)
 801236e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012372:	f7ed ff93 	bl	800029c <__adddf3>
 8012376:	4632      	mov	r2, r6
 8012378:	463b      	mov	r3, r7
 801237a:	f7ee f945 	bl	8000608 <__aeabi_dmul>
 801237e:	a370      	add	r3, pc, #448	; (adr r3, 8012540 <atan+0x2c8>)
 8012380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012384:	f7ed ff8a 	bl	800029c <__adddf3>
 8012388:	4632      	mov	r2, r6
 801238a:	463b      	mov	r3, r7
 801238c:	f7ee f93c 	bl	8000608 <__aeabi_dmul>
 8012390:	a36d      	add	r3, pc, #436	; (adr r3, 8012548 <atan+0x2d0>)
 8012392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012396:	f7ed ff81 	bl	800029c <__adddf3>
 801239a:	4632      	mov	r2, r6
 801239c:	463b      	mov	r3, r7
 801239e:	f7ee f933 	bl	8000608 <__aeabi_dmul>
 80123a2:	a36b      	add	r3, pc, #428	; (adr r3, 8012550 <atan+0x2d8>)
 80123a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123a8:	f7ed ff78 	bl	800029c <__adddf3>
 80123ac:	4632      	mov	r2, r6
 80123ae:	463b      	mov	r3, r7
 80123b0:	f7ee f92a 	bl	8000608 <__aeabi_dmul>
 80123b4:	a368      	add	r3, pc, #416	; (adr r3, 8012558 <atan+0x2e0>)
 80123b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123ba:	f7ed ff6f 	bl	800029c <__adddf3>
 80123be:	4642      	mov	r2, r8
 80123c0:	464b      	mov	r3, r9
 80123c2:	f7ee f921 	bl	8000608 <__aeabi_dmul>
 80123c6:	a366      	add	r3, pc, #408	; (adr r3, 8012560 <atan+0x2e8>)
 80123c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123cc:	4680      	mov	r8, r0
 80123ce:	4689      	mov	r9, r1
 80123d0:	4630      	mov	r0, r6
 80123d2:	4639      	mov	r1, r7
 80123d4:	f7ee f918 	bl	8000608 <__aeabi_dmul>
 80123d8:	a363      	add	r3, pc, #396	; (adr r3, 8012568 <atan+0x2f0>)
 80123da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123de:	f7ed ff5b 	bl	8000298 <__aeabi_dsub>
 80123e2:	4632      	mov	r2, r6
 80123e4:	463b      	mov	r3, r7
 80123e6:	f7ee f90f 	bl	8000608 <__aeabi_dmul>
 80123ea:	a361      	add	r3, pc, #388	; (adr r3, 8012570 <atan+0x2f8>)
 80123ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123f0:	f7ed ff52 	bl	8000298 <__aeabi_dsub>
 80123f4:	4632      	mov	r2, r6
 80123f6:	463b      	mov	r3, r7
 80123f8:	f7ee f906 	bl	8000608 <__aeabi_dmul>
 80123fc:	a35e      	add	r3, pc, #376	; (adr r3, 8012578 <atan+0x300>)
 80123fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012402:	f7ed ff49 	bl	8000298 <__aeabi_dsub>
 8012406:	4632      	mov	r2, r6
 8012408:	463b      	mov	r3, r7
 801240a:	f7ee f8fd 	bl	8000608 <__aeabi_dmul>
 801240e:	a35c      	add	r3, pc, #368	; (adr r3, 8012580 <atan+0x308>)
 8012410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012414:	f7ed ff40 	bl	8000298 <__aeabi_dsub>
 8012418:	4632      	mov	r2, r6
 801241a:	463b      	mov	r3, r7
 801241c:	f7ee f8f4 	bl	8000608 <__aeabi_dmul>
 8012420:	4602      	mov	r2, r0
 8012422:	460b      	mov	r3, r1
 8012424:	4640      	mov	r0, r8
 8012426:	4649      	mov	r1, r9
 8012428:	f7ed ff38 	bl	800029c <__adddf3>
 801242c:	4622      	mov	r2, r4
 801242e:	462b      	mov	r3, r5
 8012430:	f7ee f8ea 	bl	8000608 <__aeabi_dmul>
 8012434:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8012438:	4602      	mov	r2, r0
 801243a:	460b      	mov	r3, r1
 801243c:	d14b      	bne.n	80124d6 <atan+0x25e>
 801243e:	4620      	mov	r0, r4
 8012440:	4629      	mov	r1, r5
 8012442:	f7ed ff29 	bl	8000298 <__aeabi_dsub>
 8012446:	e72c      	b.n	80122a2 <atan+0x2a>
 8012448:	ee10 0a10 	vmov	r0, s0
 801244c:	4b53      	ldr	r3, [pc, #332]	; (801259c <atan+0x324>)
 801244e:	2200      	movs	r2, #0
 8012450:	4629      	mov	r1, r5
 8012452:	f7ed ff21 	bl	8000298 <__aeabi_dsub>
 8012456:	4b51      	ldr	r3, [pc, #324]	; (801259c <atan+0x324>)
 8012458:	4606      	mov	r6, r0
 801245a:	460f      	mov	r7, r1
 801245c:	2200      	movs	r2, #0
 801245e:	4620      	mov	r0, r4
 8012460:	4629      	mov	r1, r5
 8012462:	f7ed ff1b 	bl	800029c <__adddf3>
 8012466:	4602      	mov	r2, r0
 8012468:	460b      	mov	r3, r1
 801246a:	4630      	mov	r0, r6
 801246c:	4639      	mov	r1, r7
 801246e:	f7ee f9f5 	bl	800085c <__aeabi_ddiv>
 8012472:	f04f 0a01 	mov.w	sl, #1
 8012476:	4604      	mov	r4, r0
 8012478:	460d      	mov	r5, r1
 801247a:	e764      	b.n	8012346 <atan+0xce>
 801247c:	4b49      	ldr	r3, [pc, #292]	; (80125a4 <atan+0x32c>)
 801247e:	429e      	cmp	r6, r3
 8012480:	da1d      	bge.n	80124be <atan+0x246>
 8012482:	ee10 0a10 	vmov	r0, s0
 8012486:	4b48      	ldr	r3, [pc, #288]	; (80125a8 <atan+0x330>)
 8012488:	2200      	movs	r2, #0
 801248a:	4629      	mov	r1, r5
 801248c:	f7ed ff04 	bl	8000298 <__aeabi_dsub>
 8012490:	4b45      	ldr	r3, [pc, #276]	; (80125a8 <atan+0x330>)
 8012492:	4606      	mov	r6, r0
 8012494:	460f      	mov	r7, r1
 8012496:	2200      	movs	r2, #0
 8012498:	4620      	mov	r0, r4
 801249a:	4629      	mov	r1, r5
 801249c:	f7ee f8b4 	bl	8000608 <__aeabi_dmul>
 80124a0:	4b3e      	ldr	r3, [pc, #248]	; (801259c <atan+0x324>)
 80124a2:	2200      	movs	r2, #0
 80124a4:	f7ed fefa 	bl	800029c <__adddf3>
 80124a8:	4602      	mov	r2, r0
 80124aa:	460b      	mov	r3, r1
 80124ac:	4630      	mov	r0, r6
 80124ae:	4639      	mov	r1, r7
 80124b0:	f7ee f9d4 	bl	800085c <__aeabi_ddiv>
 80124b4:	f04f 0a02 	mov.w	sl, #2
 80124b8:	4604      	mov	r4, r0
 80124ba:	460d      	mov	r5, r1
 80124bc:	e743      	b.n	8012346 <atan+0xce>
 80124be:	462b      	mov	r3, r5
 80124c0:	ee10 2a10 	vmov	r2, s0
 80124c4:	4939      	ldr	r1, [pc, #228]	; (80125ac <atan+0x334>)
 80124c6:	2000      	movs	r0, #0
 80124c8:	f7ee f9c8 	bl	800085c <__aeabi_ddiv>
 80124cc:	f04f 0a03 	mov.w	sl, #3
 80124d0:	4604      	mov	r4, r0
 80124d2:	460d      	mov	r5, r1
 80124d4:	e737      	b.n	8012346 <atan+0xce>
 80124d6:	4b36      	ldr	r3, [pc, #216]	; (80125b0 <atan+0x338>)
 80124d8:	4e36      	ldr	r6, [pc, #216]	; (80125b4 <atan+0x33c>)
 80124da:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80124de:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80124e2:	e9da 2300 	ldrd	r2, r3, [sl]
 80124e6:	f7ed fed7 	bl	8000298 <__aeabi_dsub>
 80124ea:	4622      	mov	r2, r4
 80124ec:	462b      	mov	r3, r5
 80124ee:	f7ed fed3 	bl	8000298 <__aeabi_dsub>
 80124f2:	4602      	mov	r2, r0
 80124f4:	460b      	mov	r3, r1
 80124f6:	e9d6 0100 	ldrd	r0, r1, [r6]
 80124fa:	f7ed fecd 	bl	8000298 <__aeabi_dsub>
 80124fe:	f1bb 0f00 	cmp.w	fp, #0
 8012502:	4604      	mov	r4, r0
 8012504:	460d      	mov	r5, r1
 8012506:	f6bf aed6 	bge.w	80122b6 <atan+0x3e>
 801250a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801250e:	461d      	mov	r5, r3
 8012510:	e6d1      	b.n	80122b6 <atan+0x3e>
 8012512:	a51d      	add	r5, pc, #116	; (adr r5, 8012588 <atan+0x310>)
 8012514:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012518:	e6cd      	b.n	80122b6 <atan+0x3e>
 801251a:	bf00      	nop
 801251c:	f3af 8000 	nop.w
 8012520:	54442d18 	.word	0x54442d18
 8012524:	bff921fb 	.word	0xbff921fb
 8012528:	8800759c 	.word	0x8800759c
 801252c:	7e37e43c 	.word	0x7e37e43c
 8012530:	e322da11 	.word	0xe322da11
 8012534:	3f90ad3a 	.word	0x3f90ad3a
 8012538:	24760deb 	.word	0x24760deb
 801253c:	3fa97b4b 	.word	0x3fa97b4b
 8012540:	a0d03d51 	.word	0xa0d03d51
 8012544:	3fb10d66 	.word	0x3fb10d66
 8012548:	c54c206e 	.word	0xc54c206e
 801254c:	3fb745cd 	.word	0x3fb745cd
 8012550:	920083ff 	.word	0x920083ff
 8012554:	3fc24924 	.word	0x3fc24924
 8012558:	5555550d 	.word	0x5555550d
 801255c:	3fd55555 	.word	0x3fd55555
 8012560:	2c6a6c2f 	.word	0x2c6a6c2f
 8012564:	bfa2b444 	.word	0xbfa2b444
 8012568:	52defd9a 	.word	0x52defd9a
 801256c:	3fadde2d 	.word	0x3fadde2d
 8012570:	af749a6d 	.word	0xaf749a6d
 8012574:	3fb3b0f2 	.word	0x3fb3b0f2
 8012578:	fe231671 	.word	0xfe231671
 801257c:	3fbc71c6 	.word	0x3fbc71c6
 8012580:	9998ebc4 	.word	0x9998ebc4
 8012584:	3fc99999 	.word	0x3fc99999
 8012588:	54442d18 	.word	0x54442d18
 801258c:	3ff921fb 	.word	0x3ff921fb
 8012590:	440fffff 	.word	0x440fffff
 8012594:	7ff00000 	.word	0x7ff00000
 8012598:	3fdbffff 	.word	0x3fdbffff
 801259c:	3ff00000 	.word	0x3ff00000
 80125a0:	3ff2ffff 	.word	0x3ff2ffff
 80125a4:	40038000 	.word	0x40038000
 80125a8:	3ff80000 	.word	0x3ff80000
 80125ac:	bff00000 	.word	0xbff00000
 80125b0:	08012c50 	.word	0x08012c50
 80125b4:	08012c30 	.word	0x08012c30

080125b8 <fabs>:
 80125b8:	ec51 0b10 	vmov	r0, r1, d0
 80125bc:	ee10 2a10 	vmov	r2, s0
 80125c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80125c4:	ec43 2b10 	vmov	d0, r2, r3
 80125c8:	4770      	bx	lr
	...

080125cc <_init>:
 80125cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125ce:	bf00      	nop
 80125d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80125d2:	bc08      	pop	{r3}
 80125d4:	469e      	mov	lr, r3
 80125d6:	4770      	bx	lr

080125d8 <_fini>:
 80125d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125da:	bf00      	nop
 80125dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80125de:	bc08      	pop	{r3}
 80125e0:	469e      	mov	lr, r3
 80125e2:	4770      	bx	lr
