<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724853895 {padding: 0px;}
div.rbtoc1759724853895 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724853895 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724853895'>
<ul class='toc-indentation'>
<li><a href='#Ordering-Overview'>Overview</a></li>
<li><a href='#Ordering-StimulusDescriptions'>Stimulus Descriptions</a></li>
<li><a href='#Ordering-FunctionalChecksandCoverage'>Functional Checks and Coverage</a>
<ul class='toc-indentation'>
<li><a href='#Ordering-SMICMDreq.Order'>SMI CMDreq.Order</a>
<ul class='toc-indentation'>
<li><a href='#Ordering-pcieOrderMode'>pcieOrderMode</a></li>
<li><a href='#Ordering-strictReqMode'>strictReqMode</a></li>
</ul>
</li>
<li><a href='#Ordering-AddressHazardChecksonSMICMDreq'>Address Hazard Checks on SMI CMDreq</a></li>
<li><a href='#Ordering-AXIDOrderingChecksonSMICMDreq'>AXID Ordering Checks on SMI CMDreq</a>
<ul class='toc-indentation'>
<li><a href='#Ordering-pcieOrderMode.1'>pcieOrderMode</a></li>
<li><a href='#Ordering-strictReqMode.1'>strictReqMode</a></li>
</ul>
</li>
<li><a href='#Ordering-ResponseOrderingChecks'>Response Ordering Checks</a></li>
</ul>
</li>
<li><a href='#Ordering-DirectedTestcase'>Directed Testcase</a></li>
<li><a href='#Ordering-Configs/RandomTestcase'>Configs/Random Testcase</a></li>
</ul>
</div><p /><h1 id="Ordering-Overview">Overview</h1><p>Spec reference: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160456/Arch+Ncore+3.4+Docs" data-linked-resource-id="16160456" data-linked-resource-version="110" data-linked-resource-type="page">Arch Ncore 3.4 Docs</a> </p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/ConcertoCProtocolArch_NoCB_96_clean%20copy.pdf?version=1&amp;modificationDate=1682538475691&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_NoCB_96_clean copy.pdf</a></p><p><a class="external-link" data-card-appearance="inline" href="https://developer.arm.com/documentation/ihi0022/hc/?lang=en" rel="nofollow">https://developer.arm.com/documentation/ihi0022/hc/?lang=en</a> AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Reference: $WORK_TOP/cpr/csr/ioaiu.csr.cpr (branch:Ncore3.4/develop)</p><p><strong>GPRAR.ReadID/WriteID/Policy</strong></p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="680" src="https://arterisip.atlassian.net/wiki/download/attachments/68943892/image-20230105-202237.png?api=v2"></span><h1 id="Ordering-StimulusDescriptions">Stimulus Descriptions </h1><div class="table-wrap"><table data-layout="full-width" data-local-id="5b82fc1a-bf69-4330-acfe-643cf79fda03" class="confluenceTable"><colgroup><col style="width: 230.0px;"/><col style="width: 151.0px;"/><col style="width: 213.0px;"/><col style="width: 178.0px;"/><col style="width: 356.0px;"/><col style="width: 192.0px;"/><col style="width: 78.0px;"/><col style="width: 114.0px;"/><col style="width: 99.0px;"/><col style="width: 179.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>XAIUTCR.TransOrderModeRd</p></td><td class="confluenceTd"><p>This setting controls transaction ordering based on AXI ID</p></td><td class="confluenceTd"><p>ACE: strictReqMode:100%</p><p>nonACE: </p><p>strictReqMode:10% pcieOrderMode:90%</p></td><td class="confluenceTd"><p>Reviewed with Khaleel. Need to be added to spec</p><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12015" rel="nofollow">CONC-12015</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.transOrderMode_ACE</p><p>#Stimulus.IOAIU.transOrderMode_nonACE</p></td><td class="confluenceTd"><p>base_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>XAIUTCR.TransOrderModeWr</p></td><td class="confluenceTd"><p>This setting controls transaction ordering based on AXI ID</p></td><td class="confluenceTd"><p>ACE: strictReqMode:100%</p><p>nonACE: </p><p>strictReqMode:10% pcieOrderMode:90%</p></td><td class="confluenceTd"><p>Reviewed with Khaleel. Need to be added to spec</p><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12015" rel="nofollow">CONC-12015</a> </p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.transOrderMode_ACE</p><p>#Stimulus.IOAIU.transOrderMode_nonACE</p></td><td class="confluenceTd"><p>base_test.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ordering-FunctionalChecksandCoverage">Functional Checks and Coverage</h1><h2 id="Ordering-SMICMDreq.Order">SMI CMDreq.Order</h2><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="680" src="https://arterisip.atlassian.net/wiki/download/attachments/68943892/image-20230106-042136.png?api=v2"></span><h3 id="Ordering-pcieOrderMode">pcieOrderMode</h3><div class="table-wrap"><table data-layout="full-width" data-local-id="2c83dd34-a3aa-4801-a1fc-67ceefc3dd93" class="confluenceTable"><colgroup><col style="width: 91.14px;"/><col style="width: 83.14px;"/><col style="width: 73.14px;"/><col style="width: 86.14px;"/><col style="width: 79.14px;"/><col style="width: 48.14px;"/><col style="width: 270.14px;"/><col style="width: 142.0px;"/><col style="width: 124.0px;"/><col style="width: 103.0px;"/></colgroup><tbody><tr><th colspan="10" class="confluenceTh"><p style="text-align: center;"><strong>transOrderMode = pcieOrderMode</strong></p><p style="text-align: center;"><strong>Hash-Tag: #Check.IOAIU.CMDReq.OR_pcieOrderMode</strong></p></th></tr><tr><th class="confluenceTh"><p><strong>SMICMDReq.Target_Type</strong></p></th><th class="confluenceTh"><p><strong>SMICMDReq.Txn_Type</strong></p></th><th class="confluenceTh"><p><strong>Txn.Memory_Attribute (AXCACHE)</strong></p></th><th class="confluenceTh"><p><strong>GPRA.Policy</strong></p></th><th class="confluenceTh"><p><strong>GPRA.ReadID/WriteID</strong></p></th><th class="confluenceTh"><p><strong>OR Value</strong></p></th><th class="confluenceTh"><p><strong>Reference Document</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>DCE/DMI/DVE</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>don't care</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/ConcertoCProtocolArch_NoCB_96_clean%20copy.pdf?version=1&amp;modificationDate=1682538475691&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_NoCB_96_clean copy.pdf</a></p><p>4.5.3.3.4.3 OR[] settings for CMD Requests</p><p>CMD request going to DCE will have OR[] bits set as ‘b00. This is a DCE assumes normal cacheable and bufferable memory.</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>page 17: Transaction Issue</p><p>Target agents with memory semantics (DCE/DMI) will ignore the OR[1:0] setting</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="14" class="confluenceTd"><p>DII</p></td><td rowspan="6" class="confluenceTd"><p>Read(RdNC, RdNITC, RdNITCCI, RdNITCMI</p></td><td class="confluenceTd"><p>Device/Non-Modifiable Transactions (axcache[3:1]='b000)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>'b11</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>Table 9: Device Transactions (AxCACHE[3:0] = 4b000x)</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="5" class="confluenceTd"><p>Normal/Modifiable Transactions(axcache[1]=1)</p></td><td class="confluenceTd"><p>'b00 (reset/reserved value)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>'b11</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>Table 10: Memory Read Transactions (AxCACHE[3:0] = 4bxx1x)</p><p>Table 7: GPRAR Format</p><p>Policy='b00: Reserved, shall be treated as Endpoint/Request Order</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>'b01(write-ordered)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>'b00</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>'b10(relaxed-order)</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>'b10</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>Table 10: Memory Read Transactions (AxCACHE[3:0] = 4bxx1x)</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>'b00</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>Table 10: Memory Read Transactions (AxCACHE[3:0] = 4bxx1x)</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>'b11(Endpoint/Request-Order)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>'b11</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>Table 10: Memory Read Transactions (AxCACHE[3:0] = 4bxx1x)</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>All other Reads unless in above list</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>'b00</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/ConcertoCProtocolArch_NoCB_96_clean%20copy.pdf?version=1&amp;modificationDate=1682538475691&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_NoCB_96_clean copy.pdf</a></p><p>4.5.3.3.4.3 OR[] settings for CMD Requests<br/>OR[] field is set to non-zero value only for the following CMD requests:</p><ul><li><p>RdNC</p></li><li><p>RdNITC, RdNITCCI, RdNITCMI,</p></li><li><p>WrNCPtl, WrNCFull,</p></li><li><p>WrUnqPtl, WrUnqFull,</p></li><li><p>WrStshPtl, WrStshFull,</p></li><li><p>RdAtm, WrAtm, CompAtm, and SwapAtm.</p></li></ul></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="6" class="confluenceTd"><p>Write (</p><p>WrNCPtl, WrNCFull, WrUnqPtl, WrUnqFull,</p><p>WrStshPtl, WrStshFull,</p><p>RdAtm, WrAtm, CompAtm, and SwapAtm)</p></td><td class="confluenceTd"><p>Device/Non-Modifiable Transactions (axcache[3:1]='b000)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>'b11</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>Table 11: Memory Write Transactions (AxCACHE[3:0] = 4bxx1x)</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Normal/Modifiable Transactions(axcache[1]=1)</p></td><td class="confluenceTd"><p>'b00 (reset/reserved value)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>'b11</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>Table 11: Memory Write Transactions (AxCACHE[3:0] = 4bxx1x)</p><p>Table 7: GPRAR Format</p><p>Policy='b00: Reserved, shall be treated as Endpoint/Request Order</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>'b01(write-ordered)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>'b00</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>'b10(relaxed-order)</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>'b10</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>Table 11: Memory Write Transactions (AxCACHE[3:0] = 4bxx1x)</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>'b00</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>Table 11: Memory Write Transactions (AxCACHE[3:0] = 4bxx1x)</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>'b11(Endpoint/Request-Order)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>'b11</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>Table 11: Memory Write Transactions (AxCACHE[3:0] = 4bxx1x)</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>All other Writes unless in above list</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>'b00</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/ConcertoCProtocolArch_NoCB_96_clean%20copy.pdf?version=1&amp;modificationDate=1682538475691&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ConcertoCProtocolArch_NoCB_96_clean copy.pdf</a></p><p>4.5.3.3.4.3 OR[] settings for CMD Requests<br/>OR[] field is set to non-zero value only for the following CMD requests:</p><ul><li><p>RdNC</p></li><li><p>RdNITC, RdNITCCI, RdNITCMI,</p></li><li><p>WrNCPtl, WrNCFull,</p></li><li><p>WrUnqPtl, WrUnqFull,</p></li><li><p>WrStshPtl, WrStshFull,</p></li><li><p>RdAtm, WrAtm, CompAtm, and SwapAtm.</p></li></ul></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h3 id="Ordering-strictReqMode">strictReqMode</h3><div class="table-wrap"><table data-layout="full-width" data-local-id="957d5f8a-270d-4f1b-b451-7085628fec27" class="confluenceTable"><colgroup><col style="width: 113.33px;"/><col style="width: 113.33px;"/><col style="width: 125.66px;"/><col style="width: 79.0px;"/><col style="width: 195.33px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f4f5f7" colspan="10" class="confluenceTh"><p style="text-align: center;"><strong>transOrderMode = strictReqOrderMode</strong></p><p style="text-align: center;"><strong>Hash-Tag: #Check.IOAIU.CMDReq.OR_strictReqMode</strong></p><p style="text-align: center;"><strong>[GPRA.Policy/ReadID/WriteID is don't care]</strong></p></th></tr><tr><td data-highlight-colour="#f4f5f7" colspan="4" class="confluenceTd"><p style="text-align: center;"><strong>Scenario</strong></p></td><td data-highlight-colour="#f4f5f7" rowspan="2" class="confluenceTd"><p><strong>Reference Document</strong></p></td><td data-highlight-colour="#f4f5f7" rowspan="2" class="confluenceTd"><p><strong>TB Location</strong></p></td><td data-highlight-colour="#f4f5f7" rowspan="2" class="confluenceTd"><p><strong>Priority</strong></p></td><td data-highlight-colour="#f4f5f7" rowspan="2" class="confluenceTd"><p><strong>Implemented</strong></p></td><td data-highlight-colour="#f4f5f7" rowspan="2" class="confluenceTd"><p><strong>Status </strong></p></td><td data-highlight-colour="#f4f5f7" rowspan="2" class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>SMICMDReq.Target_Type</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>SMICMDReq.Txn_Type</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Txn.Memory_Attribute (AXCACHE)</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>OR Value</strong></p></td></tr><tr><td class="confluenceTd"><p>DCE/DMI/DVE</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>don't care</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/PCIe%20Interoperability%20and%20Optimization%20Proposal%20for%20Ncore%203_03062023.pdf?version=1&amp;modificationDate=1678128183999&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PCIe Interoperability and Optimization Proposal for Ncore 3_03062023.pdf</a></p><p>page 17: Transaction Issue</p><p>Target agents with memory semantics (DCE/DMI) will ignore the OR[1:0] setting</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="5" class="confluenceTd"><p>DII</p></td><td class="confluenceTd"><p>CMOs (CLNSHRD, CLNINVL, MKINVL, CLNSHRDPERSIST)</p></td><td class="confluenceTd"><p>x (any value)</p></td><td class="confluenceTd"><p>'b00</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>Table 12: Strict Mode OR Bit Controls</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>Read</p></td><td class="confluenceTd"><p>Device/Non-Modifiable Transactions (axcache[1]=0)</p></td><td class="confluenceTd"><p>'b11</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>Table 12: Strict Mode OR Bit Controls</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Normal/Modifiable Transactions(axcache[1]=1)</p></td><td class="confluenceTd"><p>'b10</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>Table 12: Strict Mode OR Bit Controls</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>Device/Non-Modifiable Transactions (axcache[3:1]='b000)</p></td><td class="confluenceTd"><p>'b11</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>Table 12: Strict Mode OR Bit Controls</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Normal/Modifiable Transactions(axcache[1]=1)</p></td><td class="confluenceTd"><p>'b10</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>Table 12: Strict Mode OR Bit Controls</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ordering-AddressHazardChecksonSMICMDreq">Address Hazard Checks on SMI CMDreq</h2><p> </p><div class="table-wrap"><table data-layout="full-width" data-local-id="2795ec3b-9841-4152-bcf2-d152702aafc0" class="confluenceTable"><colgroup><col style="width: 113.33px;"/><col style="width: 113.33px;"/><col style="width: 113.33px;"/><col style="width: 85.0px;"/><col style="width: 168.33px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/><col style="width: 113.33px;"/><col style="width: 113.33px;"/></colgroup><tbody><tr><th colspan="9" class="confluenceTh"><p style="text-align: center;"><strong>transOrderMode = pcieOrderMode/strictReqOrderMode</strong></p></th></tr><tr><th colspan="3" class="confluenceTh"><p style="text-align: center;"><strong>Scenario</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>TB Location</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Implemented </strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Status</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><th class="confluenceTh"><p><strong>Current SMICMDReq txn_type</strong></p></th><th class="confluenceTh"><p><strong>Outstanding txn_type</strong></p><p><strong>SMICMDReqSent &amp;&amp; addr_match</strong></p></th><th class="confluenceTh"><p><strong>Qualifying Event of the Outstanding txn</strong></p><p><strong>if (condition==true) pass else fail</strong></p></th></tr><tr><td class="confluenceTd"><p>Read</p></td><td class="confluenceTd"><p>Update</p></td><td class="confluenceTd"><p>none, hence always pass</p></td><td rowspan="16" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>7.1.2.5 Address Ordering</p><p /><p /></td><td rowspan="16" class="confluenceTd"><p style="text-align: center;">#Check.IOAIU.AddressOrdering</p></td><td rowspan="16" class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td rowspan="16" class="confluenceTd"><p>Done</p></td><td rowspan="16" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>if (proxyCache) SMISTRReqRecd</p><p>else pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Read</p></td><td class="confluenceTd"><p>if (proxyCache) SMISTRReqRecd &amp;&amp; SMIDTRReqRecd</p><p>else pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CacheEvict</p></td><td class="confluenceTd"><p>SMISTRReqRecd (applicable for only proxyCache) / wait for UPDrsp</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>Update</p></td><td class="confluenceTd"><p>none, hence always pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>if (proxyCache) SMISTRReqRecd</p><p>else pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Read</p></td><td class="confluenceTd"><p>if (proxyCache) SMISTRReqRecd &amp;&amp; SMIDTRReqRecd</p><p>else pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CacheEvict</p></td><td class="confluenceTd"><p><del>SMISTRReqRecd (applicable for only proxyCache)     UPDrsp</del></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Update</p></td><td class="confluenceTd"><p>Update</p></td><td class="confluenceTd"><p>not possible (add a check to assert that)</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>none, hence always pass, since updates always need to make forward progress</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Read</p></td><td class="confluenceTd"><p>none, hence always pass, since updates always need to make forward progress</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CacheEvict</p></td><td class="confluenceTd"><p>n/a since updates are in ACE and CacheEvict is in AXI4</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CacheEvict (proxyCache)</p></td><td class="confluenceTd"><p>Update</p></td><td class="confluenceTd"><p>n/a since updates are in ACE and CacheEvict is in AXI4</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>not possible (add a check to assert that)</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Read</p></td><td class="confluenceTd"><p>not possible (add a check to assert that)</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CacheEvict</p></td><td class="confluenceTd"><p>not possible (add a check to assert that)</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ordering-AXIDOrderingChecksonSMICMDreq">AXID Ordering Checks on SMI CMDreq</h2><h3 id="Ordering-pcieOrderMode.1">pcieOrderMode</h3><div class="table-wrap"><table data-layout="full-width" data-local-id="71af6d16-fe0a-4ae0-a607-912715c511bb" class="confluenceTable"><colgroup><col style="width: 97.14px;"/><col style="width: 97.14px;"/><col style="width: 97.14px;"/><col style="width: 97.14px;"/><col style="width: 97.14px;"/><col style="width: 165.14px;"/><col style="width: 138.0px;"/><col style="width: 95.0px;"/><col style="width: 119.0px;"/><col style="width: 97.14px;"/></colgroup><tbody><tr><th colspan="10" class="confluenceTh"><p><strong>transOrderMode = pcieOrderMode</strong></p></th></tr><tr><th colspan="4" class="confluenceTh"><p style="text-align: center;"><strong>Scenario</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>TB Location</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Implemented </strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Status</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><th class="confluenceTh"><p><strong>Current SMICMDReq txn_type</strong></p></th><th class="confluenceTh"><p><strong>Outstanding txn_type</strong></p><p><strong>SMICMDReqSent &amp;&amp; axid_match</strong></p></th><th class="confluenceTh"><p><strong>GPRAR</strong></p><p><strong>Is policy don't care?</strong></p></th><th class="confluenceTh"><p><strong>Qualifying Event of the Outstanding txn</strong></p><p><strong>if (condition==true) pass else fail</strong></p></th></tr><tr><td class="confluenceTd"><p>Read</p></td><td class="confluenceTd"><p>Read</p></td><td class="confluenceTd"><p>ReadID=0</p></td><td class="confluenceTd"><p>SMISTRReqRecd || SMIDTRReqRecd</p></td><td rowspan="6" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>7.1.2.3 PCIe Ordering Mode:</p></td><td rowspan="6" class="confluenceTd"><p style="text-align: center;">#Check.IOAIU.AXID.Ordering_pcieOrderMode</p></td><td rowspan="6" class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td rowspan="6" class="confluenceTd"><p>Done</p></td><td rowspan="6" class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ReadID=1</p></td><td class="confluenceTd"><p>none, hence always pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Write/Update/IOCacheEvict</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>none, hence always pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>WriteID=0</p></td><td class="confluenceTd"><p>SMISTRReqRecd</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>WriteID=1</p></td><td class="confluenceTd"><p>none, hence always pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Read/Update/IOCacheEvict</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>none, hence always pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ordering-strictReqMode.1">strictReqMode</h3><div class="table-wrap"><table data-layout="full-width" data-local-id="bb996c29-cd73-4afe-99a7-cb8525dfbcdf" class="confluenceTable"><colgroup><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/></colgroup><tbody><tr><th colspan="7" class="confluenceTh"><p style="text-align: center;"><strong>transOrderMode = strictReqOrderMode (GPRAR=ReadID/WriteID/Policy is ignored)</strong></p></th></tr><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Document</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Read txn SMI CMDreq is issued, check there are no prior Read txns with same ARID, that have not issued a SMI CMDreq</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>7.1.2.2 Strict Order Mode</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXID.Ordering_StrictReqMode</p><p /></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><div class="table-wrap"><table data-layout="full-width" data-local-id="14b19b46-5430-471b-a771-3346d9892d19" class="confluenceTable"><colgroup><col style="width: 97.14px;"/><col style="width: 97.14px;"/><col style="width: 97.14px;"/><col style="width: 140.0px;"/><col style="width: 97.14px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/><col style="width: 140.0px;"/><col style="width: 97.14px;"/><col style="width: 97.14px;"/></colgroup><tbody><tr><th colspan="10" class="confluenceTh"><p style="text-align: center;"><strong>transOrderMode = strictReqOrderMode (GPRAR=ReadID/WriteID/Policy is ignored)</strong></p></th></tr><tr><th colspan="3" class="confluenceTh"><p style="text-align: center;"><strong>Scenario</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Reference Document</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>TB Location</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Priority</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Implemented</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Status</strong></p></th><th rowspan="2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><th class="confluenceTh"><p><strong>Current SMICMDReq txn_type</strong></p></th><th class="confluenceTh"><p><strong>Outstanding txn_type</strong></p><p><strong>SMICMDReqSent &amp;&amp; axid_match</strong></p></th><th class="confluenceTh"><p><strong>Qualifying Event of the Outstanding txn</strong></p><p><strong>if (condition==true) pass else fail</strong></p></th></tr><tr><td rowspan="2" class="confluenceTd"><p>Read</p></td><td class="confluenceTd"><p>Read</p></td><td class="confluenceTd"><p>SMISTRReqRecd || SMIDTRReqRecd</p></td><td rowspan="7" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>7.1.2.2 Strict Order Mode</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXID.OrderingQualification_StrictReqMode</p><p /></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Write/Update/IOCacheEvict</p></td><td class="confluenceTd"><p>none, hence always pass</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>SMISTRReqRecd</p></td><td class="confluenceTd"><p>#Check.IOAIU.AXID.OrderingQualification_StrictReqMode</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Read/Update/IOCacheEvict</p></td><td class="confluenceTd"><p>none, hence always pass</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="2" class="confluenceTd"><p>Updates</p></td><td class="confluenceTd"><p>Write</p></td><td class="confluenceTd"><p>SMISTRReqRecd</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Read/Write/Update/IOCacheEvict</p></td><td class="confluenceTd"><p>none, hence always pass</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IOCacheEvict</p></td><td class="confluenceTd"><p>Read/Write/Update/IOCacheEvict</p></td><td class="confluenceTd"><p>none, hence always pass</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ordering-ResponseOrderingChecks">Response Ordering Checks</h2><div class="table-wrap"><table data-layout="full-width" data-local-id="b9f8f891-735b-49d4-a7f4-e86543895a11" class="confluenceTable"><colgroup><col style="width: 136.0px;"/><col style="width: 140.0px;"/><col style="width: 136.0px;"/><col style="width: 140.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 136.0px;"/><col style="width: 140.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location </strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status </strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>For a Read to send back a RRESP all previous reads with the same AXI ID have to be completed</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>7.1.2.4 Response Ordering</p></td><td class="confluenceTd"><p>#Check.IOAIU.ReadResponse_OrderingCheck</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>For a Write to send back a BRESP all previous writes with the same AXI ID have to be completed</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>7.1.2.4 Response Ordering</p></td><td class="confluenceTd"><p>#Check.IOAIU.WriteResponse_OrderingCheck</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ordering-DirectedTestcase">Directed Testcase</h1><div class="table-wrap"><table data-layout="full-width" data-local-id="cb407f4d-1951-4d25-9bcf-f90f1237c008" class="confluenceTable"><tbody><tr><th class="confluenceTh"><p><strong>testcase Name</strong></p></th><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>axid_collision</p></td><td class="confluenceTd"><p>Do random traffic with all transactions sharing the same axid. This is to stress axid ordering.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/pages/viewpageattachments.action?pageId=16164545&amp;preview=%2F16164545%2F16177820%2FNcore%203.4%20IOAIU%20Micro%20Architecture%20Specification.docx" rel="nofollow">Ncore 3.4 IOAIU Micro Architecture Specification.docx</a></p><p>7.1.2.2 Strict Order Mode</p><p>7.1.2.3 PCIe Ordering Mode</p></td><td class="confluenceTd"><p>#Test.IOAIU.axid_collision</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h1 id="Ordering-Configs/RandomTestcase">Configs/Random Testcase</h1><div class="table-wrap"><table data-layout="full-width" data-local-id="a29798de-f9a2-43f3-90a2-d2fbc27fe2b8" class="confluenceTable"><colgroup><col style="width: 930.0px;"/><col style="width: 952.0px;"/><col style="width: 1371.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Configs</strong></p></th><th class="confluenceTh"><p><strong>Random TestCases</strong></p></th><th class="confluenceTh"><p><strong>Testcases Name/Description</strong></p></th></tr><tr><td class="confluenceTd"><p>hw_cfg_ace_small_ott → ACE config</p><p>config1 → AXI4 w/o proxyCache</p><p>config3 → ACE-Lite</p><p>hw_cfg_nxpauto → ACE-Lite-E</p><p>hw_cfg_2_ioc_64b → AXI4 w/ proxyCache</p><p>hw_cfg_meye_q7_ioc_4c → 4-core IOAIU w/ proxyCache</p></td><td class="confluenceTd"><p>coh_noncoh_rd → random coh and noncoh read transactions</p><p>coh_noncoh_wr → random coh and noncoh write transactions</p><p>coh_noncoh_rd_wr→ random coh and noncoh read and write transactions</p></td><td class="confluenceTd"><p>coh_noncoh_rd → random coh and noncoh read transactions</p><p>coh_noncoh_wr → random coh and noncoh write transactions</p><p>coh_noncoh_rd_wr→ random coh and noncoh read and write transactions</p><p>coh_noncoh_rd_wr_snp → random coh and noncoh read/write transactions with incoming SMI snoop traffic</p></td></tr></tbody></table></div><p />