git clone --depth 1 --no-tags https://github.com/N-Nagamallishwar/Verilog-code-for-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515646879
git clone --depth 1 --no-tags https://github.com/singhiitmadras/Devide-by-4.5-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515458360
git clone --depth 1 --no-tags https://github.com/medo720/fpga-prototyping-by-verilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515406710
git clone --depth 1 --no-tags https://github.com/Ziad-cyber/Washing_Machine_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517018215
git clone --depth 1 --no-tags https://github.com/semanuravsar/EE314-Term-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517108995
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-vjkr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516949359
git clone --depth 1 --no-tags https://github.com/mesaperry/1-Hz-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517129569
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Amreen-Kaur.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516740905
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-abk4vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516832007
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-bhavya9302.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516838416
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-athirakumar1998.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516308541
git clone --depth 1 --no-tags https://github.com/D-Hank/UCAS-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516300960
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Devipriya1921.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516321054
git clone --depth 1 --no-tags https://github.com/aa940249tw/AAML2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516316088
git clone --depth 1 --no-tags https://github.com/dhruvagar/FPGA-Based-VGA-monitor-and-inputting-data-through-UART-protocal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516636427
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-DABAKARNAV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515857725
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-DjSPIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515852468
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Paulamip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515853422
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-aditisingh28.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515896630
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-jugghead.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517834651
git clone --depth 1 --no-tags https://github.com/PepegaMagnum/DiscreteFourierTransform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518620872
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Rahulpendor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518483192
git clone --depth 1 --no-tags https://github.com/RexCYJ/4x4MIMO_detector_VerilogCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518301214
git clone --depth 1 --no-tags https://github.com/operiolloid/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516654579
git clone --depth 1 --no-tags https://github.com/nan3037/SIT329-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516617563
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Mustafa-abdelhamid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518049095
git clone --depth 1 --no-tags https://github.com/Iankimzz/Iankimzz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514127000
git clone --depth 1 --no-tags https://github.com/Pablo321123/Processador_nRisc_8bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512575511
git clone --depth 1 --no-tags https://github.com/snowman0935/MIPS_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512700783
git clone --depth 1 --no-tags https://github.com/eazyistired/UART_TRANSMITTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514615831
git clone --depth 1 --no-tags https://github.com/noemiabril/Archie_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512683499
git clone --depth 1 --no-tags https://github.com/thehughhefner/Arcade-Raizing_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518052525
git clone --depth 1 --no-tags https://github.com/WoodyChang21/Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512577992
git clone --depth 1 --no-tags https://github.com/boehmerst/caravel_microsimd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512894677
git clone --depth 1 --no-tags https://github.com/omkarkamat/FIFO-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514376899
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-rohitgaykhe06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516612787
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Haritha266.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516693765
git clone --depth 1 --no-tags https://github.com/Hagiwara-shc/marmot_asic_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517705285
git clone --depth 1 --no-tags https://github.com/cdrlabs-waterloo/2022-07-22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516809949
git clone --depth 1 --no-tags https://github.com/AdamC19/DE0_Nano_Func_Gen_SW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517239653
git clone --depth 1 --no-tags https://github.com/HarshadUgale5/DADDA_Mutiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518167611
git clone --depth 1 --no-tags https://github.com/bbttko/PicoRV-TangNano9K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518006745
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Veeru819.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518165827
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-htrinath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518354789
git clone --depth 1 --no-tags https://github.com/Lazarus-GS/FPGA-intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517991824
git clone --depth 1 --no-tags https://github.com/William0908/IC_Contest_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513566913
git clone --depth 1 --no-tags https://github.com/Yikangz1/run_verilog_with_VCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513721810
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-glennfrey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513518941
git clone --depth 1 --no-tags https://github.com/emreissever/caravel_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517172472
git clone --depth 1 --no-tags https://github.com/kemaldemirel1999/RISC-V-CPU-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517254885
git clone --depth 1 --no-tags https://github.com/zeinabmoawad/SPI-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517467721
git clone --depth 1 --no-tags https://github.com/tuannguyenhoang1911/Design-a-CPU-using-RISC-V-ISA-with-pipeline-and-branch-predictor-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517081383
git clone --depth 1 --no-tags https://github.com/ishaansethi/CORDIC_16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517300826
git clone --depth 1 --no-tags https://github.com/AkiNya2021/FPGA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517031174
git clone --depth 1 --no-tags https://github.com/ShailjaNigam/Implementation-of-FIFO-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517993975
git clone --depth 1 --no-tags https://github.com/zahra-moradii/logic-circuit-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514875541
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Shivaprasd92.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515866051
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-D4WN-9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515863086
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-9470018413.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515864501
git clone --depth 1 --no-tags https://github.com/kartikeymishra2017/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515980829
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-arka-23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515978439
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Britheshkumar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515939732
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-KartikeshWasankar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515938773
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-meenalmohnani.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515876920
git clone --depth 1 --no-tags https://github.com/AnkitMohantyy/Dual_Port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516099352
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Mohamed1999777.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515883800
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-kasyapmaddala.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515877289
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-garv208.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515937833
git clone --depth 1 --no-tags https://github.com/drs285/Digital-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513896436
git clone --depth 1 --no-tags https://github.com/pramitpal/InputCaptureModule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514775464
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-rajesh8125.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515962136
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-neha3096.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515956763
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-mhdnadeem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515955772
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Gurubarankathirvel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515960946
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-ILIKAMITRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515960997
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-sidhantp1906.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515974641
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Rajlee3107.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516470839
git clone --depth 1 --no-tags https://github.com/divyasreeu/Circuit-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516247843
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-devchadha-jmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516421977
git clone --depth 1 --no-tags https://github.com/JamesOngICL/IOT_Medusa-IO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516379940
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-EngRaff92.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515912813
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Virender3320.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515914912
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Ravikumar0901.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516007151
git clone --depth 1 --no-tags https://github.com/zumahun/sobel_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515577413
git clone --depth 1 --no-tags https://github.com/srinivas1904code/Internship_vaman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515280949
git clone --depth 1 --no-tags https://github.com/Sidsahu4/Enhanced-8x8-Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515133384
git clone --depth 1 --no-tags https://github.com/anushagh/verilog-divisible-by-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515636003
git clone --depth 1 --no-tags https://github.com/JanithaVidunath/ProcessorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517399089
git clone --depth 1 --no-tags https://github.com/LingfengOvO/Test_remote_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516677281
git clone --depth 1 --no-tags https://github.com/tbedse12/64_tap_16_bit_FIR_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516508214
git clone --depth 1 --no-tags https://github.com/Lez-3f/EDP-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516697394
git clone --depth 1 --no-tags https://github.com/Navu1999/Verilog-mini-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516415799
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-bhargav-vamshi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516722782
git clone --depth 1 --no-tags https://github.com/ghubk/FPGA-getting-started.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516628617
git clone --depth 1 --no-tags https://github.com/jay-soggee/LearnVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518280418
git clone --depth 1 --no-tags https://github.com/RohitR1301/iiitb_brg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518307298
git clone --depth 1 --no-tags https://github.com/AmanP-IIITB/iiitb_jc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518307247
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-AbrarShaikh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517149118
git clone --depth 1 --no-tags https://github.com/eyesee-designer/ldo_1v_130nm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517030909
