Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Mar 26 09:46:52 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         88          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           64          
LUTAR-1    Warning           LUT drives async reset alert                        35          
TIMING-20  Warning           Non-clocked latch                                   55          
XDCB-5     Warning           Runtime inefficient way to find pin objects         1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (277)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: blockdesign_i/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/clk_divider_1/U0/clk_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/CO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: blockdesign_i/score_counter_0/U0/game_reset_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (277)
--------------------------------------------------
 There are 277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.084       -0.084                      1                 1012        0.082        0.000                      0                 1012       -0.808       -3.370                       9                   676  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
blockdesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                         {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                      {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                     {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
sys_clock                             {0.000 4.000}        8.000           125.000         
  clk_out1_blockdesign_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clkfbout_blockdesign_clk_wiz_0      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blockdesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_clk_wiz_0_0_1       -0.084       -0.084                      1                  576        0.122        0.000                      0                  576        1.367        0.000                       0                   418  
    CLKFBIN_1                                                                                                                                                                           5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                        4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                      -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sys_clock                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_blockdesign_clk_wiz_0            4.537        0.000                      0                  394        0.106        0.000                      0                  394        4.500        0.000                       0                   228  
  clkfbout_blockdesign_clk_wiz_0                                                                                                                                                        5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_hdmi_blockdesign_clk_wiz_0_0_1  PixelClkIO_1                              0.731        0.000                      0                   38        0.082        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_hdmi_blockdesign_clk_wiz_0_0_1  clk_hdmi_blockdesign_clk_wiz_0_0_1        5.094        0.000                      0                    4        0.430        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              CLKFBIN_1                                                               
(none)                              SerialClkIO_1                                                           
(none)                              clk_out1_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0_0_1                                      
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  
(none)                                                                  clk_out1_blockdesign_clk_wiz_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blockdesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.084ns,  Total Violation       -0.084ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 3.810ns (56.422%)  route 2.943ns (43.578%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 8.520 - 6.734 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.978     1.981    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X99Y109        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y109        FDRE (Prop_fdre_C_Q)         0.456     2.437 f  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[4]/Q
                         net (fo=14, routed)          0.686     3.123    blockdesign_i/paint_centerline_0/U0/pxl_y_i[4]
    SLICE_X101Y110       LUT2 (Prop_lut2_I0_O)        0.150     3.273 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.469     3.742    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_3_n_0
    SLICE_X101Y110       LUT4 (Prop_lut4_I0_O)        0.326     4.068 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.068    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_6_n_0
    SLICE_X101Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.618 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.618    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.931 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1/O[3]
                         net (fo=2, routed)           0.483     5.414    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_n_4
    SLICE_X100Y111       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     5.972 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry/O[0]
                         net (fo=1, routed)           0.431     6.403    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry_n_7
    SLICE_X99Y110        LUT2 (Prop_lut2_I1_O)        0.295     6.698 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_i_1/O
                         net (fo=1, routed)           0.000     6.698    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_i_1_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.099 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_n_0
    SLICE_X99Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.433 f  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0/O[1]
                         net (fo=1, routed)           0.569     8.002    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0_n_6
    SLICE_X100Y110       LUT6 (Prop_lut6_I4_O)        0.303     8.305 f  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2/O
                         net (fo=1, routed)           0.304     8.610    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2_n_0
    SLICE_X100Y109       LUT4 (Prop_lut4_I3_O)        0.124     8.734 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     8.734    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y109       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.783     8.520    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X100Y109       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.170     8.690    
                         clock uncertainty           -0.121     8.569    
    SLICE_X100Y109       FDRE (Setup_fdre_C_D)        0.081     8.650    blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.225ns (29.380%)  route 2.944ns (70.620%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.047     2.050    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.419     2.469 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           1.130     3.599    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in
    SLICE_X111Y128       LUT5 (Prop_lut5_I1_O)        0.321     3.920 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.680     4.600    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X112Y128       LUT3 (Prop_lut3_I0_O)        0.332     4.932 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.610     5.542    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X111Y128       LUT4 (Prop_lut4_I3_O)        0.153     5.695 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.525     6.219    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X111Y127       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     8.586    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.172     8.758    
                         clock uncertainty           -0.121     8.637    
    SLICE_X111Y127       FDRE (Setup_fdre_C_D)       -0.250     8.387    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.743ns (19.981%)  route 2.975ns (80.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 8.582 - 6.734 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.960     1.963    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y125       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419     2.382 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.898     3.280    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y124       LUT1 (Prop_lut1_I0_O)        0.324     3.604 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.077     5.681    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.845     8.582    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[4]/C
                         clock pessimism              0.132     8.714    
                         clock uncertainty           -0.121     8.593    
    SLICE_X108Y126       FDRE (Setup_fdre_C_R)       -0.732     7.861    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[4]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.743ns (19.981%)  route 2.975ns (80.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 8.582 - 6.734 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.960     1.963    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y125       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419     2.382 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.898     3.280    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y124       LUT1 (Prop_lut1_I0_O)        0.324     3.604 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.077     5.681    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.845     8.582    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[6]/C
                         clock pessimism              0.132     8.714    
                         clock uncertainty           -0.121     8.593    
    SLICE_X108Y126       FDRE (Setup_fdre_C_R)       -0.732     7.861    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[6]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.743ns (19.981%)  route 2.975ns (80.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 8.582 - 6.734 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.960     1.963    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y125       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419     2.382 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.898     3.280    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y124       LUT1 (Prop_lut1_I0_O)        0.324     3.604 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.077     5.681    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.845     8.582    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[8]/C
                         clock pessimism              0.132     8.714    
                         clock uncertainty           -0.121     8.593    
    SLICE_X108Y126       FDRE (Setup_fdre_C_R)       -0.732     7.861    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[8]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.743ns (19.981%)  route 2.975ns (80.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 8.582 - 6.734 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.960     1.963    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y125       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419     2.382 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.898     3.280    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y124       LUT1 (Prop_lut1_I0_O)        0.324     3.604 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.077     5.681    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.845     8.582    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[9]/C
                         clock pessimism              0.132     8.714    
                         clock uncertainty           -0.121     8.593    
    SLICE_X108Y126       FDRE (Setup_fdre_C_R)       -0.732     7.861    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[9]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.743ns (19.981%)  route 2.975ns (80.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 8.582 - 6.734 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.960     1.963    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y125       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419     2.382 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.898     3.280    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y124       LUT1 (Prop_lut1_I0_O)        0.324     3.604 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.077     5.681    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.845     8.582    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[3]/C
                         clock pessimism              0.132     8.714    
                         clock uncertainty           -0.121     8.593    
    SLICE_X108Y126       FDRE (Setup_fdre_C_R)       -0.732     7.861    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[3]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.743ns (19.981%)  route 2.975ns (80.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 8.582 - 6.734 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.960     1.963    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y125       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419     2.382 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.898     3.280    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y124       LUT1 (Prop_lut1_I0_O)        0.324     3.604 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.077     5.681    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.845     8.582    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[4]/C
                         clock pessimism              0.132     8.714    
                         clock uncertainty           -0.121     8.593    
    SLICE_X108Y126       FDRE (Setup_fdre_C_R)       -0.732     7.861    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[4]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.743ns (19.981%)  route 2.975ns (80.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 8.582 - 6.734 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.960     1.963    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y125       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419     2.382 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.898     3.280    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y124       LUT1 (Prop_lut1_I0_O)        0.324     3.604 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.077     5.681    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.845     8.582    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[7]/C
                         clock pessimism              0.132     8.714    
                         clock uncertainty           -0.121     8.593    
    SLICE_X108Y126       FDRE (Setup_fdre_C_R)       -0.732     7.861    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[7]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.743ns (20.189%)  route 2.937ns (79.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 8.580 - 6.734 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.960     1.963    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y125       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.419     2.382 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.898     3.280    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X103Y124       LUT1 (Prop_lut1_I0_O)        0.324     3.604 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.039     5.643    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y124       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.843     8.580    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y124       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[10]/C
                         clock pessimism              0.132     8.712    
                         clock uncertainty           -0.121     8.591    
    SLICE_X108Y124       FDRE (Setup_fdre_C_R)       -0.732     7.859    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[10]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  2.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.643    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.839    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.075     0.718    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.707     0.709    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.141     0.850 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.906    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.980     0.982    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.273     0.709    
    SLICE_X113Y124       FDPE (Hold_fdpe_C_D)         0.075     0.784    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.716     0.718    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y134       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y134       FDRE (Prop_fdre_C_Q)         0.141     0.859 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.063     0.922    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X111Y134       LUT6 (Prop_lut6_I5_O)        0.045     0.967 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X111Y134       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.990     0.992    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y134       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.261     0.731    
    SLICE_X111Y134       FDRE (Hold_fdre_C_D)         0.092     0.823    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.643    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.164     0.807 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.862    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X112Y48        FDPE (Hold_fdpe_C_D)         0.060     0.703    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_paddle_l/U0/pxl_x_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_x_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.664%)  route 0.112ns (44.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.716     0.718    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X107Y112       FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_x_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_fdre_C_Q)         0.141     0.859 r  blockdesign_i/paint_paddle_l/U0/pxl_x_o_reg[10]/Q
                         net (fo=4, routed)           0.112     0.971    blockdesign_i/paint_paddle_r/U0/pxl_x_i[10]
    SLICE_X108Y112       FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_x_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.989     0.991    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X108Y112       FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_x_o_reg[10]/C
                         clock pessimism             -0.258     0.733    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.076     0.809    blockdesign_i/paint_paddle_r/U0/pxl_x_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/U0/Vdata_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.159%)  route 0.135ns (48.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.714     0.716    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X109Y133       FDRE                                         r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDRE (Prop_fdre_C_Q)         0.141     0.857 r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[0]/Q
                         net (fo=4, routed)           0.135     0.992    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X111Y134       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.990     0.992    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y134       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.238     0.754    
    SLICE_X111Y134       FDRE (Hold_fdre_C_D)         0.075     0.829    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_centerline_0/U0/vsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/video_buffer_0/U0/VSync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.707     0.709    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X111Y125       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/vsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141     0.850 r  blockdesign_i/paint_centerline_0/U0/vsync_o_reg/Q
                         net (fo=1, routed)           0.110     0.960    blockdesign_i/video_buffer_0/U0/VSync_i
    SLICE_X111Y125       FDRE                                         r  blockdesign_i/video_buffer_0/U0/VSync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.980     0.982    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X111Y125       FDRE                                         r  blockdesign_i/video_buffer_0/U0/VSync_o_reg/C
                         clock pessimism             -0.273     0.709    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.078     0.787    blockdesign_i/video_buffer_0/U0/VSync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.711     0.713    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141     0.854 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.098     0.952    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X111Y129       LUT6 (Prop_lut6_I5_O)        0.045     0.997 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.997    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X111Y129       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.985     0.987    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y129       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.261     0.726    
    SLICE_X111Y129       FDRE (Hold_fdre_C_D)         0.092     0.818    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/U0/Vdata_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.996%)  route 0.147ns (51.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.714     0.716    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X109Y133       FDRE                                         r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDRE (Prop_fdre_C_Q)         0.141     0.857 r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[3]/Q
                         net (fo=6, routed)           0.147     1.004    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X110Y134       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.990     0.992    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y134       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism             -0.238     0.754    
    SLICE_X110Y134       FDRE (Hold_fdre_C_D)         0.070     0.824    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/U0/Vdata_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.712    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X108Y129       FDRE                                         r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y129       FDRE (Prop_fdre_C_Q)         0.148     0.860 r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[8]/Q
                         net (fo=4, routed)           0.073     0.933    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X109Y129       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.982     0.984    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y129       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.259     0.725    
    SLICE_X109Y129       FDRE (Hold_fdre_C_D)         0.022     0.747    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    blockdesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X113Y125   blockdesign_i/paint_ball/U0/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X100Y116   blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X107Y114   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X107Y116   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X106Y114   blockdesign_i/paint_ball/U0/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X106Y114   blockdesign_i/paint_ball/U0/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X107Y114   blockdesign_i/paint_ball/U0/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y125   blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y125   blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X100Y116   blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X100Y116   blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y114   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y114   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y116   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y116   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y125   blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y125   blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X100Y116   blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X100Y116   blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y114   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y114   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y116   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y116   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    blockdesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 1.088ns (21.244%)  route 4.033ns (78.756%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.851    -0.865    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.419    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           1.014     0.567    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.297     0.864 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.547     1.411    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.547     2.082    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     2.206 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.094     3.300    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.124     3.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.832     4.256    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X109Y79        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.672     8.503    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y79        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]/C
                         clock pessimism              0.567     9.070    
                         clock uncertainty           -0.072     8.998    
    SLICE_X109Y79        FDCE (Setup_fdce_C_CE)      -0.205     8.793    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 1.088ns (21.244%)  route 4.033ns (78.756%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.851    -0.865    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.419    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           1.014     0.567    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.297     0.864 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.547     1.411    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.547     2.082    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     2.206 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.094     3.300    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.124     3.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.832     4.256    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X109Y79        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.672     8.503    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y79        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]/C
                         clock pessimism              0.567     9.070    
                         clock uncertainty           -0.072     8.998    
    SLICE_X109Y79        FDCE (Setup_fdce_C_CE)      -0.205     8.793    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.088ns (21.978%)  route 3.862ns (78.022%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.851    -0.865    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.419    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           1.014     0.567    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.297     0.864 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.547     1.411    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.547     2.082    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     2.206 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.094     3.300    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.124     3.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.661     4.085    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X109Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.671     8.502    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[6]/C
                         clock pessimism              0.567     9.069    
                         clock uncertainty           -0.072     8.997    
    SLICE_X109Y78        FDCE (Setup_fdce_C_CE)      -0.205     8.792    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[6]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.088ns (21.978%)  route 3.862ns (78.022%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.851    -0.865    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.419    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           1.014     0.567    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.297     0.864 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.547     1.411    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.547     2.082    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     2.206 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.094     3.300    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.124     3.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.661     4.085    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X109Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.671     8.502    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[7]/C
                         clock pessimism              0.567     9.069    
                         clock uncertainty           -0.072     8.997    
    SLICE_X109Y78        FDCE (Setup_fdce_C_CE)      -0.205     8.792    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[7]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.088ns (21.915%)  route 3.877ns (78.085%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.851    -0.865    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.419    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           1.014     0.567    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.297     0.864 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.547     1.411    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.547     2.082    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     2.206 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.094     3.300    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.124     3.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.675     4.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X111Y80        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.675     8.506    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y80        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[14]/C
                         clock pessimism              0.607     9.113    
                         clock uncertainty           -0.072     9.041    
    SLICE_X111Y80        FDCE (Setup_fdce_C_CE)      -0.205     8.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[14]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.088ns (21.915%)  route 3.877ns (78.085%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.851    -0.865    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.419    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           1.014     0.567    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.297     0.864 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.547     1.411    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.547     2.082    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     2.206 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.094     3.300    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.124     3.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.675     4.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X111Y80        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.675     8.506    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y80        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[15]/C
                         clock pessimism              0.607     9.113    
                         clock uncertainty           -0.072     9.041    
    SLICE_X111Y80        FDCE (Setup_fdce_C_CE)      -0.205     8.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[15]
  -------------------------------------------------------------------
                         required time                          8.836    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 1.088ns (22.094%)  route 3.836ns (77.906%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.851    -0.865    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.419    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           1.014     0.567    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.297     0.864 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.547     1.411    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.547     2.082    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     2.206 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.094     3.300    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.124     3.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.635     4.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.674     8.505    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[0]/C
                         clock pessimism              0.630     9.135    
                         clock uncertainty           -0.072     9.063    
    SLICE_X111Y78        FDCE (Setup_fdce_C_CE)      -0.205     8.858    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[0]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 1.088ns (22.094%)  route 3.836ns (77.906%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.851    -0.865    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.419    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           1.014     0.567    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.297     0.864 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.547     1.411    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.547     2.082    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     2.206 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.094     3.300    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.124     3.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.635     4.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.674     8.505    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[1]/C
                         clock pessimism              0.630     9.135    
                         clock uncertainty           -0.072     9.063    
    SLICE_X111Y78        FDCE (Setup_fdce_C_CE)      -0.205     8.858    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[1]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 1.088ns (22.094%)  route 3.836ns (77.906%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.851    -0.865    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.419    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           1.014     0.567    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.297     0.864 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.547     1.411    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.547     2.082    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     2.206 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.094     3.300    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.124     3.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.635     4.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.674     8.505    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[2]/C
                         clock pessimism              0.630     9.135    
                         clock uncertainty           -0.072     9.063    
    SLICE_X111Y78        FDCE (Setup_fdce_C_CE)      -0.205     8.858    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 1.088ns (22.094%)  route 3.836ns (77.906%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.851    -0.865    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDCE (Prop_fdce_C_Q)         0.419    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           1.014     0.567    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.297     0.864 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.547     1.411    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.547     2.082    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     2.206 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          1.094     3.300    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X111Y80        LUT3 (Prop_lut3_I0_O)        0.124     3.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.635     4.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.674     8.505    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X111Y78        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[3]/C
                         clock pessimism              0.630     9.135    
                         clock uncertainty           -0.072     9.063    
    SLICE_X111Y78        FDCE (Setup_fdce_C_CE)      -0.205     8.858    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.669    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.196 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.669    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.185 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.669    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.160 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.160    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_6
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.669    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.160 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.160    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_4
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.901%)  route 0.159ns (46.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.665    -0.566    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X83Y105        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[5]/Q
                         net (fo=3, routed)           0.159    -0.266    blockdesign_i/controllers/clk_divider_1/U0/count_reg[5]
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.045    -0.221 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_1/O
                         net (fo=1, routed)           0.000    -0.221    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_1_n_0
    SLICE_X82Y106        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.938    -0.802    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X82Y106        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_reg/C
                         clock pessimism              0.252    -0.550    
    SLICE_X82Y106        FDRE (Hold_fdre_C_D)         0.120    -0.430    blockdesign_i/controllers/clk_divider_1/U0/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.562    -0.670    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y44         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  blockdesign_i/clk_divider_0/U0/count_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.411    blockdesign_i/clk_divider_0/U0/count_reg[7]
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.303 r  blockdesign_i/clk_divider_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.303    blockdesign_i/clk_divider_0/U0/count_reg[4]_i_1_n_4
    SLICE_X47Y44         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.911    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y44         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[7]/C
                         clock pessimism              0.241    -0.670    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.105    -0.565    blockdesign_i/clk_divider_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.665    -0.566    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X83Y105        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.308    blockdesign_i/controllers/clk_divider_1/U0/count_reg[7]
    SLICE_X83Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.200    blockdesign_i/controllers/clk_divider_1/U0/count_reg[4]_i_1_n_4
    SLICE_X83Y105        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.938    -0.802    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X83Y105        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X83Y105        FDRE (Hold_fdre_C_D)         0.105    -0.461    blockdesign_i/controllers/clk_divider_1/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.669    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.302 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.302    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_4
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.830    -0.910    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                         clock pessimism              0.241    -0.669    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.105    -0.564    blockdesign_i/clk_divider_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.664    -0.567    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X83Y107        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[15]/Q
                         net (fo=2, routed)           0.118    -0.308    blockdesign_i/controllers/clk_divider_1/U0/count_reg[15]
    SLICE_X83Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.200    blockdesign_i/controllers/clk_divider_1/U0/count_reg[12]_i_1_n_4
    SLICE_X83Y107        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.937    -0.803    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X83Y107        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[15]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X83Y107        FDRE (Hold_fdre_C_D)         0.105    -0.462    blockdesign_i/controllers/clk_divider_1/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.669    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y48         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  blockdesign_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.409    blockdesign_i/clk_divider_0/U0/count_reg[23]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.301 r  blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1_n_4
    SLICE_X47Y48         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.830    -0.910    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y48         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/C
                         clock pessimism              0.241    -0.669    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.105    -0.564    blockdesign_i/clk_divider_0/U0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   blockdesign_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  clkfbout_blockdesign_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   blockdesign_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 0.419ns (5.251%)  route 7.560ns (94.749%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 12.093 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.040     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.560    10.022    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.093    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.093    
                         clock uncertainty           -0.316    11.777    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.753    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 0.419ns (5.448%)  route 7.272ns (94.552%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 12.092 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.040     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.272     9.734    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.092    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.092    
                         clock uncertainty           -0.316    11.776    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.752    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 0.419ns (5.447%)  route 7.273ns (94.553%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 12.093 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.040     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.273     9.735    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.093    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.093    
                         clock uncertainty           -0.316    11.777    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.753    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 0.419ns (5.669%)  route 6.972ns (94.331%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 12.092 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.040     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.972     9.434    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.092    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.092    
                         clock uncertainty           -0.316    11.776    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.752    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 0.419ns (5.785%)  route 6.823ns (94.215%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.040     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.823     9.285    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 0.419ns (5.837%)  route 6.759ns (94.163%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 12.092 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.040     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.759     9.221    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.092    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.092    
                         clock uncertainty           -0.316    11.776    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.752    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 0.419ns (5.864%)  route 6.726ns (94.136%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 12.092 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.040     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.726     9.188    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.092    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.092    
                         clock uncertainty           -0.316    11.776    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.752    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 0.419ns (5.906%)  route 6.675ns (94.094%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.040     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.675     9.137    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 0.456ns (7.069%)  route 5.995ns (92.931%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.043     2.046    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y127       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDSE (Prop_fdse_C_Q)         0.456     2.502 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           5.995     8.497    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    11.149    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.456ns (7.124%)  route 5.945ns (92.876%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 12.092 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.043     2.046    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     2.502 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.945     8.447    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.092    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.092    
                         clock uncertainty           -0.316    11.776    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.151    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  2.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.367ns (8.243%)  route 4.085ns (91.757%))
  Logic Levels:           0  
  Clock Path Skew:        4.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.969ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     1.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.367     2.219 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.085     6.305    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.969    
                         clock uncertainty            0.316     6.286    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     6.223    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.223    
                         arrival time                           6.305    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.367ns (8.158%)  route 4.131ns (91.842%))
  Logic Levels:           0  
  Clock Path Skew:        4.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.851     1.854    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y128       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.367     2.221 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.131     6.353    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.316     6.284    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     6.221    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                           6.353    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.337ns (7.448%)  route 4.188ns (92.552%))
  Logic Levels:           0  
  Clock Path Skew:        4.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.969ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     1.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.337     2.189 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.188     6.377    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.969    
                         clock uncertainty            0.316     6.286    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.203     6.083    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.083    
                         arrival time                           6.377    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.418ns (8.954%)  route 4.250ns (91.046%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.848     1.851    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418     2.269 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.250     6.519    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.316     6.284    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     6.221    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                           6.519    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 0.418ns (8.924%)  route 4.266ns (91.076%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.848     1.851    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418     2.269 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.266     6.535    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.316     6.284    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     6.221    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                           6.535    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.164ns (6.642%)  route 2.305ns (93.358%))
  Logic Levels:           0  
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164     0.876 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.305     3.181    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.869    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.524    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.316     2.840    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.859    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.128ns (5.279%)  route 2.297ns (94.721%))
  Logic Levels:           0  
  Clock Path Skew:        1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.713     0.715    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y131       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDSE (Prop_fdse_C_Q)         0.128     0.843 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.297     3.140    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.869    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.525    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.316     2.841    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     2.806    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.367ns (7.802%)  route 4.337ns (92.198%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.971ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.853     1.856    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y131       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDSE (Prop_fdse_C_Q)         0.367     2.223 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.337     6.560    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.971    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.971    
                         clock uncertainty            0.316     6.288    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     6.225    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.225    
                         arrival time                           6.560    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.128ns (5.223%)  route 2.323ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.713     0.715    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y131       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDRE (Prop_fdre_C_Q)         0.128     0.843 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.323     3.166    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.869    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.525    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.316     2.841    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.807    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.141ns (5.611%)  route 2.372ns (94.389%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.708     0.710    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.141     0.851 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.372     3.223    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.869    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.523    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.858    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 8.437 - 6.734 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.880     1.883    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.361 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.845    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.437    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.155     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X112Y47        FDPE (Recov_fdpe_C_PRE)     -0.532     7.939    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 8.437 - 6.734 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.880     1.883    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.361 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.845    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.437    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.155     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.532     7.939    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 8.437 - 6.734 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.880     1.883    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.361 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.845    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.437    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.155     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490     7.981    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 8.437 - 6.734 ) 
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.880     1.883    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.361 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.845    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.437    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.155     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490     7.981    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  5.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.643    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.791 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.969    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.255     0.659    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.539    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.643    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.791 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.969    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.255     0.659    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.539    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.643    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.791 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.969    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.255     0.659    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.539    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.643    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.791 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.969    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.255     0.659    
    SLICE_X112Y47        FDPE (Remov_fdpe_C_PRE)     -0.124     0.535    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.434    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.124ns (2.959%)  route 4.067ns (97.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.539     3.539    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.191    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y124       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.846     1.849    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.124ns (2.959%)  route 4.067ns (97.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.539     3.539    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.124     3.663 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.191    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y124       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.846     1.849    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.592     0.592    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     1.703    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.000ns (0.000%)  route 0.261ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.261     0.261    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.045ns (2.671%)  route 1.640ns (97.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.467     1.467    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.685    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y124       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.980     0.982    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.045ns (2.671%)  route 1.640ns (97.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.467     1.467    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.685    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y124       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.980     0.982    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y124       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.784ns  (logic 22.889ns (41.780%)  route 31.895ns (58.220%))
  Logic Levels:           56  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=2 LUT2=6 LUT3=4 LUT4=4 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.540    42.534    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.658 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          3.022    45.680    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X91Y111        LUT1 (Prop_lut1_I0_O)        0.124    45.804 r  blockdesign_i/collision_detection_0/U0/i__carry_i_2__21/O
                         net (fo=1, routed)           0.000    45.804    blockdesign_i/collision_detection_0/U0/i__carry_i_2__21_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.202 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.202    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.536 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.836    47.373    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    47.676 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.676    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.209 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.209    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.438 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.280    49.717    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.310    50.027 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.655    50.682    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y123       LUT2 (Prop_lut2_I1_O)        0.117    50.799 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.492    52.291    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y119       LUT2 (Prop_lut2_I1_O)        0.348    52.639 f  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.021    54.660    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X90Y123        LUT5 (Prop_lut5_I1_O)        0.124    54.784 r  blockdesign_i/position_ball_0/U0/y_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000    54.784    blockdesign_i/position_ball_0/U0/y_pos[0]_C_i_1_n_0
    SLICE_X90Y123        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.762ns  (logic 22.889ns (41.797%)  route 31.873ns (58.203%))
  Logic Levels:           56  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=2 LUT2=6 LUT3=4 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.540    42.534    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.658 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          3.022    45.680    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X91Y111        LUT1 (Prop_lut1_I0_O)        0.124    45.804 r  blockdesign_i/collision_detection_0/U0/i__carry_i_2__21/O
                         net (fo=1, routed)           0.000    45.804    blockdesign_i/collision_detection_0/U0/i__carry_i_2__21_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.202 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.202    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.536 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.836    47.373    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    47.676 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.676    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.209 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.209    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.438 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.280    49.717    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.310    50.027 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.655    50.682    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y123       LUT2 (Prop_lut2_I1_O)        0.117    50.799 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.492    52.291    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y119       LUT2 (Prop_lut2_I1_O)        0.348    52.639 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.999    54.638    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X93Y121        LUT6 (Prop_lut6_I2_O)        0.124    54.762 r  blockdesign_i/position_ball_0/U0/y_pos[9]_C_i_1/O
                         net (fo=1, routed)           0.000    54.762    blockdesign_i/position_ball_0/U0/y_pos[9]_C_i_1_n_0
    SLICE_X93Y121        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.688ns  (logic 22.889ns (41.854%)  route 31.799ns (58.146%))
  Logic Levels:           56  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=2 LUT2=6 LUT3=4 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.540    42.534    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.658 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          3.022    45.680    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X91Y111        LUT1 (Prop_lut1_I0_O)        0.124    45.804 r  blockdesign_i/collision_detection_0/U0/i__carry_i_2__21/O
                         net (fo=1, routed)           0.000    45.804    blockdesign_i/collision_detection_0/U0/i__carry_i_2__21_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.202 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.202    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.536 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.836    47.373    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    47.676 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.676    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.209 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.209    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.438 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.280    49.717    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.310    50.027 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.655    50.682    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y123       LUT2 (Prop_lut2_I1_O)        0.117    50.799 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.492    52.291    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y119       LUT2 (Prop_lut2_I1_O)        0.348    52.639 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.925    54.564    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X89Y120        LUT6 (Prop_lut6_I2_O)        0.124    54.688 r  blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1/O
                         net (fo=1, routed)           0.000    54.688    blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1_n_0
    SLICE_X89Y120        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.627ns  (logic 22.889ns (41.900%)  route 31.738ns (58.100%))
  Logic Levels:           56  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=2 LUT2=6 LUT3=4 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.540    42.534    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.658 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          3.022    45.680    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X91Y111        LUT1 (Prop_lut1_I0_O)        0.124    45.804 r  blockdesign_i/collision_detection_0/U0/i__carry_i_2__21/O
                         net (fo=1, routed)           0.000    45.804    blockdesign_i/collision_detection_0/U0/i__carry_i_2__21_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.202 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.202    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.536 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.836    47.373    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    47.676 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.676    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.209 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.209    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.438 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.280    49.717    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.310    50.027 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.655    50.682    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y123       LUT2 (Prop_lut2_I1_O)        0.117    50.799 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.492    52.291    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y119       LUT2 (Prop_lut2_I1_O)        0.348    52.639 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.864    54.503    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X91Y121        LUT6 (Prop_lut6_I2_O)        0.124    54.627 r  blockdesign_i/position_ball_0/U0/y_pos[7]_C_i_1/O
                         net (fo=1, routed)           0.000    54.627    blockdesign_i/position_ball_0/U0/y_pos[7]_C_i_1_n_0
    SLICE_X91Y121        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.616ns  (logic 22.765ns (41.682%)  route 31.851ns (58.318%))
  Logic Levels:           55  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=4 LUT4=5 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.540    42.534    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.658 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          3.022    45.680    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X91Y111        LUT1 (Prop_lut1_I0_O)        0.124    45.804 r  blockdesign_i/collision_detection_0/U0/i__carry_i_2__21/O
                         net (fo=1, routed)           0.000    45.804    blockdesign_i/collision_detection_0/U0/i__carry_i_2__21_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.202 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.202    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.536 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.836    47.373    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    47.676 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.676    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.209 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.209    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.438 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.280    49.717    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.310    50.027 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.655    50.682    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y123       LUT2 (Prop_lut2_I1_O)        0.117    50.799 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.187    52.986    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X91Y115        LUT4 (Prop_lut4_I1_O)        0.348    53.334 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.283    54.616    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X90Y122        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.488ns  (logic 22.889ns (42.007%)  route 31.599ns (57.993%))
  Logic Levels:           56  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=2 LUT2=6 LUT3=4 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.540    42.534    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.658 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          3.022    45.680    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X91Y111        LUT1 (Prop_lut1_I0_O)        0.124    45.804 r  blockdesign_i/collision_detection_0/U0/i__carry_i_2__21/O
                         net (fo=1, routed)           0.000    45.804    blockdesign_i/collision_detection_0/U0/i__carry_i_2__21_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.202 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.202    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.536 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.836    47.373    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    47.676 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.676    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.209 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.209    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.438 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.280    49.717    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.310    50.027 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.655    50.682    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y123       LUT2 (Prop_lut2_I1_O)        0.117    50.799 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.492    52.291    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y119       LUT2 (Prop_lut2_I1_O)        0.348    52.639 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.725    54.364    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X89Y116        LUT6 (Prop_lut6_I2_O)        0.124    54.488 r  blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1/O
                         net (fo=1, routed)           0.000    54.488    blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1_n_0
    SLICE_X89Y116        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[7]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.466ns  (logic 22.765ns (41.797%)  route 31.701ns (58.203%))
  Logic Levels:           55  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=4 LUT4=5 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.540    42.534    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.658 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          3.022    45.680    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X91Y111        LUT1 (Prop_lut1_I0_O)        0.124    45.804 r  blockdesign_i/collision_detection_0/U0/i__carry_i_2__21/O
                         net (fo=1, routed)           0.000    45.804    blockdesign_i/collision_detection_0/U0/i__carry_i_2__21_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.202 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.202    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.536 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.836    47.373    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    47.676 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.676    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.209 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.209    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.438 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.280    49.717    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.310    50.027 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.655    50.682    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y123       LUT2 (Prop_lut2_I1_O)        0.117    50.799 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.187    52.986    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X91Y115        LUT4 (Prop_lut4_I1_O)        0.348    53.334 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.133    54.466    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X90Y121        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[9]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.451ns  (logic 22.765ns (41.808%)  route 31.686ns (58.192%))
  Logic Levels:           55  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=4 LUT4=5 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.540    42.534    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.658 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          3.022    45.680    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X91Y111        LUT1 (Prop_lut1_I0_O)        0.124    45.804 r  blockdesign_i/collision_detection_0/U0/i__carry_i_2__21/O
                         net (fo=1, routed)           0.000    45.804    blockdesign_i/collision_detection_0/U0/i__carry_i_2__21_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.202 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.202    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.536 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.836    47.373    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    47.676 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.676    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.209 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.209    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.438 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.280    49.717    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.310    50.027 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.655    50.682    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y123       LUT2 (Prop_lut2_I1_O)        0.117    50.799 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.187    52.986    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X91Y115        LUT4 (Prop_lut4_I1_O)        0.348    53.334 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.118    54.451    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X92Y121        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.357ns  (logic 22.889ns (42.108%)  route 31.468ns (57.892%))
  Logic Levels:           56  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=2 LUT2=6 LUT3=4 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.540    42.534    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.658 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          3.022    45.680    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X91Y111        LUT1 (Prop_lut1_I0_O)        0.124    45.804 r  blockdesign_i/collision_detection_0/U0/i__carry_i_2__21/O
                         net (fo=1, routed)           0.000    45.804    blockdesign_i/collision_detection_0/U0/i__carry_i_2__21_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.202 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.202    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.536 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.836    47.373    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    47.676 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.676    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.209 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.209    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.438 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.280    49.717    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.310    50.027 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.655    50.682    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y123       LUT2 (Prop_lut2_I1_O)        0.117    50.799 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.492    52.291    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y119       LUT2 (Prop_lut2_I1_O)        0.348    52.639 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.594    54.233    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X91Y115        LUT6 (Prop_lut6_I2_O)        0.124    54.357 r  blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000    54.357    blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X91Y115        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[6]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.304ns  (logic 22.765ns (41.921%)  route 31.539ns (58.079%))
  Logic Levels:           55  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=4 LUT4=5 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.540    42.534    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.658 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[2]_INST_0/O
                         net (fo=20, routed)          3.022    45.680    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[2]
    SLICE_X91Y111        LUT1 (Prop_lut1_I0_O)        0.124    45.804 r  blockdesign_i/collision_detection_0/U0/i__carry_i_2__21/O
                         net (fo=1, routed)           0.000    45.804    blockdesign_i/collision_detection_0/U0/i__carry_i_2__21_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.202 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    46.202    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.536 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.836    47.373    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    47.676 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.676    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.209 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.209    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.438 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           1.280    49.717    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X100Y117       LUT4 (Prop_lut4_I2_O)        0.310    50.027 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           0.655    50.682    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y123       LUT2 (Prop_lut2_I1_O)        0.117    50.799 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.187    52.986    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X91Y115        LUT4 (Prop_lut4_I1_O)        0.348    53.334 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           0.971    54.304    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X91Y119        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_P/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/game_reset_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/U0/game_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y122        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/game_reset_s_reg/C
    SLICE_X98Y122        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/score_counter_0/U0/game_reset_s_reg/Q
                         net (fo=1, routed)           0.176     0.340    blockdesign_i/score_counter_0/U0/game_reset_s
    SLICE_X98Y122        FDRE                                         r  blockdesign_i/score_counter_0/U0/game_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/collision_ball_topbottom_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/position_ball_0/U0/collision_ball_topbottom_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y119        FDRE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/collision_ball_topbottom_r_reg/C
    SLICE_X97Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/collision_ball_topbottom_r_reg/Q
                         net (fo=2, routed)           0.167     0.308    blockdesign_i/position_ball_0/U0/collision_ball_topbottom_r
    SLICE_X97Y119        LUT4 (Prop_lut4_I3_O)        0.042     0.350 r  blockdesign_i/position_ball_0/U0/collision_ball_topbottom_r_i_1/O
                         net (fo=1, routed)           0.000     0.350    blockdesign_i/position_ball_0/U0/collision_ball_topbottom_r_i_1_n_0
    SLICE_X97Y119        FDRE                                         r  blockdesign_i/position_ball_0/U0/collision_ball_topbottom_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[6]_C/C
    SLICE_X103Y118       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/x_pos_reg[6]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/x_pos_reg[6]_C_n_0
    SLICE_X103Y118       LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/x_pos[6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/x_pos[6]_C_i_1_n_0
    SLICE_X103Y118       FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C/C
    SLICE_X105Y120       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C_n_0
    SLICE_X105Y120       LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/x_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/x_pos[8]_C_i_1_n_0
    SLICE_X105Y120       FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_dir_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_dir_reg/C
    SLICE_X97Y120        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_dir_reg/Q
                         net (fo=3, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_dir
    SLICE_X97Y120        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_dir_i_1_n_0
    SLICE_X97Y120        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y115        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/C
    SLICE_X91Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C_n_0
    SLICE_X91Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X91Y115        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/C
    SLICE_X89Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C_n_0
    SLICE_X89Y120        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1_n_0
    SLICE_X89Y120        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/C
    SLICE_X93Y121        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C_n_0
    SLICE_X93Y121        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_pos[9]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_pos[9]_C_i_1_n_0
    SLICE_X93Y121        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y122       FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[7]_C/C
    SLICE_X103Y122       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/x_pos_reg[7]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/x_pos_reg[7]_C_n_0
    SLICE_X103Y122       LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/x_pos[7]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/x_pos[7]_C_i_1_n_0
    SLICE_X103Y122       FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[9]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y121       FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[9]_C/C
    SLICE_X103Y121       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/x_pos_reg[9]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/x_pos_reg[9]_C_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/x_pos[9]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/x_pos[9]_C_i_1_n_0
    SLICE_X103Y121       FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[9]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.367 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     5.173    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     1.380 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.269    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.370 f  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     5.198    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.286 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.300    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.657    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     8.390 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.390    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     8.389 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.389    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.971    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.443 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.444    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     8.338 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.338    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.971    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.443 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.444    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     8.337 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.337    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     8.302 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.302    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     8.301 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.301    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.439 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.440    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     8.299 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.299    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.439 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.440    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     8.298 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.298    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.910 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.910    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.911 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.911    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.911 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.911    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.912 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.912    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.927    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.104 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.105    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.946 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.946    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.927    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.104 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.105    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.947 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.947    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.998 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.998    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.999 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.999    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.726ns  (logic 15.270ns (46.661%)  route 17.456ns (53.340%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.770    -0.946    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y78         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.757     0.267    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.118 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.120    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.638 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.679     8.318    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_104
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.152     8.470 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.915     9.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.099 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176/O[3]
                         net (fo=2, routed)           1.454    11.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176_n_4
    SLICE_X90Y78         LUT3 (Prop_lut3_I0_O)        0.328    12.194 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    13.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.328    13.379 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.379    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.912 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.912    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.227 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           0.940    15.167    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.335    15.502 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           1.093    16.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.326    16.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.921    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.471    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.699    20.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.333    21.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444/O
                         net (fo=2, routed)           0.648    21.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444_n_0
    SLICE_X84Y78         LUT4 (Prop_lut4_I3_O)        0.327    22.040 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447/O
                         net (fo=1, routed)           0.000    22.040    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    22.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    22.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    22.783    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.096 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179/O[3]
                         net (fo=2, routed)           1.395    24.492    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179_n_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.331    24.823 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204/O
                         net (fo=2, routed)           0.956    25.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.332    26.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208/O
                         net (fo=1, routed)           0.000    26.111    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.661 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.661    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.775 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.775    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.109 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.826    27.934    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y90         LUT4 (Prop_lut4_I1_O)        0.303    28.237 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.787 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.787    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.901 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.901    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.172 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.478    30.651    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X91Y95         LUT6 (Prop_lut6_I3_O)        0.373    31.024 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.756    31.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X94Y95         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.725ns  (logic 15.270ns (46.661%)  route 17.455ns (53.339%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.770    -0.946    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y78         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.757     0.267    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.118 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.120    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.638 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.679     8.318    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_104
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.152     8.470 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.915     9.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.099 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176/O[3]
                         net (fo=2, routed)           1.454    11.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176_n_4
    SLICE_X90Y78         LUT3 (Prop_lut3_I0_O)        0.328    12.194 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    13.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.328    13.379 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.379    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.912 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.912    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.227 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           0.940    15.167    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.335    15.502 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           1.093    16.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.326    16.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.921    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.471    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.699    20.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.333    21.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444/O
                         net (fo=2, routed)           0.648    21.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444_n_0
    SLICE_X84Y78         LUT4 (Prop_lut4_I3_O)        0.327    22.040 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447/O
                         net (fo=1, routed)           0.000    22.040    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    22.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    22.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    22.783    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.096 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179/O[3]
                         net (fo=2, routed)           1.395    24.492    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179_n_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.331    24.823 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204/O
                         net (fo=2, routed)           0.956    25.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.332    26.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208/O
                         net (fo=1, routed)           0.000    26.111    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.661 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.661    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.775 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.775    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.109 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.826    27.934    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y90         LUT4 (Prop_lut4_I1_O)        0.303    28.237 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.787 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.787    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.901 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.901    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.172 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.664    30.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X92Y95         LUT6 (Prop_lut6_I3_O)        0.373    31.209 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.570    31.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X94Y95         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.641ns  (logic 15.270ns (46.782%)  route 17.371ns (53.218%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.770    -0.946    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y78         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.757     0.267    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.118 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.120    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.638 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.679     8.318    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_104
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.152     8.470 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.915     9.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.099 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176/O[3]
                         net (fo=2, routed)           1.454    11.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176_n_4
    SLICE_X90Y78         LUT3 (Prop_lut3_I0_O)        0.328    12.194 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    13.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.328    13.379 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.379    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.912 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.912    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.227 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           0.940    15.167    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.335    15.502 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           1.093    16.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.326    16.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.921    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.471    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.699    20.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.333    21.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444/O
                         net (fo=2, routed)           0.648    21.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444_n_0
    SLICE_X84Y78         LUT4 (Prop_lut4_I3_O)        0.327    22.040 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447/O
                         net (fo=1, routed)           0.000    22.040    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    22.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    22.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    22.783    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.096 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179/O[3]
                         net (fo=2, routed)           1.395    24.492    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179_n_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.331    24.823 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204/O
                         net (fo=2, routed)           0.956    25.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.332    26.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208/O
                         net (fo=1, routed)           0.000    26.111    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.661 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.661    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.775 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.775    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.109 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.826    27.934    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y90         LUT4 (Prop_lut4_I1_O)        0.303    28.237 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.787 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.787    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.901 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.901    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.172 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.463    30.635    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X92Y95         LUT6 (Prop_lut6_I3_O)        0.373    31.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.686    31.694    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X94Y95         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.563ns  (logic 15.270ns (46.894%)  route 17.293ns (53.107%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.770    -0.946    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y78         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.757     0.267    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.118 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.120    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.638 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.679     8.318    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_104
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.152     8.470 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.915     9.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.099 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176/O[3]
                         net (fo=2, routed)           1.454    11.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176_n_4
    SLICE_X90Y78         LUT3 (Prop_lut3_I0_O)        0.328    12.194 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    13.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.328    13.379 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.379    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.912 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.912    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.227 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           0.940    15.167    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.335    15.502 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           1.093    16.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.326    16.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.921    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.471    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.699    20.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.333    21.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444/O
                         net (fo=2, routed)           0.648    21.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444_n_0
    SLICE_X84Y78         LUT4 (Prop_lut4_I3_O)        0.327    22.040 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447/O
                         net (fo=1, routed)           0.000    22.040    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    22.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    22.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    22.783    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.096 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179/O[3]
                         net (fo=2, routed)           1.395    24.492    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179_n_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.331    24.823 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204/O
                         net (fo=2, routed)           0.956    25.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.332    26.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208/O
                         net (fo=1, routed)           0.000    26.111    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.661 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.661    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.775 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.775    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.109 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.826    27.934    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y90         LUT4 (Prop_lut4_I1_O)        0.303    28.237 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.787 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.787    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.901 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.901    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.172 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.576    30.749    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X91Y94         LUT6 (Prop_lut6_I3_O)        0.373    31.122 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.495    31.617    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X94Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.562ns  (logic 15.270ns (46.894%)  route 17.292ns (53.106%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.770    -0.946    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y78         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.757     0.267    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.118 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.120    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.638 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.679     8.318    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_104
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.152     8.470 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.915     9.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.099 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176/O[3]
                         net (fo=2, routed)           1.454    11.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176_n_4
    SLICE_X90Y78         LUT3 (Prop_lut3_I0_O)        0.328    12.194 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    13.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.328    13.379 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.379    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.912 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.912    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.227 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           0.940    15.167    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.335    15.502 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           1.093    16.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.326    16.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.921    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.471    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.699    20.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.333    21.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444/O
                         net (fo=2, routed)           0.648    21.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444_n_0
    SLICE_X84Y78         LUT4 (Prop_lut4_I3_O)        0.327    22.040 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447/O
                         net (fo=1, routed)           0.000    22.040    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    22.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    22.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    22.783    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.096 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179/O[3]
                         net (fo=2, routed)           1.395    24.492    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179_n_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.331    24.823 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204/O
                         net (fo=2, routed)           0.956    25.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.332    26.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208/O
                         net (fo=1, routed)           0.000    26.111    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.661 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.661    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.775 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.775    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.109 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.826    27.934    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y90         LUT4 (Prop_lut4_I1_O)        0.303    28.237 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.787 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.787    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.901 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.901    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.172 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.574    30.747    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X91Y94         LUT6 (Prop_lut6_I3_O)        0.373    31.120 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.496    31.616    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X94Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.402ns  (logic 15.270ns (47.127%)  route 17.132ns (52.873%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.770    -0.946    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y78         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.757     0.267    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.118 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.120    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.638 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.679     8.318    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_104
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.152     8.470 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.915     9.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.099 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176/O[3]
                         net (fo=2, routed)           1.454    11.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176_n_4
    SLICE_X90Y78         LUT3 (Prop_lut3_I0_O)        0.328    12.194 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    13.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.328    13.379 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.379    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.912 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.912    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.227 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           0.940    15.167    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.335    15.502 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           1.093    16.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.326    16.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.921    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.471    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.699    20.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.333    21.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444/O
                         net (fo=2, routed)           0.648    21.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444_n_0
    SLICE_X84Y78         LUT4 (Prop_lut4_I3_O)        0.327    22.040 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447/O
                         net (fo=1, routed)           0.000    22.040    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    22.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    22.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    22.783    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.096 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179/O[3]
                         net (fo=2, routed)           1.395    24.492    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179_n_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.331    24.823 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204/O
                         net (fo=2, routed)           0.956    25.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.332    26.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208/O
                         net (fo=1, routed)           0.000    26.111    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.661 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.661    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.775 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.775    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.109 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.826    27.934    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y90         LUT4 (Prop_lut4_I1_O)        0.303    28.237 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.787 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.787    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.901 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.901    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.172 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.245    30.418    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X91Y93         LUT6 (Prop_lut6_I4_O)        0.373    30.791 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.665    31.456    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X92Y93         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.383ns  (logic 15.270ns (47.154%)  route 17.113ns (52.846%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.770    -0.946    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y78         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.757     0.267    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.118 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.120    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.638 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.679     8.318    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_104
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.152     8.470 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.915     9.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.099 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176/O[3]
                         net (fo=2, routed)           1.454    11.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176_n_4
    SLICE_X90Y78         LUT3 (Prop_lut3_I0_O)        0.328    12.194 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    13.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.328    13.379 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.379    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.912 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.912    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.227 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           0.940    15.167    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.335    15.502 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           1.093    16.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.326    16.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.921    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.471    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.699    20.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.333    21.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444/O
                         net (fo=2, routed)           0.648    21.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444_n_0
    SLICE_X84Y78         LUT4 (Prop_lut4_I3_O)        0.327    22.040 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447/O
                         net (fo=1, routed)           0.000    22.040    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    22.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    22.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    22.783    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.096 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179/O[3]
                         net (fo=2, routed)           1.395    24.492    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179_n_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.331    24.823 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204/O
                         net (fo=2, routed)           0.956    25.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.332    26.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208/O
                         net (fo=1, routed)           0.000    26.111    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.661 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.661    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.775 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.775    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.109 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.826    27.934    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y90         LUT4 (Prop_lut4_I1_O)        0.303    28.237 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.787 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.787    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.901 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.901    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.172 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.913    30.085    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X92Y94         LUT6 (Prop_lut6_I4_O)        0.373    30.458 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.979    31.437    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X94Y95         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.332ns  (logic 15.270ns (47.228%)  route 17.062ns (52.772%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.770    -0.946    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y78         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.757     0.267    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.118 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.120    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.638 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.679     8.318    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_104
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.152     8.470 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.915     9.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.099 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176/O[3]
                         net (fo=2, routed)           1.454    11.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176_n_4
    SLICE_X90Y78         LUT3 (Prop_lut3_I0_O)        0.328    12.194 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    13.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.328    13.379 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.379    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.912 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.912    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.227 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           0.940    15.167    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.335    15.502 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           1.093    16.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.326    16.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.921    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.471    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.699    20.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.333    21.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444/O
                         net (fo=2, routed)           0.648    21.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444_n_0
    SLICE_X84Y78         LUT4 (Prop_lut4_I3_O)        0.327    22.040 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447/O
                         net (fo=1, routed)           0.000    22.040    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    22.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    22.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    22.783    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.096 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179/O[3]
                         net (fo=2, routed)           1.395    24.492    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179_n_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.331    24.823 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204/O
                         net (fo=2, routed)           0.956    25.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.332    26.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208/O
                         net (fo=1, routed)           0.000    26.111    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.661 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.661    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.775 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.775    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.109 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.826    27.934    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y90         LUT4 (Prop_lut4_I1_O)        0.303    28.237 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.787 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.787    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.901 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.901    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.172 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.346    30.518    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X92Y95         LUT6 (Prop_lut6_I3_O)        0.373    30.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.495    31.386    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X95Y95         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.284ns  (logic 15.270ns (47.299%)  route 17.014ns (52.701%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.770    -0.946    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y78         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.757     0.267    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.118 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.120    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.638 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.679     8.318    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_104
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.152     8.470 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.915     9.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.099 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176/O[3]
                         net (fo=2, routed)           1.454    11.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176_n_4
    SLICE_X90Y78         LUT3 (Prop_lut3_I0_O)        0.328    12.194 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    13.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.328    13.379 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.379    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.912 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.912    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.227 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           0.940    15.167    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.335    15.502 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           1.093    16.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.326    16.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.921    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.471    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.699    20.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.333    21.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444/O
                         net (fo=2, routed)           0.648    21.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444_n_0
    SLICE_X84Y78         LUT4 (Prop_lut4_I3_O)        0.327    22.040 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447/O
                         net (fo=1, routed)           0.000    22.040    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    22.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    22.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    22.783    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.096 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179/O[3]
                         net (fo=2, routed)           1.395    24.492    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179_n_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.331    24.823 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204/O
                         net (fo=2, routed)           0.956    25.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.332    26.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208/O
                         net (fo=1, routed)           0.000    26.111    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.661 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.661    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.775 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.775    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.109 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.826    27.934    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y90         LUT4 (Prop_lut4_I1_O)        0.303    28.237 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.787 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.787    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.901 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.901    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.172 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.244    30.416    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X91Y92         LUT6 (Prop_lut6_I3_O)        0.373    30.789 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.549    31.338    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X92Y92         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.272ns  (logic 15.270ns (47.316%)  route 17.002ns (52.684%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.770    -0.946    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y78         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.490 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.757     0.267    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[16]
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.118 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.120    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.638 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          2.679     8.318    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_104
    SLICE_X87Y82         LUT3 (Prop_lut3_I1_O)        0.152     8.470 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.915     9.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.099 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000    10.099    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.412 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176/O[3]
                         net (fo=2, routed)           1.454    11.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_176_n_4
    SLICE_X90Y78         LUT3 (Prop_lut3_I0_O)        0.328    12.194 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           0.857    13.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X90Y78         LUT4 (Prop_lut4_I3_O)        0.328    13.379 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.379    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.912 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.912    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.227 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           0.940    15.167    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X91Y82         LUT3 (Prop_lut3_I0_O)        0.335    15.502 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           1.093    16.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X91Y82         LUT4 (Prop_lut4_I3_O)        0.326    16.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    16.921    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.471 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.471    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.585 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.699 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.033 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/O[1]
                         net (fo=21, routed)          2.699    20.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_6
    SLICE_X84Y78         LUT3 (Prop_lut3_I0_O)        0.333    21.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444/O
                         net (fo=2, routed)           0.648    21.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_444_n_0
    SLICE_X84Y78         LUT4 (Prop_lut4_I3_O)        0.327    22.040 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447/O
                         net (fo=1, routed)           0.000    22.040    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_447_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    22.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_408_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364/CO[3]
                         net (fo=1, routed)           0.000    22.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_364_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_314_n_0
    SLICE_X84Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.783 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237/CO[3]
                         net (fo=1, routed)           0.000    22.783    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_237_n_0
    SLICE_X84Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.096 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179/O[3]
                         net (fo=2, routed)           1.395    24.492    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_179_n_4
    SLICE_X83Y89         LUT5 (Prop_lut5_I3_O)        0.331    24.823 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204/O
                         net (fo=2, routed)           0.956    25.779    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_204_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I0_O)        0.332    26.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208/O
                         net (fo=1, routed)           0.000    26.111    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_208_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.661 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.661    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.775 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.775    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.109 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           0.826    27.934    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X85Y90         LUT4 (Prop_lut4_I1_O)        0.303    28.237 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    28.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.787 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.787    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X85Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.901 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.901    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.172 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.180    30.353    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X91Y93         LUT6 (Prop_lut6_I3_O)        0.373    30.726 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.600    31.326    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X92Y93         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.873ns  (logic 0.337ns (38.607%)  route 0.536ns (61.393%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.603    -1.566    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X97Y85         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.337    -1.229 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.536    -0.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm
    SLICE_X96Y85         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.812ns  (logic 0.367ns (45.203%)  route 0.445ns (54.797%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.683    -1.486    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X109Y93        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDCE (Prop_fdce_C_Q)         0.367    -1.119 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.445    -0.674    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X109Y90        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.911ns  (logic 0.367ns (40.264%)  route 0.544ns (59.736%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.603    -1.566    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X97Y85         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.367    -1.199 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.544    -0.655    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X97Y84         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.864ns  (logic 0.337ns (39.007%)  route 0.527ns (60.993%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.683    -1.486    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X109Y93        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDCE (Prop_fdce_C_Q)         0.337    -1.149 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.527    -0.622    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm
    SLICE_X109Y94        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.161ns  (logic 0.467ns (40.239%)  route 0.694ns (59.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.603    -1.566    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X97Y85         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.367    -1.199 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.377    -0.823    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X95Y84         LUT1 (Prop_lut1_I0_O)        0.100    -0.723 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.317    -0.406    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X95Y84         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.287ns  (logic 0.467ns (36.289%)  route 0.820ns (63.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.683    -1.486    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X109Y93        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDCE (Prop_fdce_C_Q)         0.367    -1.119 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.820    -0.299    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X109Y90        LUT1 (Prop_lut1_I0_O)        0.100    -0.199 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.199    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reset_reg_i_1_n_0
    SLICE_X109Y90        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.727ns  (logic 0.467ns (27.044%)  route 1.260ns (72.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.603    -1.566    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X97Y85         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.367    -1.199 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.841    -0.358    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X91Y94         LUT6 (Prop_lut6_I5_O)        0.100    -0.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.419     0.161    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X94Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.730ns  (logic 0.467ns (26.992%)  route 1.263ns (73.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.603    -1.566    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X97Y85         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.367    -1.199 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.843    -0.356    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X91Y94         LUT6 (Prop_lut6_I5_O)        0.100    -0.256 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.420     0.164    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X94Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.684ns  (logic 0.467ns (27.736%)  route 1.217ns (72.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.683    -1.486    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X109Y93        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDCE (Prop_fdce_C_Q)         0.367    -1.119 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.753    -0.366    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X101Y97        LUT6 (Prop_lut6_I5_O)        0.100    -0.266 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.463     0.198    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X95Y97         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.186ns (21.490%)  route 0.680ns (78.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.603    -0.628    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X97Y85         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.488     0.001    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X92Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.046 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.191     0.237    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X93Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806    21.806    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    18.013 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    19.902    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    20.003 f  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    21.806    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.135ns  (logic 22.270ns (45.325%)  route 26.865ns (54.675%))
  Logic Levels:           52  (CARRY4=31 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=4 LUT4=3 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y96         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X98Y96         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.120     1.920    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X94Y99         LUT1 (Prop_lut1_I0_O)        0.124     2.044 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.578    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.695    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.812 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.812    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.135 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.690     3.825    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.848 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[6]
                         net (fo=27, routed)          2.314    10.162    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_99
    SLICE_X97Y91         LUT2 (Prop_lut2_I1_O)        0.124    10.286 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.286    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_127_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.684 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.684    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_110_n_0
    SLICE_X97Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.798    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_81_n_0
    SLICE_X97Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    10.912    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_41_n_0
    SLICE_X97Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.026    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_25_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.360 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.176    12.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_15_n_6
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.303    12.839 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23/O
                         net (fo=2, routed)           1.276    14.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_23_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.265 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.982    15.247    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_5_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.328    15.575 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.575    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_9_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.108    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.347 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.918    18.265    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_5
    SLICE_X91Y100        LUT3 (Prop_lut3_I0_O)        0.301    18.566 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.619    19.185    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_146_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.735 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.001    19.736    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_108_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.853 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.853    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.967    21.143    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X93Y100        LUT4 (Prop_lut4_I2_O)        0.306    21.449 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    21.449    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.850 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.850    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.964 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.130    23.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y101        LUT5 (Prop_lut5_I1_O)        0.152    23.245 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.816    24.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.207    25.594    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X92Y109        LUT3 (Prop_lut3_I0_O)        0.150    25.744 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.677    26.422    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.860    30.282 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[1]
                         net (fo=4, routed)           1.311    31.592    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_104
    SLICE_X90Y107        LUT2 (Prop_lut2_I1_O)        0.124    31.716 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.716    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_13_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.096 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.096    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.213 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.213    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.330 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.330    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X90Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.653 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.760    34.413    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X91Y102        LUT2 (Prop_lut2_I1_O)        0.306    34.719 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    34.719    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.120 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.120    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.234 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.234    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.456 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.922    36.377    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_7
    SLICE_X91Y108        LUT3 (Prop_lut3_I2_O)        0.293    36.670 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.020    37.691    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_56_n_0
    SLICE_X91Y108        LUT4 (Prop_lut4_I3_O)        0.326    38.017 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    38.017    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_60_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    38.567    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.681    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.143    40.158    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X92Y108        LUT4 (Prop_lut4_I2_O)        0.303    40.461 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.461    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X92Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.994 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.538    42.532    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X97Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.656 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[0]_INST_0/O
                         net (fo=20, routed)          2.990    45.646    blockdesign_i/paint_paddle_r/U0/rect_pos_y[0]
    SLICE_X96Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    46.283 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    46.283    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_n_0
    SLICE_X96Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.598 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           0.864    47.462    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X97Y110        LUT2 (Prop_lut2_I1_O)        0.307    47.769 r  blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000    47.769    blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1_n_0
    SLICE_X97Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.170 r  blockdesign_i/paint_paddle_r/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.170    blockdesign_i/paint_paddle_r/U0/__21_carry__0_n_0
    SLICE_X97Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.398 f  blockdesign_i/paint_paddle_r/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.424    48.822    blockdesign_i/paint_paddle_r/U0/__21_carry__1_n_1
    SLICE_X99Y112        LUT5 (Prop_lut5_I3_O)        0.313    49.135 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    49.135    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X99Y112        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.781     1.784    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X99Y112        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        48.515ns  (logic 21.432ns (44.176%)  route 27.083ns (55.824%))
  Logic Levels:           46  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]/G
    SLICE_X93Y94         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]/Q
                         net (fo=4, routed)           1.420     2.154    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[4]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.124     2.278 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_14/O
                         net (fo=1, routed)           0.000     2.278    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_14_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.654 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.654    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X94Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.771 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.771    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X94Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.888 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.888    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X94Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.211 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.560     3.771    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.023     7.794 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[6]
                         net (fo=27, routed)          2.164     9.959    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_99
    SLICE_X81Y95         LUT3 (Prop_lut3_I1_O)        0.152    10.111 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.621    10.732    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    11.441 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.555 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.555    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.669    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.003 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_12/O[1]
                         net (fo=3, routed)           0.953    12.956    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_12_n_6
    SLICE_X88Y98         LUT3 (Prop_lut3_I2_O)        0.303    13.259 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_20/O
                         net (fo=2, routed)           0.819    14.078    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_20_n_0
    SLICE_X87Y99         LUT5 (Prop_lut5_I0_O)        0.152    14.230 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.939    15.169    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_3_n_0
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.326    15.495 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    15.495    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_7_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.896 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.896    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.135 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.485    17.620    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_5
    SLICE_X86Y103        LUT3 (Prop_lut3_I0_O)        0.302    17.922 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_146/O
                         net (fo=1, routed)           0.494    18.416    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_146_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.942 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.942    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.056    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.369 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.309    20.679    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X85Y99         LUT4 (Prop_lut4_I2_O)        0.306    20.985 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.985    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.535 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.044    22.579    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X87Y102        LUT5 (Prop_lut5_I1_O)        0.150    22.729 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.984    23.713    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X86Y103        LUT5 (Prop_lut5_I4_O)        0.326    24.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.939    24.978    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X86Y106        LUT3 (Prop_lut3_I0_O)        0.153    25.131 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.974    26.105    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.863    29.968 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.022    31.991    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X86Y108        LUT2 (Prop_lut2_I0_O)        0.124    32.115 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.115    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.648 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.648    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.765 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.765    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X86Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.882 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.882    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X86Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.101 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.597    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_7
    SLICE_X82Y116        LUT2 (Prop_lut2_I0_O)        0.295    34.993 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_99/O
                         net (fo=1, routed)           0.000    34.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_99_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.526 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.526    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_62_n_0
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.745 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_41/O[0]
                         net (fo=2, routed)           1.019    36.764    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_41_n_7
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.328    37.092 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_17/O
                         net (fo=2, routed)           1.002    38.094    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_17_n_0
    SLICE_X82Y113        LUT4 (Prop_lut4_I3_O)        0.355    38.449 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    38.449    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_21_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    39.057 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[3]
                         net (fo=12, routed)          0.827    39.884    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_4
    SLICE_X87Y113        LUT4 (Prop_lut4_I2_O)        0.307    40.191 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.191    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.948    41.540    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X84Y114        LUT5 (Prop_lut5_I1_O)        0.124    41.664 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[4]_INST_0/O
                         net (fo=20, routed)          3.088    44.751    blockdesign_i/paint_paddle_l/U0/rect_pos_y[4]
    SLICE_X94Y110        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    45.393 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           0.864    46.257    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X95Y110        LUT2 (Prop_lut2_I1_O)        0.307    46.564 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000    46.564    blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.965 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.965    blockdesign_i/paint_paddle_l/U0/__21_carry__0_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.193 f  blockdesign_i/paint_paddle_l/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.009    48.202    blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1
    SLICE_X100Y114       LUT5 (Prop_lut5_I3_O)        0.313    48.515 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    48.515    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y114       FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.780     1.783    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X100Y114       FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.632ns  (logic 4.514ns (25.602%)  route 13.118ns (74.398%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LDCE=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          4.322     5.871    blockdesign_i/util_vector_logic_2/Op1[0]
    SLICE_X98Y122        LUT2 (Prop_lut2_I0_O)        0.124     5.995 r  blockdesign_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=58, routed)          1.816     7.811    blockdesign_i/position_ball_0/U0/reset
    SLICE_X91Y119        LUT2 (Prop_lut2_I0_O)        0.124     7.935 r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.625     8.560    blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_2_n_0
    SLICE_X90Y119        LDCE (SetClr_ldce_CLR_Q)     0.898     9.458 f  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC/Q
                         net (fo=3, routed)           0.694    10.152    blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_n_0
    SLICE_X91Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  blockdesign_i/position_ball_0/U0/ball_pox_y[6]_INST_0/O
                         net (fo=60, routed)          3.968    14.244    blockdesign_i/paint_ball/U0/rect_pos_y[6]
    SLICE_X96Y113        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    14.691 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           0.864    15.555    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X97Y113        LUT2 (Prop_lut2_I1_O)        0.307    15.862 r  blockdesign_i/paint_ball/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000    15.862    blockdesign_i/paint_ball/U0/__21_carry__0_i_1_n_0
    SLICE_X97Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.263 r  blockdesign_i/paint_ball/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.263    blockdesign_i/paint_ball/U0/__21_carry__0_n_0
    SLICE_X97Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.491 f  blockdesign_i/paint_ball/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.828    17.319    blockdesign_i/paint_ball/U0/__21_carry__1_n_1
    SLICE_X100Y116       LUT4 (Prop_lut4_I2_O)        0.313    17.632 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    17.632    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y116       FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.778     1.781    blockdesign_i/paint_ball/U0/clk
    SLICE_X100Y116       FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.421ns (39.257%)  route 0.651ns (60.743%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y119        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[10]/C
    SLICE_X92Y119        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  blockdesign_i/position_ball_0/U0/y_pos_reg[10]/Q
                         net (fo=59, routed)          0.405     0.569    blockdesign_i/paint_ball/U0/rect_pos_y[10]
    SLICE_X96Y116        LUT2 (Prop_lut2_I1_O)        0.047     0.616 r  blockdesign_i/paint_ball/U0/pxl_value_o2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.616    blockdesign_i/paint_ball/U0/pxl_value_o2_carry__0_i_1_n_0
    SLICE_X96Y116        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     0.710 r  blockdesign_i/paint_ball/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.246     0.956    blockdesign_i/paint_ball/U0/pxl_value_o2_carry__0_n_2
    SLICE_X100Y116       LUT4 (Prop_lut4_I1_O)        0.116     1.072 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.072    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y116       FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.959     0.961    blockdesign_i/paint_ball/U0/clk
    SLICE_X100Y116       FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_1/U0/current_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.588ns  (logic 1.060ns (40.964%)  route 1.528ns (59.036%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_1/U0/current_value_reg[3]/C
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/controllers/controller_buttons_1/U0/current_value_reg[3]/Q
                         net (fo=6, routed)           0.445     0.586    blockdesign_i/controllers/controller_interconn_0/U0/value_r_1[3]
    SLICE_X93Y106        LUT3 (Prop_lut3_I1_O)        0.045     0.631 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[3]_INST_0/O
                         net (fo=1, routed)           0.186     0.817    blockdesign_i/position_paddles_0/U0/controller_value_r[3]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[3]_P[19])
                                                      0.571     1.388 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[19]
                         net (fo=15, routed)          0.385     1.773    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_86
    SLICE_X97Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.818 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0/O
                         net (fo=15, routed)          0.231     2.048    blockdesign_i/paint_paddle_r/U0/rect_pos_y[10]
    SLICE_X98Y111        LUT2 (Prop_lut2_I1_O)        0.048     2.096 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.096    blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry__0_i_1_n_0
    SLICE_X98Y111        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     2.190 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.281     2.472    blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry__0_n_2
    SLICE_X99Y112        LUT5 (Prop_lut5_I2_O)        0.116     2.588 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.588    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X99Y112        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.962     0.964    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X99Y112        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_0/U0/current_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.922ns  (logic 1.102ns (37.713%)  route 1.820ns (62.287%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_0/U0/current_value_reg[1]/C
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/controllers/controller_buttons_0/U0/current_value_reg[1]/Q
                         net (fo=7, routed)           0.202     0.343    blockdesign_i/controllers/controller_interconn_0/U0/value_l_1[1]
    SLICE_X88Y106        LUT3 (Prop_lut3_I1_O)        0.045     0.388 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[1]_INST_0/O
                         net (fo=1, routed)           0.441     0.829    blockdesign_i/position_paddles_0/U0/controller_value_l[1]
    DSP48_X3Y44          DSP48E1 (Prop_dsp48e1_B[1]_P[19])
                                                      0.571     1.400 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.445     1.844    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X84Y114        LUT5 (Prop_lut5_I2_O)        0.045     1.889 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[7]_INST_0/O
                         net (fo=20, routed)          0.460     2.349    blockdesign_i/paint_paddle_l/U0/rect_pos_y[7]
    SLICE_X95Y112        LUT4 (Prop_lut4_I2_O)        0.049     2.398 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry_i_1/O
                         net (fo=1, routed)           0.000     2.398    blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.490 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.490    blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry_n_0
    SLICE_X95Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.535 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.273     2.808    blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry__0_n_2
    SLICE_X100Y114       LUT5 (Prop_lut5_I2_O)        0.114     2.922 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.922    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X100Y114       FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.961     0.963    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X100Y114       FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Max Delay           312 Endpoints
Min Delay           312 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.666ns (23.456%)  route 5.437ns (76.544%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          3.862     5.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X95Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.528 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.575     7.104    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X95Y74         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.591    -1.578    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.666ns (23.456%)  route 5.437ns (76.544%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          3.862     5.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X95Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.528 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.575     7.104    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X95Y74         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.591    -1.578    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.666ns (23.456%)  route 5.437ns (76.544%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          3.862     5.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X95Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.528 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.575     7.104    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X95Y74         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.591    -1.578    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.666ns (23.456%)  route 5.437ns (76.544%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          3.862     5.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X95Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.528 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.575     7.104    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X95Y74         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.591    -1.578    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[3]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.982ns  (logic 1.666ns (23.866%)  route 5.316ns (76.134%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          3.862     5.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X95Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.528 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.453     6.982    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X95Y75         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.591    -1.578    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.982ns  (logic 1.666ns (23.866%)  route 5.316ns (76.134%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          3.862     5.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X95Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.528 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.453     6.982    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X95Y75         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.591    -1.578    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[5]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.982ns  (logic 1.666ns (23.866%)  route 5.316ns (76.134%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          3.862     5.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X95Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.528 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.453     6.982    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X95Y75         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.591    -1.578    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[6]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.982ns  (logic 1.666ns (23.866%)  route 5.316ns (76.134%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          3.862     5.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X95Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.528 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.453     6.982    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X95Y75         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.591    -1.578    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y75         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.666ns (24.034%)  route 5.267ns (75.966%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          3.862     5.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X95Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.528 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.404     6.933    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X95Y76         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.593    -1.576    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y76         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[10]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.666ns (24.034%)  route 5.267ns (75.966%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          3.862     5.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X95Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.528 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.404     6.933    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X95Y76         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.593    -1.576    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X95Y76         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
    SLICE_X96Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.082     0.260    blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next
    SLICE_X97Y85         LUT5 (Prop_lut5_I1_O)        0.045     0.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    blockdesign_i/controllers/controller_ultrasonic_0/U0/next_state[0]
    SLICE_X97Y85         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.872    -0.868    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X97Y85         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.352%)  route 0.082ns (26.648%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
    SLICE_X96Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.082     0.260    blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next
    SLICE_X97Y85         LUT5 (Prop_lut5_I0_O)        0.048     0.308 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    blockdesign_i/controllers/controller_ultrasonic_0/U0/next_state[1]
    SLICE_X97Y85         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.872    -0.868    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X97Y85         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.262ns (54.442%)  route 0.219ns (45.558%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X109Y90        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.219     0.436    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X110Y90        LUT4 (Prop_lut4_I2_O)        0.045     0.481 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[14]_i_1/O
                         net (fo=1, routed)           0.000     0.481    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[14]_i_1_n_0
    SLICE_X110Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.907    -0.833    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X110Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[14]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.266ns (54.817%)  route 0.219ns (45.183%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X109Y90        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.219     0.436    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X110Y90        LUT4 (Prop_lut4_I2_O)        0.049     0.485 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[15]_i_1/O
                         net (fo=1, routed)           0.000     0.485    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[15]_i_1_n_0
    SLICE_X110Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.907    -0.833    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X110Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[15]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.262ns (52.769%)  route 0.235ns (47.231%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X109Y90        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.235     0.452    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X109Y91        LUT3 (Prop_lut3_I0_O)        0.045     0.497 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.497    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value12_out
    SLICE_X109Y91        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.904    -0.836    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X109Y91        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_output_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.202ns (37.443%)  route 0.337ns (62.557%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
    SLICE_X109Y94        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.337     0.495    blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next
    SLICE_X109Y93        LUT5 (Prop_lut5_I0_O)        0.044     0.539 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.539    blockdesign_i/controllers/controller_ultrasonic_1/U0/next_state[1]
    SLICE_X109Y93        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.905    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X109Y93        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.203ns (37.559%)  route 0.337ns (62.441%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
    SLICE_X109Y94        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.337     0.495    blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next
    SLICE_X109Y93        LUT5 (Prop_lut5_I1_O)        0.045     0.540 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.540    blockdesign_i/controllers/controller_ultrasonic_1/U0/next_state[0]
    SLICE_X109Y93        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.905    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X109Y93        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.259ns (47.142%)  route 0.290ns (52.858%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X109Y90        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.290     0.507    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X110Y90        LUT4 (Prop_lut4_I2_O)        0.042     0.549 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[13]_i_1/O
                         net (fo=1, routed)           0.000     0.549    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[13]_i_1_n_0
    SLICE_X110Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.907    -0.833    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X110Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[13]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.262ns (47.465%)  route 0.290ns (52.535%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X109Y90        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.290     0.507    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X110Y91        LUT4 (Prop_lut4_I2_O)        0.045     0.552 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[18]_i_1/O
                         net (fo=1, routed)           0.000     0.552    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[18]_i_1_n_0
    SLICE_X110Y91        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.907    -0.833    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X110Y91        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[18]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.262ns (47.465%)  route 0.290ns (52.535%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X109Y90        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.290     0.507    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X110Y91        LUT4 (Prop_lut4_I2_O)        0.045     0.552 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_2/O
                         net (fo=1, routed)           0.000     0.552    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_2_n_0
    SLICE_X110Y91        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.907    -0.833    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X110Y91        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[19]/C





