id,sha,author,date,issue,message,file,content
0,13d64f766539b50f09ed37411d52dd38b1dfd7db,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-07-29 13:25:26 -0700, , benchdnn add blocked weight format tag bf16 int8,,
1,9a73c0d243a46893e67b642323bce6ef23f202fc,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-07-28 16:24:00 -0700, , fixup cpu x64 brgemm adjust thread balance wei layout,,
2,da3fce070cd9ec89a808402aeb1cd41a28628b73,"adia, Haleema <haleema.sadia@intel.com>", 2021-07-28 12:37:46 -0700, , gpu ocl fixing intel copyright label rnn file,,
3,619418a0fcd9b6eec2ad7e5ab498acb4d46464f7,"adia, Haleema <haleema.sadia@intel.com>", 2021-07-27 20:23:13 -0700, , gpu ocl refactor workspace alignment macro,,
4,920cd21a31bc6eb9cf51575187c2d59f0c8e1af0,"adia, Haleema <haleema.sadia@intel.com>", 2021-07-16 15:26:40 -0700, , gpu ocl move diff state scratchpad copy gemm funcs,,
5,798b554e13f5dc77a65ac8f3193fd3aaad1b981a,"adia, Haleema <haleema.sadia@intel.com>", 2021-07-14 16:47:25 -0700, , gpu ocl enable scratchpad diff state reduce workspace,,
6,caf4da9f7f6ca21a684720982aa71f1922f40240,"adia, Haleema <haleema.sadia@intel.com>", 2021-07-28 09:30:21 -0700, , gpu ocl minor miscellaneous refactoring rnn,,
7,bdc1d9d7501b7ffe7277e1dd4af732c20a02bf20,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-07-29 13:01:29 -0700, , cpu x64 deconv enable bf16 support via bwd_d conv kernel,,
8,c842317d1e100be82e171355d7cb92221af7225c,aniel Youssif <daniel.youssif@intel.com>, 2021-07-23 13:42:11 -0700, , ocl conv int8 calculate correct gws mb_block,,
9,ce93de06f2183dd47833ec2eb09e615e5173cfd7,aniel Youssif <daniel.youssif@intel.com>, 2021-07-27 17:27:46 -0700, , ocl bwd_w fixup add reduction primitive primitive_list,,
10,92672a484cb6f8601df4cae7e530844b086ff5ac,aniel Youssif <daniel.youssif@intel.com>, 2021-07-22 14:12:28 -0700, , gpu ocl use default copy constructor,,
11,3fa233cdee4457c0232192e6c07041715f216801,aniel Youssif <daniel.youssif@intel.com>, 2021-07-21 15:40:02 -0700, , ocl bwd_w use reduction primitive compute diff_bias,,
12,3cfc4d26ec29409ee399e5e5f84d78302acaaf53,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-07-27 10:33:10 +0200, , test benchdnn resampling increase threshold,,
13,81cd5dccb1e36435bc3681809e423caeda4efa27,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-07-27 10:40:19 -0700, , cpu x64 conv fix binary per tensor post ops,,
14,bb1e0b4dcff7ca81e62de8443cb5143d4fdfb11f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-27 22:14:05 -0700, , example convolution add dedicated example grouped case,,
15,956545e24de5462d4b039bbc8f497209eb6ce9d5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-26 14:09:33 -0700, , build fix gcc 11.1 build ngen,,
16,3cbc82b66151d6cb2df947c7f8be45887fd24900,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-26 13:47:06 -0700, , build fix gcc 11.1 build ocl,,
17,1922ede0622b082c38c65958024e1f2b088facd3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-22 19:15:10 -0700, , cpu ref_matmul move read writes io_helper,,
18,6e4937874110cd4de2e3e2e07d632081bca76371,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-22 19:14:37 -0700, , benchdnn matmul update input test feature separately,,
19,4197d0aa9aa6377d31becfcd713c494a1ec7028c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-22 19:14:12 -0700, , doc matmul added supported config,,
20,e05681eb5d3fbf9c3316cc8344cc02b6c9b1ca5a,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-07-27 10:55:55 +0200, , test gtest disable aarch64,,
21,e6698e3704f4adf941459c3c9344052608119a86,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-07-21 01:05:53 -0700, , src gpu reorder optimize plain abcd8a2b case,,
22,379daaf031aa6d7649b5853facd86f35e6f09150,avel Evsikov <pavel.evsikov@intel.com>, 2021-07-21 22:29:56 -0700, , gpu ocl force compiler assume buffer 4gb,,
23,6d71293688f63bcf52974490577b3f87d770eb7e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-25 20:03:12 -0700, , benchdnn self add parser test dw_conv,,
24,043f06a656bf20a80b49be51941632d4f1b64bbe,rinivas Putta <srinivas.putta@intel.com>, 2021-07-23 19:47:51 -0700, , benchdnn input uncomment post scale test case,,
25,d6065469cc8d3408fe5bab138471347341467f87,rinivas Putta <srinivas.putta@intel.com>, 2021-07-23 19:46:45 -0700, , cpu post allow scale int8 conv,,
26,050bc30fa990b012528436497be65481b5d43103,rinivas Putta <srinivas.putta@intel.com>, 2021-07-23 19:45:31 -0700, , benchdnn fixup post scale parsing,,
27,bdc1d6048e6ba4d1c931c66d6592b13fd09b4883,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-07-05 05:24:10 -0700, , test benchdnn conv skip testing ref per tensor binary post ops,,
28,5841a2d0483ea636f34d0d532c29663855058504,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-07-05 03:30:22 -0700, , cpu x64 conv enable per tensor binary post ops,,
29,bd4146ba33d90d3a4159fc82272ce16ed915cfd2,"ierschem, Keola <keola.wierschem@intel.com>", 2021-07-23 22:10:02 -0700, , fixup cpu x64 deconv enable jit avx512 kernel,,
30,78a9b33d1e8a2e263b2081234faae3492af94438,glaza <jan.glaza@intel.com>, 2021-07-26 14:36:58 +0200, , gpu ocl streamline ref softmax kernel limit data access 1241 remove unnecessary read write operation kernel flow replacing kernel buffer also remove unnecessary iteration padded area,,
31,e76274aee33ec00984aa62586b41e4953c466195,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-07-19 04:51:11 -0700, , cpu rnn scratchpad space relates bias,,
32,1101942decd1494f25573e48f78dc6b7a2a173d0,iotr Chmiel <piotr.chmiel@intel.com>, 2021-07-14 04:46:30 -0700, , cpu rnn add bias src_iter_c support bf16,,
33,ddfa174059e2c63e39f627f65a4ff7994f9fed74,iotr Chmiel <piotr.chmiel@intel.com>, 2021-07-23 00:00:36 -0700, , benchdnn doc rnn test cfg option doc update,,
34,7577aaf087c140ee48faf08c81ae7428b6e10610,iotr Chmiel <piotr.chmiel@intel.com>, 2021-07-19 00:39:39 -0700, , cpu rnn remove unecessary template parameter,,
35,4bcc2f22031e2e3e732170e9459c73ba7aa0be7b,iotr Chmiel <piotr.chmiel@intel.com>, 2021-07-22 23:51:28 -0700, , benchdnn bf16 src_iter_c bias handling,,
36,d072f10dd07d9b2633ec7f7f94474186c73e6afb,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-07-22 13:23:11 +0200, , cpu x64 binary fix applicable condition,,
37,1fcc9f0c93125ec291fc06947cbd7c36e4e508ab,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-15 22:59:33 -0800, , cpu x64 deconv enable jit avx512 kernel,,
38,f43e7334639eecf84efb00f34de2759a43229b4b,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-07-19 11:52:32 -0700, , benchdnn restore default memory kind opencl,,
39,bfb5c3afd7a1c4048c12e1a331954e1c0da3802b,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-07-21 11:26:36 -0700, , x64 matmul improving blocking strategy dimension,,
40,dbbee2a4481c38651b326056695997bc97a9738a,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-07-21 11:11:38 -0700, , x64 matmul reduce overhead zero point blocked case,,
41,13776427dd8cee9e52823bd49fa4dfeb420aafa5,"ierschem, Keola <keola.wierschem@intel.com>", 2021-07-22 15:25:01 -0700, , benchdnn deconv fix reported ops count,,
42,c5364617764aab333a2576a28908e3475921db25,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-21 22:27:57 -0700, , cpu add faster look target impl,,
43,c1867b9ffc57670a52548c04024b09b00af6be00,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-20 13:52:22 -0700, , cpu ref_ip move read writes io_helper,,
44,e096c740b2117ff69229cfc2e83518bedda656b4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-21 22:49:06 -0700, , fixup cpu ref_conv move read writes io_helper,,
45,d86745a031212845835af612bf1ccf673d47a6f7,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-07-21 06:02:23 -0700, , benchdnn doc binary add dtag option,,
46,b555e91fbc28f6c3add36c9821a2597a3975cd6a,iotr Chmiel <piotr.chmiel@intel.com>, 2021-07-21 04:10:05 -0700, , common mark common function constexpr,,
47,b2ad6d36de1ca47eb25a1d7224e081cd0986212f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-20 17:30:15 -0700, , build fix gcc 11.1 build reading byte region size may used uninitialized enumeration value handled switch,,
48,c687155bd2ca88c2bfe6b0fbe55ec8cf4b013a33,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-20 14:56:54 -0700, , gtests test_ip_format stop running reference improve test run time,,
49,8f98bae5594dd8cd50e2624dfead9c37a9be8ab1,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-07-16 10:09:42 -0700, , cpu x64 reorder fix kernel dims handling blk_chunk_idx,,
50,a6ac7a9bd20d2fa725a9e385535f469ec0231252,lok Bakshi <alok.bakshi@intel.com>, 2021-07-20 13:16:09 -0700, , benchdnn input conv bwd_w shape large kernel small spatial,,
51,dc6c4d1b1d7b998ce9850180f0abc7a16dceac02,lok Bakshi <alok.bakshi@intel.com>, 2021-07-20 13:00:14 -0700, , cpu x64 amx_bwd_w_conv full spatial loop idim odim,,
52,d52874c57951a5c847f1874790bf8ccb320cc594,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-16 15:14:29 -0700, , gtests test_brgemm fix clang tidy formatting mayiuse usage,,
53,cb5f208f718f3f004c4a78f5c0fbcb532016ada0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-16 14:33:40 -0700, , gtests remove reference cpu symbol gpu config,,
54,f610df9403e534a7d95728af0f3fbb9bb7ad989f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-16 14:33:00 -0700, , gtests fix clang tidy hit readability make member function const modernize use override,,
55,1e0ff42d93a6290afafd4778aab3244ef33c2a10,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-19 18:52:06 -0700, , benchdnn conv dw_post extend different data type testing,,
56,cbac144376274178fd3bd23e3a71bfc305cc6be0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-19 18:51:35 -0700, , benchdnn dw_conv fix parser input validation output,,
57,c197bd8b5095e866bfe305b31f1dec630e1c7232,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-07 15:28:34 -0700, , cpu x64 remove instance,,
58,f28938cd6d1af9820e38d7fe46d22e3e8188dd80,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-07 15:06:27 -0700, , cpu x64 remove instance,,
59,f18d10aefc2510b861ccfbeaf4a77a187fa80e60,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-07 15:01:12 -0700, , cpu x64 remove instance,,
60,e268f89e5108f61d9de523cf3d1ef3df0e7e646c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-07 14:50:39 -0700, , cpu x64 remove instance,,
61,1b0e64c8daab63d03820d5935b05f97ab5a8e8b8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-06 19:48:58 -0700, , cpu x64 remove instance,,
62,2581d3ca9e1dd8f2e8577e5300bc32a8dbc00a11,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-06 19:38:21 -0700, , cpu x64 remove instance,,
63,7e980c12892ed8f94954fa21e38b11acef65de1a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-01 18:32:45 -0700, , cpu x64 remove instance,,
64,e01f33c06aec60cf84cd286fdf94c7a4290359b9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-30 16:33:18 -0700, , cpu x64 jit_brgemm_conv remove instance,,
65,d6927675449ed82ee6082f497869612c8b03aaf9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-30 14:28:59 -0700, , cpu x64 remove instance,,
66,c4981aa545779f3cf81dab7636668d32d08ffa6f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-16 21:39:15 -0700, , cpu x64 remove instance,,
67,30400bb0aafeb2139f6e434f8a5e79d168a45b2d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-29 19:15:36 -0700, , cpu x64 remove instance,,
68,ea7d1e472e4c5d1759ea2add33d9176bb04247f3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-29 15:32:41 -0700, , cpu x64 remove instance,,
69,a90f74997ecf9f4ba7c5dcb3012acc66d46c0cb3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-28 23:21:41 -0700, , cpu x64 remove instance,,
70,e3a9759530cec4e195ae4baabd5cf192e0340ecf,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-07-19 12:43:25 +0200, , test gtest introduce,,
71,39bfdb09d1b662b5affdbf1120570587d15e1e62,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-30 14:06:21 +0200, , cpu x64 binary enable bcast per spatial,,
72,350b0c984178a235bde7820279df28f5e5490404,lok Bakshi <alok.bakshi@intel.com>, 2021-07-19 12:01:45 -0700, , cpu x64 brgemm_ip_bwd_d trans_src fixup tail store size,,
73,d1570ae64e0b91b38493b0cf9f075ecaf1c1a1fc,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-29 12:32:07 +0200, , cpu binary enable combination data type,,
74,df41547ab5d165ca7858d160527e9db623f6d657,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-29 11:37:41 +0200, , cpu x64 binary enable f32 f32 data type combination,,
75,d9dd675e89916563237cee8abc1719e1252118c5,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-07-05 03:46:25 +0200, , gtests remove redundant post ops fallback check,,
76,9bbfca924182698af2944b284a0a166433522ce2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-15 13:31:56 -0700, , cpu ref_conv move common method dedicated header file,,
77,5f00559d8f5a9b9844af8faff9dc2a9ecd0fec97,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-28 18:32:43 -0700, , cpu ref_conv move read writes io_helper,,
78,57a32a5025436d162a5fc0153167cdd2ac95d8e2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-10 22:13:46 -0700, , cpu ref_conv styling,,
79,d98655abe5df69a3c104b248a4ecc1be7c5c08c4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-10 19:57:16 -0700, , cpu ref_conv remove dead code,,
80,591d95d9a8b054c56cdb8bcfc282b6a48e576bc7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-28 17:10:58 -0700, , cpu ref_prelu move read writes io_helper,,
81,339761e303339ed6f5559dcf5eb4162a4af922fd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-28 17:08:46 -0700, , cpu move read write io_helper,,
82,8246982a370b57b41ec9a90706c71501502d97bb,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-10 19:40:08 -0700, , cpu deconv create conv bias requested,,
83,f3d8e5d60c779ea87eb36ec7be6d5c10a920a49e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-28 14:58:28 -0700, , cpu introduce reference io_helper introduces several method get shifted void pointer kernel call working memory directly get float value reference kernel int value getting zero point value kernel,,
84,d1841d5dd488598c01279a4e805b03cb1b1ba0b5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-01 18:32:08 -0700, , cpu x64 matmul brgemm please clang tidy,,
85,ffc98a4a3d82291cc7ca47190a6d9da8197826f8,aniel Youssif <daniel.youssif@intel.com>, 2021-07-12 16:27:36 -0700, , ocl fix zeropad int8 dst,,
86,84954971808b7ae0656834cf8e68cabbf086ec28,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-13 19:13:14 -0700, , cpu x64 fix applying non zero offset null pointer,,
87,94ba46ba52ceebe56a5a5905e64a9fe8188182bd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-13 18:57:18 -0700, , gtests lrn remove blocked test case decrease testing time,,
88,e8e0925e5bf2f7f37eaed5e7a1c419534146dd99,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-07-13 13:58:39 -0700, , cpu x64 matmul add runtime zero point support,,
89,6e9f01400026ad796c42153a473960f8e93b7add,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-07-12 07:28:04 +0200, , cpu x64 shuffle enable bf16 jit processing avx512 common isa,,
90,1c680c2169e460c185a5baeaf0a50cc2f59b45a5,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-06-30 05:34:50 -0700, , build fix false positive warning gcc warray bound,,
91,7d4d687aaeac66f63f2427d220c473586ab78507,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-07-13 09:13:44 -0700, , benchdnn test f32 blocked weight tag using shape supported brgemm impl,,
92,70225bdba936e8a91b9a9fd043179d34d21adff7,lok Bakshi <alok.bakshi@intel.com>, 2021-07-06 17:14:47 -0700, , cpu x64 brgemm_ip_bwd_w change loop order huge,,
93,648885b044d9db87430119ecf29c6ad4ac96df1c,lok Bakshi <alok.bakshi@intel.com>, 2021-06-21 14:45:00 -0700, , cpu x64 brgemm_ip_bwd_w thread_balance fixup,,
94,abdb4c48a18e1c8fe6b1973a5c7a382fcd1eb9e1,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-07-11 22:24:42 -0700, , cpu x64 reorder extend test nhm snb,,
95,9f433bdebd4bb199beeed0f78868db58fbc4a208,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-07-07 00:31:56 -0700, , fix cpu corrected compensation conv deconv,,
96,9de335fb7e3e99c50c9acac3171a2043c434d8c4,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-07-01 22:51:33 -0700, , fix cpu reorder fix handling adjust_scale jit kernel,,
97,fffea41a70be8a251f38e1425716c79eb66033d7,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-07-01 03:07:24 -0700, , fix cpu fix asymmetric comp handling jit reorder,,
98,9d4cbf17a55c80b65084cb1a21fd92d59e66790e,"ierschem, Keola <keola.wierschem@intel.com>", 2021-07-09 13:35:48 -0700, , common update verbose output include weight scale adjustment s8s8 convolution x64 hardware without vnni instruction weight automatically rescaled 0.5 avoid potential saturation use instruction vpmaddubsw order provide hint user verbose output include factor descriptor weight memory descriptor,,
99,c048568203f23e127a58a64293f45dd0fa073110,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-06-30 13:06:28 -0700, , benchdnn input added updated input file,,
100,c259f765caf5009609167a2fa516a6b15e31b8ae,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-08 22:18:09 -0700, , common verbose fix runtime oscale value,,
101,8bb3f500cd2cf81499a8f1ce167ca631b621f3ea,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-08 21:46:06 -0700, , common benchdnn fix signed integer overflow,,
102,f083eac93f0e5e82ffa55879a17dc5b0ac55c3f3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-08 16:41:44 -0700, , cpu fix applying non zero offset null pointer,,
103,1de9e3f354d65805d535eeb61c52f79d84ccb434,ourad Gouicem <mourad.gouicem@intel.com>, 2021-07-09 16:37:49 -0700, , cpu gemm x64 fix bound access,,
104,aa70da41867358c25f2da4748b314176c4872cd8,ourad Gouicem <mourad.gouicem@intel.com>, 2021-07-09 15:29:55 -0700, , test gtests fix unitialized variable,,
105,0d4e1ea86ba3fda0fb6330ee961b4b5360615d30,oy Oursler <roy.j.oursler@intel.com>, 2021-07-06 14:04:51 -0700, , gpu conv fix incorrect zero padding f16 int8 blocked conv,,
106,93de4cb03f31fcfcd282540f34c0adde276077f2,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-07-08 15:29:26 -0700, , test gtests implementation check fp32 blocked weight layout,,
107,259c038c9d25ed6b0dbda5b87396b1e9fb906ea8,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-07-07 14:37:54 -0700, , benchdnn add blocked weight format tag fp32,,
108,9c5762979280bb1f91f833bf0f51324c9ed725f7,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-07-07 14:34:23 -0700, , cpu x64 brgemm support external blocked weight layout,,
109,cd4fb52bcf2519c40cbc52134952d0bfc9723c31,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-07-07 11:49:38 +0200, , doc remove ambiguity binary post,,
110,5d839f3d75cb4a8412e78f01616b0b0d9a110bdf,aniel Youssif <daniel.youssif@intel.com>, 2021-06-30 16:19:28 -0700, , gpu gemm_with_po fixup data type logic,,
111,4b6fd64f5409fac5f1b21bd5fa5fc594c12e4773,"afonov, Igor <igor.safonov@intel.com>", 2021-07-08 23:56:13 -0700, , test benchdnn conv check nvidia constraint first,,
112,8f4b8e54d0386859966079083e4c51a461a0fe38,"afonov, Igor <igor.safonov@intel.com>", 2021-07-08 09:21:26 -0700, , benchdnn conv return necessary,,
113,efa6ccb94b9082b8fbb646fdc2b5fa42698b26cd,"afonov, Igor <igor.safonov@intel.com>", 2021-06-24 17:26:23 -0700, , test benchdnn input conv add relu post cover cudnn fusion api,,
114,2edc8064a77d85698918eaaefb5d02b4b5a76294,"afonov, Igor <igor.safonov@intel.com>", 2021-06-23 11:34:46 -0700, , src gpu nvidia conv fuse bias eltwise possible,,
115,e78e9eacdc89a15595a38651135b99758a53d291,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-07-02 10:49:12 -0700, , benchdnn input conv allow ref fused post,,
116,3b28c5246290d97107bf7f8e8f40618825717ef6,Sircombe <32057673+nSircombe@users.noreply.github.com>, 2021-07-09 01:02:34 +0100, , build fix include path armpl build 1111,,
117,2957115b7e09ce5fd08fadcf021264ba0bf65377,leksandr Nikolaev <67425323+alenik01@users.noreply.github.com>, 2021-07-09 01:01:40 +0100, , src cpu aarch64 add support acl based inner product 1103 src cpu aarch64 add support acl based inner product update src cpu aarch64 authored igor safonov igor.safonov intel.com update update naming style better kept consistent src cpu aarch64 acl .hpp file authored igor safonov igor.safonov intel.com,,
118,d2f3d0e8475ee19b87aa640460e14af04db3abc3,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-07-02 17:53:13 +0200, , src gpu ocl increase number supported post ops,,
119,3800d1b691c91c2e88c7b0eeb0b39b89c21917f0,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-07-06 13:52:43 -0700, , gpu ocl conv ref fix zero padding issue,,
120,e150a0993cddf64cbbd9ae1cb76d487c42e3f566,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-06 18:07:21 -0700, , build suppress sycl warning window ... coming tbb,,
121,7d1d6949d6cf7b1e192364117d008784b24ef66d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-07-06 18:06:30 -0700, , build update path relative absolute tbb identification ... test may find tbb cpu none configuration properly,,
122,a4c31c17ce4eb846bd1e80c0ff7a9699d37c3813,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-06-30 17:08:18 -0700, , cpu x64 gemm fix amx gemm kernel win abi,,
123,196f26edf4552aae2b676536f7b7c597595cb524,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-07-06 08:58:18 +0200, , gpu reorder xab xba implementation 1075 case like ba4b8a8b2a ab8a4b etc take destination last two dimension group together packet size written burst also remove limitation pad_innermost kernel,,
124,97f9f91321ab64c07d308c4c32bdbc668fb9965c,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-07-02 05:47:25 +0200, , benchdnn introduce post ops fallback test,,
125,ea4eb00fffb0390206fa6b1833603960868649dd,enis Samoilov <denis.samoylov@intel.com>, 2021-06-30 15:39:53 -0700, , doc ocl add usm related detail,,
126,322aa6c506c9e8c5d51894d1b4a6ef3cefa3eff2,enis Samoilov <denis.samoylov@intel.com>, 2021-06-30 12:35:28 -0700, , gtests test usm opencl buffer,,
127,f22ca83427a344bbcbd6af2737c2b71b742cce7a,enis Samoilov <denis.samoylov@intel.com>, 2021-06-30 12:34:54 -0700, , gtests ocl add test usm,,
128,03057c1f8bea5c8ce054300de1f79a4d1ab86c87,enis Samoilov <denis.samoylov@intel.com>, 2021-06-30 12:32:58 -0700, , benchdnn enable testing usm opencl default,,
129,9d2194e8bd084656e7b8ca12583377acd0b5d547,enis Samoilov <denis.samoylov@intel.com>, 2021-06-30 12:27:45 -0700, , benchdnn drop sycl prefix,,
130,05d6040b95d0584e4a266f6167de9547542e381a,enis Samoilov <denis.samoylov@intel.com>, 2021-06-30 12:24:42 -0700, , example adjust example utils,,
131,7bf1781e7801eae0ffa7d99dbff4f827ab348fdf,enis Samoilov <denis.samoylov@intel.com>, 2021-06-30 12:17:10 -0700, , api ocl add api create memory usm,,
132,c78c3ecd06a4ebfe7c83f5f9a8d91407b0cbfcea,enis Samoilov <denis.samoylov@intel.com>, 2021-06-30 12:06:33 -0700, , gpu extend memory storage support usm opencl,,
133,a113ac4f50dc70d5d9853b3dd44dc07636ba8f0d,enis Samoilov <denis.samoylov@intel.com>, 2021-06-30 11:56:15 -0700, , gpu ocl introduce utility function work usm,,
134,0272c04305aa12f7e737bc5cb53ec2c7bf4a40bd,enis Samoilov <denis.samoylov@intel.com>, 2021-06-30 12:07:06 -0700, , common add missing header guard manager,,
135,aa13406e8a284495faaddf5396d9090a1d46f1ca,"afonov, Igor <igor.safonov@intel.com>", 2021-06-28 15:09:16 -0700, , test benchdnn rnn fix check unsupported case,,
136,2971faeb1becc35f42864dff41b65fb5bd23b041,eter Caday <peter.caday@intel.com>, 2021-07-01 13:09:17 -0700, , gpu jit gemm bias supported s32,,
137,ee19a503b3e146291c47fcfa0e6f03a21a7afc08,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-07-01 22:58:40 +0200, , gpu reorder use restrict type qualifier 611 allows opencl compiler emit better optimized code,,
138,d59915dbb375d076cbca6e135692f369719f9214,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-06-30 17:15:27 -0700, , src cpu fix scratchpad_size calculation,,
139,46b066e10e829aa91d61ec155d1608fb893073b3,aniel Youssif <daniel.youssif@intel.com>, 2021-06-28 12:42:36 -0700, , benchdnn matmul gpu input add runtime oscale test,,
140,98a32ef8f5f8ac428ab93c04a8b3b29ada2be1b4,aniel Youssif <daniel.youssif@intel.com>, 2021-06-21 18:14:12 -0700, , ocl gemm_with_po add support runtime oscales,,
141,cc6475c527b6f2c9dfd6ded5800672007f02da8b,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-30 04:23:58 -0700, , cpu x64 lstm postgemm fix sse issue,,
142,503c4865ac85aea80f618add0cbfcfedf2ec1df8,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-29 04:16:46 -0700, , cpu x64 postgemm lstm extract common method base class,,
143,5897e007e880116a6622860dee14ac3fd9528769,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-28 10:10:24 -0700, , cpu x64 postgemm lstm fwd style refactor add const applicable add suffix class member change raw ptr unique_ptr,,
144,09db81ceb9057d5486935cc006c3a2929206ef8b,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-28 06:44:07 -0700, , cpu x64 lstm fwd postgemm reduce number instruction reduction numbr dependency instruction isa avx2 use instruction direct load arg,,
145,11ab42cb12ea693b21a4409be08566ad2ae517c7,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-28 12:21:33 +0200, , cpu x64 binary fix abi param reg overwriting window,,
146,5f68a15bcbdfe688997beffd9e872d87793fc08b,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-06-29 11:03:27 -0700, , src cpu x64 matmul changed blocking approach,,
147,9b40aedc5db91225895327bf61f677ffb194fcf7,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-06-29 11:02:54 -0700, , src cpu x64 support parallel reduction brgemm matmul,,
148,057ec96a6f4cea003984dc2bbe16310bcea77d72,enis Samoilov <denis.samoylov@intel.com>, 2021-06-29 00:30:47 -0700, , build workaround unused command line argument warning,,
149,f3253a3df86deb1d5057b8b883c7c43377d50f7e,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-06-24 23:50:24 -0700, , cpu x64 reorder adding suffix class field,,
150,6646ab9acbccf2380d7fb4a15c895bf708a71378,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-06-22 01:46:50 -0700, , cpu x64 enable compensation zero jit reorder,,
151,2d42cede57f28296179d36ea4de2e329e56f9521,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-06-28 13:33:40 -0700, , cpu x64 pool fix uninitialized value called reorder directly pool,,
152,7e749f127c183d4f7f13158c688f9e01d8318ea7,lok Bakshi <alok.bakshi@intel.com>, 2021-06-28 15:56:19 -0700, , src common stride check runtime padded dim,,
153,0847a5b3dbf0800d206bc4a110268b212d0edc38,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-06-28 15:17:38 -0700, , doc update supported gpus,,
154,88482911561e656832f267daf14f54f45478008e,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-06-23 15:13:34 -0700, , src gpu ocl fix gen9 conv block size,,
155,4ce9b686fa3a3a77f524eb2f75e6478e655b105e,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-25 05:34:03 -0700, , cpu x64 postgemm lstm bwd style refactor add const applicable add suffix class member change raw ptr unique_ptr,,
156,4896c39a2be74ac070e2e5633d5f7f4de5ad5c5e,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-25 05:04:11 -0700, , cpu x64 lstm increase performance postgemm kernel reduction numbr dependency instruction isa avx2 use instruction direct load arg,,
157,cb15340c4c0bb4d5279aa74e9f917bb49c7925c7,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-24 06:08:59 -0700, , cpu rnn remove zeroing workspace,,
158,57d315ebd773a6a4e43d12a6dc47894ff8d3a326,lok Bakshi <alok.bakshi@intel.com>, 2021-06-25 12:18:20 -0700, , cpu x64 jit_avx2_1x1 avoid overflow bwd_w conv,,
159,901363e9466ae9d6d2b2bfa0617509bbf28edbf0,"afonov, Igor <igor.safonov@intel.com>", 2021-06-24 18:06:57 -0700, , doc add anaconda binary distribution,,
160,768633e0de71c130581307a82f2e59abc22736da,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-06-23 14:30:57 +0200, , gpu jit gemm injector increase number eltwise post ops supported,,
161,f0df6977a94b48842fa5dea1a3cc9e81de5f344a,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-25 11:15:54 +0200, , revert fixme benchdnn matmul disable test case reverts commit,,
162,19f44f99a56616c5cf5fa2a4127d5fc73462482a,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-24 19:28:10 +0200, , cpu x64 matmul fix per tensor binary format,,
163,5f89ae1927b4b63189a7d7136ca080ce98eb91cd,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-24 19:43:15 +0200, , benchdnn doc update knobs_attr include sum zero_point,,
164,73a261f68797a474102a902eebf145e155b26f6d,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-24 07:17:20 -0700, , cpu rnn add const applicable,,
165,d010d8feeee5740b21c883b926c5b7a848ba192e,lok Bakshi <alok.bakshi@intel.com>, 2021-06-24 14:21:07 -0700, , benchdnn input matmul add shape stride offset,,
166,a13901688fa5acbadc298d920f06449903c9c2d9,lok Bakshi <alok.bakshi@intel.com>, 2021-06-24 12:15:01 -0700, , cpu x64 gemm_ip advance mb_stride offt,,
167,f5d35bab405ee2031ef7d96f51d8707c734bfc9e,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-06-23 15:05:14 -0700, , benchdnn reorder add configs inner block src,,
168,9a24e1b88a66334892a587c971155d7a91fe9e52,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-06-23 15:04:48 -0700, , cpu x64 reorder fix computation blk_chunk_idx,,
169,598f1522deedf9ae9740e5dfe247c05a9f2ba509,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-06-23 19:26:33 -0700, , fixup cpu x64 brgemm fwd handle tail case nthr_ic_b fixup 13b0f3f implemented reduction fp32 brgemm fwd,,
170,8678c953b9408311b99ddf913ffe0548732394f8,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-06-18 04:00:00 +0200, , cpu x64 pool fix zero padding issue postops,,
171,29ca454395e18e3d0de4e46a2ca0af9b7eff338b,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-06-24 11:57:07 +0200, , gpu reorder fix vectorize group last dim size 1036,,
172,8f40cd636b2ad278f6840dfbaa98ee6ff8405b17,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-06-17 15:00:37 -0700, , cpu x64 brgemm bwd_d saturate nthr_oc_b value nthr,,
173,13b0f3fddee46410802145924ff709b4f76ff6e1,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-04-20 19:21:00 -0700, , cpu x64 brgemm fwd implement reduction fp32,,
174,1973370ecca83a1d7d5c54a77ef4bb5eb41da7ff,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-06-16 10:39:26 -0700, , cpu x64 brgemm support skip accumulation jit kernel,,
175,b2c38acffee4f14e26b8318391481ac378c91c47,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-23 14:27:19 +0200, , cpu x64 conv fix sum amx 1x1 kernel,,
176,37d14f5fbf353b815d306d5e4bf9609694552078,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-05-21 21:30:38 +0200, , src gpu jit eltwise injector add remaining eltwise post ops,,
177,55e6642a2169f605b58e328f0f6f72caf22059c0,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-23 12:56:25 +0200, , cpu x64 conv fix sum amx kernel,,
178,9e91ab7d02c3f49159a7bfa987baa8dd18f16a89,lok Bakshi <alok.bakshi@intel.com>, 2021-06-22 05:14:52 -0700, , cpu x64 brgemm_ip_bwd_w zero pad uninitialized wei tensor,,
179,996faf1e1aede95cf2052c63bd93aee4b76a3069,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-06-22 12:37:10 -0700, , src cpu rnn fix seg fault due compiler macro bf16 bwd_dw ref implementation,,
180,76bc7ae42e61604f86c7804a5f3487ade1917ac1,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-06-09 18:50:15 -0700, , initial support int8 bf16 matmul,,
181,47c5af28aaefe14d55814c30fd0abec7c8fb6033,lok Bakshi <alok.bakshi@intel.com>, 2021-06-18 12:59:39 -0700, , doc primitive matmul notational fixups,,
182,adb91960df53ced60cd9065d1d5eeb1b9707a346,leksandr Nikolaev <aleksandr.nikolaev@arm.com>, 2021-06-18 17:56:32 +0100, , src cpu aarch64 remove dependence scratchpad memory store bias,,
183,a3596c7a24c608668a9d60e7ad197427728501cf,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-06-13 10:37:40 +0900, , src cpu aarch64 fix gcc compile error,,
184,0bfaf613b38009d077351b4326ff3913d05aba49,rinivas Putta <srinivas.putta@intel.com>, 2021-06-18 12:10:47 -0700, , x64 brgemm fixup description comment,,
185,bb8900be4e4c267a881255d7f1319231a1a101ca,lok Bakshi <alok.bakshi@intel.com>, 2021-06-18 13:57:05 -0700, , cmake use bigobj default window,,
186,24ad655da9e340f31052f520a91c1a38e41327f4,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-21 03:06:13 -0700, , cpu x64 rnn int8 inference example fix unimplemented status issue situation src_iter empty expected case lda ldai cause invalid empty brgemm description case implementation return unimplemented,,
187,7ac2d36df59df0ddcd2523c26626977e280e2235,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-06-15 18:34:43 -0700, , cpu x64 conv add xmm ymm based postops avx512_core,,
188,b4e2b09ef3ebe7d14eb58d87685f12183845454d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-06-16 15:10:54 -0700, , include align dnnl.hpp dnnl_types.h format tag,,
189,badbe7e4728d129bdaa5871a1b24189a9cabb705,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-06-16 15:10:33 -0700, , script add automate tag update,,
190,fa56485bb76d2f44069d1a7c222ddbfcb1dc1e37,oy Oursler <roy.j.oursler@intel.com>, 2021-05-21 13:04:22 -0700, , test benchdnn fill output buffer test output buffer assumed initialized preferable leave filled nan addition reorder within benchdnn hide zero pad issue zero padding dst,,
191,9e67d40c06a37fce707db406cb5b1723977d6c4f,oy Oursler <roy.j.oursler@intel.com>, 2021-06-08 14:11:58 -0700, , gpu conv fix convolution dst zero padding,,
192,a66d24c3622d247f92b98afaeb52deb088e4d6bd,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-11 12:36:34 +0200, , cpu x64 matmul support sum zero point,,
193,7d07d078ac4d9b1bcde7cbaf0418be5414cb15f2,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-16 12:53:26 +0200, , src common add sum zero_point compare check post ops,,
194,5e768b127bad6d3f3234957a7676e5a0e36f12e5,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-06-11 18:25:48 +0200, , cpu x64 conv support sum zero point,,
195,6478faa40e415396bc89130a9bcbe55ef10ca660,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-06-08 05:58:06 +0200, , cpu x64 conv fix zero padding issue,,
196,e389a5a1c80955f2d19f1e8a662706992ab5cc71,lok Bakshi <alok.bakshi@intel.com>, 2021-06-17 16:10:14 -0700, , benchdnn input conv regression 1x1 shape huge stride,,
197,44f91f244ca675c9dc4f3f1d4856f2e430b521ac,lok Bakshi <alok.bakshi@intel.com>, 2021-06-17 16:06:15 -0700, , cpu x64 jit_uni_1x1 use extra flag jmp,,
198,0ca25d9df037896d96b27439be27b354b46b0814,enis Samoilov <denis.samoylov@intel.com>, 2021-06-17 15:30:16 -0700, , build sycl suppress warning coming sycl header,,
199,3b83ae43de60014a2027f7bb3515da61e3b696ab,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 19:18:26 -0700, , gtests gtest work around warning caused using winapi,,
200,8bbf6a55fcc39cabd9056bf82b0b252e7f6bdbb4,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 18:27:27 -0700, , sycl use cast pointer function void,,
201,ca33f0a53fac39147c5f230b5ea8226f0f3e871c,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 18:14:47 -0700, , common fix unused variable gpu configuration,,
202,fa1fc1f2de9b4a067e2cc9bcf05015503855f1d2,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 17:54:26 -0700, , gpu nvidia fix incorrect enum status,,
203,d63da71dd99bbfd617ecb05dc5e306f8e69684ac,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 17:53:58 -0700, , gpu nvidia fix condition matmul cleanup function,,
204,3f8fbf1b98703a3d2d434b67bb76fdc2419a54b9,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 17:53:27 -0700, , gpu nvidia fix unused variable,,
205,c99776e8878c499410b3f6215303cb3af3254289,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 17:52:08 -0700, , gpu nvidia add override specifier,,
206,b7f52f6f4f066f557125ac7b85719fe0e472fd30,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 17:50:49 -0700, , gpu nvidia fix method declaration,,
207,fa12d34ce8d907aeaae2310a3482a7d714b20677,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 17:49:42 -0700, , gpu nvidia handle enum value always return non void function,,
208,b8f2c00951ede27b155fd7d562862c3ee43b94b9,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 17:46:09 -0700, , gpu nvidia add virtual dtors polymorphic class,,
209,c4cfe420727699fc6ade7188b1fa5869a2f4f830,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 17:44:06 -0700, , build sycl define opencl version explicitly,,
210,1597b52240535194a9a5b0391ccad7000bde6a91,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 17:35:26 -0700, , build add host compiler option opencl runtime,,
211,8e02896e475f54173e88f2d3d5915d6519c5b186,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 15:08:05 -0700, , test api fix unused function warning,,
212,d1ffde26fd30198d8bfbcfbef5e9cdd6db454e0d,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 14:57:03 -0700, , benchdnn rnn suppress unused variable warning,,
213,05bcf46c0080e418f831f2e2eaa680c5bcdf5501,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 13:01:55 -0700, , sycl fix forward declaration,,
214,7b6e86a4b5a34f0aa3ecdd0d1deb8a3382db49f1,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 12:59:21 -0700, , gtests fix condition filling usm memory,,
215,452dc2a0f0c590cd6632b7b7cb0c7a68c51667b2,enis Samoilov <denis.samoylov@intel.com>, 2021-06-16 00:20:31 -0700, , build enable warning dpcpp compiler remove obsolete workarounds,,
216,68b45ef68169b1670da9b08b3f41c4c937b53437,lok Bakshi <alok.bakshi@intel.com>, 2021-06-17 13:47:23 -0700, , test gtests add tail weight consistency test,,
217,82126a9a5af80d32566ec7858ab127d4ece1c5af,lok Bakshi <alok.bakshi@intel.com>, 2021-06-17 10:31:01 -0700, , cpu x64 brgemm_ip_bwd_w enable amx bf16 shape,,
218,b16db729f780d9766390c27c5216a1b12b3db908,lok Bakshi <alok.bakshi@intel.com>, 2021-06-17 12:54:48 -0700, , cpu x64 brgemm_ip_bwd_w reduce os_block size,,
219,37a4aae2fc426eb5f7b5b084f27f42dfc247a830,lok Bakshi <alok.bakshi@intel.com>, 2021-06-16 14:11:10 -0700, , cpu x64 brgemm_ip remove extraneous instruction,,
220,ea443e8d5d4e59980f19b2ac3c74ce1af5ee192b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-16 21:49:24 -0700, , common eltwise make contructors protected,,
221,df6cbb86d868be6607de85517a89873f171c4d8e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-04 11:27:57 -0700, , cpu eltwise fuse two specialization templated call,,
222,2f22c9b364569acfc2fcac308b1198fd57c76169,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-09 17:52:49 -0700, , cpu x64 move dw_conv_utils instantiation cpp,,
223,bc63cd7d2de3eae7cb67e1c36a43bd8655eca2c0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-28 16:28:13 -0700, , cpu reorder align list primitive move comma macro rest library doe,,
224,086969443db125be211e1e556f96b90926e15666,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-09 13:21:19 -0700, , common prelu align style,,
225,c79bfd5b8048e606650d2eee8f6818efdeb9215e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-15 14:45:38 -0700, , benchdnn perf move dpcpp cpu config aggregate measurement model cpu coincides gpu otherwise memory object may destroyed execution since call cpu non blocking,,
226,f4f9061d96c2851f34b2c81ef90e3e93ce1b108f,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-06-16 13:58:23 +0200, , benchdnn reorder add configs tail processing,,
227,aebf2ae176553dfaec38459b2bfbc4540fc4eb5c,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-06-16 13:43:32 +0200, , cpu reorder enable abx16b16a4b similar format jit kernel,,
228,6bfbce32b65a390eb136b93efbbf619b39aad24a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-14 19:42:10 -0700, , common thread move parallel method std function parallel_nd related function implemented template end application staticlly linked tbb increased size due tbb put implementation detail template happening std function single interface,,
229,e930e2ee4e2525dd19a39e877cc691c9459cceb9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-22 18:13:28 -0700, , test remove for_nd,,
230,b44b652adac67c65c1feec69a9c9b7be93eb176e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-19 19:47:05 -0700, , gtests adjust data type parallel function,,
231,0341227c12d425b77af83d5d79f2556339d2c706,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-19 12:21:13 -0700, , benchdnn adjust data type parallel function,,
232,929d2f24c9c4e915c5360fd4a81837fe2667cdcc,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-19 12:21:56 -0700, , src adjust data type parallel function,,
233,d70f291be0bcd213509dd88bf47e8908c314942c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-08 23:00:13 -0800, , cpu ref_pooling refactor,,
234,b584961fabad195129e6e5eb9fd8c77ac61ad1b2,lok Bakshi <alok.bakshi@intel.com>, 2021-06-09 12:44:34 -0700, , test gtests brgemm_ip validate wei tag forward backward pas,,
235,7a4c1f112a63955f3d417ceed6566f9adad0c65c,lok Bakshi <alok.bakshi@intel.com>, 2021-06-08 18:51:34 -0700, , cpu x64 brgemm_ip_bwd_d use small block small shape,,
236,5bf7db65998a8aa5660fc3b592b0b59e1660d34e,lok Bakshi <alok.bakshi@intel.com>, 2021-06-08 13:25:28 -0700, , cpu x64 brgemm_ip_bwd_d aggressive oc_b threading huge,,
237,d9cd775a2289c024ad21e97f1cf81acbe58d26c8,lok Bakshi <alok.bakshi@intel.com>, 2021-06-07 21:03:16 -0700, , cpu x64 brgemm_ip_bwd_d use consistent oc_block,,
238,98d5edee00f287ca81e7f96668fe564ade664be8,lok Bakshi <alok.bakshi@intel.com>, 2021-06-15 16:08:11 -0700, , benchdnn matmul input verify assertion fix,,
239,c551467390f3791fd9139652aaddafc3adc6a8d4,lok Bakshi <alok.bakshi@intel.com>, 2021-06-14 17:14:15 -0700, , src cpu common matmul fix assertion error,,
240,73974c72c51dee5203200d9937cc7e421c22c08b,lok Bakshi <alok.bakshi@intel.com>, 2021-06-02 10:56:40 -0700, , cpu x64 enable tail processing,,
241,d2451e8a0252c9d775b053611e054b65219e4d92,"adia, Haleema <haleema.sadia@intel.com>", 2021-06-15 14:40:52 -0700, , fix gpu ocl matmul update bias format kind tag,,
242,87f6bd51d215ec0e4162f9457c9e4318ce73bdc2,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-06-09 00:49:53 -0700, , benchdnn fix,,
243,79da4bed08d436bb6691fefb33b44632a9c443d9,ourad Gouicem <mourad.gouicem@intel.com>, 2021-06-14 21:35:58 -0700, , cpu gemm x64 reduce stack consumtion avx patch reduces stack consumption moving lambda member function allocating label heap,,
244,2ebab542af6b6af1cc5823be4a88e2152285c2b2,ourad Gouicem <mourad.gouicem@intel.com>, 2021-06-14 11:16:30 -0700, , cpu gemm allocate label heap int8,,
245,b1427f151c9e8c766e16525ce153a42a48f8fae7,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-24 16:57:11 -0700, , benchdnn input conv enable ch_tail test f32 nxc conv,,
246,354f50f6c76eef63d780198fc32f99d38e12025c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-24 14:27:24 -0700, , src cpu x64 dw_conv bf16 enable channel tail processing nxc format bwd_w,,
247,4dc1a9f90a585e7a4d82536cd875e1551c8c82a4,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-31 23:11:27 -0700, , src cpu x64 dw_conv f32 enable channel tail processing nxc format bwd_w,,
248,6e4030560400923b574624ce63d7ff95fe62e41f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-24 15:06:42 -0700, , src cpu x64 dw_conv refactor depthwise jit kernel,,
249,79be1a9330ed2e70abbdf5857c8dd0bf39dceb1e,enis Samoilov <denis.samoylov@intel.com>, 2021-06-14 16:00:04 -0700, , cpu test include platform.hpp enable auto detection arch,,
250,2738856cebcf3faf722faa49ee5f221403204e1f,"afonov, Igor <igor.safonov@intel.com>", 2021-06-14 15:23:58 -0700, , test threadpool remove data race,,
251,67aec3f6a3100f2f65b2087b7e1d01189be7f991,"afonov, Igor <igor.safonov@intel.com>", 2021-06-10 12:27:52 -0700, , src common remove data race,,
252,65f9a23f8efc68bdd8e61a545352fae414ae8a87,athan John Sircombe <nathan.sircombe@arm.com>, 2021-06-07 14:38:12 -0400, , aarch64 build update compute library min version v21.05,,
253,2cd8da8fa9546293ce677f0d37893a030c046d69,ITSUNARI Shigeo <herumi@nifty.com>, 2021-06-07 15:13:53 +0900, , src cpu aarch64 eltwise optimize log fwd log bwd,,
254,77be5a6e8b23a6dfb3aba6e0d8cb88b8ed70ec72,ITSUNARI Shigeo <herumi@nifty.com>, 2021-06-07 10:15:01 +0900, , src cpu aarch64 eltwise optimize tanh fwd,,
255,4b1e41f23a312e2a3470ed34400ad662eff1069d,ITSUNARI Shigeo <herumi@nifty.com>, 2021-06-07 10:14:55 +0900, , src cpu aarch64 eltwise minor optimization,,
256,c059b261d19d69a2a67de8298cc62161d7f89728,ITSUNARI Shigeo <herumi@nifty.com>, 2021-06-07 10:14:48 +0900, , src cpu aarch64 eltwise optimize exp fwd,,
257,3fa81804e4a67e3ce262c81a27e52c000473a872,ITSUNARI Shigeo <herumi@nifty.com>, 2021-06-07 10:14:40 +0900, , src cpu aarch64 eltwise optimize relu fwd,,
258,440ff2af922c26731c965d7eac9e3a65cbb7adfd,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-06-11 13:45:45 -0700, , cpu x64 matmul fixed bias layout initialization,,
259,d47554930e93cb3f8d2bebe2151391e6520e091e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-10 19:45:48 -0700, , fixup gpu ocl add attr check styling minor update according functionality implementation support run time scale,,
260,74a0e45f5352c258e617335524bd931ed6bf2019,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-10 19:43:18 -0700, , part revert gpu gtests matmul fixups inner product doe support zero point keep unimpl,,
261,9522e035a3606aa89174a9a6a37db6165ab5392d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-09 18:33:31 -0700, , fixup add binary per_tensor post support tag,,
262,a653c9acc01a85aad75724ad0ddeab3d7b4b0b5f,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-06-10 23:33:12 -0700, , test benchdnn add regression test,,
263,4497feb3253999d6908433dcc6318633ee256cab,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-06-10 23:23:40 -0700, , cpu x64 amx fix brgemm transposition routine matrix,,
264,abe42611aa4b1386de0f2b006090adab0963d409,"afonov, Igor <igor.safonov@intel.com>", 2021-06-10 00:11:55 -0700, , fixup src common export bfloat16_t method backwards compatibility,,
265,100be0f6f1f23ce81602fedef3231e09f530ed58,enis Samoilov <denis.samoylov@intel.com>, 2021-06-08 19:50:15 -0700, , build remove redundant character ocl kernel,,
266,a3edf046d74574e069e169e9a07987e59a8bc168,enis Samoilov <denis.samoylov@intel.com>, 2021-06-08 16:09:29 -0700, , build gpu switch using literal ocl kernel,,
267,9ce9128d94e964d66c94c9459f8952836357aed1,enis Samoilov <denis.samoylov@intel.com>, 2021-06-08 14:05:20 -0700, , benchdnn fix check gpu,,
268,b859cb0d7c2da2c98f9ebfee4a0a8e69a6966abc,enis Samoilov <denis.samoylov@intel.com>, 2021-06-08 14:04:25 -0700, , gpu ocl use generated ocl kernel header,,
269,c03e40cce20261bbdf86d4866a8839131183f275,enis Samoilov <denis.samoylov@intel.com>, 2021-06-08 13:58:48 -0700, , build generate ocl kernel header,,
270,a5ab3fa6f73adb7415aa5af4f5d20ddbaecc56fb,ourad Gouicem <mourad.gouicem@intel.com>, 2021-06-10 21:12:49 -0700, , cpu gemm allocate label heap,,
271,97770c16e52486c3906c9b387f2c50aa5909c5e2,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-05-07 12:12:53 +0200, , cpu x64 gemm fix refactor binary per_oc,,
272,8891bff3a8cca62b3e6ccb45a90972d41c5fbc57,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-05-07 12:09:57 +0200, , cpu x64 injector add runtime tail broadcast,,
273,76534847e0342cc96a6a903fa074ace575248e54,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-06-09 00:26:25 -0700, , refactor handling brgemm init function return status,,
274,26fc2997007a8e1d22f84a9db3d0ba43efceaf07,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-05-25 22:39:40 -0700, , refactor add consts,,
275,21f663d375f31f76ed4d3d3f5386f474977daba4,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-05-17 00:31:19 -0700, , cpu x64 rnn jit transpose brgemm lstm bwd,,
276,c2466ca3c71aeeea3faca0eb7229157ceddc299e,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-06-07 15:09:55 -0700, , sycl enable dnnl_jit_dump dpcpp jit kernel,,
277,aadb831e7dcf6b57fd489f774be71ffde7be53a0,enis Samoilov <denis.samoylov@intel.com>, 2021-06-10 14:31:52 -0700, , gpu fix creating memory_t scratchpad,,
278,b3790ec6d03d0bee020e4445d7a00d69d2bf7d5a,oy Oursler <roy.j.oursler@intel.com>, 2021-06-04 14:14:03 -0700, , gpu conv winograd fix incorrect post ops behavior,,
279,849addcc62aa1d98d06098ea286f74dacb31902d,eter Caday <peter.caday@intel.com>, 2021-06-10 08:28:08 -0700, , test benchdnn fix typo error message,,
280,65a726b626d628281a49dd63b75fc6cb06f6d2cd,enis Samoilov <denis.samoylov@intel.com>, 2021-06-09 18:33:57 -0700, , build example configure library name,,
281,b1d35191297ce079287a68a47749c48dd9a49e52,enis Samoilov <denis.samoylov@intel.com>, 2021-06-09 15:19:35 -0700, , build rename lib relwithmdd mode,,
282,a3d1fff7b9d65ee463eaa8e4b30b2a0ec96868e3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-08 16:35:01 -0700, , fixme benchdnn matmul disable test case dtag bac add f32 per_tensor bac producing incorrect result,,
283,d60a1bc7931fce5be738d1bf1fa8fee67c801182,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-03 19:11:07 -0700, , api add binary per_tensor post support tag,,
284,6ce9033a959e4c9b76ef91e9755ec74241c8593a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-08 13:20:35 -0700, , gpu remove all_post_ops member attr_info needed avoid double initialization post ops init function spreading hack initialize place memory descriptor set format via function,,
285,cb9fcb100722068cf86e6d942e756b3327914409,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-03 18:49:36 -0700, , gpu ocl add attr check styling minor update,,
286,cc5eb06dfdae2efec6151b99de1d505f952369e7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-03 18:46:43 -0700, , cpu styling,,
287,1548d41c873341813d86556dadf5e2b737fda954,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-17 19:47:52 -0700, , benchdnn input styling,,
288,d6ba04e8b84c311367b970b749b8571045c622de,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-17 19:42:43 -0700, , benchdnn binary styling error message,,
289,b90189a7fc88eb7cc22d2035406df6ffdce342cc,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-17 18:38:50 -0700, , src remove duplication debug method,,
290,b215f98c897c1af25618911c8c464e5d8aa483e5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-22 22:26:23 -0700, , benchdnn attr add safe check,,
291,a634a6333f7d696344c8b0265bf20cf66d6fec63,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-22 22:07:46 -0700, , benchdnn attr remove union type,,
292,1b1e048148d07dfb41b8cccb0112cdcef6c42467,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-05-27 11:07:53 +0200, , api support sum zero point,,
293,afb4e39be0490097fbf784922905180db020414f,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-06-08 13:20:44 +0200, , benchdnn reorder add new configuration compensation test,,
294,583518e6da98a33e5c0bcebb355f35f231766175,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-06-08 13:20:35 +0200, , cpu reorder enable unsupported compensation reorder src_tag bxa,,
295,0223734eb116771dc4ce20517806cc309edeaec9,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-06-08 13:18:27 +0200, , cpu reorder swap duplicate configuration corrected one,,
296,191b6c1a6762a7dead475e5487c9017a23dc79e7,"afonov, Igor <igor.safonov@intel.com>", 2021-06-07 14:55:59 -0700, , src common export bfloat16_t method backwards compatibility,,
297,8715d47411778baaaaf1472092fe80e88b6a4a32,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-08 07:24:54 -0700, , cpu x64 fix segfault wrong isa returned,,
298,63190f3c98c70d9b95df4c404de110179885d6f2,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-05-20 09:02:18 -0700, , src gpu lnorm vectorize bwd kernel,,
299,70a98b040ccbb1fcc355b2c9798ad19cf51b0781,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-27 02:00:35 +0200, , cpu x64 shuffle bf16 code cleanup,,
300,299941eeab9b6f748ea8c2ac6b51f3f366b21ed4,"afonov, Igor <igor.safonov@intel.com>", 2021-05-28 18:40:58 -0700, , test benchdnn binary avoid zero src1,,
301,4a947e017f83a476a72f611edd8b170089100e69,"afonov, Igor <igor.safonov@intel.com>", 2021-05-28 18:40:27 -0700, , test gtest binary avoid zero src1,,
302,fa69637a967fc80ef2f0ee666c218700af39524e,"ierschem, Keola <keola.wierschem@intel.com>", 2021-06-04 22:23:15 -0700, , cpu x64 fix impl string dual avx avx2 conv,,
303,b7d8db259246c2f3c4a8ca0c4e3a1a22a3c8c8db,rinivas Putta <srinivas.putta@intel.com>, 2021-06-03 21:53:38 -0700, , x64 conv bwd_w fix zero padding error,,
304,6b876de28238e7838e3e2f8c00f75dfafc9496d4,rinivas Putta <srinivas.putta@intel.com>, 2021-06-03 12:39:16 -0700, , x64 conv fwd fix zero padding error,,
305,1f22ff1ae5327f8ccd1f2fc8ed7f110fecba47e1,rinivas Putta <srinivas.putta@intel.com>, 2021-06-04 14:01:27 -0700, , x64 deconv fwd fix zero padding error,,
306,10e25c4c3c4b947156e3d32407df505a6cbd9c20,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-07 04:36:36 -0700, , cpu x64 rnn brgemm extract determining isa separate function,,
307,88b60825445497fc58ce70b4be0f1f5289a6a7d0,iotr Chmiel <piotr.chmiel@intel.com>, 2021-06-07 02:56:45 -0700, , cpu x64 remove condition preventing running amx implementation,,
308,57151f68a221488c8eb3e93bfec8068fd8405357,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-06-03 17:24:40 -0700, , benchdnn reorder add adjust_scale oscale comp reorder,,
309,9ec12c88b4df72107c7792ef5f05b826e241a72f,enis Samoilov <denis.samoylov@intel.com>, 2021-06-04 14:13:59 -0700, , build example remove obsolete workaround,,
310,31529192a80c739c4ea571f4e1744a10fcc45faa,enis Samoilov <denis.samoylov@intel.com>, 2021-06-04 14:12:23 -0700, , build example drop release runtime debug build type,,
311,544192653d088b1b49bd922f5d45016de507b995,enis Samoilov <denis.samoylov@intel.com>, 2021-06-04 14:11:13 -0700, , build example fix uninitialized dnnl_with_sycl variable,,
312,93367ec84de10af09398309daa3ceb0ebd428c06,lok Bakshi <alok.bakshi@intel.com>, 2021-06-03 16:20:46 -0700, , benchdnn input regression shape amx_bf16 inner product,,
313,9723e71323b2e5d2982d16144a765e43356b7049,lok Bakshi <alok.bakshi@intel.com>, 2021-06-03 16:25:29 -0700, , cpu x64 brgemm_ip amx_bf16 small oc_block fixup,,
314,d99d091d2ca077aa01792e92e2ac53496ab2a242,enis Samoilov <denis.samoylov@intel.com>, 2021-06-03 14:08:27 -0700, , common revert df09bb832 break memcpy call using new gnu compiler reverts commit,,
315,3ab5c7fbbf91188b252f1f1792b3ccd40445e009,enis Samoilov <denis.samoylov@intel.com>, 2021-06-03 10:35:33 -0700,3454, gtests revert workaround f1c6099a5 see http github.com action virtual environment issue 3454 detail,,
316,df09bb832e2c1498c61d98e59998c159bbb40abd,enis Samoilov <denis.samoylov@intel.com>, 2021-06-01 16:27:50 -0700, , common initialize raw_bits bfloat16_t,,
317,31032ed51763fcce4e702ca734ae55c14c40f251,aniel Youssif <daniel.youssif@intel.com>, 2021-06-01 14:40:31 -0700, , gpu temporarily remove resnext perf testing,,
318,56d1b24657debe9927937fb59ce5e23f2184cc1e,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-06-01 14:43:50 -0700, , src cpu x64 brgemm fix segfault restore rbx tilestored case alpha beta,,
319,7d74bd1d6cd65691ea229e5484e9e751b75c2d57,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-06-01 14:43:05 -0700, , gtest test_brgemm fix error scratchpad amx tile may needed,,
320,f14e8321cfe8d749caaf36e85cdb2eab46c272ce,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-06-01 14:42:05 -0700, , gtests fix test_brgemm crash amx use configured tile,,
321,05d85a2c0c19fb46534281f6c3fb268743882677,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-06-01 14:39:48 -0700, , src cpu x64 make public,,
322,903a42dee015ab531a2aaaf7a46f6e2267433790,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-05-31 03:24:15 -0700, , gtests fix build fails caused wrong namespace name,,
323,2b2390365a3a56535757ff091ef5c65709323e5e,iotr Chmiel <piotr.chmiel@intel.com>, 2021-05-31 03:28:03 -0700, , cpu x64 rnn brgemm fwd reduce number brgemm call,,
324,0e4401f8a1a9a3505753a84c15b433a7e3e0674a,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-28 03:16:02 +0200, , cpu x64 softmax correct illegal instruction,,
325,df245f4dd95e2732adb576681982c0d40b92e7c4,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-28 03:08:03 +0200, , cpu x64 shuffle correct illegal instruction snb,,
326,748528a2d3204b5f401c14a9aacdec16accd5ead,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2021-05-27 11:58:54 -0700, , build bumped version v2.3,,
327,b5d4e03fa5ed80abdcae20398ece70eed3875aa5,enis Samoilov <denis.samoylov@intel.com>, 2021-05-27 14:16:51 -0700, , doc fix link,,
328,05708fb9a4c020e2dc71e47f49a0de8e7d5385ed,lok Bakshi <alok.bakshi@intel.com>, 2021-05-26 10:54:47 -0700, , cpu x64 set min nb_ic_blocking threshold large shape,,
329,89f2daac7903cc2f3a92f7c662e49ec546228d46,lok Bakshi <alok.bakshi@intel.com>, 2021-05-07 13:26:12 -0700, , cpu x64 increase os_block,,
330,fce095edde39212524b4734bc86984c1ee074dc6,lok Bakshi <alok.bakshi@intel.com>, 2021-04-19 20:36:59 -0700, , cpu x64 brgemm_amx_ip code refactor,,
331,8ecbffd90dce455d761799c7dacf793c52b7bc11,lok Bakshi <alok.bakshi@intel.com>, 2021-04-16 12:11:31 -0700, , cpu x64 brgemm_amx get rid zeroed src buffer int8 bf16 tailed inner product,,
332,de09286fc06b813b8e7641bfcac448604b52f6a6,enis Samoilov <denis.samoylov@intel.com>, 2021-05-27 13:28:15 -0700, , build gtests disable cross engine reorder test require cpu gpu,,
333,9c00abf1908afdc15d5ad979e633d5a50104ade4,lok Bakshi <alok.bakshi@intel.com>, 2021-05-27 11:10:58 -0700, , example rnn use dim_t avoid possible loss data,,
334,0e3555b540dbeb3cff7c1c57ed91301b72a9b574,lok Bakshi <alok.bakshi@intel.com>, 2021-05-27 10:44:07 -0700, , cpu x64 brgemm_ip_bwd_d src_dt size fixup,,
335,f1c6099a523f3e3b82ab7ccb38e39320e8b9567f,enis Samoilov <denis.samoylov@intel.com>, 2021-05-26 18:23:12 -0700, , gtests api temporarily disable test case make public greeen,,
336,0bd3847e5a02fdd4ee08f27317b3af40ad068f38,enis Samoilov <denis.samoylov@intel.com>, 2021-05-27 07:24:25 +0300, , build drop release runtime debug build type,,
337,03ba176e3ea73ab533503dad2d5cb3ebd3f33c29,enis Samoilov <denis.samoylov@intel.com>, 2021-05-27 07:20:28 +0300, , build file also affected relwitmdd build type,,
338,087e14c0c202db2cdc06905a95202d6785a5a32b,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-05-27 17:35:51 +0200, , gpu reorder use simd16 gen11 768 assumed bug driver,,
339,c70df08e50544e807574c6c2429e1fcbe3a9ec6a,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-21 19:18:15 +0200, , cpu x64 reduction introduce jit kernel simple case,,
340,866eac0d143f98025fb9d72298d2a727bf8d1682,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-26 12:38:24 +0200, , cpu resampling set format tag dst tensor default,,
341,8eb4555c650132810458c0a819f7a1b6bc681a5e,reniecki <jacek.reniecki@intel.com>, 2021-05-27 09:22:19 +0200, , gpu ocl sum gen9 bwd check fot matching format 763,,
342,489e562cb69ec392bb9d1d317c261cfdb0016bb8,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-26 05:10:55 +0200, , cpu x64 shuffle enable bf16 avx512 avx2,,
343,bc7ff2af23c25ae9dd2edb09d0e49eda19df767b,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-13 03:41:19 +0200, , cpu x64 shuffle remove zero padding macro,,
344,5b5eebcf1137a1ee7918515c96949e262644d0bc,lexandre Truong <alexandre.truong@arm.com>, 2021-05-18 09:16:04 +0100, , cpu aarch64 implemented thread binding acl call,,
345,b451c3e1510e11f81a22b97f5576e0641b7d5c71,lok Bakshi <alok.bakshi@intel.com>, 2021-05-26 12:37:37 -0700, , cpu x64 rnn add safe_ptr avoid referencing nullptr,,
346,38f412b7f6e724a201e383033b052fcbb519789f,enis Samoilov <denis.samoylov@intel.com>, 2021-05-25 14:52:44 -0700, , cpu fix ice gnu 7.4.0,,
347,fc577d48946578d5c3d1ab3f2b4ea19c9878aea3,enis Samoilov <denis.samoylov@intel.com>, 2021-05-24 21:29:27 -0700, , doc add information host compiler,,
348,ad9cf1ae349626ad99e6a8ad8667524241a48cfa,enis Samoilov <denis.samoylov@intel.com>, 2021-05-23 21:37:50 -0700, , build add workaround enable omp runtime dpcpp compiler,,
349,44f513cbf1ea225b8b21b6c2de7586407f1f999f,enis Samoilov <denis.samoylov@intel.com>, 2021-05-11 23:02:52 -0700, , sycl enable cross engine reorder non sycl cpu runtime,,
350,fe238f6d2bb197a06356309fc1322c16e9d11426,enis Samoilov <denis.samoylov@intel.com>, 2021-05-11 23:01:48 -0700, , gtests fix integer overflow,,
351,9e6004ee229c57ada72798593da0418e7e65ce96,enis Samoilov <denis.samoylov@intel.com>, 2021-05-11 23:00:58 -0700, , gtests adjust sycl api test non sycl cpu runtime,,
352,9b90a0cac7e4e19a10a4ba060e89ac8027853c34,enis Samoilov <denis.samoylov@intel.com>, 2021-05-11 22:54:42 -0700, , api sycl handle sycl incompatible input,,
353,31d69c6c3cecfd4c80f11f0ac387228303cef26f,enis Samoilov <denis.samoylov@intel.com>, 2021-05-10 14:10:44 -0700, , build add support gnu host compiler,,
354,766b11141da7d2236109c441a765c33a9f4373a8,enis Samoilov <denis.samoylov@intel.com>, 2021-05-10 14:04:52 -0700, , sycl fix unused variable,,
355,152fed81aa1439fdc5b65557a7df22b8bbff34bf,enis Samoilov <denis.samoylov@intel.com>, 2021-05-10 14:04:14 -0700, , gtests move param structure anonymous namespace fix warning,,
356,131e094dc57c6fbbfefa2b666b13af095d69a8cb,enis Samoilov <denis.samoylov@intel.com>, 2021-05-23 21:28:48 -0700, , build add mechanism propagating host compiler option,,
357,b05a942b91fac636b1668f7ddad8c2eab3d0e3a5,enis Samoilov <denis.samoylov@intel.com>, 2021-05-09 21:24:18 -0700, , gtests return false is_nvidia_gpu cpu engine,,
358,41394adc3d1d6e74fd3feaf3b60d512a42698f3f,enis Samoilov <denis.samoylov@intel.com>, 2021-05-09 21:19:38 -0700, , common allow creating non sycl cpu memory gpu runtime sycl,,
359,4621eb90320da119d38f10eb63312619c49932f4,enis Samoilov <denis.samoylov@intel.com>, 2021-05-03 17:46:16 -0700, , build add option,,
360,220d1915770e0520f47e55eb6d04b129f4c3e9f7,enis Samoilov <denis.samoylov@intel.com>, 2021-05-09 21:13:47 -0700, , sycl fix unused variable,,
361,2162e7127473b7e278632de9da578193c4415479,enis Samoilov <denis.samoylov@intel.com>, 2021-05-09 21:13:14 -0700, , sycl test fix comparison unsigned signed,,
362,42f767d7fc1dd9ffaa52331c4f2e08a417ace74b,enis Samoilov <denis.samoylov@intel.com>, 2021-05-09 21:11:46 -0700, , sycl remove unused level zero function,,
363,a335ded9cb15f5c0adaa04924568b0dbb293eaaa,iotr Chmiel <piotr.chmiel@intel.com>, 2021-05-26 05:01:35 -0700, , cpu x64 vanilla rnn adjust heuristic m_block size,,
364,e68236fc633a82da1cc0e0f22d84453aaf6f7448,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-04-16 14:10:38 +0200, , gtests brgemm introduce brgemm test,,
365,b13b45c1dbb225f693929e57d3be408717713754,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-04-16 14:10:00 +0200, , gtests gemm refactor code improve readability,,
366,f1fa4e62ba74ab290ff6ac55916118979f87733c,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-13 18:45:07 +0200, , gtests gemm split code according responsibility,,
367,f99e1130c3f3b8ae3530f06d167855062f903096,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-24 16:52:33 -0700, , src conv x64 enable bf16 conv nxc format commit fixup remove limitation prevents depthwise convolution deploying bf16 nxc implementation,,
368,95d1d8630083314961e1e3ebff0992bf6d2af10c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-20 14:52:37 -0700, , gtests reduce testing set,,
369,b5d0222a6cfc67d4ad1078900f4ada5c48482743,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-18 16:20:55 -0700, , build add sanitizers blacklist support,,
370,2ff3d6581be503979063f3f5afa505652b637330,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-17 19:54:50 -0700, , cpu x64 brgemm please clang tidy,,
371,2d67ea0b2b24a68c55fd5c9ebaf6e13819acdfd6,lok Bakshi <alok.bakshi@intel.com>, 2021-05-19 12:55:55 -0700, , example rnn rescale fraction avoid overflow error,,
372,fbfede1059506bd03f1933def223219caecc35ff,lok Bakshi <alok.bakshi@intel.com>, 2021-05-18 15:45:21 -0700, , cpu x64 rnn avoid pointer arithmetic nullptr,,
373,b84fab5e13976efd5d4738b72dcc2815aac644d6,lok Bakshi <alok.bakshi@intel.com>, 2021-05-18 14:54:51 -0700, , cpu x64 wino_conv avoid pointer arithmetic nullptr,,
374,5c42701ea747c55a6dc16ba8dfd284264d62f1a6,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-05-21 16:14:14 +0200, , cpu x64 binary enable different source format,,
375,e3bae0bc7cf0e999ab6437adf35e83f79750d0e6,kabalov <anna.olshanskaia@intel.com>, 2021-05-25 12:11:41 +0300, , build change minimum required cmake version 2.8.12,,
376,96f6465238bdc08a2416a8c2fb0037b4abedb307,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-05-21 09:03:47 -0700, , benchdnn binary skip case runtime scale gpu,,
377,ffeca992d5e0b990c20cd4b13efe2d516bd56bf2,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-05-21 09:03:27 -0700, , common cpu add runtime scale skip mask,,
378,6bfb74741ba627252731de7f866bec23ffb66aeb,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-05-24 13:11:20 -0700, , cpu x64 reorder enable optimized path double blocking,,
379,74c0c6b6a9074bc8ec25cd7753d510bd9a06ce19,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-19 00:21:02 -0700, , style src cpu x64 refactor show explicit condition,,
380,c84f909c00be7cdbd6934d1b53de015829ee8528,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-18 19:25:10 -0700, , src cpu x64 replace use simd_w ch_block change made bwd_d depthwise convolution,,
381,4b92777cb0a1f53355882540ee26adb17707b8b6,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-17 10:46:12 -0700, , src cpu x64_sse41 bwd_d fix ch_tail computation,,
382,f765c06971feb82a4fd56313e1ad6e3652d1d7ed,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-17 10:44:41 -0700, , src cpu x64 bwd_d change vmm register name,,
383,ebaa827a82fb81c5ea2287a449fc2a61601ae27b,"afonov, Igor <igor.safonov@intel.com>", 2021-05-24 13:01:06 -0700, , api algs fix avg pooling desciption,,
384,39990f5a28b421d6e4fac5192670e0b0771bdc4c,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-05-22 17:23:24 -0700, , cpu x64 amx ignore external block compute part,,
385,5b34696f28e71b9616661a65dd5db6b33d78687a,"afonov, Igor <igor.safonov@intel.com>", 2021-05-20 13:56:30 -0700, , src gpu ocl engine remove virtual method,,
386,43c1774cc0e985a05f95dded779e299bf9ec48fd,"afonov, Igor <igor.safonov@intel.com>", 2021-05-20 10:55:40 -0700, , src cpu x64 init member,,
387,69c3ef66b46655540c8e60429636a3f48a458440,"afonov, Igor <igor.safonov@intel.com>", 2021-05-20 10:51:56 -0700, , src gpu ocl gemm init fix memory leak,,
388,9f00225fff257903d7ed323076473bb2ad9b0e61,iotr Chmiel <piotr.chmiel@intel.com>, 2021-05-21 06:51:30 -0700, , cpu x64 extract brgemm specific implementation move brgemm specific implementation cell common several smaller file,,
389,8003d829cc2555c1fde80739870166e4b47a9d8c,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-05-14 15:43:36 -0700, , cpu matmul enable bias sum support f32 bf16 gemm impl bf16 f32 f32 f32 gemm based matmul bias sum post ops call gemm accumulation buffer compute sum ops kernel avoid falling back reference implementation,,
390,716f7f9b0442a07f7fc724abb7af3a6cd847a933,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-05-21 13:05:36 -0700, , cpu matmul fix potential memory leak gemm based impl avoid return free allocated memory case dynamic size int8 bf16,,
391,d4b70b5478959f0d510ad32c9a5c79114f8ff0d0,iotr Chmiel <piotr.chmiel@intel.com>, 2021-05-24 04:57:37 -0700, , cpu fix msvx15 narrowing conversion compilation error,,
392,d46699bf47b74c61876d6fc37c103d6072f8313f,iotr Chmiel <piotr.chmiel@intel.com>, 2021-05-21 06:59:44 -0700, , common utils add nullptr check,,
393,edef00c0fa67962eb823a5325600b99ad7896545,iotr Chmiel <piotr.chmiel@intel.com>, 2021-05-17 03:14:47 -0700, , cpu x64 bwd vanilla lstm add peephole support brgemm version,,
394,c6dbf0e3934adfc785ef18e80a29b2a49b9f98e7,iotr Chmiel <piotr.chmiel@intel.com>, 2021-05-12 04:53:40 -0700, , cpu make array offset calculator const,,
395,1647a4369cfe9425ea777d6807e4d2b4f8a9475a,glaza <jan.glaza@intel.com>, 2021-05-24 10:51:38 +0200, , gpu ocl correct bnorm result certain case 703,,
396,3497cdc194e76ba122a8012175e38aaacbf17b9a,oy Oursler <roy.j.oursler@intel.com>, 2021-05-20 11:27:21 -0700, , test benchdnn measure aggregate warmup time measuring warm run may significantly skew result possible associated kernel built yet,,
397,520284b18ba9c33f534baf5281534f0c60c06d41,reniecki <jacek.reniecki@intel.com>, 2021-05-21 09:40:23 +0200, , gpu ocl sum gen9 fix bound writes 709,,
398,f8e16d85906d17227951aab9a7f2a8baad2a2f21,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-05-20 03:31:43 -0700, , benchdnn bnorm fix relu size gpu,,
399,def872810489d8c5b8ac55df96fd0e64b9af0884,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-05-08 17:25:18 -0700, , cpu x64 amx improve thread balance brgemm based inner product,,
400,aebf99efe96ee28b5d24d733bd4351934f33f233,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-05-19 07:50:30 -0700, , cpu x64 enable f32 bf16 based convolution bwd_d,,
401,edb418e20c26ead160c5eceedfc734911afc9caf,"ierschem, Keola <keola.wierschem@intel.com>", 2021-04-30 16:09:38 -0700, , style fix typo,,
402,95b170f50f6a0645de81174e599ee619240afbdc,"ierschem, Keola <keola.wierschem@intel.com>", 2021-05-19 09:54:49 -0700, , doc fix style issue sum postop description,,
403,73a52263ab06aaca2460ea420f4ddd127c39107d,enis Samoilov <denis.samoylov@intel.com>, 2021-05-03 16:31:40 -0700, , doc update doc include gpu configuration,,
404,5286dc879b82b015ca527f362d9e1a49d0f8ffff,enis Samoilov <denis.samoylov@intel.com>, 2021-05-03 13:04:51 -0700, , benchdnn add reference sgemm gpu,,
405,c4695d29841258f2559666e36ac71b535bbfe34d,enis Samoilov <denis.samoylov@intel.com>, 2021-04-30 12:12:52 -0700, , gtests add iface test cpu specific api gpu,,
406,deb493bea98f2d1aa67664aeb36a722d00064934,enis Samoilov <denis.samoylov@intel.com>, 2021-04-30 10:28:25 -0700, , build test enable threading layer testing gpu,,
407,facdbb844fbf8695f72bde67cb8b92930c685378,enis Samoilov <denis.samoylov@intel.com>, 2021-04-30 09:49:27 -0700, , gpu benchdnn remove redundant dnnl_thread.hpp header,,
408,012aafb2f26bd77ac826ef4bbd53532df37d20b7,enis Samoilov <denis.samoylov@intel.com>, 2021-05-10 16:32:15 -0700, , build common sycl gpu separate gpu runtime cpu one,,
409,e1ffa58f720e8c0795c414b9155752a382429810,enis Samoilov <denis.samoylov@intel.com>, 2021-05-10 16:31:35 -0700, , cpu common move gemm api common,,
410,bbf1f6a9331885fce31cd91e7df53f12bad4af18,enis Samoilov <denis.samoylov@intel.com>, 2021-05-07 16:23:33 -0700, , gtests adjust gtests gpu configuration,,
411,3a0f5cfdf265becfd5cb31b54ed1b4429746cbf9,enis Samoilov <denis.samoylov@intel.com>, 2021-04-30 01:22:08 -0700, , benchdnn adjust benchdnn gpu configuration,,
412,1cd4e507b5ea4c2f0d1ddfc2e300bfba984049f1,enis Samoilov <denis.samoylov@intel.com>, 2021-04-28 21:31:20 -0700, , api guard cpu specific api gpu,,
413,70b8be41aea1a1f7dd68d18efe135ce959ba0e80,enis Samoilov <denis.samoylov@intel.com>, 2021-04-28 21:32:25 -0700, , build allow specifying non sycl cpu runtime along sycl gpu runtime,,
414,ae269dfa77918204b8145a3f227127dc41aee0ce,lok Bakshi <alok.bakshi@intel.com>, 2021-05-19 16:14:37 -0700, , src common math_utils handle boundary case is_pow2 lcm,,
415,307d908cdcd36df70e0f098a0916d868ad1deae4,reniecki <jacek.reniecki@intel.com>, 2021-05-19 15:57:57 +0200, , src gpu binary ref fix zeropad bug 680,,
416,b1e9717b6e76139dff43a6f91f0c5fccb6ef7fce,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-14 01:37:39 +0200, , cpu concat fix error zero dim case,,
417,a44742a49d2b5cab97ed57f2d4721ce33cd6de32,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-05-18 12:42:24 -0700, , cpu x64 gemm fix ubsan error pack api,,
418,3e0ed6ff1756ed8d58d64312bd215f3e59baefec,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-05-17 12:04:54 -0700, , cpu x64 brgemm fix issue access array kernel,,
419,e93203a3be65838955430fe72a8cf01c2e38cf95,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-05-10 03:49:49 -0700, , cpu x64 rnn skip transpose f32 input,,
420,be07ecc1fb9b01e1c36a99895f9bce2a067da3c7,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-04-29 06:56:01 -0700, , cpu x64 rnn jit tranpose kernel lstm bwd,,
421,e606a92fe5b7f2b498686948889d84421e896bd3,iotr Chmiel <piotr.chmiel@intel.com>, 2021-05-05 02:01:51 -0700, , cpu x64 brgemm vanilla rnn lstm backward,,
422,9d673620cb7ef7b76a9a22957728b72f322a9277,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-05-13 00:46:37 -0700, , cpu brgemm vanilla rnn lstm backward reorder,,
423,c3289712bc5566ad56f42ca355c8f29731c65157,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-11 05:48:03 +0200, , cpu prelu simplify ref prelu kernel,,
424,5100725492980e4bb7f4096fa11265d27bbb46cd,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-10 07:29:09 +0200, , cpu prelu correct zero padding,,
425,59038adc04159d1b248783c648181bc52a521c21,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-17 16:40:51 +0200, , benchdnn lnorm pas argument reference instead copy,,
426,c14eb903021ccbf0c46c044774cd7d6e5972fb60,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-17 16:39:30 +0200, , benchdnn compare align constructor args type member type,,
427,6c32ff20bd23f8b434f60802c902c3870276d01b,"afonov, Igor <igor.safonov@intel.com>", 2021-05-12 01:54:49 -0700, , reorder add oflag option,,
428,74a0f902da8654975e3035479f0af50662b85775,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-14 16:51:14 -0700, , benchdnn reorder extend s32 check gpu,,
429,f633f4dfbe60c7e91d2abbed6e9f656f5ceea6d7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-06 17:28:42 -0700, , src benchdnn work reorder oflag option verbose,,
430,ddfc44d91502034cb33373933ff546e31a2c280d,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-05-14 19:13:23 -0700, , benchdnn input matmul new input list bert topology data type layout propagation post ops used topology,,
431,8489d33401cc87a025b693cef1b3aeea77f3aed1,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-05-14 18:55:05 -0700, , benchdnn input matmul split training list direction different layout used different direction training,,
432,8d7d3189ee461002bc4f4a7e7a2f79db9b2da752,"afonov, Igor <igor.safonov@intel.com>", 2021-05-14 11:49:45 -0700, , src gpu nvidia conv put cuda context top stack current thread,,
433,633f4553ad5bb65d34db76afd501708c3ea2cffd,aniel Youssif <daniel.youssif@intel.com>, 2021-05-10 18:27:29 -0700, , gpu gtests matmul fixups,,
434,0fb96ae7cae9a9edcdc264dabf2d9f6536fa44e6,aniel Youssif <daniel.youssif@intel.com>, 2021-05-10 18:26:54 -0700, , ocl gemm add support binary postops bias output scale configuration,,
435,11f4aa2e7d6d4ec1f7eff790e21b5b27dcd0dc2c,avel Evsikov <pavel.evsikov@intel.com>, 2021-05-13 19:39:29 -0700, , gpu bnorm gen9 stats saved use separate temp storage,,
436,df97c4c879aa06951d616b959bdc0fc57486a4a9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-05-14 10:48:05 -0700, , build apply model precise icx dpcpp,,
437,9b678d52b70d9b9000e11b9295c422fa27e7e9e8,enis Samoilov <denis.samoylov@intel.com>, 2021-05-13 17:52:49 -0700, , doc add detail dpcpp compiler,,
438,5745c36be1cc8d7b78243b20e75b3782589872f7,enis Samoilov <denis.samoylov@intel.com>, 2021-05-13 17:51:44 -0700, , build use find_package locate opencl dpcpp compiler,,
439,5ba25f07e5170f6d306311ea831294b73fb70c0f,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-05-12 13:01:55 +0200, , cpu x64 binary enable full bcast support case,,
440,589c65b9686139acf19c7f16a3d257ba031e507c,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-12 14:52:27 +0200, , cpu resampling detect correctly configuration set xmm,,
441,6a28cbc82eb54405f00ffe50c3492669d71b9a9d,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-11 16:42:37 +0200, , benchdnn resampling add special case data processed,,
442,33b3523c9333eca876366e4192106bce6706b47e,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-05 17:56:04 +0200, , benchdnn resampling change filing method binary_post_ops,,
443,d2f64b3cae46bd8f628e9e383067f2144b51eeb0,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-11 16:40:06 +0200, , benchdnn change type make flexible,,
444,0d84ff8ff5938057ffd413c33ff3077c7b4cf223,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-14 02:56:03 +0200, , cpu bnorm remove zero padding macro reference kernel,,
445,918e6c7b9a9a8c3cac9d87ff36e071848e2023ba,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-13 04:35:00 +0200, , cpu x64 bnorm remove zero padding macro,,
446,09dec714f120a01fbc13a84dfa8a48a13f7b76cc,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-11 14:46:00 +0200, , cpu x64 eltwise remove zero padding macro,,
447,3c8626beed820beceb487a1fbe4aec974eba2253,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-05-08 09:35:41 +0900, , aarch64 add sve128 sve256,,
448,ed2f38147a5e79a03cb083f3749fc2cdd62dcfba,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-05-08 01:07:51 +0900, , cpu aarch64 reorder add jit impl asimd sve128 sve256,,
449,0899f56a0b30625dcfc7ebf98f3fef62f563e4fa,lok Bakshi <alok.bakshi@intel.com>, 2021-05-13 13:19:58 -0700, , cpu matmul disable gemm matmul zero stride,,
450,698ca9f7e98440bf19669506d3c92d04088c0b9e,lok Bakshi <alok.bakshi@intel.com>, 2021-05-12 16:19:19 -0700, , src common memory sanity check stride memory desc,,
451,538b953311b8e9f608e66cd33f507fec1c56422a,lok Bakshi <alok.bakshi@intel.com>, 2021-05-03 15:31:40 -0700, , benchdnn input matmul add strided input,,
452,07972eb306df9f5e06224950ace1d9f3f2b1d299,lok Bakshi <alok.bakshi@intel.com>, 2021-05-03 11:40:33 -0700, , test benchdnn enable stride knob matmul,,
453,2a2ed8972b597ed98ec9c0037d89d8f0e99066ac,lok Bakshi <alok.bakshi@intel.com>, 2021-04-29 15:13:57 -0700, , test benchdnn matmul remove ld_ src wei dst option,,
454,e3e2b30dd6b2023476315575ca87a51c1eb39546,lok Bakshi <alok.bakshi@intel.com>, 2021-04-23 10:23:30 -0700, , cpu x64 gemm_bf16_ip advance dst acc pointer jit prologue,,
455,06c81d8a6f18d42468e6f5586042d0fe68f1c241,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-05-07 14:19:49 -0700, , src gpu jit ngen rename gen12,,
456,f6208a2705c2358e13ed007e3550325b8715319b,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-05-03 14:39:45 -0700, , src cpu x64 matmul support blocked layout,,
457,5e78846cf4abc924b842a91ecb728580ecef6c2a,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-05-03 14:39:45 -0700, , benchdnn set layout default matmul,,
458,fbbe7d7db35a66dacb0e559c2eaad18a13369a37,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-05-03 10:15:13 -0700, , blocked layout matmul inference spr,,
459,6544b526342ba0764e3128ce101616c6e1685ee7,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-05-07 08:33:51 -0700, , cpu x64 bnorm fix ubsan runtime error,,
460,6f3c3d8b82e39702878db0bca67b24abe0e4d062,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-05-13 08:03:24 -0700, , cpu x64 pool update reorder params pool transpose block fmt ncsp,,
461,45f9f7c3ef9ebebe148d165dc4c7deb1d7c9098e,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-05-13 08:03:06 -0700, , cpu x64 reorder add inconsistent padding support jit reorder,,
462,c59b5accdc6688ca976e26cc985f02f2e39ac842,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-05-05 17:51:52 -0700, , cpu x64 reorder update code uni instruction,,
463,a2f191898c7f27cc1baca00ec9c2984a29cefaa1,awel Chmielewski <pawel.chmielewski@intel.com>, 2021-04-27 11:48:07 +0200, , revert gpu concat improve concat perf tensor uneven size dimension,,
464,e7f7774b7128ed4795dc0a419e715d0c1d9bbf45,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-06 17:34:15 -0700, , src cpu x64 reorder add zero padding channel tail,,
465,a833345c580b36976b8eff11e07962c44364e4e3,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-06 12:30:49 -0700, , src cpu x64 avx2 w_conv fix zero point buffer offset calculation fix incorrect buffer offset calculation ngroups dimension padded error occurred depthwise convolution shape,,
466,79af66c7ed87656fa64d2d588d3ea18cafc00de1,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-11 10:56:06 +0200, , cpu x64 use nullopt default creating optional object,,
467,439c555465a67393a466fe58743343a4bb4f4db8,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-10 16:28:18 +0200, , common optional align naming standard library,,
468,cf70fe548feab660f826eb043d8bebb2874f82d9,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-11 16:26:31 +0200, , common optional remove unused include directive,,
469,d9917a51d7e6b8a8dede0bfd07857c7b696e8bb2,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-05-10 16:16:05 +0200, , common optional use placement new construct object,,
470,6cc02a2614f0f9710e414024ec1e95439aaf98ed,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-05 16:14:35 -0700, , script run correctness verbose converter,,
471,29fa19ac8c2a3ac3e9c7046af8d7b476afe630da,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-05 16:09:05 -0700, , build extend dnnl_test_set utilize benchdnn testing without correctness,,
472,c30c0d520417bfd654b4447eeeb1a1a5a2c74134,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-05 15:43:31 -0700, , benchdnn add run mode purpose get rid correctness validation needed like sanitizer testing verbose parser script testing,,
473,4cd3a58e8638fe7a03762deaa445cf398075a536,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-05-05 13:05:41 -0700, , benchdnn move bench_mode std bitset,,
474,03f98b733083a82ea87cb4bf50ae043ca598da20,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-11 06:00:26 +0200, , cpu reorder remove redundant static keywords,,
475,d2a01c4d3c2406cba23117035a5aef15e76eae7c,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-07 02:52:56 +0200, , cpu reorder correct zero padding multiblocked kernel,,
476,33757e05839567f14c559ed04af67ebda21b20e4,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-07 02:21:50 +0200, , cpu softmax make sure format zero padded,,
477,08e5bf76b3d02292396cf07c5b2bcdbf9ba9fa5c,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2021-05-05 08:21:36 -0700, , doc dropped pre production warning binary distribution readme,,
478,409b26a8d9ec9e46e53a50c6fa1b8a8189521fef,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2021-05-04 15:03:43 -0700, , doc refreshed copyright license third party program,,
479,41993771fb4e4741346ca9362ee994d3663e501b,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-05-10 06:56:00 -0700, , src gpu bnorm gen9 use char relu workspace,,
480,1250354bf456d47131a43f7537930cf43003b829,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-05-07 08:43:29 -0700, , cpu x64 amx fix performance inner product primitive,,
481,0a62884f9f56a738aeecf0f68e70229078a598da,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-07 03:56:18 +0200, , cpu binary fix ref binary non trivial stride,,
482,131706ee83cec22a58792a61f81c33384dbc0333,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-05-06 14:59:53 +0200, , gtest bnorm fix variable type deduction conditional assignment type mapped_ptr_t const float const float caused weird type deduction dpc compiler caused wrong data used reference calculation,,
483,6c2a26543efca2b0e6ce308ca11b1afdab039b4a,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-07 05:29:27 +0200, , cpu pool revert change pool bring back zeropad macro,,
484,6d93fe4236ba6240e08da0da62ab410c6ff884f9,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-04-27 06:39:20 +0200, , cpu x64 binary exclude unsupported padded block format,,
485,5ea99f5cfc70a60e003fb6274a92b93e7db75920,"adia, Haleema <haleema.sadia@intel.com>", 2021-05-05 17:42:54 -0700, , test benchdnn rnn fix bwd_dw one point error correction,,
486,56396c7662d4e1f3d3ba14c74b45e9382b8c0753,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-05-06 05:40:29 +0200, , cpu pool remove zero padding macro non jit kernel,,
487,d6701e617b24661d7a9249111275ad314572361a,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-05-06 11:38:23 +0200, , gpu reorder speedup transposenxn kernel gen9 408 transposenxn reorder kernel used many private register spilled gen9 gen9 keep data local mem instead private also allow scale quant kernel dimension except innermost,,
488,234af773ed228bcc6f0962b8f89931a25d82c95e,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-04-19 09:01:14 +0200, , cpu binary remove zero padding macro ref binary,,
489,7081dc1a63947bc2ce55d519b69507e038093238,"afonov, Igor <igor.safonov@intel.com>", 2020-11-25 00:39:31 -0800, , script add verbose converter,,
490,9166b87e549eef2a723fa7c0544f76700c5a7030,"afonov, Igor <igor.safonov@intel.com>", 2021-04-28 19:22:22 -0700, , src common verbose post_ops conv_dw fixup scale,,
491,789079ea871362a073d5f7239de079bc71a83c3f,"afonov, Igor <igor.safonov@intel.com>", 2021-04-30 12:37:24 -0700, , src common verbose post_ops sum add,,
492,dcc3b573b4335a796a56c527fa5f42f302c26799,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-05-04 15:25:51 -0700, , cpu x64 brgemm use new hint load,,
493,ebc42014c0195d1ae72f08867a1958829322cd6b,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-05-04 15:24:33 -0700, , cpu x64 matmul brgemm matmul use new hint load,,
494,b1feb1d70e5e6ffc76256cee1e8f3f4429df61c5,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-05-04 15:23:04 -0700, , cpu x64 amx brgemm introduce new hint load matrix,,
495,e2f27aac15b94fe69cfd9f6a8a1815cd6d73bcd8,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-05-05 09:28:47 -0700, , benchdnn doc resampling differentiate sdt ddt,,
496,aeebddf336c10594c6afeaf755070501d0232a51,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-04-19 01:56:45 -0700, , benchdnn reduction change tensor filling method,,
497,e1cd235538b4e378e31e70ccd2b8e5d0f6aeff50,iotr Chmiel <piotr.chmiel@intel.com>, 2021-04-07 00:55:40 -0700, , brgemm add blocked weight memory format backward rnn,,
498,ea064cbd4c85ef0694a316132e31c7760101f604,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-04-19 05:18:25 +0200, , cpu x64 binary remove zero padding macro,,
499,97a7e1d59d142064f4ca07fc3887defa850285af,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-04 15:01:27 -0700, , benchdnn input conv add test zero point,,
500,35968f860f9bcb473ac7989961522d373c0d4a7c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-05-04 14:41:59 -0700, , src cpu x64 dw_conv fix zero point buffer offset calculation fix incorrect buffer offset calculation ngroups dimension padded error occurred depthwise convolution shape,,
501,6a79cfb6d7af5c8b2f494563e5ed76f4bd1acec3,oy Oursler <roy.j.oursler@intel.com>, 2021-05-03 12:08:11 -0700, , doc build include info administrative privilege install,,
502,349ae54d4516e5f42a54545c242b3a92b0f2e379,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-04-14 20:14:24 -0700, , src cpu x64 matmul enable transposed support bf16 spr,,
503,401986bea585765da469d363758788f9df06f077,aniel Youssif <daniel.youssif@intel.com>, 2021-04-28 18:31:12 -0700, , ocl gemm fix get_local_size call properly handle non uniform workgroups,,
504,d299becab3fec955face4511d99092d30e9cb381,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-30 10:53:11 -0700, , cpu x64 matmul fix tile reconfiguration amx version,,
505,b25db6765d30458c369f653558a2212791e2571f,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-30 10:52:24 -0700, , cpu x64 brgemm improve performance amx,,
506,f0313aff2d5c697de7b4d1ad3c0d0288c3566fee,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-29 14:21:53 -0700, , benchdnn fix broadcast approach window std vector assign method may invalidate reference object happens win lnx copy value original vector double precaution update temporary vector,,
507,fa0502c3aa8d7a7e63e9b966db8f04202f573123,enis Samoilov <denis.samoylov@intel.com>, 2021-04-30 07:02:48 +0300, , build enable debug build dpcpp,,
508,89fbae89d0f0960c3822c08404f491260e37f95e,lexandre Truong <alexandre.truong@arm.com>, 2021-04-28 10:32:35 +0100, , cpu aarch64 missing include arm_compute scheduler,,
509,39f6389702af2f1bb7579e40e7a10336fc43516f,eizheng1 <lei1.zheng@intel.com>, 2021-04-22 14:03:58 +0800, , revise readme.md think example line 101 line 109 mb2m10n20k30 mb2m10n20k3 right,,
510,a9dc485dd11f554654fb75789830e5b8887021c4,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-04-30 12:55:24 +0200, , cpu x64 execute initialization bf16 emulation every config zmm,,
511,719a204d5afeddffd1a88d00bb647ecc4290ab9a,reniecki <jacek.reniecki@intel.com>, 2021-04-30 16:46:35 +0200, , gpu ocl reorder fix invalid memory access 547,,
512,5b6de4962c66ca0253d44e677234acfc176858d5,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-22 11:14:33 -0700, , api update description set_max_cpu_isa,,
513,9d3fe1a049c0349adc57e25fd7c2589d6fdd490d,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-21 16:39:15 -0700, , doc update limitation function called ideally onednn api otherwise may throw exception,,
514,fbd2c04b77c4d2207356280168c042b7b1f5eca6,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-21 16:27:27 -0700, , doc update limitation set_max_cpu_isa function called ideally onednn api otherwise may throw exception,,
515,5512e26066af212c4e8dac8be6b021b5a3b381ba,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-27 16:10:57 -0700, , test gtests test_isa_hints set prefer_ymm hint,,
516,9e1464783a6dc0b6029285c3a41c6d249722baa3,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-27 16:05:47 -0700, , test gtests test_isa_mask set max isa,,
517,c6078b0c2ca72e858b930f1c7a44af008c86e686,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-23 17:04:40 -0700, , style utils common rename struct reflect semantics update since object set first get call,,
518,dd173d719a4676d0690efe3dff036c74aff33fc7,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-27 16:05:10 -0700, , common let max_cpu_isa cpu_isa_hints set,,
519,2a22e570a097c04903d03713e903fc68ba3d1827,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-23 11:48:43 +0200, , cpu x64 matmul enable per oscale gemm,,
520,0715b23cdaa47b5e0709c8923a1fb3b4502d6208,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-04-27 19:25:38 -0700, , cpu bnorm fix nspc batchnorm data race,,
521,0e96e47f43fb89c9fb1da86251c4008e59a50033,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-04-26 08:09:52 -0700, , test benchdnn conv add per_tensor post coverage cpu test need evaluated stop testing reference implementation jit injector supporting per_tensor added convolution,,
522,1ad85948994ae123cc49f729edbff53fad214459,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-04-22 10:39:30 -0700, , cpu conv fix per tensor binary post ops fallback ref,,
523,31d040c7c4da175c605bf704c5d17054e16ca0a2,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-04-28 08:25:28 +0200, , cpu x64 binary fix error small tensor,,
524,cd4c4279fd942c8121f9d7482128616be797eebc,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-04-28 08:23:24 +0200, , gpu ocl prelu fix weight offset calculation,,
525,08bb9a7c3aa8d1dd73548fb8669f777def37833c,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-04-20 19:21:00 -0700, , cpu x64 brgemm_ip_fwd fallback gemm based f32,,
526,c011bb8159dafc5b4c386b3b126b5fbe64cbf30e,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-04-05 10:04:09 -0700, , benchdnn conv add description dw_regression shape,,
527,2ae95635e42ef5c75b446e645a2155f7c9b99392,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-19 15:25:19 -0700, , benchdnn input conv add channel tail shape change implemented f32 bf16 depthwise conv fwd_d bwd_d add shape testing depthwise convolution implementation channel tail processing large channel blocking nb_ch_blocking,,
528,1eedeab7f54c836e6f1704a9c5f12850678e6e10,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-17 19:02:20 -0700, , src cpu x64 dw_conv support nxc format channel tail processing change implemented bf16 depthwise conv bwd_d,,
529,5f8630e7dea76f21aa25775e447a13fb01104b84,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-17 18:20:49 -0700, , src cpu x64 dw_conv support nxc format channel tail processing change implemented f32 depthwise conv bwd_d,,
530,f4574e1e3b3a8d36c6df533e550620cc49b9ebb7,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-12 19:09:47 -0800, , src cpu x64 refactor convolution f32 bwd_d,,
531,a21776a593accb3c7e1bb42f753045238decb3a0,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-27 16:19:38 +0200, , cpu x64 injector fix isa passing injector,,
532,044e7d97a84a6d283908e907b37850cc1d0eb3be,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-27 16:18:31 +0200, , cpu add get_max_cpu_isa function,,
533,8815f2efd49fd0f7698d454e26c14c0a30f48045,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-04-12 22:48:28 -0700, , cpu x64 rnn fix segfault rnn amx specific,,
534,dcea01dc2eaea13de3131b56ecabff3deb15ee53,aniel Youssif <daniel.youssif@intel.com>, 2021-04-19 16:36:17 -0700, , ocl gemm add support binary postops bias output scale configuration,,
535,27dfc08cea41fdf32c4a424d4d121dade732e83b,aniel Youssif <daniel.youssif@intel.com>, 2021-04-19 16:34:14 -0700, , gemm fixups,,
536,fa1247f342821e74ce9da9a700838eff1f100ee0,aniel Youssif <daniel.youssif@intel.com>, 2021-04-07 13:33:13 -0700, , ocl gemm call proper memory constructor scratchpad,,
537,eedccd933dd7a8c28c09c2423c28dfc4b22598d5,aniel Youssif <daniel.youssif@intel.com>, 2021-04-12 08:48:09 -0700, , ocl loosen restriction,,
538,db3ab2a8ce608831bafb8418800f85ee8831d3b1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-26 11:47:09 -0700, , gtests remove dead code fix memset,,
539,b9f21ac729485b820a54d5d309f70f1ddd891555,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-23 21:41:27 -0700, , fixup src benchdnn change delim attribute,,
540,0e0e6a086acf72cd45f3e665681b21172c199203,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-26 19:32:47 +0200, , gtests matmul extend post ops testing bf16,,
541,cfb512d068db54337c3a9815a4847b18e4b511ca,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-26 19:32:30 +0200, , cpu x64 injector refactor isa checking binary post ops,,
542,61cdb36e461985f1ef438191b0c30488418bb0fb,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-26 19:31:59 +0200, , cpu x64 brgemm enable bf16 binary post ops,,
543,1a0383d3531d3e43f65cbac54132b23187db8e2e,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-26 19:31:29 +0200, , cpu x64 gemm enable bf16 binary post ops kernel,,
544,ca6ca816faa92025a231f3ff1d110b73c5a460c1,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-23 21:57:08 -0700, , cpu x86 rnn fix tile release,,
545,b8eb429acc80de3eab9b65115db56d86fa7e286d,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-04-23 10:06:13 -0700, , src cpu x64 brgemm convolution grouped convolution small direct jit implementation,,
546,0d2339e53890df6543ba668af9e7dcb66be43393,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-22 18:28:43 -0700, , cpu x64 amx add tilerelease matmul,,
547,942f40cb75a29bcfb68fc5e4ada1224d3c00f388,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-22 18:28:06 -0700, , cpu x64 amx add tilerelease lstm rnn,,
548,4fc624dc8c1e6669c0a2a1b2ea74d75462f723ab,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-22 15:25:17 -0700, , cpu x64 amx add tilerelease inner product,,
549,9ff02ba26e7d1c5efc9592ec2ef1898f41771110,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-22 15:23:25 -0700, , cpu x64 amx add tilerelease convolution,,
550,1a2754a1eba664f82bf71620d034c6eeef3554d4,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-22 15:22:40 -0700, , cpu x64 amx add support tilerelease instruction,,
551,1a1e79222e23e3cefd455eea082cecf0ae4bcf57,"afonov, Igor <igor.safonov@intel.com>", 2021-04-16 13:11:31 -0700, , doc lnorm flag add scale shift,,
552,028c403d579b6f3ca329250e6332b8f878beac6d,"afonov, Igor <igor.safonov@intel.com>", 2021-04-15 22:25:06 -0700, , test benchdnn lnorm add scale shift,,
553,05d6c945446387f259b973853530021e5609742d,"afonov, Igor <igor.safonov@intel.com>", 2021-04-15 15:58:49 -0700, , test gtests lnorm add scale shift,,
554,dabc80f04cfe94b58c8051926d4815739c9cad21,"afonov, Igor <igor.safonov@intel.com>", 2021-04-16 10:50:58 -0700, , src gpu lnorm ref add scale shift support,,
555,4f32ce437fc401f429c773f7d39d7ed1a5ffcd65,"afonov, Igor <igor.safonov@intel.com>", 2021-04-15 15:59:39 -0700, , src cpu lnorm simple add scale shift support,,
556,8338356a9a03881a6bc57a0e084e34629d4dc12d,"afonov, Igor <igor.safonov@intel.com>", 2021-04-15 15:58:05 -0700, , src cpu lnorm ref add scale shift support,,
557,41e20b230742180be95c5183c7c94ac02e456446,"afonov, Igor <igor.safonov@intel.com>", 2021-04-15 15:57:03 -0700, , src common lnorm add scale shift,,
558,e370786c9f56eb062f64486ece5f3eee80e43f7f,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-04-22 15:45:53 +0200, , gpu ocl zero pad fix max lws assignment use gpu architecture instead thread number determine max local workspace size,,
559,28fdecf629df22d9ffd930ce7b657852aa529e09,oy Oursler <roy.j.oursler@intel.com>, 2020-11-17 13:31:47 -0800, , gpu increase supported zero pad block size extend zero pad block size 1536 support ab48a32b blocked format,,
560,b76364a19245d97b48179195e7cec758ea2947d3,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-02-10 13:42:17 +0100, , gpu ocl zero pad optimize rcan dim 1x3x360x640 layout abcd32b,,
561,e4b37d87df1cbbdeeab965acff69ffa81bb0dd63,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-11-13 12:26:31 +0100, , gpu ocl zero_pad optimization double blocked layout support double blocked layout innermost block size dim divideable,,
562,3236a7ee21d080e30689ee6da4920fa0a281a95b,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-04-23 12:04:55 +0200, , cpu x64 eltwise set supported isa,,
563,5e73c72e0ac0f8579c192840a8943d7f327b652f,"afonov, Igor <igor.safonov@intel.com>", 2021-04-21 23:34:46 -0700, , fixup src cpu bnorm jit_uni add separated scale shift support,,
564,a61f4be08d53e2e212b4f3fb67914c540656bb6b,"afonov, Igor <igor.safonov@intel.com>", 2021-04-21 23:32:08 -0700, , fixup test benchdnn input bnorm add scale shift,,
565,f3158a9da54c2c20e93ed2d19c5036ab708d3a38,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-21 14:19:30 -0700, , cpu x64 improve performance bf16 bwd brgemm based inner product,,
566,ac6d1bec53409d749b19c1c3f3d7149713fa4723,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-04-22 17:35:38 +0200, , gpu reorder optimized perf channel padded case rn50 505 new kernel implementation case innermost dim padded aligned 1st layer rn50,,
567,23fd956c0411a601169001f2a7c3c3dd87862a49,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-04-21 10:40:00 +0200, , gpu jit eltwise injector add logistic fwd,,
568,b5641adb162900eb6c0f5d01a800c38e79dd91a6,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-04-17 15:02:00 +0900, , aarch64 use getauxval linux get cpu feature,,
569,71c69f6ffbff47c75d62e0afda131d7baf5b0381,romero <promero@mathworks.com>, 2021-04-16 14:10:28 +0200,1031, build fix cross compiling window creating copy library file instead symbolic link fix 1031,,
570,ac3d633d6a969fec82d460de25d58e3a9fc30f61,romero <promero@mathworks.com>, 2021-04-16 14:09:43 +0200,1029, build changed __linux__ define __unix__ enable compilation unix functional change linux fix 1029,,
571,c4a13fdfdf03c2c3aafe131b5554c9cc2bd96dea,romero <promero@mathworks.com>, 2021-04-16 14:08:02 +0200,1032, build set libm required build stop library found soon possible fix 1032,,
572,6d17c7377b0502137545c67bd71a00183e20add2,enis Samoilov <denis.samoylov@intel.com>, 2021-04-20 20:15:43 -0700, , build example let sycl choose standard,,
573,ccf4a2e709604a4f3cf7c7a2a22f16baa1faada3,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-15 17:24:22 -0700, , test gtests update comparison_ops memory,,
574,7e8944c96a8a6640c3b50fcacd380b41fd75d113,oy Oursler <roy.j.oursler@intel.com>, 2021-04-19 11:19:34 -0700, , gpu prevent segfaults unchecked kernel creation failure,,
575,ceb11ecefc6b0399a27603b897fe0ac0531f64e5,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-04-20 15:14:50 -0700, , src gpu ocl fix backported gen12lp fix,,
576,cf4e0fd0223f1837c66655ec5a41325594025bb7,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-20 12:28:49 +0200, , cpu conv fix binary post ops gemm conv,,
577,f6460241a47611a2d843c6b0e076f5cf4c852008,glaza <jan.glaza@intel.com>, 2021-04-21 07:54:15 +0200, , gpu ocl add support ab48a16b format lnorm kernel 435,,
578,e141bfc69622b0295572934f5ac731acdf250c1b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-13 18:31:16 -0700, , benchdnn binary reduce amount test case 150k 14k,,
579,c6be658db73b0e79264eb660bfd4e793c4157920,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-08 13:28:06 -0700, , src benchdnn change delim attribute,,
580,a053a6a1bd695b9677d13d1847878c9219dbba16,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-09 13:50:24 -0700, , benchdnn input adjust big value match uint_max remove since new delimiter,,
581,6d725c65ea0ded7a6e0708888ef243c1b4f1e14b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-09 12:12:21 -0700, , benchdnn matmul input test_matmul_gpu styling,,
582,26c3f69b7a99c4966a90fec8c15f57c16603b995,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-19 16:05:25 +0200, , common fix generic arch build,,
583,bbf79540599337ca5cb2d1b277282ab4a3137245,ourad Gouicem <mourad.gouicem@intel.com>, 2021-04-15 16:04:30 -0700, , cpu x64 gemm f32 split large file,,
584,914511436a831ffc9f2f94075216cdb10612d344,glaza <jan.glaza@intel.com>, 2021-04-20 15:29:10 +0200, , gpu ocl add single pas mean var calc ref bnorm 452 calculate mean variance single pas calculating bnorm case without separate reduce phase ref kernel close mfdnn 4530,,
585,d8f9137029f6a25a7dc4aba7c37075cd3321d52d,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-04-15 02:21:49 -0700, , gpu conv gen12lp limit grf usage ow_blocked kernel,,
586,bc056de99afee4d4b6daabe36e2bc3d9cb9f3fdb,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-04-15 13:39:03 -0700, , benchdnn matmul add multidim broadcast shape,,
587,65fd6beb903a034f611f11708b555755cf6a329d,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-04-09 13:57:15 -0700, , src cpu x64 matmul support batch broadcast brgemm matmul,,
588,a5039a3ec7119d7c45ff44005d70d7004a5bf484,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-15 09:27:14 -0700, , meta coding standard add xbyak label,,
589,9a3d7d2eaebb5cdda75113697ce6555173dce596,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-14 18:02:49 -0700, , meta contributing add code review commit requirement,,
590,bb0f475615097915a17cb0a5cd4a7980d1e84691,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-03-10 07:57:45 +0100, , cpu reorder remove zero padding macro reference reorder,,
591,f4f8d3e96783e39c1ef6347a79d07dea0e510471,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-03-18 08:41:35 +0100, , cpu softmax remove zero padding macro ref kernel,,
592,d9013359d4dd6629092ea9a7a00ddfb2b4cf58d6,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-15 19:20:28 +0200, , cpu x64 conv fix binary post ops dw_conv,,
593,4767e010a7ad27d2737d4ca82c9bce5c41ce9095,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-04-19 10:19:06 +0200, , gpu reorder new kernel implementation vectorize group 467 work tensor common innermost dim try access mem using large enough chunk utilize whole cache line,,
594,9f6b336f8e509080ce45d44f782d91afed55f90d,aniel Youssif <daniel.youssif@intel.com>, 2020-07-10 10:10:23 -0700, , ocl conv fix int8 first conv,,
595,8f899f531c25d30b5d06682d490657db507b9c6e,aniel Youssif <daniel.youssif@intel.com>, 2020-06-15 11:34:04 -0700, , ocl first conv fwd int8 fix,,
596,af8f1801504ad12614286b5088680467b15d3595,aniel Youssif <daniel.youssif@intel.com>, 2021-04-07 15:54:53 -0700, , ocl fixup bwd_d macro,,
597,79c19d4242b5dac9e38c399167f2574de7b72fd7,"afonov, Igor <igor.safonov@intel.com>", 2021-04-16 10:44:02 -0700, , src cpu bnorm jit_uni remove unused offset,,
598,5cab9734ae2ab72909ca0c6ed68406085af1460b,"afonov, Igor <igor.safonov@intel.com>", 2021-04-13 14:56:41 -0700, , test benchdnn input bnorm add scale shift,,
599,790905606d0cc2a9cd70df4bb17e9930653e2509,"afonov, Igor <igor.safonov@intel.com>", 2021-04-13 14:55:01 -0700, , test benchdnn bnorm add scale shift,,
600,f76f49ece24ff523c582a8b9f0b2a2f2450bb0fe,"afonov, Igor <igor.safonov@intel.com>", 2021-04-13 14:53:11 -0700, , test gtests bnorm add scale shift,,
601,5e4968417aeef101de864abc77847a073ac92b8e,"afonov, Igor <igor.safonov@intel.com>", 2021-04-14 14:58:26 -0700, , src gpu ocl bnorm gen9 add separated scale shift support,,
602,569c519d164d99a5c24824459cee02e5b5917d79,"afonov, Igor <igor.safonov@intel.com>", 2021-04-14 14:58:06 -0700, , src gpu ocl bnorm ref add separated scale shift support,,
603,32a47d3662c147b51788b0393435ae84c97b2cb9,"afonov, Igor <igor.safonov@intel.com>", 2021-04-14 05:19:54 -0700, , src cpu bnorm jit_uni_s8 add separated scale shift support,,
604,28b50a1a79e6e5d4ffb92b074e446da1f2825ca3,"afonov, Igor <igor.safonov@intel.com>", 2021-04-14 04:37:49 -0700, , src cpu bnorm nspc add separated scale shift support,,
605,94b893d4c06ea8abfc0fe6bd41530b750250cf38,"afonov, Igor <igor.safonov@intel.com>", 2021-04-14 04:05:19 -0700, , src cpu bnorm ncsp add separated scale shift support,,
606,9b801f6730ef5c513e9cebc32fb77e2786b7efeb,"afonov, Igor <igor.safonov@intel.com>", 2021-04-14 02:37:05 -0700, , src cpu bnorm jit_uni_tbb add separated scale shift support,,
607,65c0d3807b8c71913f6f336e939fa2526e81d390,"afonov, Igor <igor.safonov@intel.com>", 2021-04-14 00:45:45 -0700, , src cpu bnorm jit_uni add separated scale shift support,,
608,f15a3cfe0608706a9a2f72c0e65dad3a7751acc2,"afonov, Igor <igor.safonov@intel.com>", 2021-04-14 14:36:10 -0700, , src cpu aarch64 bnorm guard impls scale shift,,
609,ca90245424c907e3d660bdfd9458861c2341a0eb,"afonov, Igor <igor.safonov@intel.com>", 2021-04-14 15:58:42 -0700, , src test gpu nvidia bnorm guard impls scale shift,,
610,8fe3a9b64e98e5b9544b2917dd0d5d3d22727715,"afonov, Igor <igor.safonov@intel.com>", 2021-04-09 12:20:31 -0700, , api src bnorm flag add scale shift,,
611,6c836a242434c812a9c43b3f16758c9b61eb5a20,lok Bakshi <alok.bakshi@intel.com>, 2021-04-07 15:45:06 -0700, , cpu x64 brgemm_amx tail processing int8 bf16 forward inner product problem,,
612,9c458b79373fb9c6e83122b8bf1948b2a2b866b1,omasz Patejko <tomasz.patejko@intel.com>, 2021-03-31 15:53:17 +0200, , gpu resampling ref zero padding handling manually fwd bwd pass,,
613,6b8a1f8654d91c4c84ade7fae041538660a21aaf,awel Chmielewski <pawel.chmielewski@intel.com>, 2021-04-15 11:31:23 +0200, , gpu concat improve concat perf tensor uneven size dimension,,
614,2cab71762437096300ab23c6f59fddefe3626651,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-14 15:42:34 -0700, , benchdnn attr scale remove entry manually existed map,,
615,3178c7dd489665b4499e9962c9454cc21b2f9317,"adia, Haleema <haleema.sadia@intel.com>", 2021-04-14 15:29:37 -0700, , fix gpu ocl rnn fixing buffer access initializing workspace,,
616,59146c78ef6e8a79e45b6fbd8bfecd3ec24233a6,"ierschem, Keola <keola.wierschem@intel.com>", 2021-04-14 11:04:58 -0700, , benchdnn add regression test 1x1 conv mixed stride,,
617,11d280f1fb2c640169f24fe44bc816f93d69c0b9,"ierschem, Keola <keola.wierschem@intel.com>", 2021-04-14 10:53:16 -0700, , cpu x64 brgemm 1x1 conv fix bug mixed stride sh1sw2,,
618,507fa131fb3792f6ca2d50d3e8db2804c0db32b8,"ierschem, Keola <keola.wierschem@intel.com>", 2021-04-14 10:49:12 -0700, , cpu x64 brgemm 1x1 conv refactor check blocking consolidate check blocking single location,,
619,259a34278ff431c5d032eb23ea0700c1af9c68b2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-12 18:02:28 -0700, , common verbose fix crash prim_iface_t empty,,
620,acb66b66fb61622b90de2258278f6742d09b046f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-12 17:56:25 -0700, , benchdnn bnorm fix data race filling,,
621,4f9349fb8d6f8c180996ca78009775a58d8dea3c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-12 17:55:50 -0700, , example rnn fix data race,,
622,1ca5e4698aa362302dde20b6f9b791fab6e86690,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-12 17:39:21 -0700, , gtests apply clang tidy fix,,
623,d0974461b327a8c2a381c15eb50dc8c3e1666d2e,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-04-12 12:44:53 +0200, , cpu x64 matmul add binary bcast brgemm,,
624,228b631fbead17c1b32d2d44365c9b4879ca04e4,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-04-14 08:31:49 -0700, , cpu rnn add s8s8 amx lstm support,,
625,7951acbf752af3c7e6a270b1437c264ed6ce5523,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-04-14 08:31:24 -0700, , test benchdnn add test case s8s8 lstm,,
626,eb3762531dad7a539efd1f310ba842990e0e2f18,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-04-14 08:30:57 -0700, , cpu rnn add s8s8 amx lstm support,,
627,7c2ed120b44e51da8e4b4f7bcf685a409c1cd005,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-04-14 08:29:22 -0700, , cpu rnn add f32_s8 reorder support s8s8 lstm,,
628,7112a9371914d54b40a237738b21b98fc6475c5b,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-04-14 08:24:51 -0700, , test fix potential multiple definition common cpu isa utility,,
629,e59d3002e9f8a982b818f0b4cf7654471f9ba39b,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-04-14 08:24:22 -0700, , cpu rnn add s8s8 config lstm,,
630,43fd96be5f50bcd55781da4df50544c97fcdd1f0,abor Buella <gabor.buella@intel.com>, 2021-04-14 14:14:32 +0200, , cpu doc binary add runtime scale 125,,
631,1a669997abc3ec8b2ed0d842923fe43a61e05adb,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-12 11:20:08 -0700, , cpu amx optimization bf16 backward weight inner product,,
632,94adcbc3ae855179043514da1f28a8864987efb1,"ierschem, Keola <keola.wierschem@intel.com>", 2021-04-12 22:06:36 -0700, , cpu x64 conv enable bf16 training amx,,
633,573caab51cde6c9eb921b99300ac537d30850d59,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-07 11:57:33 -0700, , meta contributing clarify rfc required,,
634,516a5c6a9936ce83476ccc71c163f931e00194c2,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-03-25 15:28:51 -0700, , meta introduce,,
635,44921d51b722d1d9ad0758f5b77c9371d8d6df02,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-03-29 13:54:05 -0700, , meta update pull request template,,
636,634116ae386e233994071c7e12011ec830349dd7,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-03-31 11:20:04 -0700, , meta readme fix link code contribution guideline,,
637,9e999fbd6d9944568de793b9094ba6b26ab79c9b,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-03-25 14:07:05 -0700, , meta contributing fix link header,,
638,6c1db32664ccc2f26f275539260b9e14344c507b,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-04-09 19:52:41 -0700, , test benchdnn matmul add training problem,,
639,5862904a56ceb662ba5f79d09d80d8f2745a6a72,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-04-09 11:39:07 -0700, , test benchdnn matmul extended bf16 testing,,
640,0040eed437bf03080afe9214b500ce7e333973f5,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-04-09 11:37:18 -0700, , test benchdnn matmul rename list converted problem,,
641,2affb5448d95ce1922c614e4ba2b1916182ec24f,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-30 14:20:27 -0700, , src cpu x64 matmul enable bf16 support brgemm matmul spr,,
642,98809eaa55477ff7ef1d6d14b13f94a0a84329df,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-30 14:16:07 -0700, , src cpu x64 matmul enable bf16 support copy routine,,
643,d837526bccb64a323a0344a4ab80c801deed8689,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-31 10:01:43 -0700, , src cpu x64 matmul fixups corrested tile reconfiguration n_tail case corrested buffer_c usage corrected initialization,,
644,8ce8d900689a4bd698a114a78737106e47c8403c,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-31 09:57:11 -0700, , src cpu x64 brgemm corrected with_scales initialization,,
645,674df06c9e226ecc4b8aa2762b3c8946527a2468,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-12 17:01:15 -0700, , build test add model precise dpcpp,,
646,f06a5a91204a7cafef2f407618f96414790967a1,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-04-02 03:28:13 +0200, , cpu prelu fix zero padding implementation,,
647,a98858f37dddf0376d9dd32b5ddbbb9f56d16352,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-04-12 04:31:36 +0200, , common fix bcast error nonblocked format,,
648,d2768a072f8899c39bf70de8fe54aa9de6a62d87,omasz Patejko <tomasz.patejko@intel.com>, 2021-04-05 21:55:33 +0200, , gpu binary ref move zero padding statement outside loop,,
649,a8bc1d9b312e565f3d4a91aff3e5e18f294facc5,omasz Patejko <tomasz.patejko@intel.com>, 2021-03-30 16:10:10 +0200, , gpu binary gen9 remove macro executes zero_pad primitive,,
650,dbc192eb09d15d85f46b3a505c235f73cf298ad6,omasz Patejko <tomasz.patejko@intel.com>, 2021-03-26 18:17:41 +0100, , gpu binary ref handle zero padding manually,,
651,5c43efa522c8c98138916473f5c7c8ad211623a2,omasz Patejko <tomasz.patejko@intel.com>, 2021-04-05 14:05:13 +0200, , gpu eltwise zero_pad macro removed padding handled manually,,
652,38afc5d8c9049f650031ebcb165485703f2e5deb,ourad Gouicem <mourad.gouicem@intel.com>, 2021-04-12 15:05:17 -0700, , cpu gemm early one dim zero,,
653,a95c3a09cb4299fb2f4f22e24cd117856d37da85,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-07 13:58:24 -0700, , src verbose replace implementation stringstream,,
654,eba56fb470a9be2634e544e0e218b55af7d2e433,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-04-05 12:29:47 -0700, , src pooling align method conv future removing boilerplate code verbose,,
655,d7eb9e2638083b6428bc955b429fa109958fe7b5,enis Samoilov <denis.samoylov@intel.com>, 2021-04-09 18:03:15 -0700, , build always require tbb cpu dpcpp runtime,,
656,a27870a3cce5d0074a9ee9337a0165d8be736da4,trzebia <grzegorz.trzebiatowski@intel.com>, 2021-04-12 21:28:03 +0200, , gpu reorder fix support broadcast stride 423 reference reorder kernel support tensor broadcast declared using stride,,
657,12fcf2b205dad234be99fc36385aadfd89f3ad15,reniecki <jacek.reniecki@intel.com>, 2021-04-12 11:05:13 +0200, , gpu ocl eltwise gen9 fix bound writes 398,,
658,cbe46e65849410d90de80a5636c848f5fb29d11a,trzebia <grzegorz.trzebiatowski@intel.com>, 2021-04-12 10:40:02 +0200, , gpu sum gen9 fix padding 424 copy padded area well real data,,
659,381b0af57b0446b3efdc6c695277d71648c332e9,enis Samoilov <denis.samoylov@intel.com>, 2021-04-09 14:06:44 -0700, , common fix size memcmp,,
660,ed38a289adc8e37a626d13f09a39f38c312020b9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-04-09 14:40:56 -0700, , build test gtests build test_malloc memory testing,,
661,78f80ebf46fadcae82ee882acc4a6b61c65d4d3c,oy Oursler <roy.j.oursler@intel.com>, 2021-03-24 13:10:13 -0700, , test benchdnn use cpu direct algorithm gpu testing winograd avoid using reference implementation f16 gpu winograd convolution,,
662,cb590de60cfd0bc8419bb7b6862aa36bd4a43b3f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-30 15:40:43 -0700, , benchdnn ensure engine kind pop,,
663,9a732ff8621ee2a210fd536f9eaa4faf1fbd7d9a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-24 01:40:51 +0000, , src test fix engine creation failure sub device test,,
664,d9a965fe9868c804a7038061802ba36edc1d6309,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-16 16:41:32 -0700, , sycl add default initializion,,
665,5fabf1e6c65ef6f25a65457e2f529679320307b8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-16 16:40:18 -0700, , cpu x64 avoid dereferencing nullptr,,
666,a03f005a5489ea0223949d708f08f1491efc1465,ourad Gouicem <mourad.gouicem@intel.com>, 2021-04-08 14:40:53 -0700, , example reduce rnn example execution time,,
667,3cb37dde7391a0010f6db59e342f48abc2cbdfcc,enis Samoilov <denis.samoylov@intel.com>, 2021-04-07 19:24:01 -0700, , common fix comparison hashing function pooling desc,,
668,24cfccaf28e13967656137093e75fcf6f44f68b9,"ierschem, Keola <keola.wierschem@intel.com>", 2021-04-08 14:27:05 -0700, , fixup common make comparison operator attr nan friendly,,
669,e76d414dc1c24bee274589046ec0089e30960dec,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-02-22 00:16:44 -0800, , cpu x64 binary move jit_uni_binary,,
670,b169dda5dfe71152423d246151abfebaaf640151,"ierschem, Keola <keola.wierschem@intel.com>", 2021-04-05 21:09:31 -0700, , cpu x64 enable int8 brgemm conv prop_kind,,
671,854e1659a14646bea07ffd08873b0e25cc3824ba,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-29 17:29:25 -0700, , benchdnn conv add alg name alias,,
672,6e7ffa2851922d47e1afd3425737531960f07c2f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-29 17:10:04 -0700, , benchdnn reduction add alg name alias make lowercase,,
673,d3501616e17c4b2d9979540fac984806bc30f6e1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-29 14:54:48 -0700, , benchdnn resampling add alg name alias,,
674,75dbb832a4a2e14da77e8bcba0c642149497dbfd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-29 11:43:42 -0700, , benchdnn pool add alias algs make lowercase,,
675,07ed32e6603094c7150afa01aae7d53b82dad50f,"afonov, Igor <igor.safonov@intel.com>", 2021-03-26 15:51:23 -0700, , test benchdnn dnn type args allow alias,,
676,b95cedefd4c2ee085ec7b9a4f6c667496ab6f627,"afonov, Igor <igor.safonov@intel.com>", 2021-03-19 04:27:31 -0700, , benchdnn allow name post ops algs benchdnn allow several name single entry first name default name used benchdnn,,
677,5e02ccef2f49fbcc1a7a1ada2ca65fbc70a8401a,"afonov, Igor <igor.safonov@intel.com>", 2021-04-01 14:03:21 -0700, , src commonv verbose scale zero_point remove quotation mark,,
678,31356ef99b3428d38e17b8c78a802f15559a5bb0,"afonov, Igor <igor.safonov@intel.com>", 2021-03-26 15:51:59 -0700, , src common verbose scale add src index,,
679,96d8af2cd17995a4f79a9dbb320f518f6a33b5d1,"afonov, Igor <igor.safonov@intel.com>", 2021-03-19 04:25:19 -0700, , src common verbose resampling align shape verbose primitive,,
680,64d11c07a894ca9c1962a1f17b7e968fc9758e3d,"afonov, Igor <igor.safonov@intel.com>", 2021-03-19 04:24:42 -0700, , src common verbose prelu add weight shape,,
681,69ec8eebb1c34c28c6e92d8a0d0d63e2aa2f0716,"afonov, Igor <igor.safonov@intel.com>", 2021-03-19 04:23:21 -0700, , src common verbose concat print dst tensor,,
682,b76013dd0abc7a3cf455ff2302f1d4b6e4d04f0b,"afonov, Igor <igor.safonov@intel.com>", 2021-03-19 01:07:16 -0700, , src common verbose eltwise fix eltwise print dst algs,,
683,babab1219367481558b2712ddfd92b764d8890ab,"afonov, Igor <igor.safonov@intel.com>", 2021-02-23 14:57:15 -0800, , src common verbose pool print case,,
684,c4e3720935bb9d00caeee689406a80ce8af973c5,"afonov, Igor <igor.safonov@intel.com>", 2021-02-23 14:56:56 -0800, , src common verbose conv print case,,
685,964e76b65e184e478e47b92ee8f3d29557ef1b3b,"afonov, Igor <igor.safonov@intel.com>", 2021-04-02 03:16:35 -0700, , fixup benchdnn test primitive cache,,
686,81a30995a53aed544ed16f7f633fee9567fce61c,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-03-30 14:10:55 +0200, , cpu x64 matmul optimized channel bcast brgemm impl,,
687,7a0a4837f5359d8faa03c2960cf983f3bc12c112,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-03-24 17:12:55 +0100, , cpu x64 matmul optimized channel bcast gemm impl,,
688,89926401f5650496b1db6584ddfbe2ab46cfdb00,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-04-06 14:51:31 +0200, , cpu x64 fix loading data binary post_ops avx,,
689,bb1a26ed904528dea82d28fef23e4b0c7029c953,enis Samoilov <denis.samoylov@intel.com>, 2021-03-31 23:38:25 -0700, , style add new check .clang tidy without change codebase list check readability redundant access specifier performance trivially destructible bugprone undefined memory manipulation bugprone unhandled self assignment prefer member initializer,,
690,915f036e90991886dbdd75a9a6babae8c8fc86b5,enis Samoilov <denis.samoylov@intel.com>, 2021-04-01 11:37:55 -0700, , style apply performance automatic move,,
691,32a5e9ae15749a1c9cc3be4d06b7760cd9fa34b9,enis Samoilov <denis.samoylov@intel.com>, 2021-03-31 23:15:03 -0700, , style apply readability make member function const,,
692,31382cce5dba2bd6949be2fcfa75c65317ac510a,enis Samoilov <denis.samoylov@intel.com>, 2021-03-31 00:30:06 -0700, , style clang tidy new hit clang tidy,,
693,bd1414f3c720edaebafb934ebfe40853b12acdef,enis Samoilov <denis.samoylov@intel.com>, 2021-04-06 00:29:11 -0700, , gtests add test comparison operator,,
694,318c541b68b0500478431361feee8bed538db8f8,enis Samoilov <denis.samoylov@intel.com>, 2021-04-05 20:25:09 -0700, , common make comparison operator op_desc nan friendly,,
695,2b8c7beb50c7078daa66df2a0158bb179c1b8207,enis Samoilov <denis.samoylov@intel.com>, 2021-04-05 18:51:36 -0700, , common make comparison operator attr nan friendly,,
696,0dc4108888dc23cc5397b2225129d65ec2b7db34,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-06 13:37:01 -0700, , test benchdnn add regression test amx bwd,,
697,3179cd2cad8ec570189fe09d769c8470bac000d4,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-04-05 15:43:10 -0700, , cpu x64 amx fix choosing wrong harness bwd convolution,,
698,225647d159ba213a15eabdb6d36bd8824b476507,daleki <jakub.daleki@intel.com>, 2021-04-06 13:57:38 +0200, , benchdnn resampling limit gpu test input,,
699,0c12bccc39433c530db46de5b6aee28f5249277b,iotr Chmiel <piotr.chmiel@intel.com>, 2021-04-01 06:44:50 -0700, , cpu rnn x64 brgemm fix lstm rnn amx read memory failure k_blocks equal,,
700,55f9fa0d09df826dc9e44059246a1e3593059c17,enis Samoilov <denis.samoylov@intel.com>, 2021-04-05 16:13:18 -0700, , gpu fix,,
701,1fe0f2594a1bfc6386fd8f6537f971d5ae9c1214,enis Samoilov <denis.samoylov@intel.com>, 2021-04-02 19:46:22 -0700, , common gpu include thread limit header fix gcc build issue,,
702,31b29686ad13452000c7f4ab7894389b9af43806,aniel Youssif <daniel.youssif@intel.com>, 2021-03-30 11:16:23 -0700, , benchdnn test gpu test user scratchpad,,
703,1ed0e6c1ca1ead7df5378ad6915cbec07c93bc46,aniel Youssif <daniel.youssif@intel.com>, 2021-03-25 15:23:04 -0700, , ocl fixup call proper memory constructor using scratchpad,,
704,c967c59958081df44c11e80e77902c988ee0e697,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-03-24 08:26:46 -0700, , benchdnn gpu conv extend test signed bartlomiej wroblewski intel.com,,
705,be4f9f5f8b722290e6688a9e01d95663c91ac000,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-03-29 03:54:00 -0700, , gpu conv gen9 fix postops conv,,
706,6e3354daf14e4b23042fc35599d3d5c6e6d8c298,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-03-23 07:42:21 -0700, , gpu conv gen9 fix fwd conv int8 dst,,
707,84afca36d8072f7111810686ae80e5b365586e0f,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-02-23 17:18:48 +0100, , cpu resampling add support integer data type,,
708,bb5eb197274942316780e17942abd5bc14184a7e,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-02-19 14:19:02 +0100, , cpu resampling use io_helper operation,,
709,5c61bec80e5bbf1e724f8738b014ef1851399a3b,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-02-19 14:18:08 +0100, , cpu x64 extend capability input output helper,,
710,be5f7e0fa22b456e22d433aa3ccdd3e9abd51030,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-02-19 12:30:46 +0100, , cpu x64 move io_helper prelu location utils directory,,
711,40a0eb1d7b1da69a4b1d72ed90b7657ab9870a61,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-02-12 11:50:44 +0100, , cpu resampling add support post ops,,
712,d0cbee489c31e5748771ce2082cae3371c4b1672,enis Samoilov <denis.samoylov@intel.com>, 2021-03-31 13:03:25 -0700, , sycl remove dead code computecpp,,
713,08494d636fe22fc514d36e9c75f24aad68b69061,enis Samoilov <denis.samoylov@intel.com>, 2021-03-31 13:02:04 -0700, , common simplify ctors,,
714,201d5655fa567a4c31f189a991cc979e8d28f94d,enis Samoilov <denis.samoylov@intel.com>, 2021-03-30 18:41:33 -0700, , build skip msvc version detection cmake 3.19.0 3.19.1,,
715,8b9e7625532ffacb5d01985f4299fb7d1f4a9c78,enis Samoilov <denis.samoylov@intel.com>, 2021-03-30 20:42:44 -0700, , build let sycl choose standard,,
716,04fa1bceef5af2f15b42acc2e57f01d462eea03e,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-03-31 15:34:49 -0700, , benchdnn matmul use new notation shape,,
717,005e680ed240489c548bb69ab2aaaf887d376a5d,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-25 10:25:49 -0700, , src cpu x64 matmul brg matmul driver code cleanup refactoring,,
718,6dbd2c0400ce4189bb5e715bd52199a9906fcde4,itchbe <benjamin.fitch@intel.com>, 2021-03-31 13:30:00 -0700, , doc copy edits 361,,
719,e397f16d43b91105a4e866b040c72be10bebdc5c,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2021-03-30 10:30:09 -0700,985, doc added limitation binary primitive gpu close 985,,
720,c1579a4003588594addeba8e1a2bdf6ad8fa46f3,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-08-13 07:47:00 -0700, , doc updated validation matrix,,
721,c94532ce9386207f0e8bcb895ab8dd264b0acc40,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-08-31 12:48:29 -0700, , doc updated build instruction authored ben fitch benjamin.fitch intel.com,,
722,77c92562cb1f689bc863f6e14126e31e1e9ff603,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2021-03-29 14:39:40 -0700, , doc removed application using outdated version onednn,,
723,1c92badb436a557a2729d1328e5a6ca289d19587,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2021-03-29 14:23:33 -0700, , doc removed notice name change onednn,,
724,9029969bb07a264c949eb111f0f1ff100adc9080,omoto Kazuhiro <nomoto.kazuhiro@fujitsu.com>, 2021-03-24 11:40:14 +0900, , benchdnn conv modify weight compensation aarch64 jit,,
725,d549a3a04a35b57843da019a1a415be74569992a,omoto Kazuhiro <nomoto.kazuhiro@fujitsu.com>, 2021-03-24 11:39:34 +0900, , cpu aarch64 add jit implementation bit common conv,,
726,2450f67d8e62e212d7fc954b6dc5e44485ce2157,enis Samoilov <denis.samoylov@intel.com>, 2021-03-27 23:32:13 -0700, , benchdnn test primitive cache,,
727,6e44439e0da02c221daf88b0b337238fd470c4e7,enis Samoilov <denis.samoylov@intel.com>, 2021-03-27 23:31:26 -0700, , common add apis testing primitive cache,,
728,0c8157fa1270383e972c56c8b21f4875e1d35c10,enis Samoilov <denis.samoylov@intel.com>, 2021-03-27 22:37:00 -0700, , common gpu cpu use primitive cache speed creation,,
729,2c19ae5d2d259b17314c9504551706a5fddcf065,enis Samoilov <denis.samoylov@intel.com>, 2021-02-08 19:51:33 -0800, , common avoid data copy creating desc reorder concat sum,,
730,dca3a14639c62337605b040f3dde5b205a20de52,enis Samoilov <denis.samoylov@intel.com>, 2021-03-09 21:27:48 -0800, , common use hint_mds differentiate bwd primitive,,
731,506e846a2a3a77acdeca482346e0e1e41ad8f9bc,enis Samoilov <denis.samoylov@intel.com>, 2021-03-16 14:58:00 -0700, , common cpu move call key_t ctor,,
732,20060c3abf3d959338226f8156acd6f1ba2479fe,enis Samoilov <denis.samoylov@intel.com>, 2021-03-17 22:11:45 -0700, , cpu rnn fix missing header,,
733,c2c41f9dc0a9a816c79f4f4f4de0860cb9eec8ab,enis Samoilov <denis.samoylov@intel.com>, 2021-03-16 17:48:56 -0700, , gpu ocl fix missing header simple reorder,,
734,6fa10a943be87c2be1f55efd891ca0188bab57de,enis Samoilov <denis.samoylov@intel.com>, 2021-03-29 17:28:40 -0700, , common retain engine,,
735,75b5a15f712b2ebedb93d96fab89f0ce90aec2af,enis Samoilov <denis.samoylov@intel.com>, 2021-03-29 16:28:20 -0700, , common use delegating constructor,,
736,ad7e8679751d53010b14e72cd7307aed74286877,enis Samoilov <denis.samoylov@intel.com>, 2021-03-29 16:24:25 -0700, , common cpu gpu add reference counting engine,,
737,beab4ec262872ca7a984beb62fb9e24ec6bc3aac,iotr Chmiel <piotr.chmiel@intel.com>, 2021-03-25 01:49:30 -0700, , cpu x64 binary post ops fix reference kernel execution instead,,
738,313cd45fb3ca56fd4097fa35152918a723e7a5cf,havani Subramanian <bhavani1.subramanian@intel.com>, 2021-03-29 14:01:22 -0700, , src cpu x64 matmul support broadcast brgemm matmul,,
739,ea6666cb29fe95323351bb637af4941849a6ed0a,enis Samoilov <denis.samoylov@intel.com>, 2021-03-28 11:39:20 -0700, , gpu nvidia fix memory leak,,
740,07c1bc7ad77cb17272540e4f16279cb63a0fd634,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-23 18:33:47 -0700, , src cpu x64 matmul enable zero point support brgemm matmul,,
741,fb3c732430031d624febe7e020525dfe1e930cd5,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-23 18:38:32 -0700, , src cpu x64 matmul support src compensation compute copy_b,,
742,7321c821bd73ebd40218de55d8b75033d30fb11f,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-23 18:46:44 -0700, , src cpu x64 matmul support wei compensation compute copy_a,,
743,8897ff715e01f617e0b2328f0e3a8ad10b3a0713,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-23 18:31:36 -0700, , src cpu x64 matmul add zero point type brgemm matmul conf,,
744,d4e4ebf0125c7a182901485bf7eeabc723967dbc,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-17 15:57:04 -0700, , src cpu x64 brgemm initial zero point support,,
745,090d3eb9193fe5125f198ebf8872f36400827331,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-03-25 11:56:17 -0700, , fix declaration order backported memory tag,,
746,78482143212a2459172967d3f0f7643aeeb372a2,iotr Chmiel <piotr.chmiel@intel.com>, 2021-03-25 08:07:25 -0700, , cpu rnn brgemm move brgemm related implementation ref_rnn brgemm utils,,
747,7ae675eb9606e72d5140dd4510e85c516d070c0f,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-19 06:43:05 -0800, , cpu x64 jit_uni_deconv style change refactor add const wherever possible move implementation cpp file add suffix class variable mark method const wherever possible change raw ptrs unique_ptrs,,
748,3d0d1668257478d9d2b53d901916ba60c4bd734b,"ierschem, Keola <keola.wierschem@intel.com>", 2021-03-25 15:48:04 -0700, , cpu x64 disable support depthwise convolution amx kernel,,
749,cab5044e833b1464645f20c7b8717e280712bbe6,"ierschem, Keola <keola.wierschem@intel.com>", 2021-03-25 16:40:44 -0700, , benchdnn input conv update depthwise conv shape continued update problem descriptor remaining depthwise shape file making,,
750,1c1d0d43f15205bf15541cfacb05d8b4d6da7a3a,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-03-23 15:59:53 -0700, , src cpu x64 brgemm convolution fix initialized blocking,,
751,c09fa8d9f509d5cbd3b94c976e906ab16cb450b3,enis Samoilov <denis.samoylov@intel.com>, 2021-03-10 23:31:09 -0800, , cpu gpu use user scratchpad mode nested primitive scratchpad related logic implemented level therefore need setting user scratchpad mode nested primitive,,
752,2c8e1c04c2ac04b9652d3ff02794c09c152ac2c4,enis Samoilov <denis.samoylov@intel.com>, 2021-03-25 14:13:30 -0700, , common reorder make reorder_pd_t constructor protected,,
753,1681049bad80159ee5200b7ba8880b815488cea1,enis Samoilov <denis.samoylov@intel.com>, 2021-03-25 13:53:26 -0700, , common cpu gpu reorder extend reorder,,
754,fafdac61240940dbb236181cc1347d774a50806e,enis Samoilov <denis.samoylov@intel.com>, 2021-03-25 13:02:14 -0700, , common cpu gpu introduce function creating nested reorder,,
755,325305080f8e0563343e84a0da9dd47ef0b7cf36,enis Samoilov <denis.samoylov@intel.com>, 2021-03-25 12:48:16 -0700, , cpu aarch reorder move declaration uni_reorder header,,
756,56df7a31081f70052c2dc127a331f78a6c3b3503,enis Samoilov <denis.samoylov@intel.com>, 2021-03-25 12:39:37 -0700, , cpu x64 reorder move declaration uni_reorder header,,
757,5c7a0c8b106ebd7236c24bf62ed9d30a19c11480,trzebia <grzegorz.trzebiatowski@intel.com>, 2021-03-26 15:57:22 +0100, , gpu reorder fix compilation error msvc 334,,
758,2f9fa1026106bab597e3a56372b3dd4a043b2ccd,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-25 12:34:36 -0700, , benchdnn input conv update depthwise conv shape description making,,
759,8e2fba5043f2beec8b27f8769f8c45f57fb11f19,"ierschem, Keola <keola.wierschem@intel.com>", 2021-03-22 17:41:49 -0700, , cpu x64 optimize sum relu postops amx 1x1 conv fixup cpu x64 optimize sum relu postops amx 1x1 conv,,
760,5841d39cf57039c62a579a06c0df7475f69792d9,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-25 10:07:25 -0700, , src cpu x64 fix padding input dimension calculation,,
761,d2f02134d3ea06dc49c7e24c71f598344fd61347,iotr Chmiel <piotr.chmiel@intel.com>, 2021-03-19 05:31:16 -0700, , cpu x64 rnn cell_common add const applicable,,
762,7846992e58814f989b9fcb24721ceaabb08b32e0,iotr Chmiel <piotr.chmiel@intel.com>, 2021-03-15 02:23:21 -0700, , cpu x64 implementation brgemm vanilla rnn,,
763,d4fe6f6034ea2768a742784dc69afe629e2f81fb,ourad Gouicem <mourad.gouicem@intel.com>, 2021-03-23 21:53:15 -0700, , cmake add build type link debug,,
764,4eb17e30b716aa1da9170cedae9b126ec46d40d5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-18 17:32:12 -0700, , benchdnn lnorm use common compare function,,
765,c2b6f9304692fcf6b5fc61c27b92ce23b3f64019,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-18 16:23:43 -0700, , tentative benchdnn lnorm strip cancellation check look like take advantage need test,,
766,96adec9f00ed92ea7a91a951c114dd98dc0c8462,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-18 12:37:39 -0700, , benchdnn lnorm remove unused norm comparison,,
767,957e9eb53d829767945a6032bf22c69177194c97,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-18 12:11:45 -0700, , benchdnn lnorm styling,,
768,b3c38f33031b4d350efd90f0dbfb89ca49f153b8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-18 12:10:25 -0700, , benchdnn conv align dump option doc,,
769,91e12a98b5da17cd1131a015b6d71d12aed0f274,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-10 17:52:06 -0700, , benchdnn bnorm align dump option doc,,
770,884f6cbb3cb00fb36d4275df4adf94839e74a4d0,enis Samoilov <denis.samoylov@intel.com>, 2021-03-22 16:31:10 -0700, , common make contructors protected,,
771,427f18019600adee33277f9c1296fbd36026fbd0,enis Samoilov <denis.samoylov@intel.com>, 2021-03-22 15:56:28 -0700, , common allow creating limited scope function,,
772,259ff4b970e51d9e820090711a85b0c0b3faf9ab,enis Samoilov <denis.samoylov@intel.com>, 2021-03-22 15:49:22 -0700, , common put function creating sum concat dnnl impl use friend,,
773,3463680b610089cc01db6dc3928cbebbe27a5ef4,enis Samoilov <denis.samoylov@intel.com>, 2021-03-22 15:44:00 -0700, , gpu ocl use iterator create,,
774,03269f71e94fcea4945430c2508d557ae3288c78,enis Samoilov <denis.samoylov@intel.com>, 2021-03-22 15:42:58 -0700, , common add find get impl index,,
775,f15b08b5fb254f64990ffd4f09627753f3c9af93,enis Samoilov <denis.samoylov@intel.com>, 2021-03-22 15:40:38 -0700, , cpu deconv create iterator,,
776,d5fa52c8725f004ad4a58c7c048a8a04638af2bb,enis Samoilov <denis.samoylov@intel.com>, 2021-03-22 15:39:46 -0700, , common iterator add skip impl capability,,
777,e29f01aa4ce26e1bb2c71b83bb7a7d49037e8203,enis Samoilov <denis.samoylov@intel.com>, 2021-03-22 15:20:46 -0700, , common cpu gpu introduce,,
778,9b0066988af10fb84b4c2f4db8de5d96f2d48ac5,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-10 15:47:51 -0800, , src cpu x64 enable channel tail processing fwd bf16 depthwise convolution,,
779,a39de0db4f42b791548ad145a7a53638f499b0d1,ergey Kazakov <sergey.kazakov@intel.com>, 2021-03-22 15:54:51 -0700, , src gpu ocl fix src slm buffer init blocked convolution kernel,,
780,44da51650fda91678e5d5ae93e229d37848efc06,ergey Kazakov <sergey.kazakov@intel.com>, 2021-03-19 18:37:02 -0700, , src gpu ocl 1x1 padded shape 1x1 gen12lp kernel,,
781,6f9c3de30787cf7ccb1b47fab053bc32f1dcad41,rinivas Putta <srinivas.putta@intel.com>, 2021-03-22 14:00:53 -0700, , cpu fixup matmul post ops channel dim,,
782,ca47afeef016400d74a4418b59f92b8538eca1fc,omasz Patejko <tomasz.patejko@intel.com>, 2021-03-18 11:38:02 +0100, , gpu softmax ref use diff_src dims calculating size,,
783,99e72613607b6c5c5a3670919e2ab4ef4ce88087,trzebia <grzegorz.trzebiatowski@intel.com>, 2021-03-23 14:39:39 +0100, , gpu reorder use nonuniform work group 267 supported level zero instead pad number work item keep work group uniform,,
784,42eb346921e6d066199d8ac6471ed00076f2e1cc,awel Chmielewski <pawel.chmielewski@intel.com>, 2021-03-15 16:06:48 +0100, , gpu ocl binary add kernel case plain source abcd4a4b destination layout,,
785,9dbc48209cefc967dd2d87a38933665da468b9c3,lok Bakshi <alok.bakshi@intel.com>, 2021-03-22 14:06:03 -0700, , fixup cpu x64 brgemm_ip_bwd_w vnni f32 non sync thread,,
786,19872ede2dce837c639fd8f18096cf54c330396c,lok Bakshi <alok.bakshi@intel.com>, 2021-03-22 14:47:59 -0700, , cpu x64 brgemm_ip_bwd_w add helper routine vnni store,,
787,a733aa56e43da9bd5f263d38ce0a74844f9835ce,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-03-19 14:48:32 -0700, , gpu ocl fix offests.h handle 32n16c dst layout,,
788,43c9e1118d98be9a04c74ea3df4f8b8d751b125d,oy Oursler <roy.j.oursler@intel.com>, 2021-03-10 14:00:52 -0800, , gpu ocl wino fixup auto utilization calculation use utilization calculation,,
789,e076f56b4ce2dc1a1dae6f49d6a1d35fdeb650e1,trzebia <grzegorz.trzebiatowski@intel.com>, 2021-03-22 11:31:58 +0100, , gpu reorder workaround issue simd16 237 compiler bug cause wrong result gen12lp ocl kernel contain instruction use simd16 force kernel use simd8 instead performance suffer slightly,,
790,80304c7bcdd5e66e139db067c7acb613e571f325,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-03-18 14:39:55 -0700, , src cpu x64 brgemm convolution optimize ctx usage,,
791,9140d93a069f2b693716757830fae0b058134023,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-05 12:00:09 -0800, , cpu x64 brgemm_ip_bwd_w thread_balance adjustment f32,,
792,629d84323413ceef5af5250e90f0800dee18c763,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-09 12:23:23 -0800, , cpu x64 brgemm_ip_bwd_w use ic_block shape generalize nb_xc_blocking,,
793,6d7b30f9c8b4ead43247c2fea3aa26cf10d11305,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-02-26 17:27:07 -0800, , cpu x64 brgemm_ip_bwd_w support copy_b approach partially enable,,
794,07bff2419313206a7d732087719f2517d551522d,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-05 10:59:57 -0800, , cpu x64 brgemm_ip_bwd_d implement reduction partially enable,,
795,f721857c14d9c1e9b7343e41cb4204348ef0de91,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-05 10:13:41 -0800, , cpu x64 brgemm_ip_bwd_d bwd_d kernel code cleanup refactoring,,
796,da4c94b1d091ca0fcf5c379cc33ef9d2130d32a7,lok Bakshi <alok.bakshi@intel.com>, 2021-02-18 17:33:33 -0800, , cpu x64 brgemm_ip_bwd_d improve blocking,,
797,49e2cc5aabd2a6c6a9025a97a93725cb2967ed24,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-09 21:57:55 -0800, , cpu x64 brgemm_ip_fwd adjust blocking optimize loop order,,
798,ffd89d69e8c0da618eca9675dd795b8170973b30,lok Bakshi <alok.bakshi@intel.com>, 2021-02-26 11:50:34 -0800, , cpu x64 brgemm_ip_fwd generalize nb_ic_blocking nb_os_blocking,,
799,70bfc74c90c36c85c6169c55509f4b6552c597fc,lok Bakshi <alok.bakshi@intel.com>, 2021-03-15 09:47:04 -0700, , cpu x64 brgemm_ip enable f32 brgemm inner product avx512_core,,
800,e0682ecc2f0b67510b6fe1e98b446350990e8708,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-03-19 10:24:22 -0700, , cpu x64 amx bwd fix non syncable case,,
801,ffbfbf90198fd70e0f39ac672d5b3c57783190e4,"uxin, Zeng <xuxin.zeng@intel.com>", 2021-03-18 09:33:13 -0700, , cpu x64 enable based convolution data type bf16,,
802,80884f8c38b979d22454a059650dbe601ca69cb8,suru Fernando <isuruf@gmail.com>, 2021-03-08 11:22:22 -0600, , cpu x64 amx remove errorneous use uint8_c uint8_c used converting integer literal uint8_t integer literal uint8_t variable uint8_c defined fails compile,,
803,1fc180396201e3fcd0cd244700e4150c14c92e93,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-18 16:23:59 -0800, , align upstream memory tag,,
804,ba87e9d35b32f07a4a5410819716b7710863d16b,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-09-16 18:50:50 -0700, , gpu gen9 conv_fwd fix depthwise failure,,
805,1f72eaa16c5b5d8ee5af202a639c433a939468e6,ukasz Golebiowski <lukasz.golebiowski@intel.com>, 2020-12-09 06:12:22 -0800, , add support 32b16n format,,
806,f623e3c38a1f046303f6c06d7e5861bd2f0f0ba5,aniel Youssif <daniel.youssif@intel.com>, 2020-07-25 00:31:38 +0000, , ocl conv first conv x8x8s32 use nchw tag,,
807,f210d08619f2dac16271a4192f5d40d85d65901a,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-09-21 04:33:43 -0700, , gpu conv fix call declare_mmad,,
808,6d246e5b0f445e4f9d5bb67adc8a8fe93ad658c7,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-11-16 14:30:20 +0100, , gpu eltwise improve precision eltwise postop f16,,
809,676bd6bf8c84d4c49fc10ee53bdddd27fcc61633,aniel Youssif <daniel.youssif@intel.com>, 2020-10-14 00:30:20 +0000, , ocl gemm fixup int8 local work size,,
810,45d3415447c51810248c07f3b93c5a912ca8cb95,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-09 12:59:29 -0800, , test gtests update multithreaded primitive cache test add ability test additional functionality multithreaded scenario setting capacity creating single primitive creating reading multiple primitive,,
811,15cadfdb711ca5e7dec8f0973085ed4b76163993,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-05 12:33:05 -0800, , test gtest move get_cache_size common header,,
812,a675e366173c843c9647400343a6cb8fc9bde1e9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-22 12:51:26 -0800, , common use timestamps lru primitive cache,,
813,c56333b2ef42d60fc0eb6f9afa4ce00fc2c4a78c,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-09 12:16:55 -0800, , cpu introduce get_timestamp function rdtsc x64,,
814,092800207c7300a7a42f6a705021c3722f6a298f,oy Oursler <roy.j.oursler@intel.com>, 2021-03-17 13:36:16 -0700, , gpu bnorm prevent use uninitialized conf element avoid use uninitialized value kernel_ctx creation ,,
815,73a2cdc2abc4fb80dd3fd7d6e40241d1a52bb3e4,oy Oursler <roy.j.oursler@intel.com>, 2021-03-17 12:48:21 -0700, , gpu ocl conv remove unused bias_off field offsets_t,,
816,3af5fff758fedc179a7d4367c2e9ab15adfec914,oy Oursler <roy.j.oursler@intel.com>, 2021-03-16 15:49:17 -0700, , gpu ocl rnn prevent use uninitialized conf element value conditionally initialized unconditionally passed kernel_ctx parameter,,
817,abf7fa0cf2be07e57ef459cdb97c11521477905f,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-03-15 18:23:03 -0700, , cpu x64 gemm apply generate function,,
818,6576bf42b474e6b9f932fd6792c490a663fb2519,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-03-15 18:21:26 -0700, , cpu x64 jit_generator introduce macro purpose macro specify certain optimization jit ted kernel using function attribute primarily driven ice caused tree dominator optimization gcc,,
819,430a802d4f021744da790b6e0d3ce1a3c9eee76d,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-03-15 17:53:59 -0700, , common define ice workaround macro gcc,,
820,e35f54c7502043cd7b9f811c403a628bee45370e,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-03-12 08:29:31 +0100, , cpu prelu fix mixed data format error,,
821,100eb27075fec9becaa4cc80986fd64a362ec9b0,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-10 00:28:20 -0800, , benchdnn conv regression add ch_tail shape nxc format,,
822,b880617a4ba311a795302329d1bc895f342672a4,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-03-10 00:23:24 -0800, , src cpu x64 fix channel tail condition nxc format due seg fault,,
823,0384d0ba4debd58e3ba91eba362da2288561151b,rinivas Putta <srinivas.putta@intel.com>, 2021-03-16 16:31:44 -0700, , cpu matmul fixup post kernel initialization,,
824,f984960b1571d9e8e7746d917f4df0f13fb9bd66,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-03-16 16:05:42 -0700, , src cpu x64 brgemm convolution fix potentially erroneous code,,
825,a9fae145a51405fdf755252edb95d6f3a461704d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-10 17:26:29 -0800, , benchdnn self reduce footprint test fit long,,
826,d337ee15b2af4297d5d4745117607776d06ffe6d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-10 17:26:12 -0800, , benchdnn pool saturate value,,
827,3255e31b9ea9c128563d17c1c874646ae18da462,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-10 17:25:35 -0800, , benchdnn set stride rt_value runtime dims,,
828,0cf4c5706995db3e0ce9e23533a1e81941ca588f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-10 17:25:00 -0800, , cpu fix nullptr arithmetic,,
829,d69bd7d250003f28bcd7e788e9eb0b9a5a77d103,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-09 20:08:53 -0800, , benchdnn fix reading writing aligned address,,
830,98ccaff475fb596ab5c967c37abbfb60ec647cc6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-09 18:35:16 -0800, , benchdnn avoid filling memory empty,,
831,a0f930fe564b2d1c64b64ddffe279e897f21bf05,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-09 18:34:38 -0800, , cpu fix shifting negative value,,
832,c3d5903e588588e4884fda7f5b3d5f9c142df5f8,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-03-15 14:05:47 -0700, , cpu x86 enable bfloat16 bwd innerproduct based brgemm,,
833,c3f6a2f0920ddc1a0de5b80533eebb453b980aa3,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-03-15 14:04:32 -0700, , cpu x86 add bfloat16 bwd innerproduct based brgemm,,
834,b875e512e4f6abfa9ad7b2600d15082e5fa61506,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-03-15 14:01:49 -0700, , cpu x64 brgemm utils add loop transposition matrix,,
835,5648a158513283f54bb8e41b348748c5496488ba,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-03-15 14:01:13 -0700, , cpu x64 extend routine transposition output matrix vnni format,,
836,a362a0e3c23ab93cef9e7f4e2b2641a504f334b4,eter Caday <peter.caday@intel.com>, 2021-03-16 09:09:48 -0700, , gpu jit gemm support broadcast matmul,,
837,7ff78b9e07c9200019b2a5ca9b39d881eef69558,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-03-17 11:04:41 +0100, , cpu x64 change enums enum class,,
838,d7fea7d34aca8f5c9677e1b87bb6131c0e77246c,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-03-09 16:15:07 +0100, , cpu x64 optimize runtime tail load isa avx512,,
839,45db8dbb661f681382180318ab1229598bfbe78c,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-03-09 16:11:59 +0100, , cpu x64 merge avx512 condition,,
840,dbca65adc0130344274d7c01b3522ec4632f0938,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-03-16 19:07:16 +0100, , cpu x64 fix nested lambda,,
841,98db6ec317c18f85a671cfd932794f2a7d73f57c,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-03-15 16:52:35 +0100, , gpu ocl reduction support zero padding reference kernel,,
842,ad85175006ba19327ac0f64d873d902ef37dfd43,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-03-15 14:43:28 +0100, , gpu ocl prelu support zero padding kernel,,
843,23fec74461c6dbbde84980291cb127c38d5c2621,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-03-15 02:00:09 -0700, , cpu x64 matmul binary postops per_oc bcast case brgemm,,
844,73f4862f7ba38ff04faab860dbb0489976ba6686,enis Samoilov <denis.samoylov@intel.com>, 2021-03-16 10:23:24 -0700, , benchdnn fix missing header,,
845,d4e4e48f6f144515385d6bc4f18f03c8fa0ffa63,"afonov, Igor <igor.safonov@intel.com>", 2021-03-11 06:27:37 -0800, , test gtests api add engine test multithreading scenario,,
846,4d5cf88535fbbb7ac1b55f3a5230492bb9a0ed63,"afonov, Igor <igor.safonov@intel.com>", 2021-03-11 06:25:35 -0800, , test gtests api enable buffer compatible test cuda,,
847,13791521e611020c291ab8814f77e8f390c9092a,"afonov, Igor <igor.safonov@intel.com>", 2021-03-03 16:52:29 -0800, , src gpu nvidia fix memory leak,,
848,fac8c68efe85d388d64928ea1fb85a263da15671,"afonov, Igor <igor.safonov@intel.com>", 2021-03-15 15:05:11 -0700, , src common introduce thread local storage,,
849,4dda5205ac8d003e0e31e6e3cea99d5ec4374ea3,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-03-16 12:31:17 -0700, , src cpu x64 brgemm convolution fix error exec_trans,,
850,7056086a3dad02aadd1ffe7641b77fecc5d2a95c,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-03-15 10:15:28 -0700, , gpu reduction gen9 handle zero pad inside kernel,,
851,28260e482f28f27f0f894970dad9b3e9e43d1944,enis Samoilov <denis.samoylov@intel.com>, 2021-03-15 15:56:08 -0700, , gpu nvidia use inherited primitive ctors,,
852,28a099301987478659eb302e3aff12e8c6c72b2a,enis Samoilov <denis.samoylov@intel.com>, 2021-03-15 10:09:53 -0700, , gpu ocl use inherited primitive ctors,,
853,29936e37e0f916b7e3e83ae7b2e4b353a44f5384,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-11 17:15:52 -0800, , src cpu x64 matmul support per_n scale batched problem,,
854,aaf7b6b2872e67734ec648643ba10058ad7034df,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-11 17:12:11 -0800, , src cpu x64 matmul support problem ndims,,
855,134a2f338633046601fb8e22e9cda5e17af36896,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-03-15 14:42:13 -0700, , fixup src cpu x64 matmul support transposed brgemm matmul kernel fixed assertion failure small size,,
856,c6a0d69172fa24ff1d95cdf4415773722d5d0acd,iotr Chmiel <piotr.chmiel@intel.com>, 2021-03-01 02:00:58 -0800, , benchdnn decrease numer test,,
857,525927bfe7aa83808a1777f218a91fe17490083b,enis Samoilov <denis.samoylov@intel.com>, 2021-02-27 23:57:26 -0800, , benchdnn add copy constructor engine_t test primitive cache,,
858,8ea4bda28d438de54f6216d321cc62c2557773a3,enis Samoilov <denis.samoylov@intel.com>, 2021-03-11 22:45:03 -0800, , benchdnn move engine_t stream_t dnn_types dnnl_common,,
859,113cd6753fc2977c4f00f4b9060baac235ed9d00,enis Samoilov <denis.samoylov@intel.com>, 2021-02-27 23:55:58 -0800, , benchdnn remove workaround longer relevant workaround avoid creating engine dpcpp get_device sycl api used creation caused memory leak sycl,,
860,d0ec5cf435baa4efdbfd3feb7007799cc79f980f,enis Samoilov <denis.samoylov@intel.com>, 2021-03-11 21:48:01 -0800, , common gpu enable mode using runtime object primitive cache,,
861,3f6571ba1e8eee7b6143f1f109de7e472a2c298f,enis Samoilov <denis.samoylov@intel.com>, 2021-03-11 18:27:47 -0800, , gtests adjust iface test primitive cache,,
862,4e8c2d79c87f003cf5488ed64c785c029a09d100,enis Samoilov <denis.samoylov@intel.com>, 2021-03-11 22:26:23 -0800, , gpu rely gpu_primitive_t,,
863,6abf2c4fa28fc720ab415552812f93a8a4904e7c,enis Samoilov <denis.samoylov@intel.com>, 2021-03-11 18:17:05 -0800, , gpu sum fix redundant init,,
864,160c313523af53a41c31eb501fd26ef75c8825cf,enis Samoilov <denis.samoylov@intel.com>, 2021-02-26 18:23:47 -0800, , common cpu gpu sycl introduce engine_id_t,,
865,cd6afbef417550fac9480b82781526a1fceb53a3,enis Samoilov <denis.samoylov@intel.com>, 2021-03-11 11:27:12 -0800, , build introduce option,,
866,18836091b7810f551dd44f19acd02ab2161e60fb,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-03-09 15:31:21 -0800, , benchdnn stricter sum arg parsing,,
867,e3a75e14f8cd95d81082a327b09d9e4655d63ee1,omasz Patejko <tomasz.patejko@intel.com>, 2021-03-10 11:23:20 +0100, , gpu pooling ref gen9 zero padding handled manually,,
868,5906f4d003d5ac225d62afa092473107c2b3713e,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-03-11 18:12:05 +0100, , cpu x64 binary fix dense checking,,
869,6500ff290bcda1fbfa7708ea5595549a0c7295cc,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-03-08 17:33:50 +0100, , cpu x64 make post processing isa independent,,
870,025c0dda47ef06e78f0fcf0d9d7edb5671bb05ee,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-03-08 17:33:31 +0100, , cpu x64 jit_generator add uni_vmovd function,,
871,73947fa47b1ba794738bc0b4fb4f50502c553b1f,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-03-05 11:38:44 +0100, , cpu x64 mark regs64 reference,,
872,53a6c2c5fb010dd8117d25e006addd5f0f7eb6de,aniel Youssif <daniel.youssif@intel.com>, 2021-03-11 07:35:43 -0800, , ocl ocl_types fix type cast,,
873,1e5770a8e47231b43959cc4b67737595f599988c,aniel Youssif <daniel.youssif@intel.com>, 2021-03-09 08:52:57 -0800, , ocl conv bwd_d fix src tail read,,
874,422f8710ebbd42bb674cce33269dd2707671cdb0,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-03-09 07:57:26 +0100, , cpu prelu remove zero pad macro ref kernel,,
875,4557b5ee256103ce08cd09cbeafd6aad519b7777,omasz Patejko <tomasz.patejko@intel.com>, 2021-03-02 15:23:48 +0100, , gpu softmax ref zero padding enabled internally,,
876,98ec1546654afd51d056da068afb706e51d4b758,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2021-03-10 12:51:24 -0800, , fixup cpu x64 binary postops per_tensor bcast gemm utils,,
877,285df6e1f95494165dd1a9fa6d0f5d38c880cefa,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-03-05 18:04:13 -0800, , fixup test disable non x64 cpu backend implementation information different postops postops case non x64 cpu gpu,,
878,bfd009950f658b16cf5bd91fc94d23ab48393fc1,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-03-02 17:00:55 -0800, , gpu jit gemm enable blocking bias,,
879,a9d185961020a5b08a864e4b0c5dafaed6eb2efb,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-03-02 16:53:28 -0800, , gpu jit gemm enable blocking post ops,,
880,ecef4950ba93f1896ad63bb53a0f34f862ad6e59,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-02-26 13:46:08 -0800, , gpu jit gemm skip post ops requested,,
881,b07bed0f428f48024c179070c973aaeb37d012f5,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-03-02 16:00:55 -0800, , gpu jit gemm enable f16 f32 post ops non systolic generator post ops supported blocking disable since generated kernel always apply post ops,,
882,a6288ee3d3f26da6895e3dd38c3f795d0125433b,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-02-18 17:52:44 -0800, , gpu jit gemm enable f16 f32 bias non systolic generator bias data type must match data type matrix,,
883,54217c62daba5eda2cd5e755e791366256b9d4ad,eter Caday <peter.caday@intel.com>, 2021-02-02 12:41:12 -0800, , gpu jit gemm update upstream repository,,
884,c498762b8545454c33529dac6771ce717d34c5eb,eter Caday <peter.caday@intel.com>, 2021-02-02 12:34:55 -0800, , gpu jit eltwise injector,,
885,0715b474b623e4da1d321f8d156ea1263a7e7e93,eter Caday <peter.caday@intel.com>, 2021-02-02 12:27:19 -0800, , gpu jit update ngen upstream,,
886,350c6b21467aa8036b557ef81ac64664efc5ad5f,eter Caday <peter.caday@intel.com>, 2021-02-02 14:29:21 -0800, , common add lcm math_utils,,
887,14b1ad1cb07cc1274b4c0e58bfdd080cfe6bcb27,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-03-05 05:08:57 +0100, , cpu pool remove zero pad macro,,
888,d93be09b4e90271c16d0b76186f57eef42425db6,kozlow1 <krzysztof.j.kozlowski@intel.com>, 2021-03-10 12:50:19 +0100, , gpu gemm new kernel connects gemm post kernel,,
889,c28f204e1f353c79e72f076311a990d0241659c8,omasz Patejko <tomasz.patejko@intel.com>, 2021-03-04 13:34:59 +0100, , gpu softmax gen9 remove unnecessary macro,,
890,609cbca28a4c4f97b06a64e7b1fe94333bd391f7,oy Oursler <roy.j.oursler@intel.com>, 2021-03-08 11:13:10 -0800, , gpu ocl wino improve heuristic choice wino_m,,
891,99e06eaad462450e0a85cdaf053a4f5787e64754,oy Oursler <roy.j.oursler@intel.com>, 2021-03-04 14:31:23 -0800, , gpu ocl wino create auto dispatch heuristic,,
892,348b4fd842a212752999582b92098a0f5bd8829a,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-02-26 11:23:24 -0800, , src cpu x64 brgemm convolution update blocking strategy,,
893,d6369ef934196229f0f134928762247509a5d8ca,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-03-05 04:51:01 -0800, , cpu x64 binary postops per_tensor bcast gemm utils,,
894,6c3c73bab3c7d63c1fe35ac9aa140b4b1a6dcd68,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-03-08 01:02:01 +0100, , test revert change softmax test,,
895,8ccc970a999a184bfb74c357d39f0871c4b6eec7,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-03-04 09:06:45 -0800, , gpu conv increase size int8 kernel,,
896,213d7bdb05b2b9cecdaf8f9d7bb238a8b534677c,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-03-05 04:14:03 +0100, , cpu prelu remove zero pad macro,,
897,4d320bf30b2ce30ed68ca383be3a9cd5e60b0aed,akumi-Honda <honda.takumi@fujitsu.com>, 2021-02-17 10:22:35 +0900, , cpu add instance jit depth wise convolution,,
898,76840c86dc9a288da1772c5b80f4a8a07d61341b,akumi-Honda <honda.takumi@fujitsu.com>, 2021-02-17 10:22:01 +0900, , cpu aarch64 add jit impl depth wise convolution,,
899,bce4a2bf0176f0ca4d2dd0c26536cee18bf175ce,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-03-05 12:39:15 +0900, , aarch64 add asimd isa check,,
900,0d1dfa6b6a8cf2309a5a78803863be392c1295c0,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-03-05 12:37:46 +0900, , aarch64 enable jit auto grow,,
901,5c2b8204c17cb137145b35ccc2dc2cafa44994f9,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-03-05 12:35:18 +0900, , aarch64 update xbyak_aarch64 latest version,,
902,5b056e4da4085899bdbe1ed8e2160c5be2fa7148,oe Ramsay <joe.ramsay@arm.com>, 2021-03-03 10:32:09 +0000, , .github update droneci script use compute library 21.02,,
903,dfc83613a7fbb2e56486cec60b19811eac0cbac7,oe Ramsay <joe.ramsay@arm.com>, 2021-03-03 10:31:56 +0000, , doc update minimum compute library version 21.02,,
904,a4ecaad3dbbe0180e7e894b5ba0885d0d007947e,oe Ramsay <joe.ramsay@arm.com>, 2021-03-03 10:31:28 +0000, , cmake update minimum compute library version 21.02,,
905,38283b3b2bdbaac169adf8e99b0e26c88dafc7d7,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-03-01 10:57:39 -0800, , fixup test gtests add model precise xmain,,
906,6db66aa3a2fed5d08a7de866861d73c70d1ec490,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-03-01 10:57:15 -0800, , build cpu x64 use precise norm reorder xmain,,
907,865db93635a5058d0696386d7c07c27ac5b3a79d,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-03-01 10:56:21 -0800, , build cpu use precise ref simple norm impls xmain,,
908,09bdb024d1456bed2d462738eddb97bdf2026c18,"ierschem, Keola <keola.wierschem@intel.com>", 2021-03-03 21:44:39 -0800, , cpu x64 conv keep blocked layout default training inner product based convolution doe support blocked layout implementation supported training unless src dst format set nhwc user opposed,,
909,483ccad83b27aad0c86f61615fe164398984a736,"ierschem, Keola <keola.wierschem@intel.com>", 2021-03-05 15:34:50 -0800, , cpu x64 conv enable forced nhwc layout previously src dst set enabled,,
910,6c0af3d728cc16fcd7e1dd8dd973246d261cfe15,"ierschem, Keola <keola.wierschem@intel.com>", 2021-03-03 22:08:39 -0800, , cpu x64 conv fix bias checking,,
911,b2804e1bc49960fbbaf91f38a21d02b812100290,"ierschem, Keola <keola.wierschem@intel.com>", 2021-03-03 22:04:29 -0800, , cpu x64 conv cleanup dead code,,
912,2341acdec293daa0d8f5c93c7c8e8dd4b34948c1,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-03-05 17:24:30 -0800, , test gtests fix default layout,,
913,c161e042814ed99355db594cfae610c3be848d46,ergey Kazakov <sergey.kazakov@intel.com>, 2021-03-04 16:15:35 -0800, , src gpu ocl fix mmad_data_t type,,
914,4f507ac689950638d8e9070df83250d452deb28d,ergey Kazakov <sergey.kazakov@intel.com>, 2021-03-02 17:37:36 -0800, , src gpu ocl fix dst slm tail processing gen12lp int8 bwd convolution,,
915,f0c3d86cb4d4d4e56a3fc7b29fad9afcea20574a,ergey Kazakov <sergey.kazakov@intel.com>, 2021-03-02 17:35:41 -0800, , src gpu ocl fix src slm tail processing gen12lp int8 fwd convolution,,
916,d5b2f13c7ab1d2da327141e1af84ff55363c8a83,iotr Chmiel <piotr.chmiel@intel.com>, 2021-03-03 01:43:20 -0800, , cpu x64 brgemm_t add default init value,,
917,d5722d4cda50617caf98efce93948d0e8ff3e7a3,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-25 08:05:33 -0800, , cpu x64 brgemm group execute post processing args using named struct,,
918,90d55b8ca441f97aaeff9dbec363bb863f94a743,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-25 06:35:55 -0800, , cpu x64 brgemm jit mark method const applicable,,
919,361f16ae731c5c5c75918d0eadd387dc34ef0cc0,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-17 07:50:53 -0800, , cpu x64 brgemm add binary postops conv matmul,,
920,9949f2bae43537a1ded5e148f007fa249e1b0d61,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-03-03 18:03:10 -0800, , cpu x64 remove data type template brgemm bwd,,
921,0823f58d0a323b1e11eee6f78388c45c1bef7f99,iotr Chmiel <piotr.chmiel@intel.com>, 2021-03-03 08:11:53 -0800, , cpu deconv fix calc depthwise tail case,,
922,49cc213cb7434c3caa8008964b075fe2adab1fb8,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-03-01 02:36:36 +0100, , cpu reorder remove zero padding macro,,
923,e48f143b21efc1bc4ed9f1dba93e19415fc1ad0e,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-02-23 17:24:48 -0800, , benchdnn input conv add description ssd_resnet34 shape,,
924,6c9987df920de64fae9b5f02cb9107f99167e24e,"rimak, Tatyana <tatyana.primak@intel.com>", 2021-02-04 14:28:37 -0800, , test benchdnn change perf testing coverage,,
925,2c41a8e6fc7bf1c396de3b0c2f778fbeb25a5f72,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-03-03 12:25:12 -0800, , src cpu x64 blocked data layout default,,
926,c6bab84b16f10b15352cd7c6a1df792730c57170,oy Oursler <roy.j.oursler@intel.com>, 2021-01-14 17:19:59 -0800, , gpu ocl zero_pad remove calculation data type size bit replaces calculation constant expressing size bit constant,,
927,85b7fee63e9eafbd835d53a7686f89cc6246ddd4,oy Oursler <roy.j.oursler@intel.com>, 2021-01-14 16:10:49 -0800, , gpu ocl zero_pad fix overflow zero_pad lookup mode add condition disable using lookup overflow,,
928,36459a82e4820ccca2abe94ff003bf04cbcc7096,oy Oursler <roy.j.oursler@intel.com>, 2020-10-27 15:16:38 -0700, , gpu ocl optimize zero_pad implementing lookup mode algorithm optimize zero_pad replacing bit vector usage lookup table avoids extra work associated determining element block zero pad,,
929,e4a9ac90e79cce5abfcb326b414f653cd2da1ecb,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-02-23 08:00:48 +0100, , cpu softmax improve zero padding performance,,
930,e453086d08e3b44050e2b7a300ae1a194e45a26f,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-26 04:23:36 -0800, , fixup cpu x64 deconv switch vmovups vcvtdq2ps uni version,,
931,86515d63550b3bf1974b49375c73ee4517607f0d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-02-17 15:21:31 -0800, , src cpu x64 amx change definition type size_t,,
932,8498e2fd768039f2061eef3e1f75d1cc0ff031e7,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-02-17 11:13:10 -0800, , src cpu x64 amx change style cast static_cast,,
933,792514f13507ba9b9349d0dc901a757c7e1372ab,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-02-04 16:15:32 -0800, , src cpu x64 amx switch macro use local variable,,
934,979b76a98a74da0c98974f59a02b73848a0bbff4,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-01-28 12:29:00 -0800, , src cpu x64 enable zero point amx implementation,,
935,a36ceb8fb6fe8dbc5c64a779bf8968d8f7add6fd,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-01-28 12:19:30 -0800, , src cpu amx group rename associated definition,,
936,9c58c43927148f37a0b3799aab769e4d6032d351,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-03-01 10:28:32 -0800, , cpu x64 brgemm set guard case attr nullptr,,
937,6ba8d0069f41db59e5252f230f2e7e1d0a02e45d,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-23 05:51:47 -0800, , cpu fix segfault matmul ref kernel,,
938,454064b4515ecf2224013d0da77aeb79b4eef735,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-02-25 17:40:09 +0100, , cpu x64 binary_injector add dynamic tail load isa avx512,,
939,e0b082b6fd850131ab911626faa77240ec576eb2,oy Oursler <roy.j.oursler@intel.com>, 2021-01-26 12:34:02 -0800, , gpu ocl wino make lwx function wino_ic_block,,
940,8e876d9c1c386718823ac1d4d33806ea54f70a2e,oy Oursler <roy.j.oursler@intel.com>, 2021-01-26 12:57:53 -0800, , gpu ocl wino use vector size gen12lp f32 computation,,
941,eee6f6f544192005d270414fa54870a49385df1f,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-26 11:28:16 -0800, , test gtests add model precise xmain,,
942,3888b68523aa75aa4562d7239779f0b8e99e27b4,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-26 11:27:58 -0800, , cpu build add model precise xmain,,
943,e0930d00b7c1cd291f022139c939cffe2d3db394,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-23 07:40:05 -0800, , deconv decrease number zero point test,,
944,2ccbc23b831ae654fe573e13cd83cfe5d09ef327,enis Samoilov <denis.samoylov@intel.com>, 2021-02-26 15:12:26 -0800, , sycl use get interface opencl backend get_native api bug work opencl backend properly namely get_native increase reference counter cause native object destroyed prematurely,,
945,b63f7ece16e5c9d97afca1f5a7812375dac6b0fd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-23 18:23:33 -0800, , benchdnn nvidia conv skip unsupported f16f16s8 cfg,,
946,ebb16349464c477cd1e0ea8fc0e30a0977f3f399,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-23 18:13:35 -0800, , benchdnn nvidia binary switch unsupported algs,,
947,57fb1ac8b7120e823e5026cabed7aadcac229468,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-23 18:34:16 -0800, , benchdnn binary styling,,
948,beab530175d1e089f908160e91c36e11fdc3add7,aniel Youssif <daniel.youssif@intel.com>, 2021-02-26 10:26:32 -0800, , ocl matmul ref fixup typo,,
949,df7c1bb3a676464afc9608c7c9601c8f3ec46599,aniel Youssif <daniel.youssif@intel.com>, 2021-02-10 19:44:23 +0000, , ocl fixup allow user scratchpad fix bwd_w data type logic,,
950,2730a644d2b6b3a55fba74ebe2dffc7047d224f7,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-25 17:20:25 -0800, , benchdnn remove test specific amx conv blocked layout,,
951,843bf70aefb89e8c6e22d431172c4243aa92290d,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-23 17:51:59 -0800, , benchdnn add regression test convolution multiple eltwise post ops,,
952,8bd2f6934f1667180826e0fa74cda6906e948942,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-25 17:18:32 -0800, , cpu x64 disable support blocked layout amx conv,,
953,04817d876ab7be0fc44bc05bfcc457c6b88180f7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-02-17 14:23:02 -0800, , gtests sycl clean test_stream.cpp,,
954,fc1d409bbe2fb284578ed0dd6f73ddf4560aabf5,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-22 23:16:20 -0800, , cpu x64 extend postops injector handle combination isa vmm,,
955,4c79c989ae95c8629f782c18c8930cfb3a2bc0da,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-02-22 10:26:15 -0800, , src cpu x64 matmul support transposed brgemm matmul kernel,,
956,e15e027fd8d4f4dd727962be5540fb65946258c3,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-22 11:12:59 -0800, , fixup cpu aarch64 add linux_perf support,,
957,1ba1a28722fa1813661a05a82c23199f73462327,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-24 13:39:28 -0800, , benchdnn fix deconv problem descriptor regression harness,,
958,128fd2e63ff2b4878777037c515c22ba2c6f33f1,rinivas Putta <srinivas.putta@intel.com>, 2021-02-21 23:28:06 -0800, , x64 dw_conv_f32 implement resrc_depthwise nhwc,,
959,6ab18c94265e9a28f74f3009d0c1608636021e41,rinivas Putta <srinivas.putta@intel.com>, 2021-02-18 22:24:32 -0800, , style move duplicate definition header,,
960,80549a68f6dc328136bfe83e561f31ce16563948,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-23 17:51:59 -0800, , benchdnn add regression test convolution multiple eltwise post ops,,
961,c269e38da5f0d85f9a9f4a1d1d3a337f820adc53,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-23 17:48:38 -0800, , cpu fix zero pad check convolution multiple eltwise post ops,,
962,87f9a2df73bccd539769a3620c6206bbfcd984f9,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-02-20 11:15:30 -0800, , gpu reduction add support tensor,,
963,f051f2298eec81ed7a5ce1af0134d4e344efa509,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-22 00:08:28 -0800, , fixup x64 cpu deconv enable sum uni kernel,,
964,7ffe704dc2334fda335c595bc28a0a42c279e6e3,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-17 01:30:00 -0800, , fixup test disable nvidia backend,,
965,5f9a85da94c96b7444179b0fc39c3fd694fc4d10,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-19 17:08:11 -0800, , cpu x64 amx enable backward data bfloat16 innerproduct,,
966,07d319a3526aeb941d5e4b37c0c7262c8586282f,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-19 17:06:46 -0800, , cpu x64 amx bfloat16 backward data brgemm based innerproduct,,
967,6a3b6b0befd4f5eb4b49cdd5d9e2dde7f2886992,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-19 11:13:51 -0800, , cpu x64 brgemm innerproduct remove data type bwd template,,
968,c675e7cfca68c5b5fe3e92987af4158a7a4ea2c3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-22 18:32:41 -0800, , revert benchdnn remove excessive code,,
969,abc1033cb446bc95194a9d2b7391045b0f054f7b,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-19 12:53:57 -0800, , src gpu ocl fix gen9 sum,,
970,ea3ae42ac3267611a2febe68170202b1da744781,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-18 21:43:53 -0800, , src gpu ocl remove optimization nhwc int8 dst,,
971,940159a99d80316409503bab55e2ba9fb8a59004,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-18 21:43:19 -0800, , test benchdnn conv add int8 dst conv test coverage nhwc,,
972,b48027fc12051443f6f4dae85b8d23562739038d,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-17 10:23:15 -0800, , src gpu ocl prevent nhwc dispatch int8 dst,,
973,97c34b62f343a823e3cda3f1fb37e65e0bd0ad74,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-16 13:39:09 -0800, , cpu x64 amx enable bfloat16,,
974,7b43775a3b5042469edfc92175974e4e24dba340,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-16 13:37:11 -0800, , cpu x64 amx initial support bfloat16,,
975,dd6d904762ff5ae4db2430978b03b5f77e480760,trzebia <grzegorz.trzebiatowski@intel.com>, 2021-02-23 13:49:18 +0100, , gpu reorder improve perf case dimension multiple new reorder kernel use dispatcher override set work group size least even tensor dimension multiple feature opencl 2.0. group size ensure simd used shuffle kernel get faster well since reorder internally,,
976,eb51d0360d95ed032bdfc22f11a9fc94246935e2,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-21 23:28:21 -0800, , fixup x64 cpu deconv failing depthwise case uni deconv kernel,,
977,279a66d2fe0b7c037d47cd6c12761ef7aacb0548,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-18 08:12:08 -0800, , cpu x64 add opmask assertion postops injector,,
978,7170c60d6b97a0bc24c9fe47ad5a92f3c4f9473d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-18 16:03:44 -0800, , benchdnn rnn update compare_dat catch issue every call,,
979,5b61642295be7c902fbf4290afad27af41d4f2e5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-18 16:02:21 -0800, , benchdnn fix potential memory leak earlier return,,
980,6fb348d06eb3e7d4584dce1732e0367d05a8a167,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-18 15:43:10 -0800, , benchdnn avoid name collision macro,,
981,ca6b64f2481ff9965bfd5294c1c728b7f33180fa,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-11 21:35:27 -0800, , benchdnn styling use name primitive object,,
982,a9fa2012aa687d5f88967166703f245de25dc28d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-18 15:28:50 -0800, , benchdnn perf_report improve error message missed option,,
983,8ca8d1560f1a1918a1bf1b2271eb16025ebe5f05,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-18 15:27:06 -0800, , benchdnn replace safe_v safe possible,,
984,1a9afa12b069f380a108e3b0a5dcd5e3182069cc,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-18 13:21:06 -0800, , benchdnn replace dnn_safe_v dnn_safe possible,,
985,af767bfdb3457cd84cf5ba36f7b7167c8b894edf,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-18 13:06:35 -0800, , benchdnn remove excessive code,,
986,842e647ff1956033ccf9a50111ff799b32b2b99e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-11 18:23:17 -0800, , benchdnn shuffle styling,,
987,bcf45983ac6a4b9d649778a5f2d406f320e1b22e,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-19 15:33:08 -0800, , cpu x64 amx change macro function gcc 7.3.1 devtoolset raise ice building seems compiler sure evaluate single variable parenthesis expression i.e either returning value reference latter point part new semantics,,
988,79ac1c4783f558aa0e888b3eeb1939cb4f2e8392,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-19 13:40:15 -0800, , cpu x64 brgemm remove parenthesis around bool lambda gcc 7.3.1 devtoolset raise ice building seems compiler sure evaluate single variable parenthesis expression i.e either returning value reference latter point part new semantics,,
989,3294d2f1703730831e9754810f93f28de487a664,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-19 13:01:38 -0800, , cpu x64 amx compute offset using ndims directly gcc 7.3.1 devtoolset raise ice building seems compiler sure evaluate single variable parenthesis expression i.e either returning value reference latter point part new semantics,,
990,cfcc4ed60560e6d8c6df9d236563590eb19095ea,"ubtsov, Vasily <vasily.rubtsov@intel.com>", 2021-02-19 15:42:35 +0300, , meta removed management team codeowners documentation related file,,
991,d008807bd1131a3d60e5118226d1acc2aef30424,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-18 17:47:25 -0800, , doc explain api float int8 conv,,
992,5f72236df8c1ae79ccfa854a76007fe894d29e44,ourad Gouicem <mourad.gouicem@intel.com>, 2021-02-18 15:23:00 -0800, , cmake update sanitizer option supported,,
993,4dbb1f61311c35ecf6e2778772a10de9c8becb66,ourad Gouicem <mourad.gouicem@intel.com>, 2021-02-18 13:59:29 -0800,976, doc clarify lstm cell state datatype close 976,,
994,6d20bf5e60a2b1c11130784b73f7639403f8c1b7,ourad Gouicem <mourad.gouicem@intel.com>, 2021-02-18 09:50:27 -0800, , common make thread safe remove inittialized member previously accessed without lock protection,,
995,c48011f452fffa5467adf73dd6d59d1b1b7470c2,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-19 06:30:02 -0800, , fixup cpu x64 deconv zp_compensation overriden sum_scale,,
996,dc3766791459702d8f5490bc341b596bcea0ce38,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-02-19 01:00:21 -0800, , revert gpu add extra kernel args case postops reverts commit,,
997,4ed75abc5fb2f1776f2a4bf4db6034e77395689f,awel Chmielewski <pawel.chmielewski@intel.com>, 2021-02-05 11:25:31 +0100, , gpu pool ref enable different source destination data type ref pooling,,
998,bdae0d22056feac963600de42479ce7e73a6f25c,awel Chmielewski <pawel.chmielewski@intel.com>, 2021-02-04 16:51:36 +0100, , gpu pool ref enable int8 f16 different source destination data type ref pooling,,
999,f79772b59cddf4b4f0259849d45396b1547b2e4e,iotr Chmiel <piotr.chmiel@intel.com>, 2021-01-27 03:40:58 -0800, , cpu x64 deconv enable jit uni kernel,,
1000,410ff728ec6bd7cc106cfc4ec5962bf6c7f987e0,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-17 01:40:54 -0800, , fixup src cpu x64 fix computation ur_w block avx512 deconv,,
1001,3d53cd3f17ce7ca365c980f0e1e50359751ca038,nita Annamalai <anita.annamalai@intel.com>, 2021-02-18 16:38:56 -0800, , build bumped version v2.2,,
1002,d3c6a830315a914aa8e3c10c9132a2a1c0881345,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-02-17 17:39:49 +0900, , aarch64 conv add eltwise injector fp32 common conv,,
1003,8daa2cdf38b427d925955277f415afb234c03358,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-02-17 17:32:39 +0900, , aarch64 fix eltwise gpr restoration,,
1004,5b4e41018317c91a08866c84af500181a6076d6d,akumi-Honda <honda.takumi@fujitsu.com>, 2021-02-04 11:50:37 +0900, , cpu add conv 1x1,,
1005,bcad21b90af146b2233eb9da6438a55a3a706bfb,akumi-Honda <honda.takumi@fujitsu.com>, 2021-02-04 11:36:09 +0900, , cpu aarch64 add jit impl conv 1x1,,
1006,9f4db6cd1eff4a0289bac2d490a7c054af04f000,akumi-Honda <honda.takumi@fujitsu.com>, 2021-02-04 11:19:36 +0900, , cpu aarch64 remove pre postamble cpu_barrier call,,
1007,79f0a0eb14be6906aaafae4b23d90876016fc4e1,oe Ramsay <joe.ramsay@arm.com>, 2021-02-15 11:33:35 +0000, , cmake enforce minimum acl version,,
1008,5261a55f165468ff4fa4b7d309c0ac122e09ba55,oe Ramsay <joe.ramsay@arm.com>, 2021-02-05 10:06:44 +0000, , cpu aarch64 add support acl based indirect convolution,,
1009,2a3b502e2464003c95989c6d61a8aec67f77f3a5,oe Ramsay <joe.ramsay@arm.com>, 2021-02-05 10:04:02 +0000, , doc update recommended compute library version,,
1010,1e21f50760b5b3a8c44f7e07d3d3745617ba7483,enis Samoilov <denis.samoylov@intel.com>, 2021-02-18 14:11:47 -0800, , common primitive hashing remove unused logsoftmax kind,,
1011,94bebef5f8aea84ae0831516cfcb33ff1fb8278e,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-09 17:16:09 -0800, , src gpu ocl enable int8 dst gen9 conv,,
1012,8ce215c653bbea96fd4cea83c546140d01017417,enis Samoilov <denis.samoylov@intel.com>, 2021-02-18 13:19:23 -0800, , common remove unused pooling_desc_t related code,,
1013,3b1f5f33c0408b456c36a4282cb3d235be767793,"adia, Haleema <haleema.sadia@intel.com>", 2021-02-03 16:18:51 -0800, , bench src gpu ocl extend gen12lp int8 bwd_d conv kernel nhwc,,
1014,62997a5c1902c05375b940a8322bb913b8109513,"adia, Haleema <haleema.sadia@intel.com>", 2021-02-18 06:48:21 -0800, , gpu ocl fix gen12lp bwd_d conv kernl bias variable typo,,
1015,7cbdd6942146389adb5e2638108774c74987443b,"adia, Haleema <haleema.sadia@intel.com>", 2021-02-04 08:25:47 -0800, , gpu ocl renaming gen12lp bwd_d conv kernel,,
1016,3d9bfc871a31ec501df409358b8cd604992c6713,"adia, Haleema <haleema.sadia@intel.com>", 2021-02-03 13:45:14 -0800, , gpu ocl refactoring gen12lp fwd conv init function,,
1017,360f36f7273fbb524647c890ac766a0c36126838,"adia, Haleema <haleema.sadia@intel.com>", 2021-02-03 14:55:00 -0800, , gpu ocl refactoring gen12lp fwd conv kernel context integer,,
1018,f89bea00096c6f0568f81f8a1dd5886109657608,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-18 09:34:55 -0800, , fixup cpu x64 s8u8 fix failing test eltwise postops,,
1019,0f99e86f3bb26b0e0840a41704af55862b6ac9de,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-18 11:12:53 -0800, , style prefer static_cast style casting,,
1020,4cf5e5d989034f200d16a7f3967e5ae6b54d3442,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-11 12:49:47 -0800, , cpu x64 amx add incommensurate optimization 1x1 conv multiple int8 bfloat16 better performance sometimes obtained choosing tile configuration without channel tail,,
1021,15cd6e901608f04d77102e6cac9be110718d1876,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-02-11 11:16:41 -0800, , sycl stream fix flag initialization,,
1022,e98153fab2de1cb2a974898d2c07a44cb46155ed,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-02-11 11:15:27 -0800, , sycl style remove redundant method,,
1023,6cf89ae479666e71ee2ea85027d8cc5787acfe40,rinivas Putta <srinivas.putta@intel.com>, 2021-02-17 16:35:47 -0800, , style update variable const,,
1024,2a6df7637e7615cbabe3b446af21b849cbd3e327,rinivas Putta <srinivas.putta@intel.com>, 2021-01-29 09:15:08 -0800, , x64 dw_conv_f32 support channel tail nhwc fwd,,
1025,42302a543ccc519bfca16c8126a35d5c3c78e40f,rinivas Putta <srinivas.putta@intel.com>, 2021-02-11 01:06:21 -0800, , x64 dw_conv_f32 remove dead code dst need zero padding,,
1026,f45bdcdee82bfb6797fad323e9a93d3f1d262956,rinivas Putta <srinivas.putta@intel.com>, 2021-01-29 09:13:37 -0800, , x64 dw_conv_f32 avoid unnecessary conditional mask initialization,,
1027,990619babd2462a8845dbed86911282870b088dd,rinivas Putta <srinivas.putta@intel.com>, 2021-01-29 09:12:15 -0800, , x64 dw_conv_f32 avoid nearly duplicated variable ch_blocks load_work,,
1028,a48a251a636b80f104ed4d90822d3a4fb8b181bb,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-17 12:40:43 -0800, , cpu x64 amx fix tile reconfiguration forward,,
1029,ef7b17dcc8d3001b86cfe5e112fbf5c4f25faa35,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-17 01:30:00 -0800, , fixup test disable nvidia backend,,
1030,60b3620583374ac7beb18d28421ab0f7d3b896f9,omasz Patejko <tomasz.patejko@intel.com>, 2021-02-16 21:58:26 +0100, , gpu reorder disable executing zero_pad primitive,,
1031,e6e3116265d99e37b09abb3e023b755405a96251,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-02-12 12:44:44 +0100, , api binary add compare operation,,
1032,8bc1f745f5257d557e52c6b8d4d843e0fce56e0b,enis Samoilov <denis.samoylov@intel.com>, 2021-02-16 10:48:27 -0800, , sycl use get_native get native backend object,,
1033,bdfc181eec0f62048e81755cebe79324bbae2397,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-16 17:54:18 -0800, , api add data_type_size function,,
1034,0fee9c76409f2aa63fcb81b3e9b01afde0d7c569,oy Oursler <roy.j.oursler@intel.com>, 2021-02-16 16:03:33 -0800, , gpu conv winograd fix cast avoid kernel failure gen11 prevent implicit conversion block_data_t fails window gen11,,
1035,eded2572c8041c303bc80c885061975ea6a145d3,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-11 15:49:17 -0800, , src gpu ocl add subgroup macro f16 dst,,
1036,827b4a11f0e0de0ebe2f0e5b09fdf2c777bf8cc0,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-11 11:15:58 -0800, , test benchdnn conv prevent dispatch int8 dst nvidia,,
1037,574da3cac9335c468f42580b7e5c13f91abc6703,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-16 05:40:06 -0800, , cpu x64 deconv jit_uni enable binary postops,,
1038,9e794e1d13205384f67194ddbfbe16219fbe64aa,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-02-16 14:31:24 +0900, , cmake support fujitsu compiler commit enables fcc fujitsu compiler build onednn fcc two operation mode simulating gcc version 6.1 clang mode based llvm 7.1.0 patch clang mode doe support fstack protector,,
1039,eac1daa691d3e4eecbaef148fd746e862a26916d,leksandr Nikolaev <aleksandr.nikolaev@arm.com>, 2021-02-12 19:29:25 +0000, , src cpu aarch64 add sum relu post ops support aarch64,,
1040,d7e4d2b6d86601f5aa982d70f2cb79b7d27beb3e,.yamazaki <m.yamazaki@fujitsu.com>, 2021-01-15 16:34:42 +0900, , src aarch64 conv bwd_w support hw_transpose optimization,,
1041,53cb4296dbea391ca51bd94bcb6de7266a5212b0,.yamazaki <m.yamazaki@fujitsu.com>, 2021-01-15 16:32:47 +0900, , src aarch64 conv bwd_w fixup hw_transpose optimization c.f 832a5aaad nivas x86,,
1042,dde42f5949131c936617159f667dbab5c8bc2205,raki.kenichi <araki.kenichi@jp.fujitsu.com>, 2021-02-01 08:31:54 +0900, , cpu aarch64 add jit implementation eltwise_int,,
1043,d5bdfd51076f6dd243f06c0ee2fb20a370b4d2d6,oy Oursler <roy.j.oursler@intel.com>, 2021-02-10 14:30:37 -0800, , gpu prelu modify prelu fwd zero padded memory,,
1044,742561ef2b4e5ef2e583bb8a8b8d9cc5fbdd76f3,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-02-16 12:05:41 -0800, , fixup src cpu x64 brgemm matmul int8 implementation amx disable brgemm matmul implementation problem runtime scale,,
1045,3264530179d081db5e10ee436b7c0e15c4050910,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-05 16:42:29 -0800, , benchdnn reorder add hack avoid false positive,,
1046,68399409d85345bc22c1d3d885ff4513eef32d78,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-05 16:30:27 -0800, , benchdnn reorder improve error message,,
1047,6010ef1bfe0f4d6adfc9bd8e409ba1864d8e23ce,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-02-05 15:16:47 -0800, , gpu test please clang tidy,,
1048,635cf4ae5e38941ac73fc1f67e0b38921a999575,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-02-11 17:06:50 -0800, , src cpu x64 matmul add initialization attribute hint brgemm,,
1049,116c15f9bf7ef0e7d4d1e2ebced6d053c4bd5ab9,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-02-01 16:56:15 -0800, , src cpu x64 matmul optimize copy_b routine spr,,
1050,b30c377119b371a04c0aa6447d42b4b4efeb4a11,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-02-10 11:06:40 -0800, , src cpu x64 matmul improve amx tile configuration,,
1051,3435cfa35ec3476594955798d273cacf40583826,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-02-10 11:24:52 -0800, , src cpu x64 matmul support size brgemm spr,,
1052,fd7021ba93cd0d2cbec07de7d8cdbb7962998fe4,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-01-27 10:30:16 -0800, , src cpu x64 support copy matrix brgemm matmul kernel,,
1053,1853f0c9fad5997fca87f3a7bb139d891a3af98c,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-02-10 11:04:38 -0800, , src cpu x64 matmul minor fixups cleanup,,
1054,c045041f5cb2c3434867f3be4bb58248ab3eb8a5,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-11 07:17:31 -0800, , cpu x64 s8u8 fix failing test eltwise postops eltwise injector default kmask used also inside kernel mask overwritten eltwise injector extend testing strategy,,
1055,2f2eca6154c8110d994820e5fa0fd0edacf514cd,artlomiej Wroblewski <bartlomiej.wroblewski@intel.com>, 2021-02-15 10:38:33 -0800, , gpu conv fix offset unaligned,,
1056,f921322af161da6602a03b2a5fa75f0dc11e1856,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-03 01:34:50 -0800, , cpu x64 brgemm optimization amx kernel,,
1057,df2893d6ab112eb12e067965b94ce28ed3a4c718,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-03 01:34:26 -0800, , cpu x64 amx int8 use brgemm hint brgemm initialization,,
1058,91f2f5bd336eed6c97b72ae07dcc14264ca3b887,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-03 01:31:24 -0800, , cpu x64 brgemm add attr hint size matrix,,
1059,13a2a2e9b51bf1bdece9f1906b5db2aef14202f5,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-02 21:26:48 -0800, , cpu x64 amx int8 enable blocking,,
1060,39190f8d1fdcb087105ff4e234091ea7678bc57a,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-02 21:03:34 -0800, , cpu x64 amx int8 add initialization attribute brgemm,,
1061,11f14c28c64bceb56a5c41e32cbd06084d3f767d,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-02-02 06:38:59 -0800, , cpu x64 amx int8 improve tile configuration,,
1062,2768a733d75c472a26b3cd1fc8a05c9cf5381486,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-01-28 20:38:02 -0800, , cpu x64 amx add test format weight blocking,,
1063,698427d51488dec31b5f3b3cbae16554d3b284e1,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-01-28 20:35:20 -0800, , cpu x64 amx add weight layout blocking,,
1064,aeebe74d6b87e10be658865f25eacd9486994ae9,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-11 01:08:12 -0800, , cpu x64 prelu s8u8 fix illegal instruction avx platform instruction dedicated s8u8 avx platform defined xmm since avx2 defined also ymm order avoid workaround potential performance penalty disable avx s8u8 using ymm,,
1065,00d490bbca678ac633bfdf620ceb095ffaaad6ed,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-01-29 02:52:23 -0800, , x64 cpu fix segfault deconv large,,
1066,115aa88e0036f4dccb3bfaad8d89e5e282cc19a3,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-01-27 00:19:34 -0800, , test gtests implementation check postops non postops,,
1067,b8208806bfea82d75c18e19400f9626548a886d0,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-03 22:46:33 -0800, , x64 cpu binary postops bf16 kernel,,
1068,133eec063c36a9b307c5f65930a7d7f2fca2b2ed,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-01 02:40:13 -0800, , cpu matmul binary postops,,
1069,28a5fbbaef33592c36f6cc6df1230555830dacde,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-10 22:45:50 -0800, , doc fix pseudo code typo,,
1070,e60544aa7760f1fb41c95f2e54b4a206750b4fbb,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-10 22:43:46 -0800, , doc avoid style comment style comment markdown file cause doxygen discard alias fixed 1.8.6 workaround issue 1.8.5 link http github.com doxygen doxygen issue 5308,,
1071,5c0a44d0364bea02427a2416f947417dfb7be5fa,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-09 13:35:48 -0800, , common cpu memory storage compare engine index map_data,,
1072,eeebf02889b5eb1fc3464f97e0568c1385763695,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-09 13:33:50 -0800, , common memory storage make map_data pure virtual,,
1073,ee3262c4482ba78633ad6d6d41d7a8b909c700d0,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-10 07:03:19 -0800, , cpu x64 fix msvc14 warning std equal used iterators builded c_style array msvc14 considered unsafe bound checking,,
1074,e737cda3e79324167d3050543671dee185941795,sciebu <dariusz.sciebura@intel.com>, 2021-02-11 06:56:37 +0100, , cpu x64 fix postops check wrong isa passed,,
1075,81caa5cf6743fd281a6c21df9cecb1cb55f5a6d3,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-09 16:17:05 -0800, , cpu x64 enable f32 inner product based convolution,,
1076,433dbfea53a17ac6b36337cbc3dccf420dba2e9c,"afonov, Igor <igor.safonov@intel.com>", 2021-02-05 01:39:24 -0800, , src gpu nvidia handle add multi stream support activate stream using handle separate handle across thread,,
1077,9e0a0086217483e8b985b699b33344b6e92c5798,oy Oursler <roy.j.oursler@intel.com>, 2021-01-28 15:09:38 -0800, , gpu ocl winograd implement nhwc format support,,
1078,b5fc62e783e4d41d4d6e882f2e55ca3c996f2af3,oy Oursler <roy.j.oursler@intel.com>, 2021-01-28 12:00:22 -0800, , gpu ocl winograd remove unsupported dimension logic additionally change weight format avoid likely reorder due switching oihw16i16 iohw16i16o format,,
1079,0fc2a40a309837d82b3aef467d8acb1ba9b9d5a0,oy Oursler <roy.j.oursler@intel.com>, 2021-01-28 10:57:43 -0800, , gpu ocl merge gen9_conv_fwd gen9_conv_wino offset calculation,,
1080,7779f24c10ae502f50abe52903a2c619dec62c7c,"afonov, Igor <igor.safonov@intel.com>", 2021-02-05 05:25:29 -0800, , fixup fixup c64 cpu fix postops check gemm conv kernel,,
1081,efc0e8ccafe472d1cde18f431e725ee681d15d8a,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-02-09 17:54:16 -0800, , fixup src cpu x64 brgemm matmul int8 implementation amx disable brgemm matmul implementation problem runtime dims stride,,
1082,abdd5d6c7e6fc769c0da6fa57a8a1be0421446d7,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-02 18:52:28 -0800, , src gpu ocl gen9 fwd int8 dst fixup,,
1083,fc6c0311c233b6b46f582dd0501c38a2fd8e9ad2,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-02 15:47:22 -0800, , doc conv add f32f32s8 f16f16s8 supported cfgs,,
1084,e6c1f0d124192b2c5256b9244b9c0b41993eeb41,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-02-02 15:46:32 -0800, , test benchdnn update doc test int8 dst float,,
1085,a142cf66e8a79074935fccf5f60c860a27fc04b1,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-01-29 15:32:12 -0800, , src gpu ocl enable int8 dst 32c 32n32c output sum add support int8 blocked dst format sum gen9_fwd kernel,,
1086,921f4e4f4e7bd075294a665470734e911fa24852,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-01-26 14:01:21 -0800, , src gpu ocl sum gen9 conv int8 nchw dst,,
1087,0387da4c6574ac568a132820ac7348d6aededc30,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-01-26 11:11:13 -0800, , src gpu ocl enable int8 nchw dst gen9 conv,,
1088,4e8cccf1fe8984aca4755e0082f7a3f5fee127f8,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-01-25 15:17:43 -0800, , src common enable dst type f32 f16 src wei enable f32 acc dst f32 add support cfg string benchdnn,,
1089,f7b90c7b22019c353d1c2486536059636546ee53,amil Andrzejewski <kamil.andrzejewski@intel.com>, 2021-02-09 10:01:01 +0100, , git update gitignore,,
1090,d901fb914c7084e9a236ea871b3d839ea9bffe39,ilviu Bogusevschi <silviu.bogusevschi@intel.com>, 2021-02-08 17:11:33 -0800, , common primitive cache get size using unordered_map method,,
1091,3695c536b635fec0e83956629273953c455badba,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-08 10:40:43 -0800, , fixup cpu x64 prefer non amx impl small 1st convs,,
1092,4285c7b5d0be1eaedef07b420ff663f13e85f04f,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2021-02-08 12:39:34 -0800, , src gpu updated copyright,,
1093,d0fd15069c5ec67a0e51b74adcad12411ac5fc8b,akulish <semyon.kulish@intel.com>, 2021-02-08 17:35:26 +0300, , meta update copyright codeowners,,
1094,d517a5cbb943bc640ad4d8e7994d560aa9c4027b,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-22 17:30:26 -0800, , cpu x64 add inner product based convolution,,
1095,ed39bd9f3985850f64e2a35169aa33c2877f341e,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-03 13:49:55 -0800, , cpu postops binary allow extra trivial dimension src1 fix segfault src1 dims larger src0 dims binary postops long dims trivial allows easy support binary postops inner product based convolution,,
1096,c5a49d57d530a5a09fd6a20adca28e30144446b4,"ubtsov, Vasily <vasily.rubtsov@intel.com>", 2021-02-08 11:20:06 +0300, , codeowners changed codeowners enable work github,,
1097,6fc7be4607028a9b655663609794829a7d57073f,ourad Gouicem <mourad.gouicem@intel.com>, 2021-02-05 10:19:32 -0800, , fixup sycl return new sycl queue user creates stream engine reverts commit,,
1098,f276a59c5bc1d94aeee2e3f15f49f470ad56d367,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-03 17:05:29 -0800, , cpu x64 prefer non 1x1 amx impl small spatial,,
1099,dbfa4729bebe252571076b634a3dd906579671cc,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-03 16:45:11 -0800, , cpu x64 prefer non amx impl small 1st convs,,
1100,a3c4d007aaba4bbf0ce8f8cdaccd470c7f867cb2,"ierschem, Keola <keola.wierschem@intel.com>", 2021-02-03 16:49:44 -0800, , cpu x64 style,,
1101,7a837440d837640a2427a873721395b63deb0cbe,enis Samoilov <denis.samoylov@intel.com>, 2021-02-05 11:11:06 -0800, , build return error tbb found tbb runtime,,
1102,cf7e90eaa5f0364c664dc749b46f8a36da022a44,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-31 18:25:03 -0800, , fixup cpu gemm fix memory leak avx leftover,,
1103,3a746fc274e10e60d4acacb946f31c360bae7755,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-31 17:18:54 -0800, , benchdnn nvidia resampling skip unsupported configs,,
1104,6bba4ee125fbcec6297225b1f27be736eda6ef4f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-31 17:18:20 -0800, , benchdnn nvidia skip bwd_wb deconv,,
1105,1dd900baa6851ad042868f447c608177f9de25a3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-31 17:17:10 -0800, , gpu nvidia binary skip fix scale f32,,
1106,e5d12c064b9ad760d9b5168af520c5cf906ed6be,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-12-17 19:49:31 -0800, , test benchdnn extend matmul test coverage,,
1107,1aeeda752cdea78fc1cd9ef89239a55c12acfd53,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-12-11 11:20:00 -0800, , src cpu x64 brgemm matmul int8 implementation amx,,
1108,bf45ff6b774f55fa95995cb66511ce70f572594d,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-02-03 11:25:16 -0800, , src cpu matmul use cpu_instance macro matmul impl list,,
1109,d81b50580ae629a135f373866e2dea410b600e74,iotr Chmiel <piotr.chmiel@intel.com>, 2021-02-04 02:22:05 -0800, , cpu x64 prelu jit add s8u8s32 support,,
1110,7f9d751e1c3bcd36832163eaac001726d5dcd030,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-01-19 02:21:22 -0800, , benchdnn shuffle add perf test,,
1111,41e4b6c06c2e4ca466f88a2eaa19c1e4b34748c8,omasz Czeszun <tomasz.czeszun@intel.com>, 2021-01-19 02:20:17 -0800, , cpu x64 shuffle add new blocked implementation,,
1112,49764ed3d7ff7d5bdc875319016c11ad40562ed9,enis Samoilov <denis.samoylov@intel.com>, 2021-02-04 17:45:28 -0800, , build fix dnnl version,,
1113,ed18b6bbce026819f3090f0b09f5c89cbbda2fb9,enis Samoilov <denis.samoylov@intel.com>, 2021-02-04 12:06:37 -0800, , build example add hint oneapi cmake config,,
1114,67f8ecef0923b9ecf42e49096684df94f807cb93,"ierschem, Keola <keola.wierschem@intel.com>", 2020-12-21 11:31:19 -0800, , cpu x64 deconv amx add int8 support via bwd_d conv kernel,,
1115,d6ca883db204a8da55491647684bfb1ca0c167c8,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-07 15:19:58 -0800, , cpu x64 conv amx move harness body utility function preliminary step share harness body conv deconv,,
1116,55ed200a09d412f0e38aed00e23936ccfbb45b93,"adia, Haleema <haleema.sadia@intel.com>", 2020-12-03 09:38:44 -0800, , gpu ocl add single blocking int8 bwd_d conv kernel related code support,,
1117,822a80201b317fe03093ace8fb3df4d1b4d2c6d5,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-02-01 04:26:54 -0800, , fixup c64 cpu fix postops check gemm conv kernel,,
1118,3466f7f55aae94a8b2d761f2084cffc80347321b,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-02-02 11:38:10 -0800, , cpu x64 gemm tune sgemm nocopy dispatching avoid using nocopy kernel matrix bad leading dimension multiple large power case enough work thread,,
1119,8dd497e2ed143939602356e8e81b65cd6837d8b0,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-02-02 00:29:23 -0800, , cpu x64 gemm style use short variable name,,
1120,89824725ac1ad78821d642e353128c7228c819e5,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-01-16 01:03:51 -0800, , cpu x64 gemm add sgemv kernel non transpose add non transpose kernel gemv case avx512 avx2 avx sse41,,
1121,57d16c1459f6d2044ee0ccd3220f3cf0620bd0a6,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-01-22 19:05:48 -0800, , cpu x64 add uni_vmovlps,,
1122,621fa7e4036cddbdef02c2aa8d1086af3aff636e,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-01-19 16:29:37 -0800, , cpu x64 gemm use common power,,
1123,873dccb95c4e770f78a60b7348518412f7539424,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2021-01-13 11:14:09 -0800, , cpu x64 gemm improve bf16 f32 gemv driver case benefit trans sgemv even using compiler generated code however need assembly kernel get better performance copy sgemm,,
1124,719ce9c494776767460d924e8da25e8485e65de3,iotr Chmiel <piotr.chmiel@intel.com>, 2021-01-27 01:23:47 -0800, , cpu x64 deconv enable zero point jit 1x1 kernel,,
1125,a95c4296343649b0e9708fd2899ea2d9f0287ca0,enis Samoilov <denis.samoylov@intel.com>, 2021-01-24 20:35:01 -0800, , common cast scale int speed hashing,,
1126,f018ca20766081d533575ebbe4ec072416b2252c,enis Samoilov <denis.samoylov@intel.com>, 2021-01-24 18:55:17 -0800, , common primitive cache avoid copying op_desc attr creating key,,
1127,fea6530666e6a7cd6fb40c5766e5339e865c06a7,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-01-19 14:39:39 +0100, , gpu matmul support broadcast multidim batch matmul ocl ref kernel support tensor combination broadcast batch dimension matmul gemm kernel check support given input params blindly trying compute something support i.e jit gemm longer attempt calculate tensor,,
1128,d4616fb4c9638739e6dfbf61d0a505481e6cb1c6,ourad Gouicem <mourad.gouicem@intel.com>, 2021-01-22 11:02:30 -0800, , doc clarify zero padding behavior,,
1129,059a63969e2a9c583ad91b4052d44ac59f8394b3,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-02-01 13:40:18 +0100, , gpu binary use faster kernel tensor different format possible,,
1130,06dbe8f1cd2ab2d6406372d32f3025fb00067e73,entaro KAWAKAMI <kawakami.k@fujitsu.com>, 2021-01-28 15:03:52 +0900, , misc fix typo doc profilers.md,,
1131,54dd5bf22a76d3e5d061d7e7fdbd66c72f3b2d31,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-29 14:38:05 +0900, , cpu aarch64 change default value,,
1132,0d615e4b2e893273f98ed17407389dd22d60f759,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-29 16:03:39 +0900, , add build error check mode debug aarch64,,
1133,8303948fce7d9d2e611ad80297257a6a8a20d1e7,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-29 14:06:55 +0900, , aarch64 fix build error werror sign compare aarch64,,
1134,6ce030bd2b00c87eddba2b085a53fb833f72caec,iguchi.motoko <higuchi.motoko@fujitsu.com>, 2021-01-29 13:07:33 +0900, , cpu aarch64 add jit implementation softmax,,
1135,a07b3c65bb4ba91d4f32a3d8f26fc6f85bbd1886,akumi-Honda <honda.takumi@fujitsu.com>, 2021-02-01 16:46:51 +0900, , cpu aarch64 modified uninitialized variable,,
1136,d3061099f6fe8566448867474741ce5f66e2c82e,akumi-Honda <honda.takumi@fujitsu.com>, 2021-02-01 14:38:13 +0900, , cpu aarch64 removed unused uninitialized variable file,,
1137,bb94bd914eb94e88f0f2459d4628119163b73b1c,akumi-Honda <honda.takumi@fujitsu.com>, 2021-02-01 12:20:31 +0900, , cpu aarch64 removed unused variable,,
1138,8b1a029a8d1384527a35a45b8d371488e5a6f4e1,akumi-Honda <honda.takumi@fujitsu.com>, 2021-01-28 14:48:19 +0900, , cpu aarch64 fix undefined function call,,
1139,6cf00d3cb1339574fc83c79b1f3f8560367d97e4,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-12-28 15:40:16 -0800, , src cpu x64 amx enable optimization zero point padded shape,,
1140,159685eb4d8bbdaabe986ca3a59ad0154b832e3e,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-12-30 15:40:20 -0800, , src cpu x64 amx zero point add support interleaved store,,
1141,1fa2a4f6aa4f98dfccfa1004ecdd023826571cca,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-02-01 13:08:46 -0800, , test gtests disable testing x64 feature generic build prior non x64 nightly testing would check avx512 isa test_ip_formats,,
1142,41e26d7a2ab769e9e27aba0562c11ccef330ee01,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-01-29 18:59:46 -0800, , src cpu matmul fix compilation error type conversion,,
1143,cce76ffaf93d8e776a86e1a3e5c2aafdf7c3c632,iotr Chmiel <piotr.chmiel@intel.com>, 2021-01-20 02:26:12 -0800, , cpu enable zero point deconvolution,,
1144,cd0813df2a7dd94f99199bce7e8b47e020a98a9e,lok Bakshi <alok.bakshi@intel.com>, 2021-01-28 10:31:19 -0800, , cpu x64 jit_brgemm_ip transform fixup,,
1145,ca8ae1ab62cee8b861f49cc6c421ce1e0d4a5ece,iotr Chmiel <piotr.chmiel@intel.com>, 2021-01-29 03:37:54 -0800, , cpu common window icc190 msvc150 fix compilation atomic flag,,
1146,5d1566b72bb7996593768a87de7c2c0bb8deedf3,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-01-27 02:04:26 -0800, , fixup x64 cpu segfault postops window,,
1147,a9e620a6ab2e81853af58b89bc3638ce0ff9c0ed,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-01-14 23:21:18 +0100, , cpu binary add binary greater equal,,
1148,70519156d128506a66e96aa95d7f3ab538b74279,iotr Chmiel <piotr.chmiel@intel.com>, 2021-01-28 02:14:35 -0800, , cpu x64 prelu fix address memory sanitizers warning memory possbile address uninitialized data_type var address possible access dangling xbyak address,,
1149,40b805b45154fca4786d3c03d6453710e66d5c92,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-25 15:56:52 -0800, , common verbose use atomic_flag print onednn info multiple primitive executed parallel onednn generic info may printed multiple time,,
1150,7e972293b1e574e2c046051f2ce35b1766f33af1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-21 18:25:03 -0800, , gpu nvidia conv iterate available algorithm,,
1151,1f3994ef93119c3cb6c25d02ae09c496683efc78,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-21 15:44:56 -0800, , part revert sycl return new sycl queue user creates stream engine turned problem separating service stream compute stream temporary revert investigation,,
1152,1948cf724d12e6e6900e83ebfe6a44f41823d3d2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-21 15:44:22 -0800, , cmake update findcudnn.cmake print version found,,
1153,e052019aa9024fc3985b9c122618acffed47695f,rinivas Putta <srinivas.putta@intel.com>, 2021-01-27 15:10:43 -0800, , cpu matmul fixup scratchpad allocation non batched scenario,,
1154,3edb53bfa2964b71e3b32d7ef18454203ff2a172,"afonov, Igor <igor.safonov@intel.com>", 2021-01-28 12:17:45 -0800, , src gpu ocl matmul gemm fix copyright,,
1155,4c2323a382256bf65b8d5ca23cafcf1d0790f05f,"afonov, Igor <igor.safonov@intel.com>", 2021-01-26 17:13:14 -0800, , src cpu x64 conv amx add default initializers,,
1156,cea2cf5c82ecb037ce8fca623a45b9925fd930f4,"afonov, Igor <igor.safonov@intel.com>", 2021-01-26 17:09:22 -0800, , test benchdnn reduction fill skip zero dim memory conflict test benchdnn reduction reduction.cpp,,
1157,7a143d9c918ce34ba717d296b45e4d0a52fde963,"afonov, Igor <igor.safonov@intel.com>", 2021-01-26 17:08:37 -0800, , src cpu x64 conv 1x1 amx add default initializers,,
1158,427d497dc9c038b8f15d366e6081b4bbed88fbaa,"afonov, Igor <igor.safonov@intel.com>", 2021-01-26 15:35:56 -0800, , test gtests check pointer,,
1159,47c39e7f7fd5b28c77bd37ff4fbf2c8ce7f68165,"afonov, Igor <igor.safonov@intel.com>", 2021-01-26 14:06:00 -0800, , src cpu x64 brgemm jit init member,,
1160,2d5e3251024d0cf8294e5a0c45fb981161cc5747,"afonov, Igor <igor.safonov@intel.com>", 2021-01-26 13:09:04 -0800, , example check pointer,,
1161,fea3f0a1e1a3ca7e78bf5f5b8f28153b5ca0b93a,"afonov, Igor <igor.safonov@intel.com>", 2021-01-26 12:55:54 -0800, , example utils check pointer,,
1162,477f34de6b14eb208c6e7c7e5b3db98d29fc1c35,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-01-28 10:09:06 -0800, , x64 brgemm fix uninitialized variable usage jit kernel zeroing zmm register initially placed usage load_bytes case register latest refactoring register always zeoring load_bytes call particular part code required anymore,,
1163,f5064ee0aa21841f9204ebd3861b66b0d4bd4bde,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-28 10:51:11 -0800, , readme use link master branch documentation,,
1164,63c8b5ce84b0be266d1edad0420390f2e131cb29,obert Dobrowolski <robert.dobrowolski@intel.com>, 2020-12-08 05:49:55 +0100, , cpu concat improve concat performance,,
1165,dcf444ea7230e6d81c90c0bb80370abecfaf4ded,r-Noob <peibolms@gmail.com>, 2021-01-28 05:41:45 +0100, , gpu nvidia fix compilation error cudnn 952 replace previous call _v7 counterpart improved best algorithm pick,,
1166,bbad7dd5388c43dad80de70a9c93eadd5f1ef672,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-15 16:14:40 +0900, , cpu aarch64 reorder fix tmp register overwrite,,
1167,0e433da0bd1812d267adf45b0e61cec5b71e7fd0,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-15 16:13:28 +0900, , cpu aarch64 reorder fix bound memory access,,
1168,ba1f106c2a277e1a0de56ee50ac961e58e45b37e,"aozhou, Ge <maozhou.ge@intel.com>", 2021-01-15 11:40:16 +0800, , example properly call sycl queue memcpy,,
1169,a5676407ab1a0dc10f92ee1e490f4ba4b69214b9,athan John Sircombe <nathan.sircombe@arm.com>, 2021-01-14 15:39:42 +0000, , doc update arm compute library description,,
1170,5eac00354b9d58e83ae40b704372b8fba884de7a,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-13 15:16:08 +0900, , doc profiler,,
1171,bf7d870ff6f8e20a918c375b789bbd1966f64150,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-25 17:38:08 +0900, , cpu aarch64 add linux_perf support,,
1172,9b812b4abb5e2839fc02c48c83739d9961711440,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-25 17:32:35 +0900, , cpu jit_utils move jit_utils src cpu,,
1173,c491693241388dc38283f947925c92031524b26e,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-23 01:15:21 +0900, , cpu aarch64 pool fix return value,,
1174,38020afd8562d3c6104df26cf077f19bc939c572,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-23 00:37:24 +0900, , cpu aarch64 fix unused variable,,
1175,b4470495a1919abb242c5e02e9d96a7b05b4a5b2,.yamazaki <m.yamazaki@fujitsu.com>, 2021-01-06 23:22:18 +0900, , gtest conv aarch64 add skip unfused jit,,
1176,382bf077ee34f0f5703b83956fb46a918eed7eab,.yamazaki <m.yamazaki@fujitsu.com>, 2021-01-06 23:20:33 +0900, , cpu aarch64 add jit implementation convolution_f32,,
1177,41750cb86a5cd90abe35e2c41fdc48c00b95be69,.yamazaki <m.yamazaki@fujitsu.com>, 2021-01-06 23:21:26 +0900, , cpu aarch64 add convolution_f32,,
1178,7bbe30b0557bc1a30ec60755c1aae863e4fb96c1,.yamazaki <m.yamazaki@fujitsu.com>, 2021-01-06 23:14:15 +0900, , cpu aarch64 fix cpu_barrier.cpp direct use,,
1179,fc681bb5b03a6d9b62152469d0ff75ca0584388e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-27 15:44:05 -0800, , fixup cpu fusion depthwise fix depthwise src dst format kind,,
1180,7b9b25c3bf7e5a3a4495f34dbc01483d611f7859,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-27 14:44:07 -0800, , cpu bnorm fix memory leak,,
1181,15a87e85e986873c8ef2ac6acd327e02776838e1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-27 14:09:31 -0800, , cpu gemm fix memory leak,,
1182,254505b320f713c38ba7e3d38a3ba4895cb4f4c5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-26 22:47:28 -0800, , benchdnn rnn fix uninitialized value usage,,
1183,704a019aad411dc7e557a005caeb26fb55bae43e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-26 18:52:33 -0800, , gtests exclude outofmemory testing sanitizers,,
1184,919a9fe0f996ab26d132ffc2e3aed76a649f7f77,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-01-27 10:25:31 -0800, , gpu matmul print gemm implementation name verbose,,
1185,249db58563b871a608cd9e4b2004127e9a3a5b18,lok Bakshi <alok.bakshi@intel.com>, 2021-01-26 17:10:11 -0800, , doc primitive variance notation fixup,,
1186,1f57ac641567ede2f9ba8bc3156159a23e30a77d,lok Bakshi <alok.bakshi@intel.com>, 2021-01-26 16:57:30 -0800, , doc primitive fix display binary post,,
1187,52f1fd477fa0164e3c36e8f9b44524988873f515,lok Bakshi <alok.bakshi@intel.com>, 2021-01-13 11:55:05 -0800, , doc primitive eltwise add notation info tensor math expression fixup,,
1188,36a5f1d5043e8f9bbf45366671ced3b22a0c0232,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-01-26 12:28:28 -0800, , cpu fusion depthwise fix depthwise src dst format kind,,
1189,7c67063dd544c70949f6198c41e28b33d06b5129,rinivas Putta <srinivas.putta@intel.com>, 2021-01-20 03:07:24 -0800, , x64 matmul optimize batch matmul better thread work sharing,,
1190,55e8281c5b90e7ce772e84133ecc69d2d7c18dfc,lok Bakshi <alok.bakshi@intel.com>, 2021-01-26 14:09:04 -0800, , test gtests refactor isa specific test,,
1191,312d8544667524d0fdf2a77642584fb7ac59a3d0,lok Bakshi <alok.bakshi@intel.com>, 2020-12-30 12:46:50 -0800, , test gtests benchdnn use utility routine compare isa,,
1192,afdca855773e2bea2b59c0b4283ff21688d7ff91,lok Bakshi <alok.bakshi@intel.com>, 2020-12-30 12:46:03 -0800, , test add common cpu isa utility,,
1193,1b1cd5f11a94f0631b292f91252cde2d8600b804,lok Bakshi <alok.bakshi@intel.com>, 2020-12-31 17:50:37 -0800, , cpu x64 cpu_isa_traits remove use static testing purpose,,
1194,c42980f439cea74e20678e9167f3e407192dee16,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2021-01-15 14:49:27 -0800, , doc fixed typo use trademark,,
1195,bc1931bb0764dd0fc7badd48ff4f2dc8acf5df9b,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-26 10:49:05 -0800, , doc remove mention functors basic concept,,
1196,6703bc2a7fd884f7e7e1248c5481153c5a870e2d,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-01-26 12:54:43 +0100, , gpu matmul fix compilation warning icc error 858 type qualifier return type meaningless,,
1197,e15d2319727af3df6abe93ed852938f8cc26721b,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-01-25 18:10:26 +0100, , nvidia binary check attribute data type,,
1198,daff29808be2f8dc27175850ff17ab8d4aac6ccc,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-01-18 12:07:46 +0100, , api eltwise add hardswish algorithm,,
1199,6d03a22001da89bef5c1438091f26b5bb668c44c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-19 17:35:43 -0800,951, benchdnn reorder adjust filling fix 951,,
1200,18fdda61e02a6628f45862f8b32c80eebbb9d62b,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-22 13:52:06 -0800, , fixup cpu x64 amx bwd convolution store diff_wei vnni format fix compiler warning comparison signed unsigned integer,,
1201,9cdf6f828d6b58a88000871ace1c2f70ac625a1b,oy Oursler <roy.j.oursler@intel.com>, 2021-01-21 11:20:21 -0800, , gpu ocl remove unnecessary clean storage remove dst clean storage reorder operation make sure blocked memory zero padded correctly fix issue gpu2cpu reorder well since dst could cpu buffer reorder executed gpu,,
1202,733574739c1d200cc04471263363db0d322c30a8,abor Buella <gabor.buella@intel.com>, 2021-01-20 20:50:41 +0100, , gpu allow scale attr binary cudnn,,
1203,5aca124b51c0bda5e01c7ebddeff9bc3ca9d06f8,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-01-15 17:32:33 +0100, , gpu matmul graceful error handling blocked format flavor matmul gpu support blocked format return unsupported instead crashing situation,,
1204,11938c2a82ed47b8f4a1f536f06d72d9cd52a4a5,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-01-19 13:52:55 +0100, , gpu resampling add post mixed support,,
1205,dc63da12691e58e4fae364a4c78f09aef38b2d06,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-01-21 23:09:35 -0800, , cpu x64 amx bwd convolution fix correctness issue global transpose case,,
1206,dda2df2f011d7a69ec3f4445ad669b7f8383d398,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-01-19 00:19:56 -0800, , cpu x64 amx bwd convolution store diff_wei vnni format,,
1207,d09379907ae28cce1bd1d14aaa13a85a2e774885,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-16 00:04:45 -0800, , cpu x64 conv implement jit binary postops amx kernel,,
1208,369b15b3ffcf24d42cb860802f2526cf36ea606e,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-01-21 11:15:31 -0800, , cpu depthwise forward convolution default data layout avx512_core later plain,,
1209,06994eeb4ef687e3ace552a46acb61dbf0a2fa38,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-19 13:16:06 -0800, , cpu x64 limit use scratchpad amx conv kernel avoid excessive memory consumption limit size scratchpad available cache,,
1210,684ff1bd322df3974a36d2431a6e54d317e86840,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-19 13:50:03 -0800, , cpu x64 fix potential overflow amx convolution signed integer overflow could occur scratchpad size calculation large convolution shape use appropriate data type,,
1211,e0c1b5efee804f2d717911a71a441cc16ef81931,lok Bakshi <alok.bakshi@intel.com>, 2021-01-21 11:44:45 -0800, , fixup cpu cmakelists update copyright year,,
1212,53419ea07316eb36d5e232c58baa0af482706423,lok Bakshi <alok.bakshi@intel.com>, 2021-01-20 15:43:23 -0800, , src cpu cmakelists use bigobj compensated reorder,,
1213,72e14dbacd18e584503d3a70e0b50fd01a6306fc,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-01-20 16:33:32 -0800, , cpu brgemm convolution fix 1x1 creation time,,
1214,0fcd41a136744ba1f36fcac3a3ff33ca9d4a0427,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-01-15 14:57:06 +0100, , benchdnn resampling add post mixed support,,
1215,1ba88256a4b7de2258e75ca6d7f8fc1c72f1fb7d,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-01-20 10:57:32 +0100, , gpu ocl matmul enable post ops tensor reverts commit,,
1216,cd6129193e485cd97aa9d053c6877affa4028e63,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2021-01-18 08:49:46 -0800, , benchdnn reduction change filling generator avoid repeating pattern,,
1217,8f3cb3b0b57fbab036badd66acacdbc7fc3d52b2,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2021-01-17 16:09:39 -0800, , benchdnn reduction cover optimized reduction case,,
1218,ae05c43bf4f1b05d35235ca35aca70d8c2ef2eb7,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2021-01-17 16:08:26 -0800, , cpu reduction use float finalization,,
1219,01cb94417b874385813b1fc503be2be6f17d3e2f,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2021-01-17 16:07:46 -0800, , gpu common reduction implement optimized kernel,,
1220,2954aa65acb5bb81b92bd4248e471b9ee631fb02,oy Oursler <roy.j.oursler@intel.com>, 2021-01-19 15:54:08 -0800, , test conv wino reduce f16 weight range prevent testing error reduce weight range prevent f16 winograd benchdnn test failing intel compiler case data generated using icc result winograd computation accumulating enough error cause test fail despite computation proceeding expected,,
1221,05a2c703e4cb15dc386cb622e5789f4990b43f55,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-01-19 02:29:06 +0100, , cpu wino add const cpp cast,,
1222,ce682847a0de7d45a77ee9dbb19b7f2d2111f44c,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-01-05 05:05:11 +0100, , cpu wino optimize wino reorder,,
1223,a81364ce91a7ba8077f86d5144b31350916ac31d,"eng, Xuxin <xuxin.zeng@intel.com>", 2021-01-19 19:17:31 -0800, , cpu x64 fix correctness issue bwd_w bf16 conv 1x1 kernel,,
1224,f3dff3e18750574c697f4aa238bebec45926719a,obert Dobrowolski <robert.dobrowolski@intel.com>, 2021-01-19 01:41:53 +0100, , test benchdnn prelu correct test handle summation accurancy,,
1225,8858d6d3fcbcf6960a27c07fa269b2cb61daa1ff,iotr Chmiel <piotr.chmiel@intel.com>, 2021-01-13 03:08:39 -0800, , cpu x64 gemm_based_conv x8s8s32 kernel improvement add suffix reg_tmp remove reservation gpr reg_zp_dst use reg_tmp_,,
1226,f27fbd36a37af16cdc504b8f7cb7a0f449f9747b,iotr Chmiel <piotr.chmiel@intel.com>, 2021-01-13 02:51:37 -0800, , cpu x64 gemm_based_conv x8s8s32 kernel store apply src compenastion padding register instead memory,,
1227,07cd2789d8b907a752548de54425109392ab0c7f,iotr Chmiel <piotr.chmiel@intel.com>, 2021-01-12 07:41:46 -0800, , cpu x64 gemm_based_conv x8s8s32 kernel remove reservation register bias bias enabled,,
1228,add853f4ecb52d1742e093df7a0d0fa85fc24795,iotr Chmiel <piotr.chmiel@intel.com>, 2021-01-12 03:55:24 -0800, , cpu remove vpmuldd applying src comp multiply zp_src convolution instead spatial_size time convolution,,
1229,9f9470fd4b6e69002ef171853a265367b899a2ca,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2021-01-20 00:29:59 -0800, , gpu add extra kernel args case postops,,
1230,583e45b517631feb763d0faba633242fd0197429,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-12-22 16:37:41 -0800, , src cpu x64 add zero point support amx kernel padded shape,,
1231,482fc3559368ae2c33e52146ed0730da41525f29,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-01-18 14:10:37 -0800, , cpu x64 brgemm adjust brgemm batch scratchpad size,,
1232,7570fb07272aae0fc3e7bf03173c59a8baff0e03,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-15 16:02:09 -0800, , cpu x64 fix performance regression depthwise convolution avx512_core,,
1233,d44b0cc199568d6f85d3b5481e8bce7edb2e6c89,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-13 15:14:00 -0800, , cpu x64 amx fix strided dilated convolution,,
1234,beb7a555c46caf09df9197a54592e692351bff2a,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-13 11:16:22 -0800, , cpu x64 amx style update,,
1235,af199aa4b3158474c62ffa3c621f8d04bb1e8afe,oy Oursler <roy.j.oursler@intel.com>, 2021-01-15 11:13:10 -0800, , test benchdnn matmul remove unsupported binary post_op test,,
1236,f808316405e4ccbc54b94fe3e8bc781bc3c7e6da,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-01-07 18:29:10 +0100, , gpu add mish eltwise algorithm,,
1237,70d8c146a6f454c75ddb6678bd4ab9ed8ea7a359,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-01-07 18:28:49 +0100, , cpu x64 eltwise add mish jit implementation,,
1238,6a566a56d1bbbb399e6bcf2566c6b18c17c02403,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-01-07 18:28:20 +0100, , doc add mish eltwise algorithm,,
1239,3c4ca3fda0f05695133c8e4b3297a7e6a9f386de,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-01-07 18:28:02 +0100, , benchdnn add mish eltwise algorithm,,
1240,7273c14f156082e0bce0479162740538f6e1a70e,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2021-01-07 18:27:14 +0100, , common add mish eltwise algorithm,,
1241,007b4fa273d7c345e46429b221a03409464588ab,ariusz Sciebura <dariusz.sciebura@intel.com>, 2021-01-11 01:47:27 -0800, , cpu x64 postops injector support check utility,,
1242,a60ce484379f6fc0cc030217cec46a9952a07d8e,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2021-01-13 18:06:50 -0800, , cpu x64 brgemm fixed bias oscale post ops amx,,
1243,27cd53764bb4159b293d688391f459ac2e7c9f07,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-15 12:04:59 -0800, , src common ittnotify fix build warning window icx,,
1244,bb9e0052caea7f48c783b72386358b2982993517,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-15 14:36:16 -0800, , fixup test benchdnn matmul enable per_oc zero point testing,,
1245,7a17e794825208a393d635be3f6effa813064608,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-15 11:55:53 -0800, , doc threadpool update header example source file,,
1246,70d77aec5ba42a69bbfa44eb73c598d58a270054,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-01-11 22:29:10 -0800, , cpu x64 amx enable bwd convolution,,
1247,ccbd3606412f3ade404fa511174d69c26f43bb26,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2021-01-11 22:27:34 -0800, , cpu x64 amx add initial support bwd convolution,,
1248,433727b5b486200aaa982ffa1d6ea18389befe4b,"eng, Xuxin <xuxin.zeng@intel.com>", 2021-01-15 13:39:39 -0800, , cpu x64 adjust thread decomposition convolution,,
1249,c958ad568bb81eb77e8d4ad87d8f595d7a0f3aee,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2021-01-05 12:23:56 +0100, , cpu x64 binary allow broadcast per last dim,,
1250,fe837a367700455114c51703154fcd1b0ecb21c9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-13 13:08:31 -0800, , test benchdnn reword driver doc use correct example input,,
1251,6da0b025632d1d616501b50b4a39f323855dc46f,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-13 22:25:11 -0800, , fixup vtune itt tagging execution period primitive,,
1252,3ddfbe8bc913390982fde190cbf8473c315ce3ea,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-13 22:25:26 -0800, , gpu ocl fix build warning,,
1253,5d659624d3d93db55016c088cbd1d037e943ea82,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-01-12 12:07:25 +0100, , gpu reorder make transposenxn kernel generic relax restriction dst last dimension must src next last dimension allow padding dimension except src last dst last,,
1254,1ad76fa440b8631e8c941b7bd940bd19cb7e327f,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-01-08 18:03:45 -0800, , cpu brgemm convolution enable forward propagation,,
1255,e53303a0cd7ad94d4ebd4f8d1b30a01218a030fe,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-12-28 18:01:58 -0800, , cpu brgemm convolution forward implementation,,
1256,8edaa01ebe4b5591381368b53cbbcc6ae68fd645,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-01-13 09:30:39 -0800, , cpu brgemm convolution new layout brgemm convolution,,
1257,97af71d976e2683c8afa20063db0611309559388,"sai, Louie <louie.tsai@intel.com>", 2021-01-13 18:07:40 -0800, , vtune itt tagging execution period primitive,,
1258,673ce8f7aab97af5dcafe2fbc6fd70cbc0f9318b,"nnamalai, Anita <anita.annamalai@intel.com>", 2021-01-13 15:55:41 -0800, , build bumped version 2.1.0,,
1259,7a522f03116314666b89752c060ae56a7ef1541c,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-13 11:47:35 -0800, , generate auto generated file,,
1260,252c47751814474655231ae4145ed3393c4665ea,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-13 11:46:58 -0800, , script update generated header guard,,
1261,815715dbe80dc833d505d64aed58143e56f70ee1,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2021-01-13 13:22:24 -0800, , src cpu gemm ref fix compiler error cast conversion,,
1262,34338803ef61661471e4f26211c2465402dc4360,oy Oursler <roy.j.oursler@intel.com>, 2021-01-12 14:30:14 -0800, , src update copyright update copyright file used modifying zero pad behavior,,
1263,7580a3f4b4572782316dd1059570887054b0a7b0,oy Oursler <roy.j.oursler@intel.com>, 2020-12-04 11:28:30 -0800, , common memory modify zero pad destination buffer execution commits remove unused interface memory_t zero_pad stream note interface currently appears broken used sycl cpu,,
1264,4f3b414fe52ce6e74369d5f80305efe315e534e2,oy Oursler <roy.j.oursler@intel.com>, 2020-12-15 10:19:03 -0800, , test zeropad modify test call zeropad directly,,
1265,f1767fa52f5d16c1311a9b93f1b842014803449d,oy Oursler <roy.j.oursler@intel.com>, 2020-12-14 15:12:35 -0800, , common create exec_ctx_t zero pad helper,,
1266,84b1821cfacc9572bdd99a14549b5232e35e80b5,oy Oursler <roy.j.oursler@intel.com>, 2020-12-11 13:10:59 -0800, , cpu setup zero padded dst requirement primitive execution,,
1267,6deeb555d9252db09f472e3fe2e796e93e168fc5,oy Oursler <roy.j.oursler@intel.com>, 2020-12-11 12:46:22 -0800, , gpu setup zero padded dst requirement primitive execution,,
1268,9e7ef78a3fcd5c83933455d4e0b55d5fd2db29f4,oy Oursler <roy.j.oursler@intel.com>, 2020-12-04 11:31:38 -0800, , common memory implement macro related zero padded dst,,
1269,c9641f89c8627801315d8877c613c116854a78b1,abor Buella <gabor.buella@intel.com>, 2020-08-26 10:08:59 +0200, , api cpu gpu test doc use scale attribute binary ops type,,
1270,5c3314cdfad0b4b5a9ed43f5b6f71106b249cc85,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-07 17:53:46 -0800, , doc conv document supported mask zero point,,
1271,7ef4f3aa5f0af28faf4be7c5c60c3042184e6bcc,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-06 16:17:21 -0800, , test benchdnn prepare runtime zero point using one function,,
1272,0c464747e07c3fd4c65036022b95ccacdd17b32e,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-06 10:39:33 -0800, , test gtests matmul enable per_oc zero point testing,,
1273,3f05a614a7c92fd001f3a065283fc2ccf1e0ad1b,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-05 12:22:13 -0800, , test benchdnn matmul enable per_oc zero point testing,,
1274,afb6689391c4f1ee8b4c73b6067a6665a1aef323,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-04 17:26:17 -0800, , cpu doc matmul enable src dst per_oc zero point support ref,,
1275,702c4f703312241b0c3d3330ffd3cb7d38b9b552,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-08 21:55:44 -0800, , build reenable warning unix platform,,
1276,4407c7a8055d00c492cab9a21f77141817656eea,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-08 22:16:05 -0800, , cpu fix build warning,,
1277,f99241818ce8afddd7812f7640c1745302cb412a,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-08 22:16:27 -0800, , gtests fix build warning,,
1278,d6745a6f3e8e15b1c52d47640731b1370d7bbbc2,abor Buella <gabor.buella@intel.com>, 2021-01-13 14:19:48 +0100, , fix copyright date,,
1279,b65412dff66538f4061f33a082e34364180b6604,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-01-13 08:20:43 -0800, , cpu brgemm fix xmain compile error,,
1280,0588a6e38b3aa32b45819673715561caf2f931c2,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-01-13 15:42:22 +0100, , gpu ocl gen9 conv fix performance issue prevent compiler create redundant code post ops disabled,,
1281,7745153149ed2a8e160b7a6bdf23fe0af4ebaad5,iotr Chmiel <piotr.chmiel@intel.com>, 2020-12-22 05:32:33 -0800, , cpu conv gemm x8s8s32 reduce params passed kernel add const appropriate,,
1282,bb0cc41630fc68fb907cf9c5fa6f2bc263bb5328,iotr Chmiel <piotr.chmiel@intel.com>, 2020-12-18 03:10:55 -0800, , cpu conv gemm x8s8s32 src padding compensation apply jit post processing kernel,,
1283,ae75cdbad1a2de5717b13f767c62b0fd9931da40,oy Oursler <roy.j.oursler@intel.com>, 2021-01-12 10:26:41 -0800, , test wino_iface fix test larger padding enabled gpu,,
1284,298322c55ceeabbd47cd7cce500b0d98dd0fc9d6,oy Oursler <roy.j.oursler@intel.com>, 2021-01-12 15:59:33 -0800, , fixup src gpu ocl rename x8s8s32x kernel x8s8x,,
1285,d5ce4e40ef34e1e13433dd4ec768913ef0829352,ndrey Kalinin <andrey.kalinin@intel.com>, 2021-01-12 11:32:18 -0800, , cpu brgemm update copyright recently changed file,,
1286,8d623ef7a6ff4f188079725700a963fc24922527,urihara <kouji3211@fujitsu.com>, 2021-01-05 11:20:04 +0900, , cpu aarch64 add jit implementation pooling,,
1287,be3786fa506d3601fa80a530bfeb3fe7eb1fc6d3,urihara <kouji3211@fujitsu.com>, 2021-01-05 11:19:34 +0900, , cpu aarch64 copy function structs required jit pooling x64,,
1288,05e4f6048d381a34b2e19860419b123586c4d551,iguchi.motoko <higuchi.motoko@fujitsu.com>, 2021-01-12 15:36:11 +0900, , cpu aarch64 bnorm add support,,
1289,625c814ab3626a1207c7565af20cc152777eec72,iguchi.motoko <higuchi.motoko@fujitsu.com>, 2021-01-12 15:35:25 +0900, , cpu aarch64 move uni_fdiv,,
1290,303256f5137d80cbb98ddc9094b45e0559cdebb8,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-04 13:59:28 +0900, , cmake remove option debug build source line debug code coverage conflict compiler option,,
1291,cfb13a28d4f451706b3aa988123154d6a7ca7d59,entaro Kawakami <kawakami.k@fujitsu.com>, 2021-01-04 16:13:50 +0900, , cpu gemm fix include unnecessary header aarch64 build otherwise linker error undefined reference x64 aarch64 debug build,,
1292,606a463d82eafe09915e8370f39f6e42d8942f11,acob Kahn <jacobkahn1@gmail.com>, 2020-12-27 10:56:18 -0600, , add flashlight readme add flashlight http github.com flashlight framework using onednn,,
1293,cbcdd8dd53e8383fc3e8c00470168f45ed030713,raki.kenichi <araki.kenichi@jp.fujitsu.com>, 2021-01-12 14:41:54 +0900, , cpu aarch64 add jit implementation eltwise,,
1294,1ccd59b431d174e60b7c997585d5d669d09d7136,raki.kenichi <araki.kenichi@jp.fujitsu.com>, 2021-01-12 14:41:38 +0900, , cpu aarch64 move common code,,
1295,5d745b2487f43bcea3af2129589f51c40e713885,raki.kenichi <araki.kenichi@jp.fujitsu.com>, 2021-01-12 14:41:20 +0900, , cpu aarch64 add template register type,,
1296,95b3c256df28af7a3f0f341f1ef5f161a6302187,enis Samoilov <denis.samoylov@intel.com>, 2021-01-11 12:42:19 -0800, , revert gtests increase threshold revert increasing threshold test case required removed reverts commit,,
1297,c3244808f97e97d842b8c11a0d081e2905b2a87b,enis Samoilov <denis.samoylov@intel.com>, 2021-01-11 12:45:41 -0800, , gtests remove heavy gemm s8s8s32 test case alpha 1.0,,
1298,72a5f637c64d1b014a3d0537dab8b4c7cb215bf8,"arbieri, Kealan <kealan.barbieri@intel.com>", 2021-01-07 09:55:43 -0800, , src gpu ocl rename x8s8s32x kernel x8s8x,,
1299,52558574470516494f005a22cf000c87219c8c86,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-11 11:44:51 -0800, , doc add description oneapi dnnl namespace,,
1300,fdc6f2ac7faf430a111ac268398d766b26776c08,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-11 11:29:50 -0800, , doc silence doxygen warning dnnl namespace doxygen warns potential recursive namespace due oneapi dnnl alias dnnl commit silence warning note change occurs generated documentation doxygen warning prevented proper documentation oneapi dnnl namespace anyhow,,
1301,675d9aa0787621be91cb9e53ebd9a3b2a5c82f46,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-12-06 15:03:29 -0800, , cpu brgemm kernel support virtual padding brgemm attribute update kernel,,
1302,be8e0506705eb6cf640baf550c95d68a6ecf644c,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-11 11:08:36 -0800, , doc fix reference dnnl,,
1303,98399933b3340e389ab6c0cdd8ce818889495c84,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-11 11:04:54 -0800, , doc add cpu isa hint navigation bar,,
1304,0ef84192a24ef471093099e404e9f8e343ffdd3d,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2021-01-11 14:08:16 +0100, , gpu post ops fix acceptance check binary accept binary post kernel support dims redundant dims equal,,
1305,1902bb5d442770f883c3525a1d721c30e7473dbe,oy Oursler <roy.j.oursler@intel.com>, 2021-01-06 13:55:47 -0800, , test benchdnn update copyright,,
1306,496ad4b0714a5d82fa9dfeaa6c346628dc8b5484,oy Oursler <roy.j.oursler@intel.com>, 2021-01-06 13:49:27 -0800, , test benchdnn restrict gpu winograd test limited padding size,,
1307,90d29559ff9a21f8dada5cade7fd4c233a93d519,oy Oursler <roy.j.oursler@intel.com>, 2021-01-06 13:47:16 -0800, , test benchdnn relax accuracy requirement f16 gpu winograd conv,,
1308,ae719b3eb47e567bbcc3829d4bc7ea2cb9236157,oy Oursler <roy.j.oursler@intel.com>, 2021-01-06 15:40:06 -0800, , gpu conv wino remove unnecessary winograd padding restriction,,
1309,c9f0e830a3c72b7776b17da845483c91aa9cf5e3,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-08 11:59:55 -0800, , test gtests test threadpool interop gemm,,
1310,997d1b684a6e2e6014391f79e3e11f0782f579ec,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2021-01-08 11:59:32 -0800, , cpu gemm export threadpool related gemm symbol,,
1311,819a327631fa8faa44ae19238fe6bbc1c905e032,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-01-06 12:20:47 -0800, , benchdnn add test index support performance template,,
1312,b33d8b161f119e32c9404b6398e121ba534ac651,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-01-06 11:11:04 -0800, , benchdnn add start option,,
1313,b67f2acb8bb56dba5d88554151f95c2ddd1b8d3f,oy Oursler <roy.j.oursler@intel.com>, 2021-01-05 14:24:41 -0800, , gpu conv wino update copyright,,
1314,a58ee0804dde029f5b0ddef75343fe7d48789981,oy Oursler <roy.j.oursler@intel.com>, 2020-12-15 16:21:57 -0800, , gpu conv wino make scl power two reduce computation error,,
1315,01e69f9a6dc342d58d36e6fc58f0007c0d6956cd,oy Oursler <roy.j.oursler@intel.com>, 2020-12-14 10:25:54 -0800, , gpu conv wino implement initial fused 4x3 2x3 tile support,,
1316,fbb012d00700e0919acfec503b45e4205342e054,oy Oursler <roy.j.oursler@intel.com>, 2020-12-03 16:53:02 -0800, , gpu conv wino improve transformation threading,,
1317,fcc68bd1975d157bdb6c5fc39206ff0a370c3a90,oy Oursler <roy.j.oursler@intel.com>, 2020-12-03 16:44:23 -0800, , gpu conv wino refactor threading logic function,,
1318,b3bb9cff5d1cd33828bb86cfed70fb4176a246be,oy Oursler <roy.j.oursler@intel.com>, 2020-12-02 13:52:16 -0800, , gpu conv wino refactor data transforms function,,
1319,60059278ab7211ee1ac43f02c84c06d03334a5fa,oy Oursler <roy.j.oursler@intel.com>, 2020-12-01 16:06:19 -0800, , gpu conv wino reduce blocking small,,
1320,5c7d2b1dddc9ee2d277183c26fb5ad291080298e,oy Oursler <roy.j.oursler@intel.com>, 2020-12-02 12:53:03 -0800, , gpu conv wino refactor trans_data_t vtrans_data_t,,
1321,ecf7a2b268deaf00c6b1a40c311ff668fd2d9c6e,oy Oursler <roy.j.oursler@intel.com>, 2020-12-01 16:33:15 -0800, , gpu conv wino implement vector sized data type,,
1322,0da6c318a9d33f372c4deb613dae4b720a3c6f89,oy Oursler <roy.j.oursler@intel.com>, 2020-11-24 15:42:56 -0800, , gpu conf wino make 6x3 fused implementation flexible replace vector variable manually unrolled computation array unroll hinted loop,,
1323,774ee25159f785c2a99f7b15beffd79a7bef9fe2,ourad Gouicem <mourad.gouicem@intel.com>, 2020-12-22 10:15:01 -0800, , api remove stream attribute remains,,
1324,adc6ca25e65a0808e2191df0e0dc04343b24b29b,ourad Gouicem <mourad.gouicem@intel.com>, 2020-12-18 16:09:20 -0800, , api fix abi incompatibility 2.0 release,,
1325,8dd4c0df8f7182e98b84abe18ba9c5267cc7bf5f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-01-07 14:31:48 -0800, , benchdnn conv add quick check compare_dat,,
1326,a7215c3f3c64126414afc30318e16bec335ede82,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-01-07 14:32:10 -0800, , benchdnn conv test reorder performance mode,,
1327,bf28d780f3a0539d7d96554fc2ccc48c374bac74,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-01-07 16:33:30 -0800, , benchdnn remove redundant memory object reorder,,
1328,2181e7e21a9cd68848d775e53bcf8994941adb61,inyu Chen <xinyu1.chen@intel.com>, 2021-01-13 04:48:53 +0800, , api sycl_interop allow creating stream cpu engine 941,,
1329,49a80b71a3dacf6def9b53dc1076c3cb6f654827,rinivas Putta <srinivas.putta@intel.com>, 2021-01-08 09:11:08 -0800, , x64 conv fixup compute right bottom padding value descriptor,,
1330,a8c4f7c5d541db937415c2e0ebe2942f4043b70e,rinivas Putta <srinivas.putta@intel.com>, 2021-01-07 10:45:57 -0800, , x64 dw_conv bwd_w fixup compute right bottom padding value descriptor,,
1331,66ac12995e02fa246859323d85b2ffdbc32b466a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-08 18:05:17 -0800, , benchdnn zeropad enable iobytes flag,,
1332,6c77a4ee21b358c2602366476f358ea2193b031e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-01 13:24:13 -0800, , benchdnn fix memory print primitive prop_kind assume behave forward,,
1333,e044c69e2e6e931899ae36ea93ab7fcb66a71c86,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-01 13:22:21 -0800, , src eltwise return zero_md dst src requested,,
1334,d569ae73847741bbdedaf54e105ddaf55341f8f3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-04 14:37:27 -0800, , fixup gpu ocl support dims binary post ops eltwise input file incorrect,,
1335,62400ac10936ce408abcfe6b8797fe0fef8fc019,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-08 10:49:42 -0800, , fixup cpu x64 conv add amx bwd_d kernel,,
1336,b9b52e0ab368f81e163761a94561e640b4fa7f16,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2021-01-05 14:46:05 +0100, , gpu binary fix broadcast src0 dst format differ currently gen9_binary kernel requires src0 src1 dst tensor format format different fall back reference binary kernel also fix reference binary kernel work broadcast format src0 different format dst,,
1337,d9ee069fe8bc535f8f96f6d6fb55128b410224f8,obert Dobrowolski <robert.dobrowolski@intel.com>, 2020-12-17 05:28:42 +0100, , cpu prelu enable s32 data type,,
1338,f655774d9202a9890d4a0c3f97ce9b7d0f86bb3a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-01-07 11:38:13 -0800, , gpu ocl apply clang format fix copyright,,
1339,94e9b0308b881ce4ea45ca235ce28df5808dc151,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2021-01-04 10:45:07 -0800, , benchdnn extend sycl memory kind support malloc_ device shared,,
1340,501e5a3b586c501d6465e27691bf7d9a8839c8e3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-12-28 16:58:45 -0800, , benchdnn introduce sycl memory kind option,,
1341,17e40fc111186f0904684ef794f4557fd8e50f86,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-12-28 17:01:40 -0800, , benchdnn dnnl_memory refactor host pointer handling,,
1342,c3ff13cf5bfa910303cba42036b34192973f36d5,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-12-28 16:57:45 -0800, , benchdnn add engine_t dnnl_engine_t constructor,,
1343,4d8238d63ba57cd629a21f1ad04f2e58222247e6,"adia, Haleema <haleema.sadia@intel.com>", 2021-01-06 12:10:57 -0800, , src gpu ocl improve performance f32 case bias,,
1344,668fea7bf90c45d9ed1d13bc2281d1ffc6c92ac7,rinivas Putta <srinivas.putta@intel.com>, 2020-12-23 03:42:55 -0800, , cpu x64 amx enable fwd convolution,,
1345,f8292a03764b277a52499b436a1e3c80390461af,rinivas Putta <srinivas.putta@intel.com>, 2020-12-23 03:22:34 -0800, , cpu x64 amx_conv prefix register variable reg_,,
1346,4501959e3125d61723d7e9c34f019af850e0ef42,rinivas Putta <srinivas.putta@intel.com>, 2020-12-18 08:03:01 -0800, , cpu add amx reorder,,
1347,9046c7c962f1bfa52fc76f09a02746180226c9f0,rinivas Putta <srinivas.putta@intel.com>, 2020-12-15 10:09:58 -0800, , add amx conv weight layout small_ic,,
1348,e222beef4f1b031101692b3e98b38eda6083f62e,rinivas Putta <srinivas.putta@intel.com>, 2021-01-06 09:52:29 -0800, , fixup missing amx layout definition,,
1349,36d38c97e9e160ad16f4949501405a48598876a1,rinivas Putta <srinivas.putta@intel.com>, 2020-12-20 23:19:47 -0800, , cpu x64 amx_1x1_conv fixup properly cast work_amount size_t,,
1350,c6933f8eef72266b5a3801c0d108abfaec26f582,enis Samoilov <denis.samoylov@intel.com>, 2021-01-06 18:17:38 -0800, , gtests increase threshold,,
1351,1f70a3bf20f0e0abf9bf04685f9462ac8d5d4684,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-04 21:29:37 -0800, , cpu x64 conv amx align fwd style bwd,,
1352,1a5b8af632bd64eb9f6a915e11ae9fc49185df16,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-04 15:26:27 -0800, , cpu x64 conv add amx bwd_d kernel,,
1353,a8028c458b5cb0e5a6c6080e59e1e941057ae44d,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-04 15:25:44 -0800, , add weight layout amx bwd_d convolution,,
1354,a00e342e1a0c377364aa11cbecb38e34886d483f,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-04 15:25:05 -0800, , common add inverse modulus method,,
1355,b46a5bac9fc88b59a8cc4153b47550363f1aab90,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-04 15:24:16 -0800, , cpu x64 conv amx style remove double const,,
1356,338fce28f67b17b9bea0b6861e17bcdd60091f14,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-04 14:49:13 -0800, , benchdnn allow specify engine index cmd line,,
1357,05b49689e0065d87a4155d5c4c26d1bc509d0f2a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2021-01-04 14:48:45 -0800, , src engine add index update ctors,,
1358,875d83935d878cd98d9b416459b9fae4ca4c778d,"ierschem, Keola <keola.wierschem@intel.com>", 2021-01-05 09:37:52 -0800, , gpu ocl update copyright recently changed file,,
1359,1d690108eae3a70b0685e9bc112938470b7f2137,akub Daleki <jakub.daleki@intel.com>, 2020-12-21 13:52:57 +0100, , benchdnn input change binary test coverage,,
1360,031d373dc0b89e5a08a623d973abf601096697c0,akub Daleki <jakub.daleki@intel.com>, 2020-12-16 11:37:16 +0100, , benchdnn input use test,,
1361,e53d3b69b4c779ef50e6f4caac11839d7a70b0e0,akub Daleki <jakub.daleki@intel.com>, 2020-12-11 13:19:35 +0100, , doc binary update support,,
1362,41aa7b3fc32a8c3989fa3880cc37ad1432d23971,akub Daleki <jakub.daleki@intel.com>, 2020-12-11 13:19:08 +0100, , gpu src gen9 binary handle different,,
1363,707de24d8eb3bc39db4dc5376f920e7971233655,akub Daleki <jakub.daleki@intel.com>, 2020-12-30 14:09:14 +0100, , gpu resampling improve performance nonplain format,,
1364,692ba4a096eff4492376c53f98fc28468a5a10ca,obert Dobrowolski <robert.dobrowolski@intel.com>, 2020-11-20 05:53:56 +0100, ," cpu prelu add support general broadcast 1d,2d tensor different dts",,
1365,a1106dcf9a539680af3ccf3ce2f507f8edabf77d,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-12-28 13:43:38 -0800, , src cpu x64 fix offset overflow bf16 jit conv kernel,,
1366,1c6c28b903eb3d4236300d164eb637b3fafc82e0,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-12-23 14:31:37 -0800, , src cpu x64 fix offset overflow f32 avx2 jit conv kernel,,
1367,71bcaa40d4190a34ee17425fa5ead7caa8f6fc5c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-24 03:10:53 +0300, , fixup cpu bnorm add support nspc format jit tbb kernel,,
1368,7c802e1ca9ef771ff1145d547fce7104960add44,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-24 03:09:34 +0300, , fixup cpu add jit bnorm_f32 aarch64 impl_list,,
1369,175ff9de661412cfc1b0c4d23c97959fc178803f,"ierschem, Keola <keola.wierschem@intel.com>", 2020-12-23 11:30:49 -0800, , benchdnn input conv update list conv test,,
1370,91890a131b6425ef08cc8b185f2f34de6af7404e,"ierschem, Keola <keola.wierschem@intel.com>", 2020-12-17 13:34:39 -0800, , benchdnn input conv run duplicate test,,
1371,71bb043e57ca02a469864d8661f1452573cfd7a3,akub Daleki <jakub.daleki@intel.com>, 2020-12-22 14:25:47 +0100, , gtest sycl skip unsupported test,,
1372,9b3b66e5a6f6bc55a259a2f877bc1747334281a0,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-12-23 10:28:07 +0100, , src gpu fix compile error window,,
1373,df22f69130d96582edb7999098063c71aefb0d71,akub Daleki <jakub.daleki@intel.com>, 2020-12-14 14:26:59 +0100, , revert benchdnn sum change filling strategy,,
1374,58e5ee23ffba463ae2f4584c2cdc49b584993ce2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-16 20:06:05 -0800,918, doc resampling fix boundary condition linear alg formula fix 918,,
1375,327f193f3a65c70621257974bb6d53b5f0b84527,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-16 18:40:16 -0800, , benchdnn sum change default scale value single one,,
1376,779e4d1c5e7d7c5b8e5ae98628e92aa449a5a622,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-18 15:19:33 -0800, , benchdnn perf_report update doc,,
1377,f1da7ef473192d0c0c996a845d4d7865033f82d6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-18 15:19:05 -0800, , benchdnn reorder lnorm fix option report actual bandwidth,,
1378,b81f38b9efee080bf9005c7d13523e16f9e1d04c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-14 18:14:55 -0800, , benchdnn perf_report add read write byte flag support,,
1379,bf0488172eafa676bb882a283eacf4c4748e5033,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-14 17:43:27 -0800, , benchdnn add ability report memory footprint verbose,,
1380,621b9e4e918a874bae59313823447c7eeeced70e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-15 16:14:41 -0800, , benchdnn styling,,
1381,4dd656397dcb5fb4301f163b74aa31f2f794f13f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-15 17:12:50 -0800, , benchdnn moved non dnn_mem_t related stuff dnnl_common.hpp,,
1382,77b3ddb9ce30262646624fa8a09b5c1722335bc2,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-12-15 16:17:01 -0800, , cpu build cpu reorder faster split smaller file reasonable compilation time intel compiler,,
1383,afa3705082f3e9cc10e48d237e042b045b7ec7c2,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-12-21 16:59:15 +0100, , reduction kernel add post ops support,,
1384,7d49885e68e253f1f13884609c04bb692589d954,ukasz Golebiowski <lukasz.golebiowski@intel.com>, 2020-12-21 18:08:41 -0800, , todo comment added,,
1385,7dea4fb6b2696ea1da4654608dc2497f24cfb365,ukasz Golebiowski <lukasz.golebiowski@intel.com>, 2020-12-21 17:31:18 -0800, , add failed case,,
1386,3618c7608abc36d368dc141f968b767ac396c48f,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-12-15 12:41:55 +0100, , gpu shuffle implement shuffle reorder kernel shuffle operation internally split dimension two subdimensions transpose result reached using reorder kernel instead shuffle since reorder kernel used much often shuffle expected better optimized shuffle,,
1387,3252be90ba05471d8ca43c6323aff0951af13f93,iotr Chmiel <piotr.chmiel@intel.com>, 2020-12-14 02:12:27 -0800, , cpu x64 conv gemm based conv improvement make calculation using s32 applying src common load data param load phase,,
1388,92e4c56b153647b21a11dc022852561488b690b5,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-12-17 17:36:08 -0800, , cpu x64 gemm fix perf ncf shape reduce number case thread limited,,
1389,a18f78f1f058437e9efee403655d671633360f98,ourad Gouicem <mourad.gouicem@intel.com>, 2020-12-21 14:24:37 -0800, , doc update build option acl build,,
1390,e6c98267c83d9b1d2a311748e5945dd109ccd2bb,leksandr Nikolaev <aleksandr.nikolaev@arm.com>, 2020-12-15 23:02:49 +0000, , src cpu aarch64 correct padding value acl based convolution setup,,
1391,1249e4eb0cc0a307f41103d7debec31ba918821c,entaro Kawakami <kawakami.k@fujitsu.com>, 2020-12-04 14:31:04 +0900, , cpu add jit bnorm_f32 aarch64 impl_list,,
1392,b7816698cedb071cdac88e653a6562fff5f977df,iguchi.motoko <higuchi.motoko@fujitsu.com>, 2020-12-04 17:55:54 +0900, , cpu aarch64 add jit implementation,,
1393,fe4618d9103ab3c9f75e5ffd9365c6280b767a27,iguchi.motoko <higuchi.motoko@fujitsu.com>, 2020-12-17 16:03:30 +0900, , cpu aarch64 add cpu_barrier,,
1394,51399a0b861acc95fabea0ad401dfb4658951b31,iguchi.motoko <higuchi.motoko@fujitsu.com>, 2020-12-04 17:52:03 +0900, , cpu aarch64 exclude unnecessary code asimd,,
1395,dafe19aec0ae1da28747f52999d23b9297b92ac2,iguchi.motoko <higuchi.motoko@fujitsu.com>, 2020-12-04 17:52:03 +0900, , cpu aarch64 declare unchanged variable constant,,
1396,e1058eae31d4d56bd37ff3f763832f56a128f393,athan John Sircombe <nathan.sircombe@arm.com>, 2020-12-01 10:39:02 +0000, , aarch64 update compute library version,,
1397,075f836d114c6f5bc3e5b3cc2409ba552520e95f,iana Bite <diana.bite@arm.com>, 2020-11-24 22:53:40 +0000, , misc fix typo advanced simd,,
1398,8e87d81d5f3394aa991e608de1a6ef78243e1c09,lok Bakshi <alok.bakshi@intel.com>, 2020-12-08 14:52:20 -0800, , test benchdnn fixup allow undef tag allow enum tag option,,
1399,f5dc8b101103220cf4ae7f7be52bd1b959cd4699,lok Bakshi <alok.bakshi@intel.com>, 2020-12-06 18:35:22 -0800, , test gtests benchdnn add compatibility verification test,,
1400,5a4b3e0a469f45c49e0719e555ab82d80656d4cc,lok Bakshi <alok.bakshi@intel.com>, 2020-12-06 16:20:46 -0800, , cpu x64 gemm enable dispatching bf16_ymm kernel cooperlake,,
1401,43d7572be65e1fc9d9a5ae734fdad7206418daeb,lok Bakshi <alok.bakshi@intel.com>, 2020-11-25 11:32:18 -0800, , cmake doc include src enable support,,
1402,14276eb7b34395724ca47ccd2b18b64c428229c5,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-12-04 13:15:09 +0100, , gpu ocl support dims binary post ops,,
1403,6b54e88b62d23b9c79366aee7399754b4747dcb6,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-12-14 06:03:22 -0800, , cpu conv x64 inner_prod style,,
1404,8c04a21ef0ca00c646c4ce72e543d6194f2e16fe,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-27 03:53:27 -0800, , cpu conv x64 inner_prod implement binary postops,,
1405,85be414513f6aeaba85985f3f789fbb2f4b4af27,iotr Chmiel <piotr.chmiel@intel.com>, 2020-12-14 03:27:21 -0800, , cpu x64 gemm based conv x8s8s32x kernel cleanup remove unused nslope param remove duplication loading data code remove frequent call get_dst_vre,,
1406,4387cd6c5ff9e19934a566256dec8ed0b0095a07,obert Dobrowolski <robert.dobrowolski@intel.com>, 2020-12-16 02:44:35 +0100, , common prelu add missing entry type_helpers,,
1407,98c35857e34f0f34ea6ce153c346829874ae8037,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-12-16 18:42:20 -0800, , benchdnn conv amx add regression case failure due large l_pad,,
1408,7e7dfab388d4d6211fc79e893d0f83975d9db040,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-12-16 17:33:22 -0800, , src cpu amx fix seg fault due l_pad larger ow_block,,
1409,999d511f1330e165015fb72736942d7da2683815,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-12-09 18:34:15 +0100, , cpu bnorm add support nspc format jit tbb kernel,,
1410,800a200aeb5c3f1ca756d309426c353a60d33543,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-12-09 14:51:01 +0100, , cpu bnorm refactor make code cleaner readable,,
1411,79c9a934286f56170101adec54aacce601a84040,rinivas Putta <srinivas.putta@intel.com>, 2020-12-08 19:18:13 -0800, , src x64 amx enable 1x1 fwd convolution,,
1412,80912d1cfa2f718d10b3a6bfe6ab57321158a28e,rinivas Putta <srinivas.putta@intel.com>, 2020-12-08 19:48:56 -0800, , src x64 amx add conv weight layout,,
1413,6f58c6205e85898901b3804c9ce69ff9ac0c0bed,lok Bakshi <alok.bakshi@intel.com>, 2020-12-15 13:31:10 -0800, , test benchdnn conv pool add additional check output dimension,,
1414,9d6461a3e6a78f2768bcd3e8acce447fa48acde9,"ierschem, Keola <keola.wierschem@intel.com>", 2020-12-15 17:32:34 -0800, , benchdnn input add missing test test_conv_all,,
1415,81276eb76f8b4f959518aa484c6451f5b59f86f6,"ierschem, Keola <keola.wierschem@intel.com>", 2020-12-15 17:30:36 -0800, , benchdnn input fix test_conv_all f32 rename close 923,,
1416,869967dfce8cf1ae861c9797d372eeb6ea33dff3,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-12-14 22:11:31 -0800, , cpu x64 brgemm fix corner case register decomposition,,
1417,db5e0bda6aa292571000b65177ef5e6b7ca04b01,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-12-11 12:53:40 +0100, , nvidia gtests skip unsupported prelu binary case,,
1418,478a0a8a0b758946d9cf40e96cce3a2bef2a1b8a,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-12-11 16:13:27 +0100, , gpu reorder make transpose16x16 generic support 8x8 16x16 multiple size,,
1419,20ee948570b2657cbe12f4dacb7893289236061c,iotr Chmiel <piotr.chmiel@intel.com>, 2020-11-24 05:42:32 -0800, , cpu gemm based conv enable zero_point padding,,
1420,011c1a5c3df101ee0be4af79db0b503619fe6d49,lok Bakshi <alok.bakshi@intel.com>, 2020-12-14 11:12:23 -0800, , test benchdnn input reorder test jit kernel large shape,,
1421,8b3daf7b288c5a8390f808cffdbcee7e492c47c6,lok Bakshi <alok.bakshi@intel.com>, 2020-12-14 11:23:38 -0800, , test benchdnn enable skip impl flag reorder,,
1422,2dcce7483e589119708ef9202d5874b6f2688294,iotr Chmiel <piotr.chmiel@intel.com>, 2020-12-04 01:01:47 -0800, , cpu x64 postops add enabling supported bcast mechanism disable no_broadcast strategy unsupported,,
1423,7e3145f969e3241874e81d5e9b39e01351ff9327,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-12-11 02:16:12 -0800, , cpu x64 brgemm improve register blocking,,
1424,1094c44da4bdc8975b13d73ff8030e419115b8de,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-25 20:43:52 -0700, , benchdnn input conv add perf set cpu,,
1425,f9423eb8e470cba2b538ff7d5ea2f06b040cc471,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-25 16:16:21 -0700, , benchdnn input rnn add perf set cpu,,
1426,0b97a3072c1edf491cdec7623cbe9242888f47e7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-25 15:56:23 -0700, , benchdnn input add perf set cpu,,
1427,c1999d4e9008ffa14efd510f791515f545d3cc3f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-07 16:15:31 -0800, , benchdnn perf_report add driver option,,
1428,33a709789e4e99d509e2f56b0e1e93c019652e98,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-27 17:24:57 -0700, , benchdnn perf_report add option support needed create unique key testing infrastructure responsible performance report generation,,
1429,e3c75bd8bd5690982f1c865dd9ae9b14d3640710,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-12-01 17:44:42 +0100, , cpu x64 lnorm optimize jit kernel,,
1430,951e0bb2af568c2a4f709c53475990e5bdc546df,iotr Chmiel <piotr.chmiel@intel.com>, 2020-12-11 02:03:10 -0800, , x64 kernel cleanup reserved register reserve register needed remove unused nslope register,,
1431,02bc3299c37327b9ea231b888c83dc1b1a5394eb,iotr Chmiel <piotr.chmiel@intel.com>, 2020-12-11 01:50:03 -0800, , x64 kernel add reserve const vmm function,,
1432,e5175eede79450883391f864603377866eed48ab,iotr Chmiel <piotr.chmiel@intel.com>, 2020-12-11 01:25:36 -0800, , x64 conv gemx8s8s32x kernel cleanup style add const possible make const alias register class member extract method definition outsisde class declaration please enter commit message change line starting,,
1433,988d281339fc152137cded4e605206504e33335c,aniel Youssif <daniel.youssif@intel.com>, 2020-12-01 17:42:22 -0800, , ocl conv int8 add padding support 1x1 conv improve bias read logic,,
1434,5f5fce2710bb24a93e69a409f06a4d56cf184978,aniel Youssif <daniel.youssif@intel.com>, 2020-11-18 16:45:58 -0800, , ocl conv int8 bias fixup,,
1435,393a6d9133766b50a422c849e33f7f2050f8b8c6,aniel Youssif <daniel.youssif@intel.com>, 2020-12-04 09:28:42 -0800, , ocl conv fix bwd edge case,,
1436,54a869fc6c71ffebefa0a3a719f96965ae6ca3d8,oy Oursler <roy.j.oursler@intel.com>, 2020-12-11 09:59:42 -0800, , gpu zero_pad match verbose logging field primitive,,
1437,dda3e69e7e9686eddcc020155d1684fde5a39871,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-12-10 17:23:59 -0800, , common thread move separate function,,
1438,508f33e614e6fcc2647237c8897e836acb1ba5a1,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-09-11 03:49:22 -0700, , cpu conv x64 gemm implement binary postops,,
1439,407f70bd64204c460d1a4382e64d71c9341d8072,lok Bakshi <alok.bakshi@intel.com>, 2020-12-10 16:30:24 -0800, , test benchdnn input reorder add large shape large stride,,
1440,145b17de9c0df0ddc11782b7480194f0e6b334da,lok Bakshi <alok.bakshi@intel.com>, 2020-12-10 16:29:06 -0800, , cpu x64 jit_uni_reorder disallow jit kernel large strided shape,,
1441,2f176ed8968e2eaa1dbecf330b8dbc6a58682f3b,enis Samoilov <denis.samoylov@intel.com>, 2020-12-10 19:44:51 -0800, , sycl remove computecpp support,,
1442,5c2b8c58908e2c3cf913378dbd2509c04121db43,oy Oursler <roy.j.oursler@intel.com>, 2020-12-10 16:17:57 -0800, , gpu conv disable winograd convolution alg_kind auto good heuristic choose optimal algorithm kind yet,,
1443,4b487bf55abbccf72574f0ccdd5b8cd55ad7b547,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-12-10 11:54:16 -0800, , fixup common thread undefined interface macro window,,
1444,b95adf44e5a91f311ac6274b387c8901b2ac4ad2,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-12-09 11:25:03 -0800, , cpu x64 gemm fix perf facenet shape previous commit hinder performance important test case facenet limiting number thread,,
1445,8198caee9b5a4a729ffc2a7f3f73c9935335b114,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-07 18:26:58 -0800, , src common verbose add env var support related rfc http github.com oneapi src onednn pull 911,,
1446,fdf01e8382cb887eab8206469bdbca9fa9511e55,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-08 14:21:42 -0800, , doc fix pooling_v2 reference,,
1447,ab09db98e959cd730c20fd13528c61992ebded61,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-12-08 19:13:27 -0800, , cpu x64 fix overflow zero point int8 conv,,
1448,f1279bbd646a60788db1c7581d3fcebb0b01d272,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-12-09 12:10:46 -0800, , common thread undefine near far macro window near far may defined empty macro minwindef.h,,
1449,f340a1272af5b24cac5f698f55f8ee7d59b22df9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-12-04 17:00:29 -0800, , test threadpool use number core max num thread,,
1450,55c4e153bd4f45ce1235adfaf92bb53bb5a2ca3c,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-12-02 16:25:17 -0800, , cpu x64 threadpool use number core max num thread,,
1451,39848b2c22b25cfbe55970ba685f4ff1e9d56eab,"adia, Haleema <haleema.sadia@intel.com>", 2020-12-07 12:33:41 -0800, , doc fix convolution primitive winograd support,,
1452,4dea92352712c88584b10f972607dc86922ff34c,"adia, Haleema <haleema.sadia@intel.com>", 2020-12-07 12:31:34 -0800, , gpu ocl remove deadcode gen12lp convolution,,
1453,0190f93a37556548e688a397790f7ecd5123cb78,awel Chmielewski <pawel.chmielewski@intel.com>, 2020-12-04 10:30:43 +0100, , gpu lnorm vectorize stats calculation,,
1454,f0c754a4ba3ae6ab72696ec059024f58a768b46b,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-11-05 15:04:54 +0100, , doc bnorm via binary example,,
1455,cdfeb603968599be4717ce00b13034d9eb1bfd33,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-07 16:04:10 -0800, , benchdnn update error message tag parser,,
1456,6573da215b412253fa714dc97dfdf3bafffa180f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-02 18:16:38 -0800, , benchdnn introduce per_tensor policy binary post,,
1457,683dfe2bf2b7761ad77f4ee0c09c3c4675259216,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-02 18:16:00 -0800, , src verbose fix binary mask remove dst dims,,
1458,df2b2605095728448ff8077fb920bf8b2ebf64dd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-02 17:21:55 -0800, , benchdnn binary skip min max post ops,,
1459,b508ea8031a06c0fc2a82bf7498f0f9b30d21ccc,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-12-04 19:35:21 -0800, , src cpu x64 remove data type brgemm fwd template params,,
1460,b1979b50235ec3bbbc1db0408d21b48481b898ca,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-12-07 11:55:37 +0100, , gpu ocl prelu remove restriction,,
1461,1aba5fe91514a8749b955d20ad305378d5e3b85d,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-11-30 10:17:36 +0100, , gpu shuffle rewrite reference implementation previous implementation support format one block dimension ba32b8a8b,,
1462,f287701238692136a89ff81f1e373b5d417c4f5a,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-12-02 10:17:39 +0100, , gpu reorder refactor kernel selection logic increase robustness every time new kernel implementation added selection logic remaining kernel updated caused frequent mistake kernel selection logic based enum instead multiple bools removed 100 line dead code,,
1463,9e674ac9c986f27687c4a65f4d124c6e7a26c611,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-12-01 21:06:29 -0800, , src cpu x64 optimization fwd brgemm implementation avoid usage parallel section small problem generate brgemm kernel batch instead ic_block batch nb_ic_blocking set problem,,
1464,b46b48077e5fca79bacb236ad3ecbf9520c77e0e,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-12-07 08:09:33 -0800, , benchdnn input conv add large shape test case,,
1465,7fcafaae2c637917bf331139ed9be657fc4995b3,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-12-02 13:28:08 -0800, , cpu x64 fix segfault large shape conv deconv,,
1466,df09c2fa42129e4124ba88efdaa23fe17d9b3b07,iotr Chmiel <piotr.chmiel@intel.com>, 2020-12-03 06:38:11 -0800, , cpu x64 prelu sse41 avx512bf16 xmm zmm zeroed tail load,,
1467,8d2c4ac1cf8f8d3bafa3bedb9c8f3ecb04813f1d,ourad Gouicem <mourad.gouicem@intel.com>, 2020-12-03 20:30:57 -0800, , sycl return new sycl queue user creates stream engine,,
1468,45b58b5d6bb89bcd147d1fe10a23cd765f1a2d85,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-01 21:30:56 -0800, , benchdnn input prelu reduce input size take much time test,,
1469,7224a586ceb11f514b9d4a516956dec9ce28ff68,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-26 17:53:24 -0800, , benchdnn nvidia add condition pas validation,,
1470,47c4fcc78984abce3082c72d9ebba5edeab20104,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-25 19:39:52 -0800, , gtests iface_wino styling,,
1471,2df374b130368e4c33a27bb79dfe0f105cce74f8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-12-02 17:17:41 -0800, , benchdnn styling,,
1472,d4aedad9f4bdc4bb2167b4ef798bb66c84797951,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-30 17:44:33 -0800, , src test fix incorrect saturation fp32 value int_max,,
1473,a91b9707338c7d281f79ec32e41551054cf779aa,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-23 16:58:01 -0800, , benchdnn reorder move compensation separate harness,,
1474,16e4b0cd5d79e97fa7b649f1f61d478cf362737e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-23 15:56:53 -0800, , benchdnn allow meta tag grouped tag,,
1475,a33095dc87ceb222e52971ac90a3e39602f79d6a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-18 21:43:32 -0800, , benchdnn conv check s8_comp reorder presence f32 s8_comp essential reorder benchdnn user may already quantized data thus s8_comp reorder exist library well check correctness,,
1476,1ae8a6107c13bc77ef254e00aa27dbf95603376c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-18 20:56:55 -0800, , benchdnn conv make int8 filling contain mutually excluded range aarch64 team reported since filling doe utilize value range u8s8 may incorrectly implemented via loading value instruction avoid let bump top border contain value range,,
1477,61f6ceba691e0883cc60b8cb3d148430732676e8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-30 19:59:06 -0700, , benchdnn utilize common compare function driver conv rnn bnorm lnorm compare function remain,,
1478,46d95521820ed5067de8a8042728c21406afea22,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-30 17:44:46 -0800, , benchdnn introduce helper method is_cpu is_gpu,,
1479,be4bca52ead7382a041c100ecf51ec83a7930ce0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-30 17:01:03 -0800, , benchdnn add dims_t ctor memory_desc,,
1480,6426ba151baf70a32ec8fd5b92a2ec7692015507,acek Reniecki <jacek.reniecki@intel.com>, 2020-11-30 04:50:24 -0800, , gpu binary workaround issue caused fma instruction,,
1481,931a56ffa3ec467e3f5c1936bf15508e2c56e5e4,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-24 13:17:06 -0700, , doc add rnn format tag alias reference,,
1482,1b3ba25a98d7cf0859119807ddf5f076998b2967,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-21 21:41:00 -0700, , doc fix outdated information int8 support gpu,,
1483,938236e2d2d26d319d6bc109ae42bd58e5d9f963,ergey Kazakov <sergey.kazakov@intel.com>, 2020-12-02 20:16:08 -0800, , gpu ocl fix gen9 fwd convolution case,,
1484,212a9339ef48faeb4619dae3c849e9fb2dbd679f,ergey Kazakov <sergey.kazakov@intel.com>, 2020-12-01 17:45:25 -0800, , gpu ocl turn gen9 optimized fwd convolution,,
1485,0bb45ee0ff370aaa3412d8deca8cacf118040280,"ierschem, Keola <keola.wierschem@intel.com>", 2020-12-03 16:22:51 -0800, , fixup benchdnn rnn style fix,,
1486,b9bcc5153e4de148d1bd666f25997ae01ee9399a,"ierschem, Keola <keola.wierschem@intel.com>", 2020-12-03 11:51:38 -0800, , benchdnn rnn style fix,,
1487,aaa742d607d3a42d7fc09c8ef49cc2952133c2f9,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-12-01 15:36:54 -0800, , src cpu simple_reorder remove assert s8s8 compensation flag,,
1488,fd0a3a155d9b3a80bea947e0cb421d983e827bf8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-12-03 01:24:27 -0800, , benchdnn reorder remove conv_s8s8 flag unsupported format,,
1489,ee785484f2e9a064b261eba23712588eb179a7e9,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-11-09 15:52:54 -0800, , cpu x64 gemm add optimization amx copy kernel remove copy overhead reference bf16 amx copy routine authored kazushige goto kazushige.goto intel.com,,
1490,387a2979f1be1e889c933ccf3da1da9eb8880135,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-16 00:04:45 -0800, , cpu x64 conv implement jit binary postops,,
1491,cb7e81d6eb3f3d2c3b93adb522d86f0c7ec51235,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-12-01 15:46:44 -0800, , doc minor edits verbose documentation,,
1492,4e085d6d5975cd6ed6441dc3f4810a1074027d8b,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-12-01 14:36:26 -0800, , doc sum document place support,,
1493,f9e720f2d042e76cbf535e8f5f6e5924b3941041,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-11-25 16:33:08 -0800, , doc explain meaning memory descriptor verbose,,
1494,fb05c531eec3b8abb5eeac59a09043dfd408462b,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-11-25 16:14:15 -0800, , doc reorganize verbose documentation,,
1495,ecd2e7292b6b4d21601628c3ff22605da003db6d,iotr Chmiel <piotr.chmiel@intel.com>, 2020-11-30 07:37:41 -0800, , cpu x64 prelu fwd bwd fix nhm nightly failure,,
1496,a84610c81c91e36030717cd9a25a8e8c0003741c,"ierschem, Keola <keola.wierschem@intel.com>", 2020-12-01 22:28:07 -0800, , fixup benchdnn rnn align tensor filling different compiler,,
1497,080f9345bcd734a470c4a9930fb44b4ed185915f,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-12-01 09:18:16 -0800, , gpu reduction ref remove requirement signed wroblewski bartlomiej intel.com,,
1498,9f99c0207e0e90a0acbd013b14c93e7bba2b19d5,"ierschem, Keola <keola.wierschem@intel.com>", 2020-11-24 08:51:40 -0800, , benchdnn rnn align tensor filling different compiler different compiler use different standard library implementation happens std different value returned value slightly different order lead different tensor filling rnn testing increase chance false positive error seen routine testing commit add simple implementation based called marsaglia polar method,,
1499,9f27fdcbe5b1d597a071c6142ec454436e99881c,awel Chmielewski <pawel.chmielewski@intel.com>, 2020-11-25 16:07:44 +0100, , benchdnn pool fix precision issue f16 datatype,,
1500,1d031601c20e8463f31052eea3257d16527d63f0,enis Samoilov <denis.samoylov@intel.com>, 2020-11-30 15:17:24 -0800, , gpu ocl retain ocl_kernel,,
1501,e7803da09de416c54746867bf7557e701798e9e8,enis Samoilov <denis.samoylov@intel.com>, 2020-11-27 10:03:18 -0800, , gpu reuse program creating kernel,,
1502,fbf025823511e70507751a2648140d904d67f84b,enis Samoilov <denis.samoylov@intel.com>, 2020-11-26 06:48:32 -0800, , sycl gpu share binary rather copy,,
1503,e31c3bdcc434ceb66b5f7bbae09ef830de9b1c8f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-10-27 10:18:44 -0700, , src cpu x64 enable zero point amx 1x1 kernel,,
1504,42e05c02fce032213ec5662699fb113a645cff5f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-11-06 01:25:49 -0800, , src cpu x64 amx add call assert zmm_out index 1x1 kernel,,
1505,f18fa64541e4949cff0b50a1bae4dcf8fff1559d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-10-27 16:59:51 -0700, , src cpu x64 amx remove unused register declaration 1x1 kernel,,
1506,3a063197d3c69b640db4e66ab97e884025e25d59,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-10-27 16:59:26 -0700, , src cpu x64 amx move register use allow future allocation 1x1 kernel,,
1507,243a04509ab3fe2048e60e6ad3a660b56f61a558,oy Oursler <roy.j.oursler@intel.com>, 2020-11-18 19:50:48 -0800, , gpu ocl set f32 winograd default 6x3 method patch creates quite bit dead code namely logic handling non fused winograd algorithm along 2x3 non fused algorithm longer use code removed time winograd work progress code may needed near future,,
1508,5ac26697ec5728d59cb592ea4ec439cfd7411cd3,oy Oursler <roy.j.oursler@intel.com>, 2020-11-18 19:45:26 -0800, , gpu enable f32 data type 6x3 winograd algorithm,,
1509,fdd38c43c2ef0152737f377783b7a300ed00db3b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-11-09 11:11:42 -0800, , benchdnn reorder add zero point test case,,
1510,3d59faa78fbe94bb4d766a83d7972d556af7826d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-11-06 11:49:55 -0800, , src cpu x64 non 1x1 amx add zero point support non padded shape,,
1511,56b6e44352ae35d27fef863bf3fe924eecc3c9a7,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-11-06 01:54:43 -0800, , src cpu x64 non 1x1 amx move register use allow future allocation,,
1512,b5788bb15304653cd2f2408f06a5545e50ac5042,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-11-06 01:53:43 -0800, , src cpu x64 non 1x1 amx add call assert zmm_out index,,
1513,9e93697323dab1bec5f7953a8cce792a9f7e3d80,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-10-24 12:55:28 -0700, , src cpu reorder add amx format zero point support,,
1514,b3d54f67f6465d95416c158a9d8569417c99355d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-10-24 13:21:37 -0700, , src cpu x64 add const modifier definition,,
1515,fd5efaf9e3618147334d67909bbf7c1bdd78cbe0,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-11-06 02:37:17 -0800, , cpu x64 amx free grps is_relo loop,,
1516,dd3a39e907485832d586113a1683d742efcbfa35,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-09-08 01:25:47 -0700, , cpu conv x64 sse41 implementation jit binary postops,,
1517,00ca1599d98454dffd30014c0a5a07d3f6b754f6,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-17 04:46:47 -0800, , cpu x64 conv switch back_inserter copy assign,,
1518,05303de0eb911a40f3e6b2c17e032ae2539a953b,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-10-30 18:24:45 +0100, , cpu binary support bcast source0,,
1519,b62a7eedd00a3e0c3bf5d203b958a5a80ce11fbb,enis Samoilov <denis.samoylov@intel.com>, 2020-11-18 12:34:10 -0800, , gpu reduce overhead converting binary kernel,,
1520,3e24e4af65e268d30dcad55b8f8cb7732c9440ac,enis Samoilov <denis.samoylov@intel.com>, 2020-11-18 12:02:14 -0800, , ngen introduce get_kernel function,,
1521,75d7223be369ae9973df7f32172b50a26fc363e3,"afonov, Igor <igor.safonov@intel.com>", 2020-11-25 21:54:49 -0800, , test benchdnn mem_check take account mapped memory,,
1522,1090e048d24124174319b4d1824f4b8ebbf94330,obert Dobrowolski <robert.dobrowolski@intel.com>, 2020-11-25 08:25:09 +0100, , cpu prelu enable inplace data bwd,,
1523,cfc725a02faff100daa164d7816fe35ee6b5da85,iotr Chmiel <piotr.chmiel@intel.com>, 2020-11-17 03:55:34 -0800, , cpu gemm based convolution enable zero_point without padding,,
1524,2897b2bb65c713924a4953f8a3159294435c8325,abor Buella <gabor.buella@intel.com>, 2020-11-17 21:08:50 +0100, , common pool fix consistency check,,
1525,0b658f58b4d463859039e9ed4b23e6315bcfe3e6,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-10-30 13:26:23 +0100, , gpu ocl add new primitive prelu,,
1526,141b0342edf0397aced3d0c55d0d98077194114d,akub Daleki <jakub.daleki@intel.com>, 2020-11-26 11:05:07 +0100, , src gpu fix gen9 sum,,
1527,1f8aad05fea781120fb1e82631662dfd979e80bd,akub Daleki <jakub.daleki@intel.com>, 2020-11-24 13:31:59 +0100, , gpu src optimized gen9 sum,,
1528,e39611c1424bbdfc71354d5e9f27323f488c64f7,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-11-19 21:49:52 +0100, , gpu test decrease number gpu binary test 27000 test case execution time 5400 test case 40min execution time,,
1529,74cccdce9269152fa607d1849b8bff95b14f49f5,iotr Chmiel <piotr.chmiel@intel.com>, 2020-11-02 02:38:17 -0800, , cpu x64 prelu extract common fwd bwd part base class,,
1530,493e3444970f856142b6a738db5acda0368fca8d,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-28 05:47:12 -0700, , cpu x64 prelu backward implementation per_oc bcast,,
1531,d18214b6256d9ac3075aedb912e96bef1e482618,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-26 06:34:18 -0700, , cpu prelu backward,,
1532,093f1f2698994b97478f51c3d2acd9b0a7d2c1fa,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-15 03:16:54 -0700, , cpu x64 prelu forward jit uni add per_oc bcast,,
1533,334b0463bf066a13c994f11205cdf4c2d821846c,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-13 01:25:40 -0700, , cpu x64 implementation prelu forward kernel,,
1534,7be7c20c3031adb0ba516e40b079497c0b0f4483,"ierschem, Keola <keola.wierschem@intel.com>", 2020-11-18 14:27:31 -0800, , fixup cpu x64 conv reject avx2 kernel run postops avx machine,,
1535,01bba0f66ad29cdedd4fcecd48eb2ae52794b890,"ierschem, Keola <keola.wierschem@intel.com>", 2020-11-25 11:55:15 -0800, , cpu x64 jit_avx2 fix segfault binary post ops nspc layout,,
1536,4e5502c0b678c3d5e7cf97d8d9535b33a20ee54b,lok Bakshi <alok.bakshi@intel.com>, 2020-11-25 02:06:32 -0800, , cpu x64 jit_uni_reorder enable jit_ker reorder one single thread run,,
1537,7d02d93e3cdefdfca8ac09e5577078bac5a6d635,lok Bakshi <alok.bakshi@intel.com>, 2020-11-20 11:08:46 -0800, , cpu x64 jit_uni_reorder prevent sse instruction reorder whenever possible,,
1538,b387d815896b99e445022eeb4cecabf130d7b7ae,lok Bakshi <alok.bakshi@intel.com>, 2020-11-20 11:08:07 -0800, , cpu x64 jit_generator allow avx instr xmm argument,,
1539,c7085f19050ac0415e3ea77ef7f060e540c5538a,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-11-23 19:07:38 +0100, , cpu x64 binary allow abx axb bcast jit fp32 kernel,,
1540,7bd73fb5297425e3d38a80a49559f55fdbad2d8c,rinivas Putta <srinivas.putta@intel.com>, 2020-11-20 06:09:27 -0800, , x64 matmul fixup scratchpad allocation src dims fused,,
1541,2df9b1d79efcb67fb9ca18f2a90f76ece892f3d4,rinivas Putta <srinivas.putta@intel.com>, 2020-11-20 06:08:37 -0800, , x64 matmul refactor avoid multiple call routine,,
1542,105ecd983f6c1b98c19b7d9d89c2a5c7d0ca334b,rinivas Putta <srinivas.putta@intel.com>, 2020-11-20 10:41:27 -0800, , x64 brgemm properly saturate int8 value,,
1543,242d2bc481d62368dc0f510e0ddfbd2caed2ede7,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-24 14:42:17 -0800, , src cpu x64 brgemm correct alpha beta application logic,,
1544,9bc0317081a1451fcca2d0c3448fc4eab47e545f,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-24 20:01:05 -0800, , fixup cpu gemm_conv ncsp optimize heuristic corrected initial value variable avoid zero efficiency calculation initialize best_icb jcp.ic,,
1545,bd9d3adabe3162eb44887e6290256b433efebf29,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-24 19:58:08 -0800, , src cpu x64 apply postops last block gemm conv ,,
1546,05ff30ec575ae023e7c913fad24dfb686cb57155,"adia, Haleema <haleema.sadia@intel.com>", 2020-11-18 14:19:09 -0800, , documentation benchdnn conv add f16f16f32 cfg,,
1547,09c5424079bfb08b5881fa6d63749485b4324654,oy Oursler <roy.j.oursler@intel.com>, 2020-11-24 13:05:25 -0800, , test benchdnn input add gpu winograd test,,
1548,9cc8b5ea87badbb5421e532fc1bf268ee1c528f5,oy Oursler <roy.j.oursler@intel.com>, 2020-11-18 19:44:54 -0800, , gpu fix apply post ops 6x3 fused winograd convolution,,
1549,65815618886816440e56ef5521a82f81c97d5b9d,oy Oursler <roy.j.oursler@intel.com>, 2020-11-23 16:33:25 -0800, , test benchdnn avoid unnecessary call zero_points.get avoid unnecessary call zero_points.get call find function relatively expensive operation,,
1550,e542f25a713fa666ee9be0b3459ed8939145535f,oy Oursler <roy.j.oursler@intel.com>, 2020-11-23 16:31:28 -0800, , test benchdnn use unordered_map zero_point change map unordered map zero_point since unordered_map faster lookup heavy usecase,,
1551,0c0a1fe1e02a26e28e7db062b3957d33f9bfc2eb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-11-24 11:55:41 -0800, , gpu ref_gemm fix failure bf16 bias,,
1552,5d63af1b4ace43c22433ae1f135b92e113a32082,enis Samoilov <denis.samoylov@intel.com>, 2020-11-23 16:40:22 -0800, , gpu add nvidia support,,
1553,e73665ff86929cdbd2865a8d2432fb9ee71b7335,enis Samoilov <denis.samoylov@intel.com>, 2020-11-23 14:42:31 -0800, , sycl add sycl support,,
1554,ad1b67267e12a6642f78eaa257db526a31d03a38,enis Samoilov <denis.samoylov@intel.com>, 2020-11-21 06:24:33 -0800, , common cpu gpu prepare abstraction sycl,,
1555,f1aa540beb9b3bd805f2f725581adf9d65b023c1,enis Samoilov <denis.samoylov@intel.com>, 2020-11-21 06:24:33 -0800, , api adjust header structure fulfil oneapi requirement introduce api,,
1556,0ac9e76eec3d0a8adc6dd434c064fab12a3adf90,akub Daleki <jakub.daleki@intel.com>, 2020-11-19 10:47:12 +0100, , gpu ocl add gen9 implementation eltwise,,
1557,3d30d78aa5022b463318951bd30a12f899e49bb3,akub Daleki <jakub.daleki@intel.com>, 2020-11-19 01:51:09 +0100, , gpu src binary broaden different type support,,
1558,9258dafd34644dd79ef2e5cb2f513b752cb532d3,"nnamalai, Anita <anita.annamalai@intel.com>", 2020-11-18 16:06:33 -0800, , build bumped version 1.8.0,,
1559,f1b91758498287a53eecbf9393c569abf1878ae7,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-18 13:57:19 -0800, , test benchdnn input reorder compensation 4ixo4i,,
1560,33888f04b4d8a23f09d1a4ef0191f6e4d4126bb1,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-18 11:35:52 -0800, , src cpu bf16 reorder compensation 4ixo4i,,
1561,5adc34665775cae10dc334116726c35def579e65,rinivas Putta <srinivas.putta@intel.com>, 2020-10-21 16:38:45 -0700, , revert cpu gemm conv temp avoid exhaustive search reverts commit,,
1562,e9d14bc02b56f6014766baf9c5adf28e206534a1,rinivas Putta <srinivas.putta@intel.com>, 2020-10-21 11:20:37 -0700, , cpu gemm_conv ncsp optimize heuristic,,
1563,94b1c638681a555c6ccbf521b79adc9e873a4f8f,rinivas Putta <srinivas.putta@intel.com>, 2020-10-21 11:10:27 -0700, , cpu gemm_conv ncsp_fwd optimize thread_size calculation,,
1564,1f7c15e9258d04df574ca493c3d793a2671c9cc8,rinivas Putta <srinivas.putta@intel.com>, 2020-10-21 11:04:34 -0700, , cpu gemm_conv minor misc clean optimization,,
1565,42a630df686275045eabf1f8f987768f199bd0bc,iana Bite <diana.bite@arm.com>, 2020-10-08 17:13:08 +0100, , src cpu aarch64 add s8s8s8 support acl based gemm convolution,,
1566,49a27fb0a9bed07e6114aa58798652e29dd21a03,leksandr Nikolaev <aleksandr.nikolaev@arm.com>, 2020-11-11 13:24:44 +0000, , src cpu aarch64 add acl based winograd convolution,,
1567,bbcaf659b40e9325c1f30a5aea099f8aeeb6ef2e,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-10 16:10:51 -0800, , src cpu x64 amx_int8 support brgemm kernel,,
1568,9530535182912696648ef77c37d57bb0b9dedafc,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-17 16:17:04 -0800, , test benchdnn extend input list,,
1569,f8c19a6552edf9b6c06a44ec1af763f90577607b,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-09 13:23:41 -0800, , add oix16i16o4i layout,,
1570,52d4addde96bb2802d6872ddae346bcdc8daa7b8,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-11-17 15:44:03 -0800, , cpu x64 gemm limit thread nocopy sgemm make nocopy sgemm use thread problem size small benefiting threading similary done copy based sgemm,,
1571,c5409b9f33f9636389e44965c68f65f4372209ec,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-11-17 15:30:23 -0800, , cpu x64 gemm spawn thread nocopy sgemm,,
1572,752f87ca48b0dfdc62d11101dbc69137a7aa4e84,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-11-17 12:48:32 -0800, , cpu x64 gemm parallelize copy using nthr decomposition,,
1573,4ca6d16ab058bd3a9512419c36445024fce86502,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-11-16 20:33:33 -0800, , test benchdnn add input file rnn lstm shape,,
1574,a49f7643e4d502742ffc6ebcfd9823b7a891b1f0,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-18 00:29:42 -0800, , cpu x64 conv reject avx2 kernel run postops avx machine,,
1575,5af71c067aeabd1c27f5b50c7c0a53ed9bc3046b,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-11-17 16:55:20 +0100, , gpu reorder fix klocwork warning,,
1576,91268b1871e3a26b071d77b71c39fe588cddd7fc,"ierschem, Keola <keola.wierschem@intel.com>", 2020-11-17 13:34:07 -0800, , cpu gpu dump jit binary fix dump bug window jit kernel dumped file using text mode window helpfully change line feed 0x0a carraige return line feed 0x0d0a,,
1577,2fe3e8b1fa98e0888ea957740c0e3f69bcbcd52a,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-11-17 15:42:16 -0800, , benchdnn input add large shape convolution,,
1578,d3c25a09b24dd13146b5d1c8a6278f101f7ca259,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-11-16 14:43:42 -0800, , cpu x64 fixup typo function parameter,,
1579,a7393706dab4722cfe0eaaff884238f68b091f9f,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-11-16 14:42:50 -0800, , cpu x64 fixed int8 failure isa,,
1580,a81528736fe94cc4fed0214b9ac8b572cb4a97ea,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-16 22:16:48 -0800, , fixup src cpu x64 brgemm enabled post ops amx use rnn_.brgemm_isa value instead amx_int8 amx_bf16,,
1581,6380a24e6b6b385bdd7d4f6b26d037dc0b76c15d,oy Oursler <roy.j.oursler@intel.com>, 2020-11-16 13:43:39 -0800, , test benchdnn create zero pad test,,
1582,a1ecde1ba94cd0972e86dc4090f56126518b615e,oy Oursler <roy.j.oursler@intel.com>, 2020-10-27 12:29:45 -0700, , test benchdnn add zero pad benchdnn,,
1583,29152e89806d51aa73ce7f0f5c0ce68ed1c22e2e,rinivas Putta <srinivas.putta@intel.com>, 2020-11-13 04:36:51 -0800, , benchdnn matmul test case single gemm call optimization,,
1584,13b9367d8ff92cb09f6ac4e63877504c1d89cafa,rinivas Putta <srinivas.putta@intel.com>, 2020-11-09 07:17:00 -0800, , x64 matmul optimize weight batch dims entirely broadcasted,,
1585,cc5fc4852cd78a89acf11ce5bd459f52171919f4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-11 18:17:45 -0800, , benchdnn prelu upgrade driver testing input add ability control weight add testing bfloat16 also simplified ref implementation required work filling function,,
1586,5837f08641fa3847988292aa2166118308398092,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-11 18:16:49 -0800, , src cpu prelu add limitation ndims currently ndims case return incorrect result assert also forward doe support bf16 source f32 weight,,
1587,a9a755c4620a66ee1479071e234e7a07a315bdf9,obert Dobrowolski <robert.dobrowolski@intel.com>, 2020-11-10 05:36:46 +0100, , cpu prelu fix incorrect scratchpad size,,
1588,38681faeec96f09e11e19900402ad586b6a92a86,ourad Gouicem <mourad.gouicem@intel.com>, 2020-11-16 14:22:24 -0800, , doc rnn clarify gradient accumulation behavior rnn bwd,,
1589,ce15733ccb9cfc70194e402e267d8fc3af46c96e,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-10 16:10:02 -0800, , src cpu x64 brgemm enabled post ops amx,,
1590,d9de69b8ed07c6ee837d9c1462fe1f31b953ca4e,lok Bakshi <alok.bakshi@intel.com>, 2020-11-16 11:37:59 -0800, , cpu x64 jit_avx2_1x1 include missing header,,
1591,5a5214545facf51cbca91068fbcd5a548eac2345,aniel Youssif <daniel.youssif@intel.com>, 2020-11-13 16:16:18 -0800, , ocl conv bwd_w nhwc fixup,,
1592,44064a02ed9e8250a0597a08d0fff61423a85a8d,aniel Youssif <daniel.youssif@intel.com>, 2020-11-13 13:48:37 -0800, , ocl check status primitive creation conv,,
1593,9bb3f53bc11c98902a2b8c73d675eaca598db198,aniel Youssif <daniel.youssif@intel.com>, 2020-10-29 20:59:15 +0000, , ocl conv bwd_w improve perf large filter size add bf16 support,,
1594,c16d6ac919d6ca873d1ebd32e10864472473cc97,lok Bakshi <alok.bakshi@intel.com>, 2020-11-13 14:46:10 -0800, , cpu x64 set appropriate max_cpu_isa_ field inside jit_generator kernel,,
1595,778a483a33d2392b76ffd8056a82b68705d37949,lok Bakshi <alok.bakshi@intel.com>, 2020-11-02 16:29:45 -0800, , cpu x64 jit_generator enable vmovdqu xmm argument,,
1596,c6b9c7e2f1919d664a0b2a081c80d3abdb639a81,lok Bakshi <alok.bakshi@intel.com>, 2020-11-02 13:34:42 -0800, , cpu x64 remove optional argument load store_bytes routine,,
1597,c7a8b0d2ed1fe075ab15c90452c04313f7cd7972,lok Bakshi <alok.bakshi@intel.com>, 2020-10-29 16:22:45 -0700, , cpu x64 jit_generator add max_cpu_isa_ field corresponding routine jit_generator,,
1598,c16a19ebfb7481208dd5cc48f088dcf506ad85f7,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-11-13 09:53:53 +0100, , cpu eltwise fix issue exp near max value log2e exceed 128 exp near max value polynomial arg reduction log log number used next computation count 128 presented earlier 128 representable fp32 around problem 128 divided two number 127 representable fp32 change fix issue algs formula exp i.e gelu_erf elu soft_relu logistic exp,,
1599,7cc156de5b0d40c4cfde8578dd6c11c7b2f61ba0,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-11-13 09:15:47 +0100, , revert cpu eltwise fix issue exp near max value,,
1600,9d477ba7e5fef08dfce962ea6a8725b4e18870e8,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-11 18:28:14 -0800, , src cpu x64 add isa template paremeter brgemm kernel,,
1601,d6b2ba096a968cdcb95413a65d49d010f6c51cd9,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-11 18:16:27 -0800, , src cpu x64 code clean,,
1602,893ee1997aba9d50fba1e45e63c50cca9e662510,rinivas Putta <srinivas.putta@intel.com>, 2020-11-10 21:22:36 -0800, , doc matmul document multi dim supported cpu,,
1603,98354cb3ced126ce684fecab32c13c3e145f9a3b,rinivas Putta <srinivas.putta@intel.com>, 2020-11-11 19:55:50 -0800, , benchdnn matmul multi dim supported cpu,,
1604,97a2d5ab26066b8e618ef54af40793c2fa8b087a,rinivas Putta <srinivas.putta@intel.com>, 2020-11-10 21:23:51 -0800, , common matmul update verbose string support new desc format,,
1605,47c70d771076683b86a90af0aae23971f05882e6,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-10-14 23:14:16 -0700, , cpu x64 conv implement jit binary postops,,
1606,39d8a5a5801c70e5e8df1a9baffd48d656272d51,awel Chmielewski <pawel.chmielewski@intel.com>, 2020-11-12 16:54:59 +0100, , pool gen9 fix typo,,
1607,0d649eb74a0116bdd290534a64e66c1d0169df8b,awel Chmielewski <pawel.chmielewski@intel.com>, 2020-11-09 11:44:00 +0100, , pool gen9 limit conversion float type f16 f32,,
1608,10a8ffb98d15bb53efd4217bc92a620376b20d61,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-11-12 11:26:32 +0100, , gpu reorder unaligned nhwc nchw kernel depending gen 11x faster reference implementation main use case resnet50 first layer padded data nx3x230x230,,
1609,bfe1de1d2c52dd483ea7be39d05935cc237bff66,rinivas Putta <srinivas.putta@intel.com>, 2020-11-12 04:17:00 -0800, , benchdnn ensure ndims user provided tag match desc,,
1610,c9f36e3a777336f671e450816ba31b3ca22fd440,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-11-12 19:47:02 +0000,887, cpu x64 xbyak workaround issue constexpr function address 887,,
1611,692806945564769835e6258067a6b6b018e3466b,oy Oursler <roy.j.oursler@intel.com>, 2020-11-11 14:56:13 -0800, , gpu compute fix race condition zero_pad primitive creation,,
1612,ba540f14dbaef7c75a12d2164c117a81d54370f1,oy Oursler <roy.j.oursler@intel.com>, 2020-11-11 14:31:37 -0800, , gpu compute move zero pad resource allocation primitive creation,,
1613,232fd842cf50e2adbb72c5bd574841d95d3e5254,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-11-09 15:50:56 -0800, , gtest catch exceptoins out_of_memory,,
1614,43cb97768ca7e0f909cb516c06d32c0812ef9582,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-11-09 15:49:05 -0800, , gtest initialize configs setup,,
1615,69d524cfd0c8bb70be89fd9d2bdf9b6ab033a05f,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-11-09 10:36:38 -0800, , gtest test_ip_formats catch exception out_of_memory,,
1616,eae9e7353f280ebde63853bf870076318c45709f,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-11-09 10:29:14 -0800, , gtest test_ip_formats initialize configs setup,,
1617,f7d57ba53b7dfd44d8852efc5cbf4b6fa83cfc6f,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-11 20:49:18 -0800, , src cpu x64 fix,,
1618,e5ebb67d754467219e327f51a98488bba86e89a4,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-11-05 14:33:55 +0100, , gpu add clip_v2 eltwise algorithm,,
1619,8242f55aa974e114768d1aa44118649879e1b57b,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-11-05 14:32:13 +0100, , cpu x64 eltwise add clip_v2 jit implementation,,
1620,24ea57a1566dd3ba35ca22630c60d848b95d88e2,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-11-05 14:31:00 +0100, , doc add clip_v2 eltwise algorithm,,
1621,ac0bb521e8fa9ed26e22d845c6f1c845bb118c0b,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-11-05 14:30:35 +0100, , benchdnn add clip_v2 eltwise algorithm,,
1622,997ff52af1b15571ab0f6eb0768a34aa2c026593,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-11-05 14:27:50 +0100, , common add clip_v2 eltwise algorithm,,
1623,425e37a9a5621bd93253f07eb94404f19692024c,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-03 22:41:13 -0800, , cpu x64 switch post_ops_ok non template,,
1624,3366cfb43fba316f46768a42c868bc950dc251e8,aniel Youssif <daniel.youssif@intel.com>, 2020-11-06 15:42:38 -0800, , gemm fixup skip ref check,,
1625,bf9fcd7e0b696c6ff965ad368bb5a97a6a85f31a,aniel Youssif <daniel.youssif@intel.com>, 2020-11-06 15:41:32 -0800, , ocl gemm fixup swap args superkernel,,
1626,7bdb557fd5c5af22817cf004511d339320b8d919,aniel Youssif <daniel.youssif@intel.com>, 2020-11-06 15:40:42 -0800, , ocl improve mixed precision support,,
1627,d6461a53af654ace698c6f934868d549cede41b4,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-10-22 03:11:52 -0700, , pool gen9 add support bf16,,
1628,f7a2fe0f49ef1b701b88071287cff3948528a9ad,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-11-10 02:26:08 -0800, , benchdnn reduce shift src value mean algorithm signed wroblewski bartlomiej intel.com,,
1629,55bb7053c1387100d0a440d5c4cc21f551f1ad11,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-11-03 03:03:40 -0800, , common gpu reduction enable f16 datatype signed wroblewski bartlomiej intel.com,,
1630,0ca19108bf93387311856467f478f702fb39ba66,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-11-10 09:50:42 -0800, , gpu gen9 conv fix condition,,
1631,e9d29dd9ec2962114df61de340d7af09af05397a,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-11-09 22:04:33 -0800, , cpu rnn fix default projection weight layout non brgemm case,,
1632,1ac75f6e807e719d245e2749d07d8317fdec530c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-30 20:17:04 -0700, , benchdnn input minor adjustment use mul binary non dst non,,
1633,8b65acc624ee104ebeed92d583b1d437676bf356,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-28 19:00:11 -0700, , benchdnn input reorder remove mistrusted case,,
1634,6087749cbb0019982e3299bf2dea2f85d35c708a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-28 16:56:47 -0700, , benchdnn input softmax minor adjustment,,
1635,6168e4106f887e0804e78ee4969793279de10296,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-19 14:46:51 -0700, , benchdnn sum change filling strategy resolve mistrusted output,,
1636,8983f40367f635d92f645572e95313ed0f5b3499,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-04 18:24:56 -0800, , benchdnn resampling update filling,,
1637,fcf42e1dd8a07ccfeab49e04293d5323acfdd787,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-30 21:38:40 -0700, , benchdnn reorder update filling,,
1638,ddf49cae7734c31aaff0a841bf42ceec2884e482,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-30 20:18:07 -0700, , benchdnn improve filling zero,,
1639,c8baba8e2ef9aa8f95817731e50784d143ed6ebd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-17 18:26:01 -0700, , benchdnn concat update filling function allows avoid unreasonable reorder compare result resolve mistrusted result,,
1640,685436831bedd24b06603ffc32ff6e165d6a7239,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-30 19:55:07 -0700, , benchdnn binary update filling previous filling made binary post value always negative new filling resolve limitation,,
1641,e9adb1d8fdd81713de822628ac704e0a4722c6fa,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-17 18:30:16 -0700, , benchdnn styling,,
1642,aec7992b1f0229fa2f283635cc24399c31af1109,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-09 15:11:11 -0800, , doc lnorm add missing bf16 support,,
1643,215bd5925e5ca5e32687c1ab3008723e6266efe4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-03 16:37:32 -0800, , benchdnn doc fix incorrect sdt usage,,
1644,bbf1cbe4ec18d39d6b7a675ed64c99f599d0075e,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-06 12:10:53 -0800, , src cpu x64 enabled brgemm kernel problem case,,
1645,39b4e697255eaaf581f8d61e6ef3b15d11558dfb,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-06 12:29:35 -0800, , src reorder supported compesation 4ixo4i layout block size,,
1646,9d1e5fd8078b91c49232d94f5f1e39526241dc99,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-05 21:51:08 -0800, , weight layout block spatial case,,
1647,fbf90865c392c548d8d2c4036dc6b088318de8a0,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-11-06 12:34:56 -0800, , cpu gpu extend dnnl_jit_dump support gpu,,
1648,b6d8518d326d95f78e00d3b7ecffd245e490695c,leksandr Nikolaev <aleksandr.nikolaev@arm.com>, 2020-11-06 15:50:12 +0000, , src cpu aarch64 nhwc acdb support acl routine,,
1649,456a778b29edc42dae7898a61c5d6bcbf29fc3fe,leksandr Nikolaev <aleksandr.nikolaev@arm.com>, 2020-11-06 15:44:41 +0000, , src cpu aarch64 call track dnnl_verbose,,
1650,d30815e27ec126323fe6530e0c79dda5ced10998,uri <yuri@rawbw.com>, 2020-11-06 07:55:18 -0800, , src common enable building freebsd,,
1651,4314ce76c4faebc6dc26d9929ab9850077419ae8,"afonov, Igor <igor.safonov@intel.com>", 2020-11-10 02:36:49 -0800, , src cpu aarch64 remove debug print,,
1652,7e72530af331f533564ca236a0177f21281526a0,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-11-06 16:13:33 -0800, , common thread adjust current number thread,,
1653,8dee895850c655da4ababd4a00c83af5882eb71f,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-11-06 16:59:14 -0800, , cpu gemm use current number available thread decomposition,,
1654,8ff3373dd1f2454996f314f8ecd1a0336a1e7dd3,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-11-06 16:59:00 -0800, , common thread introduce,,
1655,05428c1c3b54c5340a2ed0261e0281178ada7852,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-11-10 04:04:16 +0000, , cpu bnorm move workaround clang common place,,
1656,e7b79a499bd342d1c4ed1ae7ef14267985cac551,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-11-10 03:20:21 +0000,873, cpu lnorm workaround clang pragma omp simd issue close 873,,
1657,8a1708b2d442ed57893a2a849ab7c40a2dac2977,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-11-10 04:04:04 +0000, , cpu pool workaround clang pragma omp simd issue,,
1658,89c65d1d5ebe40db41cf9d47665d32444df90058,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-11-07 06:53:06 -0800, , cpu rnn check extra reorder int8 lstms blocked layout,,
1659,6cb8ac5b25fad28d4d4cf904ca877c2294ec613c,iotr Chmiel <piotr.chmiel@intel.com>, 2020-11-05 01:59:33 -0800, , gpu add logsigmoid eltwise algorithm,,
1660,ff9001aea3099ad0688e860a1feaff09142dab48,iotr Chmiel <piotr.chmiel@intel.com>, 2020-11-04 02:46:07 -0800, , cpu x64 eltwise add logsigmoid jit implementation,,
1661,c45cb2d545abd1fe6119ad22b7a2570986cbfd2b,iotr Chmiel <piotr.chmiel@intel.com>, 2020-11-03 05:06:14 -0800, , doc add logsigmoid eltwise algorithm description,,
1662,ab18e8447bb3764de9198089e7e071e9e1d0f005,iotr Chmiel <piotr.chmiel@intel.com>, 2020-11-03 03:06:45 -0800, , common add logsigmoid eltwise algorithm,,
1663,6eef15714d404d9e6f80374b9ab64f2d982eef83,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-05 22:52:02 -0800, , benchdnn fix short src1 dims notation broken since reference work lack last dims led incorrect mask value explosion,,
1664,23855b6816f43c6050a522efaf5ccb0fc68fd40c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-05 22:48:50 -0800, , src test allow jit_binary impl work ndims,,
1665,35b333f731092cb846ce6408ad7d7f2b5a420614,aniel Youssif <daniel.youssif@intel.com>, 2020-11-05 09:42:59 -0800, , ocl conv fixup nhwc,,
1666,b4d38ea4b3f9d6ebe1c7f90e7cd406a1c3e5cc79,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-11-05 15:43:51 -0800, , src gpu ocl fix bias tail handling,,
1667,64b0d533ef209ab9a76b0dc52f5d6ba9ac7341f8,eter Caday <peter.caday@intel.com>, 2020-11-03 11:27:35 -0800, , gpu jit gemm disable bias partially revert 1462e84e,,
1668,7f79b1a1e644b0b8160ba97d2affa22919fcc231,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-08 22:25:25 -0800, , cpu x64 conv fix uni conv kernel non grouped conv case,,
1669,bfe2666c2a066629e881b00a9802d5c46039a121,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-28 21:58:43 -0700, , cpu rnn fix initialization src_iter int8 inference default value equal zero dequantized representation,,
1670,6106da81f39902167292ad3d9a92bd93ac3304bc,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-01 21:56:27 -0700, , cpu rnn fix initialization src_iter_c,,
1671,59d5e765a7860958dcfa0f4b75f9a968d3088f5f,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-30 22:16:23 -0700, , doc fix parameter reference,,
1672,7d3c6668c3df3dfb5cd75da84820d0f8c53a1dcb,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-28 11:45:53 -0700, , style fix typo,,
1673,c53ea5558191386b7977de6a31fd715fe3c43595,lok Bakshi <alok.bakshi@intel.com>, 2020-11-06 15:28:32 -0800, , doc typo fixup,,
1674,1f9735a79943c2513d73fdba3406990376afa07b,lok Bakshi <alok.bakshi@intel.com>, 2020-11-06 15:15:58 -0800, , src test update autogenerated debug file,,
1675,5a59b9d0ff3d91a262dd72d180e6a0c935717154,lok Bakshi <alok.bakshi@intel.com>, 2020-11-06 15:14:49 -0800, , test gtests add avx2_vnni isa list,,
1676,7fae6cbe36fd1c0b57a05a380fb8a5b4282650ce,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-10-22 22:20:38 -0700, , benchdnn adl testing int8 input file nighly testing,,
1677,2476b5984546e23ecee147ea68a90083e43458b9,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-06 01:14:55 -0800, , cpu x64 conv fix comparison int size_t issue,,
1678,38ca7858b0032e53306906852f97c132096a0a5a,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-06 00:01:06 -0800, , cpu x64 conv fix illegal sse uni conv 1x1,,
1679,fd70df1202ecc4ef1499db3e442c67a37c83e768,"ierschem, Keola <keola.wierschem@intel.com>", 2020-11-05 22:14:26 -0800, , benchdnn input conv include bf16 testing nightly scope nightly testing filter bfloat16 testing primitive convolution test matching test_ bfloat16 included test_ driver _all instead however convolution test special history used developer launch literally test hence need include bfloat16 test separate catch basin,,
1680,192a058d9c0c158a4be4a0f5ec386aabdeede065,obert Dobrowolski <robert.dobrowolski@intel.com>, 2020-10-19 09:04:23 +0200, , common implement prelu primitive,,
1681,1640a09c0862ba81f02d7876d99c8a84b42cb918,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-05 23:02:54 -0800, , cpu x64 conv fix build fails gcc 7.2,,
1682,7bcda55af54fa8fdc309d7cd104275577bf59de5,enis Samoilov <denis.samoylov@intel.com>, 2020-11-05 12:39:15 -0800, , build module mode component explicitly specified,,
1683,3836624af7dcb0e925e8c32d04ad0a3338e845a0,enis Samoilov <denis.samoylov@intel.com>, 2020-11-05 12:36:08 -0800, , build mac take account tbb version,,
1684,eafd7d8bca72e325689fec3b19ef716828ec3fdb,amoylov <denis.samoylov@intel.com>, 2020-10-21 01:26:52 +0300, , build win support gold tbb take tbb version account,,
1685,03782333f7656f19cd37eb8c82f0f860afba50a6,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-11-05 00:22:54 -0800, , cpu x64 amx simplify icb loop make free grps,,
1686,5d0f5e3c13174a2a16c16f918c8e3cfa8bc68e0a,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-11-05 00:22:11 -0800, , cpu x64 amx improve performance 1x1 convolution,,
1687,7b7519f48bf43914f63d82d03bdb43dde4e61492,aniel Youssif <daniel.youssif@intel.com>, 2020-11-03 14:05:28 -0800, , ocl conv bwdw fixup uint cast,,
1688,6d988902b7f9977df9248dcfea489b20be0736a0,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-11-04 15:57:15 -0800, , test benchdnn fix ip_perf_batch type,,
1689,27cb0e4b4a2fa6160d275d82774ed998cc455de4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-02 12:01:48 -0800, , benchdnn binary adjust input file different,,
1690,a1e87b7409dc554c59ce26f1ea6958c5243c2b10,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-10-21 13:28:25 +0200, , cpu binary support mix f32 src data type,,
1691,8ff7214c35914e7a44fd79f4806a012ecd5c7498,"aliev, Rafik F <rafik.f.saliev@intel.com>", 2020-11-04 09:08:37 -0800, , build fix msvc compilation warning c2398,,
1692,ab0468a4d22f0bcc88247bf0ce92b60a32515434,ourad Gouicem <mourad.gouicem@intel.com>, 2020-11-03 15:57:24 -0800, , gpu gemm transpose properly execution,,
1693,3c88ed85a2c88cfe79e48fe018dd730e91e2d1f6,ourad Gouicem <mourad.gouicem@intel.com>, 2020-11-03 15:52:42 -0800, , gpu rnn call gemm row major appropriately,,
1694,838979fd08aac69df2feff474c1f946a0c5c53a1,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-11-03 19:11:59 +0100, , gpu reorder fix crash reorder enable selection abxxxx8ayb kernel,,
1695,4a97eb557c803cc88caafa57ddddc126d5cd7754,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-11-03 00:51:54 -0800, , cpu x64 fix case n_dims,,
1696,d55957dcea4db1fb3e7ce80101608ebc9089cf4d,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-10-29 04:26:43 -0700, , cpu x64 conv fix grouped conv handling uni kernel,,
1697,85d513d6e958f0491f0dbbf689f0f399a8a92a8a,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-10-30 13:00:07 -0700, , src cpu x64 support s8s8 brgemm avx512_core,,
1698,8c86371bfbd422feba7e2aec963918b8dfe9b01b,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-10-30 12:33:33 -0700, , src cpu x64 brgemm support s8s8 case avx512_core,,
1699,543f3fae2b9572826b67aa443e28d15b8a3cfd08,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-10-30 12:25:09 -0700, , src reorder supported compesation oi4ixo4i layout,,
1700,1dfa9b4fe8a3392803bf7366c04cdae758d3f65c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-11-03 12:23:41 -0800, , benchdnn allow post ops contain double quote batch file,,
1701,ef4c3428f0f00d2839e87de597e61e879483c529,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-11-03 11:43:50 -0800, , test benchnn add ssd resnet34 size,,
1702,69153608dc324d08fce4c3d4c0fa64d6f695b6c8,omasz Czeszun <tomasz.czeszun@intel.com>, 2020-11-02 07:07:45 -0800, , cpu shuffle fix segfault large tensor,,
1703,bffc76f7a6a287b78e031bc903a593fc74e04650,omasz Czeszun <tomasz.czeszun@intel.com>, 2020-11-03 06:14:53 -0800, , cpu shuffle fix non x64 compilation error,,
1704,0662e01a3ce84608d23ed670fcd3f8e7ba54f70a,"itch, Benjamin <benjamin.fitch@intel.com>", 2020-11-02 13:50:09 -0800, , doc readme contributing update,,
1705,3db1ff5e012817fe9e41f503f027009dc5e26a53,lejandro Alvarez <alejandro.alvarez@projectx.ai>, 2020-10-30 09:59:37 +0100, , doc fixed typo readme.md,,
1706,544d84574984ca8b807dea8efdc81f34fb17b2d9,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-30 21:21:31 -0700, , cpu x64 jit remove default operand uni instruction universal instruction jit_generator allow default operand second source operand vex encoded instruction xbyak gracefully handle case duplicating destination register example vaddps xmm1 op1 operand vaddps xmm1 xmm1 op1 however universal instruction jit_generator also intended work non vex instruction set namely sse4.1 common use case something like uni_vaddps xmm1 xmm1 op2 addps xmm1 op2 lead awkward scenario second operand passed universal instruction op2 empty operand avoid pitfall best simply remove default operand universal instruction,,
1707,2c4308d9396d1a1a635fc09a59d79fc7db15b34e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-27 15:21:13 -0700, , benchdnn eltwise update filling corner case,,
1708,10b1b8cd95af7106b930615cbce5cff68356be39,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-10-29 15:26:50 +0100, , cpu eltwise fix issue exp near max value change arg reduction log log log able compute trunc log2ef exceed 128. change fix issue algs formula exp i.e gelu_erf elu soft_relu logistic exp,,
1709,a2e170c9545bc9190f9537d9c9702ba3a556f18f,acek Reniecki <jreniecki@intel.com>, 2020-10-29 04:55:00 -0700, , test reduction test threshold small bf16,,
1710,e1c9a4ef992728779bb4bb5ec3bfbe6dc4da69b4,omasz Czeszun <tomasz.czeszun@intel.com>, 2020-10-27 10:41:43 -0700, , cpu shuffle remove unnecessary template,,
1711,9ef7871119a7e981f7271c2da370d02aaadbd046,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-30 10:18:17 -0700, , style cpu x64 rnn gru add const qualifier,,
1712,291b47efe42ff0af8f4a44a019c0a07e38ae9a1a,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-29 21:50:32 -0700, , benchdnn input rnn add shape test unroll kernel,,
1713,2d63657d4364dfe3fcba00234428666de3ec46a3,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-29 17:30:56 -0700, , cpu x64 rnn gru unroll post gemm kernel,,
1714,16198e537d78343c6fb602b1babf26ccd5adca1b,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-28 10:21:13 -0700, , cpu x64 rnn gru reduce post gemm kernel size omit tail processing whenever dhc multiple simd width,,
1715,287dc7373c2dda111ae9fa57fb4d111f1f78eca0,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-23 16:50:03 -0700, , cpu x64 rnn gru combine call sigmoid injector postgemm_part1,,
1716,cf1ea3ae26352ff5ab945efdd68f19858efad74a,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-23 16:45:38 -0700, , cpu x64 rnn gru save register eltwise injection,,
1717,77753f8d7ca6f8355c6ccf818c4b5c344e1e1ba0,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-22 11:05:27 -0700, , cpu rnn gru remove unnecessary store post gemm,,
1718,a5c2eec75fe522fc8d305bd40d025e4bfc1c4940,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-30 09:21:35 -0700, , cpu x64 rnn gru minor fix,,
1719,fdc409df47a466d59b6bcaae1fe9c226af19e3e9,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-10-29 12:15:41 -0700, , cpu x64 enable grouped deconv avx512 int8 deconv,,
1720,33fff79222a699de210778ea993623c51aeda255,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-10-30 01:52:06 -0700, , cpu x64 conv fix uni_vaddps call sum postops,,
1721,3ca1e446d660d23d180420ee8baf6e0581461cef,enis Samoilov <denis.samoylov@intel.com>, 2020-10-30 12:47:06 -0700, , gtests add test primitive cache,,
1722,804cf6806aabc1f6adab0f425a0c89fdc3f40e57,enis Samoilov <denis.samoylov@intel.com>, 2020-10-27 15:08:28 -0700, , common fix race condition primitive cache,,
1723,c63b95b435891683f36f2dfb9b88222c44ac4423,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-30 04:18:20 -0700, , cpu x64 pool fix incorrect postops data loading block splitted sse half,,
1724,0b7318a1da716348b0f839a306d37192d342334e,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-10-30 04:46:50 -0700, , gpu bnorm update comment signed wroblewski bartlomiej intel.com,,
1725,eb7ea42133b2223f2440c5f8c867fdae43ed7a92,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-30 01:57:29 -0700, , cpu x64 binary injector add missing break switch,,
1726,cfa3ea0b65b02653fb1e9b87dc24b54839ded8e2,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-10-18 23:29:33 -0700, , cpu x64 brgemm fix isa dispatcher,,
1727,03a8a5c77ec7763a70d99bfdba66d1fc382e8f2f,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-10-18 23:28:56 -0700, , cpu x64 brgemm align loop,,
1728,d98f2059370e1f84a2fce8fffcd130bfeb1a6775,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-10-18 23:27:49 -0700, , cpu x64 add forward brgemm based lstm,,
1729,ffa9124c25e1be29dcfc5fe8037f435a7bffe3b1,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-10-18 23:26:01 -0700, , cpu x64 add int8 reorder rnn blocked weigth layout,,
1730,dcafdaa6a111964edc42e8dd992016426891b0c6,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-10-18 23:23:38 -0700, , cpu x64 add blocked weight layout rnns,,
1731,37837c1ff4d63e6d0aecd5cf8494d69e451f78e3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-01 12:38:04 -0700, , style clang tidy compliance,,
1732,921a07db16f1fdbde08dd810ec368352abc1ec65,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-11 17:10:41 -0700, , style drop virtual specifier overridden function,,
1733,67c3790d4c7742a87c4741ed990446c895d0ec83,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-01 12:40:58 -0700, , common sum allow redefine accumulation tensor,,
1734,c507a56dd142d493b2d28fe42d60853dbd5d2d17,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-21 17:15:25 -0700, , gpu compute fix potential seg fault,,
1735,780264ef4ff3ec37b19994854b8faef241442878,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-01 18:33:08 -0700, , benchdnn fix header,,
1736,70437a6730380711d8bdec63c1df9c1fb828b46d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-01 18:48:40 -0700, , gtests reorder update test data type constraint,,
1737,ad710f504861e430ff429dfc7e239f0cfaa02224,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-01 18:45:41 -0700, , gtests increase testing coverage,,
1738,4094156aacfd79f9c6e7fe21677be2c73fb753d7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-01 17:35:33 -0700, , gtests iface_wino improve internal check logic,,
1739,a5ec4674cac2738e9843305c1567e504b69b5e90,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-30 21:14:20 -0700, , gtests fix macro header inclusion,,
1740,7ca95fa2db057aa6b93e2bc86cd5710d476814a0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-10-29 17:59:40 +0000, , gpu gemm user zero initialzation ctor well understood older gcc,,
1741,a31436d3e6496b2e05a393a06cd2b5327775b215,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-10-29 17:54:48 +0000, , gpu jit avoid conversion nullptr non scalar unique_ptr ...,,
1742,04ab3e0b4e8bdbd02b666ab15e2cf53d9f8638b1,oy Oursler <roy.j.oursler@intel.com>, 2020-09-17 10:40:35 -0700, , gpu ocl implement 6x3 fused winograd convolution f16 data type,,
1743,20c79ada8b76e1172dd04c9f43f6766f6b9f4755,oy Oursler <roy.j.oursler@intel.com>, 2020-09-16 13:47:17 -0700, , gpu ocl make winograd 2x3 labeling explicit,,
1744,f4d42a0c106b9c4fb8d97bcc5b0e399faffb0540,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-10-29 12:00:55 -0700, , test benchdnn extended testing coverage inner product,,
1745,aa509fb1cc23f12e9f0bbd0a77257f62e1cd3329,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-10-29 11:56:45 -0700, , test benchdnn shape rnn added,,
1746,2e72240fb91b263bb9162a199b93283390c3983b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-10-29 16:43:39 +0000, , cpu x64 remove unused variable,,
1747,adcc8cf60459a3ff5009a2ef7c707e4bde56acfd,oy Oursler <roy.j.oursler@intel.com>, 2020-10-29 13:16:26 -0700, , gpu ocl fix incorrect divisibility condition zero pad,,
1748,838b4b62ffcee757259d4c9adf25a090927db11a,"rimak, Tatyana <tatyana.primak@intel.com>", 2020-10-27 09:13:54 -0700, , benchdnn input add efficientdet shape,,
1749,969bbb19e23fe97848b6f6ae74fc046f804937e9,"ozlowski, Krzysztof J <krzysztof.j.kozlowski@intel.com>", 2020-10-29 03:52:05 -0700, , gpu ocl post ops use burst read binary ops burst used convolution kernel optimization burst allowance assuming best case scenario read user requested range binary arg tensor change post ops macro interface support serial burst update deconv eltwise matmul kernel new macro name,,
1750,1838338a5c0cb827aa7bb8bf187ba5566cf5ad29,"ciebura, Dariusz <dariusz.sciebura@intel.com>", 2020-10-29 00:33:20 -0700, , cpu x64 conv enable random sum scale postop uni_x8s8s32 conv,,
1751,6fe7234450f62e6e0c841057eb322b40da3cf57d,"ciebura, Dariusz <dariusz.sciebura@intel.com>", 2020-10-29 00:33:20 -0700, , cpu x64 conv enable random sum scale postop uni_x8s8s32 conv,,
1752,1d2d18bfe048dfdcb2902d69b87ba1f4c77253ee,lok Bakshi <alok.bakshi@intel.com>, 2020-10-28 12:58:50 -0700, , cpu x64 int8_conv remove extra instr avx2 avx512 kernel,,
1753,d58524e696bb960c051eb78da103252412ea7a80,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-10-26 23:25:29 +0000, , cpu x64 update xbyak 5.99,,
1754,86b04ec135a38f73617bb6db8bf196194f9a5380,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-10-27 20:46:13 +0000, , doc updated copyright third party program,,
1755,119b8721df14d60fa5ec7803b699c0ed1f6d059f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-10-26 13:02:59 -0700, , doc update verbose.md,,
1756,68ce344dc90848279714c7021a2fc3b561b566cc,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-10-26 11:24:52 -0700, , common gpu add wait execute verbose enabled ensure report correct time even user kernel submitted side fix user enqueue kernel onednn get timestamp onednn execute primitive onednn wait onednn get timestamp may include time kernel fix user enqueue kernel onednn wait onednn get timestamp onednn execute primitive onednn wait onednn get timestamp includes time primitive,,
1757,bfa4759449f1d6723c7e21e6d51079ea7bcac84f,lok Bakshi <alok.bakshi@intel.com>, 2020-10-26 12:34:44 -0700, , cpu x64 gemm_bf16_conv fixup ensure non overlapping work thread,,
1758,1f0b4eeac6ce54b1d9d0f804a8bfbf3a58b5d519,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-10-16 11:11:48 +0200, , gpu reorder optimized nhwc nchw reorder 1st layer resnet50 perf gain 10x depending tensor shape work suitable 224 230,,
1759,1c75094eadfba63d35b1f27e13d3f29f2ef2aefa,entaro Kawakami <kawakami.k@fujitsu.com>, 2020-10-25 15:35:15 +0900, , add qemu aarch64 jit implemenation old qemu behaves differently real cpu regard sve instruction qemu.sh downloads recnet qemu source code build,,
1760,ae90330ecb746b55ba861cee62a69052808933dc,entaro Kawakami <kawakami.k@fujitsu.com>, 2020-10-23 11:39:01 +0900, , cpu aarch64 add jit reorder moment bf16 support struct struct implemented armv8 sve 512,,
1761,6eefd3eb2cd39259d288605f6c997e42d28cf705,entaro Kawakami <kawakami.k@fujitsu.com>, 2020-10-23 11:34:15 +0900, , cpu aarch64 add required function jit implementation note dnnl_cpu_isa_t related public api rfc required change dnnl_cpu_isa_t rfc accepted following value temporaly defined 0x1 0x3 0x7 0xf 0x1f moment jit dump supported jit profiler support future work,,
1762,a6b5e2728053598e642dd03899cb9dc853e9dd14,entaro Kawakami <kawakami.k@fujitsu.com>, 2020-10-23 11:12:27 +0900, , cpu aarch64 add xbyak_aarch64,,
1763,17842ae705131c7e595b94680c80b595a882bd96,entaro Kawakami <kawakami.k@fujitsu.com>, 2020-10-23 11:09:41 +0900, , cpu aarch64 expand source file list future jit implemenation,,
1764,48b915c40440983c0a88baf73b68a5e994bbd64d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-10-22 20:46:25 +0000, , build add support,,
1765,6457611f1a70d208e325e0ea1c9663bb855f2078,entaro Kawakami <kawakami.k@fujitsu.com>, 2020-10-22 09:19:45 +0900, , common move cpu x64 common utils.hpp used x64 also various architecture,,
1766,e2ea8330411beed738c8f4d8b65292b58b21d3d5,entaro Kawakami <kawakami.k@fujitsu.com>, 2020-10-16 13:50:50 +0900, , benchdnn conv avoid winograd implementation limitation check winograd supported aarch64 moment,,
1767,a8ed7bcc2991a738650b081b1e2072916a97745e,"afonov, Igor <igor.safonov@intel.com>", 2020-10-26 10:57:31 -0700, , fixup cpu conv uni_x8s8s32 implementation jit binary postops,,
1768,34d84a3e6901b5cc283d08514026971b674d9cd7,eter Caday <peter.caday@intel.com>, 2020-10-15 09:56:40 -0700, , gpu jit gemm special case default zero point,,
1769,9eaca0bb816ff9fa110b0dd16f313a314a5a51f0,ourad Gouicem <mourad.gouicem@intel.com>, 2020-08-11 12:10:53 -0700, , gpu gemm enable support layout,,
1770,1462e84ee388213c22d740a81e9d5c8042056630,ourad Gouicem <mourad.gouicem@intel.com>, 2020-08-07 16:02:29 -0700, , gpu change internal gemm primitive api,,
1771,b68a4fc2d84d2099608af46df64ab177dd030c1e,ourad Gouicem <mourad.gouicem@intel.com>, 2020-08-07 16:04:12 -0700, , gtests remove function_based gemm api test gpu,,
1772,f707fb157766919e979788c4cbae6c983429260e,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-10-23 17:12:56 -0700, , fixup src x64 matmul support ldc post_ops corrected reference inner product post ops avoid performance degradation,,
1773,36e7bf358561cd226f135b89665cd2be38355b18,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-10-23 02:22:26 -0700, , cpu x64 conv fix gnu720 compiler issue lambda def lambda,,
1774,0cd735109a2881c20f22be57c97b964bc530b74a,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-10-22 02:36:21 -0700, , cpu x64 post_ops_ok check pre dw_conv post_ops,,
1775,e4f9cc0e7b43512db432669e6b456b3bf0c02a7e,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-10-23 02:22:26 -0700, , cpu x64 conv fix gnu720 compiler issue lambda def lambda,,
1776,287838d70de7f9aa8edf9f2f976156407256cebf,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-10-22 14:24:26 -0700, , cpu x64 add adl support int8 deconvolution,,
1777,f57921d3b7f18c07d2c07168fccad13749cb647f,athan John Sircombe <nathan.sircombe@arm.com>, 2020-10-15 21:22:43 +0100, , add acl build aarch64,,
1778,52f7f75d80cce1780bd738d110fc8c16b03556f3,oy Oursler <roy.j.oursler@intel.com>, 2020-10-20 17:39:33 -0700, , gpu ocl use subgroup write contiguous output zero_pad,,
1779,ce70b7c165b502ddb8deaea12dedd096af3b6ed1,oy Oursler <roy.j.oursler@intel.com>, 2020-10-20 11:42:48 -0700, , gpu ocl balance zero_pad work unit size number work unit,,
1780,f4dde5e712a911638914c4bd785d27fcb6d02aa6,oy Oursler <roy.j.oursler@intel.com>, 2020-10-20 11:40:34 -0700, , gpu ocl specialize zero pad based step_nelems,,
1781,50ce2c2b498f7adbe7e5330a8d022c474ec71ca9,oy Oursler <roy.j.oursler@intel.com>, 2020-10-19 16:25:40 -0700, , gpu compute add verbose print zero_pad primitive,,
1782,99fb5af01f85f52cca05e5037a8260ab7f035196,aniel Youssif <daniel.youssif@intel.com>, 2020-10-21 09:35:28 -0700, , ocl fixup bwd_w f32 first convolution,,
1783,011aa6ae9bb586527415c8ffa10c8ef0f5f54613,lok Bakshi <alok.bakshi@intel.com>, 2020-10-20 13:11:09 -0700, , cpu x64 use function call isa comparison,,
1784,b7e29524163c17b2a0914133e676c4f357c9bcce,lok Bakshi <alok.bakshi@intel.com>, 2020-10-20 12:26:38 -0700, , cpu x64 add comparison operator cpu_isa,,
1785,a21e6dca9ae373746919f4e24e09280ca4703f0a,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-22 18:11:51 -0700, , test convolution,,
1786,502fa03e3b5de558461b8af8634fcd8f463da73b,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-22 17:57:18 -0700, , fixup cpu x64 jit_uni_int8 refactor register allocation avoid conflict,,
1787,3984e03a8e3e4a05f944a1e93971890d5773833e,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-08-18 17:38:56 -0700, , cpu x64 gemm change int8 gemm avx vnni unroll 24x4 change avx2 int8 gemm kernel generator use 24x4 unroll avx vnni isa,,
1788,13f417570ff23690f6cc4f7f0e8b2bf9bf1b7595,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-10-17 11:24:34 -0700, , cpu x64 gemm add avx vnni support,,
1789,d3f25ff842b44e058d3e69bfeb1377fb709e5560,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-04-01 11:44:05 -0700, , cpu x64 add avx vnni avx2 int8 convolution,,
1790,aaeba0b1f6f79c84559535f0de3e013178f137cd,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-10-15 15:38:44 -0700, , test add avx2_vnni isa adl cpu family,,
1791,75e3b9ad8e977876562d959ffc66f0b80f8e5016,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-04-01 11:42:32 -0700, , cpu x64 extend cpu_isa_traits avx vnni,,
1792,13374e74d2ae21a77a9d3fd9452160918065efda,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-10-13 18:00:39 -0700, , include doc add avx2_vnni isa adl cpu family,,
1793,3f94e0ad44370c261cc22cfa9390fc349a9ecec7,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-04-13 12:56:43 -0700, , cpu x64 xbyak cpuid check grt cpuid leaf subleaf return eax,,
1794,b283febe4ec3bc9b633e52daa4cd9cff35d662a6,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-04-01 11:41:35 -0700, , cpu x64 xbyak add avx vnni instruction support,,
1795,12f8697d07be40f6c0c8ab8510eba95359096a21,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-04-01 11:41:07 -0700, , cpu x64 xbyak add adl cpuid,,
1796,66f9e6e126c96c7185f2aefb28e5524c502d5bc1,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-04-01 11:39:43 -0700, , cpu x64 xbyak add option choose vex evex encoding,,
1797,39f853d9dd7948b9cc195f16b7604856305021e4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-10-22 23:10:00 +0000, , cpu x64 silence array bound gcc warning,,
1798,c67d5d64d08de81ef475942eab427dcc725c3cc6,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-10-19 17:13:53 -0700, , src gpu ocl fix gen12lp bias read,,
1799,a4141630e9ba396401f832b809d2b80a54c23c1a,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-09-08 01:24:49 -0700, , cpu conv uni_x8s8s32 implementation jit binary postops,,
1800,e0dbd6a32be4db9c0cd99c1c6fe62b2e402d8d16,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-10-21 18:42:03 +0000,848, cpu rnn reduce scratchpad memory consumption fix 848,,
1801,caafd6902b29a17b8db0ff03fac1c81b4d6a68fb,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-21 10:10:43 -0700, , doc verbose make list describing verbose output ordered help account item plus used handy reference parsing verbose output awk,,
1802,9de7c57a39acb3c4aea095861778bfd2b951264f,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-21 10:07:50 -0700, , doc verbose add missing bullet primitive attribute,,
1803,39db5c885111f9eeec526e9d7db8d0706cdc1ecd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-19 18:57:27 -0700, , benchdnn rnn temporary disable s8s8 reorder check gpu gpu doe support s8s8 reorder yet thus disable check avoid testing issue,,
1804,a6cc7b5c2dc89d0aff13ea29240f6c1c26471115,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-07 21:51:49 -0700, , benchdnn input binary minor adjustment,,
1805,9786e1ca24f7bfd10ca7eca7f0e04ed32e2d2462,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-08 17:52:02 -0700, , benchdnn binary tolerate higher rel_diff division fp16,,
1806,8cd2800c847ddefa0c526f539f0d16bf84365036,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-07 17:33:24 -0700, , benchdnn stop checking point point fp0 nan,,
1807,a5f43b20ad975d90af08200ed0f541b0be36331c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-07 18:22:19 -0700, , part revert src test make saturation return proper value nan,,
1808,c83842f809f9f9c30cbb9c73256c2f0cda321ec1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-07 17:50:06 -0700, , part revert api src test cpu gpu binary add division,,
1809,cf6da6d64570cfb6569fa0dbd155d10f8fcc3727,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-07 17:47:19 -0700, , revert test benchdnn binary pay attention gpu cpu saturation difference,,
1810,0e936a22f158afe9bd3dbad964c39c7a5e674a24,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-07 17:36:50 -0700, , part revert fix nan propagation binary computation leave part propagating nan benchdnn reference,,
1811,777c6acd4096439023150a8d758bd020558df6ee,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-10-21 11:41:49 -0700, , cpu x64 add int8 deconvolution support avx2 sse41 via unified kernel,,
1812,172c4d602ae231188460ab362ba921e3dccaebc0,"zeszun, Tomasz <tomasz.czeszun@intel.com>", 2020-10-21 09:45:47 -0700, , cpu x64 shuffle add support bfloat ncdhw16c format,,
1813,9b361e895f37ed6b8af4e009b4ecc570334f9323,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-10-13 17:29:29 +0200, , cpu binary support different src0 dst data_types,,
1814,4e7bd51cc2c66303aad6d6eb29b634aa752c52f8,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-10-19 18:20:12 +0200, , cpu x64 pool fix tail postop pool,,
1815,1db0508582d3ecfe80ebe8a8c05c4f3c23529ac1,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-10-01 07:31:26 -0700, , gpu pool gen9 remove unnecessary casting,,
1816,bb7c166ecccc3e8e6a3216e81a575dcfb0965e09,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-10-19 22:42:29 +0200, , gpu reorder fix another bug transpose16x16 kernel fix crash trying reorder tensor,,
1817,2463dea1b6331ac5aee600092d8c42aae407b87a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-09 12:42:13 -0700, , benchdnn input dw_conv adjust input file,,
1818,45d52eb244946325cae6081811f331ae077aed03,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-09 14:53:25 -0700, , src test add binary support fused conv,,
1819,41f14fa5500aaaccd9d65bf778a6359f682e5f31,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-09 14:48:55 -0700, , src test dw_conv fix bias arg_usage,,
1820,1192b95074e6d32d1e94820a7d860097b9adffd4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-09 14:47:35 -0700, , src test dw_conv styling,,
1821,cfb488c073c53158fcd08dd64ecd3ff9b7716ff4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-28 19:15:19 -0700, , common verbose add depthwise post,,
1822,a8f68cf4d4bfaf76427eacc4f943f95f8ef22c41,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-20 15:28:30 -0700, , cpu x64 jit_uni_int8 remove redundant register alias,,
1823,ab987547d0b8bbdf1b1791da23b48351be976350,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-19 14:15:26 -0700, , benchdnn input add conv corner case,,
1824,23de1f8ef18e4de3eb275376766220e5d487a2b7,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-19 13:52:23 -0700, , cpu x64 jit_uni_int8 refactor register allocation avoid conflict fix register conflict conv,,
1825,87d70c4520ad765762ce0786ec78373539d8baf8,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-10-07 06:21:28 -0700, , benchdnn gpu add test axb layout int8 primitive,,
1826,9a102d5214c2fa1a1143e5874e283879567a5b83,ourad Gouicem <mourad.gouicem@intel.com>, 2020-10-14 16:32:15 -0700, , gpu ocl gen12lp fix first conv tail handling,,
1827,fbc8a7bb638796e5789559f80cfc9927869af0ae,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-10-15 14:46:26 -0700, , gtest increment total malloc count current index,,
1828,3f22e0ca1f01d308fa4adea1d092e4239029eac5,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-10-16 13:09:38 +0200, , gpu reorder fix bug transpose16x16 kernel,,
1829,8bc2413f8e32e57b900f810a31a9f7f271cf777a,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-10-13 14:33:49 +0200, , cpu resampling use std function instead pointer function,,
1830,9ca20657adf70359dfedb3c5695ef8afdb5f8f73,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-10-05 17:56:11 +0200, , cpu resampling change data distrubution thread speed ncsp format,,
1831,e68682cfd9aadb65ba7e06b22e995014a03fda8f,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-10-05 17:56:00 +0200, , cpu resampling remove old kernel avx512 fwd path,,
1832,afa2507d6efbf5959e525d3a9473a44a7d41acf5,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-10-14 13:27:27 +0200, , cpu resampling introduce new jit uni kernel fwd path,,
1833,513ab934d5675fb4f0a178f54a48e051dd57bdf8,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-10-13 15:06:45 +0200, , cpu pooling unification memory tag kind,,
1834,c92b56a0e10b6bdf6101bf98bf236c8663eaa80b,"adia, Haleema <haleema.sadia@intel.com>", 2020-10-13 13:52:35 -0700, , gpu ocl improve perf fwd_b f16 case,,
1835,65ec7af55fce9dae3176bda5bff690cddd8a33fb,lok Bakshi <alok.bakshi@intel.com>, 2020-10-07 13:10:32 -0700, , cpu x64 jit_bf16_bwdw iterate group trans src dst call nspc layout,,
1836,aee6e8a668366ddf652b0111c7c7c2cf54a3a93a,lok Bakshi <alok.bakshi@intel.com>, 2020-10-07 13:17:47 -0700, , test benchdnn input conv strided shape large group size,,
1837,832a5aaadf908d7e19301482930ced97d57587e9,rinivas Putta <srinivas.putta@intel.com>, 2020-10-12 22:30:15 -0700, , src x64 jit_avx512_conv bwd_w fixup hw_transpose optimization,,
1838,2203ae4fd9aa65c676e47f79fbc570519e0d4792,awel Chmielewski <pawel.chmielewski@intel.com>, 2020-10-01 17:29:04 +0200, , gpu pooling set vectorisation abcd16b,,
1839,e85a432668ddf4aa73f8d98978606a06381409f4,eter Caday <peter.caday@intel.com>, 2020-10-09 12:23:19 -0700, , gpu jit disable mid thread preemption,,
1840,14c9de4094597cb193fb39eddc11d10569547eb1,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-10-07 11:08:28 +0200, , benchdnn binary add skip case different data type cpu,,
1841,9befb74cb9f2814b7e622b76969366154b35dbe4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-06 12:42:45 -0700, , benchdnn input binary introduce perf file gpu,,
1842,c492165449f7411bacc5ef6e1f17880840d6b6c3,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-10-07 09:33:22 +0200, , benchdnn input binary add additional test case post ops feature,,
1843,7638949b0c1a163ad44a56f1a5d789c6daf57e6e,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-08 05:48:38 -0700, , cpu x64 injector block binary mem operand sse41 avx instruction sse avx used compute binary result like vaddps second operand memory require mem operand byte explicitly aligned intel manual chapter 2.4 rule relaxed avx2 intel manual chapter 14.9 using benchdnn zmalloc_protect guarantee tensor memory address byte aligned cause segmentation fault,,
1844,99c52cefd6fbc752bbffd0a316b22a48ef63575f,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-08 04:45:27 -0700, , cpu x64 binary_injector vmm preserverd non avx512,,
1845,103fd0cd0d8cfbbc7e0eef0d4bde30b455e852f5,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-08 00:46:22 -0700, , cpu x64 injector prevent out_of_range array access,,
1846,d390d74e7213e246727313f44b1096d041c5c215,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-07 01:50:35 -0700, , cpu x64 binary_injector kernel init return false bf16 binary postops exists non avx512_core,,
1847,9d7bb7bd170f2ff771ab55b6f5c4fc899076f4ec,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-05 00:53:20 -0700, , cpu x64 binary_injector fix incorrect bf16 tail bcast bf16 tail loaded using vpbroadcastw opmask without zero extension,,
1848,5fc6437feddffa5b5c2e54100e7152556829cecb,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-09-30 21:11:44 +0200, , gpu reorder use fast transpose 16x16 kernel src dst layout fast reorder kernel originally supported abcd abcd16b reorder work pair layout satisfy following requirement dimension last dim tensora last dim tensorb next last dimension tensorb last dim tensora next last dim tensorb src dst vice versa example format abc acb16c16b abc cba16b abcdef abcdef16e abcdef abcdef16a ab16a16b ba32b16a,,
1849,3b88864f6574670d1e17d7f2519446d960876290,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-11 07:46:00 -0700, , fixup benchdnn add test case target fused depthwise jit kernel,,
1850,4cac7b840e2c518bd0c4c6f3a79dc671e2cf5d43,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-08 14:47:07 -0700, , fixup api binary add binary_sub algorithm,,
1851,d180dda6ac07727a350d77800c67cae1b36f22a2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-06 20:05:59 -0700, , benchdnn input simplify binary post case,,
1852,b78c229ecc849d53eafad5f96a2bdf536ed0e131,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-10-08 18:26:15 +0200, , gpu ocl post ops support bf16 binary arg type,,
1853,d3007dfcd8717aa49feba9302b0bf55675b3096b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-09 22:31:03 -0700, , benchdnn input conv gpu fix incorrect option value,,
1854,00f1db2fb9733bb18c1012d1b2f761056f018079,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-06 19:25:47 -0700, , benchdnn input pool gpu switch complex binary post case trigger incorrect saturation benchdnn cropping value int_max coverting float transforms int_max becomes int_min causing incorrect comparison fixed future,,
1855,f872b2e425e62db8c2a0988e0cce7acd57c00a6d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-06 18:53:15 -0700, , benchdnn conv add f16_no_limit config binary post make final value f16 precise range thus reporting problem using limit config make plea compare function,,
1856,00ff34bea7698fc5a2d14bb4758facaef64a13fc,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-29 23:15:58 -0700, , benchdnn add test case target fused depthwise jit kernel,,
1857,ceddde497682249ea9b13d4d817b6f672a048166,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-08-18 19:58:12 -0700, , src cpu x64 added brgemm inner product implementation bwd_w,,
1858,3fea92d40cd1041606652aa366f964fa221b5244,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-08-13 17:43:23 -0700, , src cpu x64 added brgemm inner product implementation bwd_d,,
1859,1f659bb4832faae375980192d693add035fb50f8,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-09-09 16:54:00 -0700, , src cpu x64 added brgemm inner product implementation fwd,,
1860,797ac2d4aaba84991baed6bc263ba558e96bdfb8,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-08-13 17:07:04 -0700, , src common,,
1861,dcb5c69f335585cf070d33ba3e707fc96324f36f,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-07-29 13:42:50 -0700, , weight layout block spatial case,,
1862,ac0ae4b4f61d2e793a7b130b037d5594fcbd4764,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-10-08 18:26:15 +0200, , gpu ocl binary enable mixed data type gen9 kernel,,
1863,2f90d442d08353da17c947fbc6c378a76f297d42,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-09-28 03:52:39 -0700, , gpu bnorm vectorize mean var calc reduce dim dense,,
1864,414487129557f3174e6f73fa4b8fb57f238e7a77,"afonov, Igor <igor.safonov@intel.com>", 2020-10-07 14:02:41 -0700, , style src cpu rnn reorder use api,,
1865,6bba8086d0fbc0941ae1865c5d3c0f31bbae0564,"afonov, Igor <igor.safonov@intel.com>", 2020-09-28 23:14:40 -0700, , api attr add get method rnn quantization,,
1866,93aa18536faab0aa1f3695fc58709082294ff8f5,"afonov, Igor <igor.safonov@intel.com>", 2020-09-28 16:31:10 -0700, , src cpu rnn check feature using rnn aux method,,
1867,61cf7c17a8b79d78a1282b60d9188da7a30b3fd8,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-24 07:00:32 -0700, , src cpu rnn lstm handle projection postgemm jit fashion,,
1868,4e7af0cc9169223a9b130c87666be41f7bd9513f,"afonov, Igor <igor.safonov@intel.com>", 2020-09-18 00:40:46 -0700, , test benchdnn input rnn add int8 lstmp case,,
1869,28d4d0e4d45f0c6fba005fd47c80c9415cc2fb17,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-24 07:16:03 -0700, , src cpu rnn jit better handling dst_iter nullptr,,
1870,841862b216cd21ca5a63f6cc3c7fd9599ea6b563,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-24 06:55:17 -0700, , src cpu rnn jit explicitely pas qparams injector,,
1871,efc4795459f65e1ea3bfd177392d2259023f7036,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-16 10:41:25 -0700, , src cpu reorder enable ldoi ldio_p reorder,,
1872,d9ab25d530d0776c5ab2acb54d77240988f02679,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-16 10:07:10 -0700, , src common verbose properly print rnn weight,,
1873,3754d35f9daa5b77dc96129e5312987bc380c1d8,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-14 11:06:54 -0700, , src cpu rnn lstmp enabling copy path,,
1874,2e86317e6a87e5d1d45e80b9004c4e316c091021,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-08 21:46:37 -0700, , doc src benchdnn cpu rnn add int8 lstmp support,,
1875,e07e1c12c88c400c57f3c4a51542044c645e59a3,"afonov, Igor <igor.safonov@intel.com>", 2020-10-06 18:01:36 -0700, , test benchdnn rnn ldnc tnc offset use dic lstmp,,
1876,a3ae2e31c46bcc8bc3ea969b22819fda61390c63,"afonov, Igor <igor.safonov@intel.com>", 2020-10-08 14:53:20 -0700, , test gtests rnn add reorder projection weight support packed format,,
1877,e8f2eed3ef1dc9fbf727b865068c0a1d88b7e9af,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-08 09:48:39 -0700, , doc fix link dev guide,,
1878,1df88a6a72ba707d5e0e3683d05518e0dce2a83f,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-05 15:42:15 -0700, , benchdnn doc add link conv driver,,
1879,8caa17dca9c20735f71e49145d4c337a8e243fc7,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-24 02:51:35 -0700, , cpu pool non_jit nhwc nchw add const type qualifier appropriate,,
1880,48b317f236149d709481bebcbd0b348fe788a70c,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-18 06:43:22 -0700, , cpu pool implementation binary eltwise post ops non jit pool kernel,,
1881,347ccddd06e81cd3063d846b5d8828fa3341a98d,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-10-06 13:49:36 +0200, , api binary add binary_sub algorithm,,
1882,44bd9a17a7819f9d994d0450e80414dc00b8c172,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-10-07 20:55:46 -0700, , fixup benchdnn rnn add standalone forward training support,,
1883,6c3d9d8e5143f36024725391b533ab0d4c910ed1,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-10-06 00:39:54 -0700, , cpu x64 brgemm amx add tail processing load dimension,,
1884,1a4ec5cd32c63691fa45042e4024778468f6b5bf,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-10-05 22:15:33 -0700, , cpu x64 brgemm add target isa brgemm kernel,,
1885,cad55d2e15da393eb96c0b0e476dfef8bdaac87f,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-07 11:42:40 -0700, , cpu x64 fix unexposed isas return next available isa dnnl_cpu_isa_t internal isa cpu_isa_t doe match externally visible isa,,
1886,c4202c4d190b02df000976ae1e37eba6119b4a56,"ierschem, Keola <keola.wierschem@intel.com>", 2020-10-06 13:42:14 -0700, , benchdnn avoid assumption isa order possible,,
1887,6b2c2de66ea2526860049c67b5b2940aabea3df1,aniel Youssif <daniel.youssif@intel.com>, 2020-10-06 10:46:11 -0700, , ocl conv fix bwd_w f32 1st conv bug,,
1888,9ddc4ebf55e0589334415a39ce2836558984f792,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-07 07:06:34 -0700, , cpu x64 window pool fix segfault postops pooling kernel instead default window rcx abi_param1 forcing usage rdi inside generated code,,
1889,aa3852305a375f9f5772d62fac238dfeff211ed2,eter Caday <peter.caday@intel.com>, 2020-10-06 08:17:54 -0700, , ocl gemm disable blocking bf16bf16bf16,,
1890,207df0fcd276c510b080b0b381cd82dd0624623d,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-10-06 14:53:28 -0700, , doc rnn document proper tag support fwd bwd,,
1891,a4173e67c52750fabc72dbd86c5987314f0ab764,rinivas Putta <srinivas.putta@intel.com>, 2020-10-06 11:03:08 -0700, , cpu benchdnn fix data member initialization,,
1892,b822a122e6b16447e228d1833889ee70091f0a35,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-06 04:38:32 -0700, , cpu x64 jit_generator avx fix designed bcast dword integer avx operand memory address movsd load scalar double precision used caused segfault used context xmm,,
1893,aaaf9691591c6abb86f8f291eda3b81e290fe0de,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-06 02:20:35 -0700, , cpu x64 pool adjust disabling postops guard condition disabling postops sse high half processed take place blocked format,,
1894,200b11754c14200cd60591e72428a4da9ea11478,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-28 04:03:08 -0700, , cpu x64 jit_generator add inheritance c_compatible,,
1895,822142ed40842f632d2ef004ee308714d9b7b6ae,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-10-05 16:54:39 +0200, , gpu ocl matmul fix post ops calculation,,
1896,234cca1cbbbc2b106172de0d1ce0db4a27519ac3,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-09-24 17:28:12 +0200, , gpu reorder optimized rcan tensor reorder abdfce abcdef layout dim must multiple dim must multiple,,
1897,ba4b078476b89b27a345c77283e27326d4ac6db5,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-02 02:39:37 -0700, , cpu x64 binary knl fix failed test binary postops specialization avx512_common jit_uni_binary avx512_core available avx2 version called machine available avx512_common available avx512_core case avx2 specialization wrong vector size deduced,,
1898,77a9a4d3e9cc46d6dea5cd4343ad7d1cbef4b730,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-23 04:33:07 -0700, , cpu x64 deconv u8s8s32 kernel add tailing support postops,,
1899,23bff95f7a7f7defab870ad5a7bc5ca137f30574,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-24 06:54:36 -0700, , cpu deconv jit_u8s8u32 implementation binary postops,,
1900,c768eb08ae26683541188a207d40f5c413a9cb33,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-10-01 10:08:38 +0200, , gpu add bracket around argument macro function,,
1901,63ce742c0dfac67918218e79f4e5c121d1061462,iotr Chmiel <piotr.chmiel@intel.com>, 2020-10-02 01:26:01 -0700, , cpu x64 i8i8 fix illegal instruction knl platform kmovd available avx512_core purpose loading mask tail kmow avx512_common enough,,
1902,32b08a351e1645e5efc3088d56668a94bb0b8a1d,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-24 05:13:50 -0700, , cpu x64 binary style add const underscore applicable,,
1903,a337ab110fa723323af6571645b809c8a943a14f,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-24 04:55:42 -0700, , cpu binary remove limitation point bcast blocked tail,,
1904,2e7c509c781b37de7b54274370750033eb0a6dcb,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-24 02:16:28 -0700, , cpu binary remove limitation tail processing postops blocked format,,
1905,a83b4da46e7151d7461a0012ecd1e48109f85d83,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-21 02:39:22 -0700, , cpu x64 pool post ops enable tail processing,,
1906,c6b5e2a2be251ce3396ba670a979b1898670cca8,"afonov, Igor <igor.safonov@intel.com>", 2020-09-30 19:28:07 -0700, , test gtests reduction init memory,,
1907,507653e2e43dd759a2478da33e2131003482ffed,"afonov, Igor <igor.safonov@intel.com>", 2020-09-30 19:27:51 -0700, , test gtests binary init memory,,
1908,8f74a37b504d308572033ab686841a4dfff3a6a9,"afonov, Igor <igor.safonov@intel.com>", 2020-09-30 19:27:12 -0700, , example init memory,,
1909,807fcf3590b893041fe14649262d50a07c524a78,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-29 00:42:14 -0700, , cpu x64 binary postops fix inncorrect validation condition previous condtion make sense always returned true case sse4.1 block per binary postops strategy blocked format,,
1910,4de0a7c2a0450720f572fdec866de6061e3bd4ba,akub Daleki <jakub.daleki@intel.com>, 2020-09-24 09:41:34 +0200, , gpu reduction implement gpu kernel,,
1911,a98bad2c4ab2bcb2d5e134ef2da609890f1a0dae,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-30 06:37:43 -0700, , cpu pool x64 postops fix segfault caused wrong guard condition post ops guard function preserve running kernel tail per_oc bcast strategy also per_oc_spatial strategy,,
1912,28fd5c4625979c6c387cb4aca0f43fa9f88316af,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-09-29 14:20:41 -0700, , cpu x64 gemm fix sgemv thread checker,,
1913,1beded3d0641407d602b002c4756c4566edfc527,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-09-28 23:20:23 +0200, , gpu nightly change testcases pool instad fixing benchdnn comparision function changed testcases nightly testing fail,,
1914,2a1fad505bdd50b1ba6c0e437ea44b62b18143e9,lok Bakshi <alok.bakshi@intel.com>, 2020-09-29 12:55:17 -0700, , src cpu disable outer threading huge blocked shape bwd_w gemm conv,,
1915,c94d59b7a63d7969f3c7379037d6fd6cf0e38cf4,"afonov, Igor <igor.safonov@intel.com>", 2020-09-29 15:28:29 -0700, , src cpu x64 add default initialization class member,,
1916,81340f9cdae39fd8bb44bd8f0ded75c3202735d3,akub Daleki <jakub.daleki@intel.com>, 2020-09-29 15:32:08 +0200, , benchdnn matmul fix argument string,,
1917,36e8f03431266592a30246695bcb0998ee45514e,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-09-29 00:51:44 +0200, , gpu ocl matmul fix post ops,,
1918,c8a8e022322aa422e174674a9c4a9c19b6592110,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-25 17:41:07 -0700, , benchdnn add warning unsupported value dlc rnn descriptor string,,
1919,e403a0fc93ee0f96208e509822b5f41ba609c1be,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-25 15:55:57 -0700, , style fix typo,,
1920,52fb9d59f9224cf7326f0c9c2d778d3a61f5f722,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-25 16:52:50 -0700, , common verbose update rnn output,,
1921,38e17180a4a51be7131722833c1fcd47433c9e33,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-25 15:55:41 -0700, , common align rnn verbose output benchdnn,,
1922,32e250a760eaf31f686b49531299507a97c658f7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-26 17:43:05 -0700, , benchdnn add standalone forward training support bf16 path may different forward due bf16 packed gemm availability cause performance difference correctnesswise need testing since backward would test forward correct non packed gemm,,
1923,0dbd2dd676e29f2fc4ae4b372c448d4d991fc670,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-09-24 12:38:37 +0200, , fix nan propagation binary computation benchdnn gpu ocl post ops forward propagate nan change ocl post min calculation match benchdnn result,,
1924,da38dd540339833f9815f367620dd03fab0146c7,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-09-26 01:35:14 -0700, , cpu x64 gemm fix small kernel mask load need zero loading case nan present zmm register matrix,,
1925,e35ac05e03bf6c70d94c7adbdcd7449eea4f3038,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-25 01:41:31 -0700, , cpu x64 pool sse41 fix segfault processing high_half,,
1926,df70f9932ea4e81d5904d94ddd02eb15ae48f7fc,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-25 02:53:50 -0700, , cpu x64 pool i8s8 fix illegal instruction snb nhm,,
1927,bd8e9db15a34ad1462fd65ab0dadf8cfa9d3587e,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-09-25 12:12:01 +0200, , gpu reorder fast reorder using 16x16 transpose,,
1928,78c4744d4cb84e0c8eb8688f363d8399bec19d0d,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-23 03:30:32 -0700, , cpu pool remove limitation blocking eltwise post ops avx since avx implementation delivered limitation valid,,
1929,dfe3c149b6ba684222b4eabdff25580cb4434194,oy Oursler <roy.j.oursler@intel.com>, 2020-09-25 14:43:10 -0700, , test fix missing initialization test,,
1930,95a5029b033c9af96059389026ab6b96bfbb2201,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-09-25 20:53:14 +0000, , src gpu check engine kind futher initialization,,
1931,5f53e8102fb7546bbf8d0bc78db982319dd35b73,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-09-24 14:58:04 -0700, , fixup cpu x64 jit_bf16 spatial work correction bwd_w transposition reverted incorrect change,,
1932,275bd96f37b0736bfd41693683e2c86f634ef932,rinivas Putta <srinivas.putta@intel.com>, 2020-09-24 13:50:44 -0700, , src x64 ensure parameter 64bit,,
1933,1a966ed91f39e93cc88e10c16f127eb0f0246022,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-09-24 17:44:13 +0200, , benchdnn set gelu_erf cancellation catch condition,,
1934,bd155842aeaedb7d4be47bdc68687f24f2727164,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-09-24 13:29:53 -0700, , cpu x64 fix snb failure non unit stride 1x1 conv sse41,,
1935,a21c02f928d7d9bedf1caf13912784f43811d3a3,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-09-24 12:17:00 -0700, , cpu x64 place 1x1 sse41 entry non 1x1 avx2,,
1936,8102f933863a76d4e47dc2984d2a4d0b9b01f53e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-24 16:33:23 -0700, , benchdnn fix incorrect count perf case summary,,
1937,7b41a9c06034c71a67066ef703d93b23b1fa0ca5,"oussif, Daniel <daniel.youssif@intel.com>", 2020-09-24 15:31:20 -0700, , apply suggestion src gpu ocl,,
1938,88094d2aee21fa118b4ee33ba65fd6326824620e,aniel Youssif <daniel.youssif@intel.com>, 2020-09-23 14:38:21 -0700, , ocl various fixups,,
1939,3dafd1e4b2d7faadb10fadecfc583759b2155234,aniel Youssif <daniel.youssif@intel.com>, 2020-08-14 09:42:32 -0700, , ocl improve fwd postops support,,
1940,b83630427b6e38656ba577942cec6ae54b5aa083,aniel Youssif <daniel.youssif@intel.com>, 2020-09-23 09:25:13 -0700, , ocl add check with_binary,,
1941,10f720c507ade853e443fa08aa7c7c21407e923f,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-09-23 16:31:59 -0700, , src gpu ocl add default subgroup value,,
1942,fa5556532a66201c745206a50be52506166f16fd,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-24 10:54:15 -0700, , style src cpu x64 simplify align declaration,,
1943,e44b7ed28d7554b12482632c215e60fff7180cb3,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-24 10:25:46 -0700, , src cpu non avx512 fix zero point,,
1944,e86431b9b348e237f5d7121c5ad0ddb113b26d6f,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-09-23 01:51:37 -0700, , cpu post_ops fix illegal instruction knl,,
1945,5c8276cfecf7020e02e618ad6785e5ef397cae51,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-22 05:32:03 -0700, , cpu binary binary post ops tail processing,,
1946,4f2c958bf9efb1016ab68ca72e023ab62893ed03,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-14 05:55:24 -0700, , cpu injector add support tail processing,,
1947,d20bf88a0d11d0e11062b96c7f6b42c836984c9c,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-09-18 16:41:23 +0200, , gpu reorder implement new kernel abxxxx8ayb format xxxx stand additional layer blocking  1.3 3.6 time faster reference depending destination format,,
1948,ef52c51cec05c6a6eb5ae8eda34188d3fd929963,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-09-23 02:33:06 -0700, , cpu binary fix sse41 fails,,
1949,9e6fbbb8e8ddfc52250369e091fd4f39e62901ce,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-23 17:18:53 -0700, , src cpu reorder fix compiler generated bug,,
1950,b3805b6202404dc7344bd3ce0a3740328e1ebb6d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-23 17:17:55 -0700, , style reorder remove space,,
1951,b70b4658daf2762d2fee502dc75b150b1c834d7f,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-09-23 15:56:56 -0700, , build bumped version v1.7,,
1952,63307941d1973000214b800d9991954d082fa42b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-23 13:43:18 -0700, , benchdnn reorder fix return temporary field,,
1953,ce6e2f6431aa5235e3cc4c317e1f3d8982b7dca2,oy Oursler <roy.j.oursler@intel.com>, 2020-09-22 11:50:14 -0700, , gpu ocl disable f16 winograd due poor performance,,
1954,d269b1844d5017da0bec41b8a141a835f653bba6,oy Oursler <roy.j.oursler@intel.com>, 2020-09-22 10:39:19 -0700, , gpu ocl fix winograd kernel work f16 data,,
1955,7c28f32ecfde9d72eaf3703388ca997a141c8797,oy Oursler <roy.j.oursler@intel.com>, 2020-09-22 10:40:17 -0700, , test update gpu winograd support,,
1956,508110c112bc03f2ca08249d2150a6cda1cf3791,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-09-22 12:24:45 -0700, , gpu pool ref use dst asymmetric max pool signed wroblewski bartlomiej intel.com,,
1957,ac49f3f4e148e7708a5f57d5458b1d45cec7ce0c,"adia, Haleema <haleema.sadia@intel.com>", 2020-09-11 23:28:08 -0700, , ocl conv improve perf bwd_d,,
1958,092f43073d811c2173dd7d78fd56ad4a1ce3ca2b,rinivas Putta <srinivas.putta@intel.com>, 2020-09-21 11:41:46 -0700, , gtests update test_ip_formats 12d,,
1959,8f311a22520fad0f765ec094a9b3eb311b5e86c8,rinivas Putta <srinivas.putta@intel.com>, 2020-09-16 02:42:43 -0700, , doc matmul update doc extended matmul,,
1960,dbc75631865c15ad812d9734f285e56cc3b26932,rinivas Putta <srinivas.putta@intel.com>, 2020-09-16 00:47:50 -0700, , src x64 matmul support ldc post_ops,,
1961,261936887c5fc23841b2637845d4f89458961bcc,rinivas Putta <srinivas.putta@intel.com>, 2020-09-15 23:20:50 -0700, , src x64 matmul fix acc buffer stride,,
1962,46bbdfa121207cdd57d04142782a1542637eb64f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-09-22 04:19:08 +0000, , benchdnn rnn int8 use power two weight range ... ... improve test stability,,
1963,83b9c4f240556ab6af519f599d6d5d0ca4136570,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-09-23 02:24:06 -0700, , gpu eltwise fix binary postops,,
1964,08c4ec23b7b9697578a5d762704d7ff4bd7f5392,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-09-21 20:55:11 +0200, , cpu x64 optimize reorder sse41,,
1965,809c10283ea0d7cc76061ec66e4ab79e11ca1149,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-21 01:04:09 -0700, , cpu pool implementation jit binary eltwise post ops jit pool kernel,,
1966,2a13ea953141b0666dc5be61368c045318897f96,"afonov, Igor <igor.safonov@intel.com>", 2020-09-22 13:46:54 -0700, , src cpu x64 batch norm call return inside void function,,
1967,84fcbd7c1d0883a252955a846ec727f196e60720,"afonov, Igor <igor.safonov@intel.com>", 2020-09-22 13:42:37 -0700, , src test add default initialization class member,,
1968,a8948738f8957bb7c4194039b2e566f7d8b3eb6b,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-21 10:56:27 -0700, , doc primitive rnn add int8 gru support,,
1969,334316ad47d7215099c85e61356e531660fd06d1,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-17 21:24:32 -0700, , cpu x64 rnn enable int8 gru optimized postgemm kernel,,
1970,28e1af163d7869de3889157c0acdc8a390812918,"ierschem, Keola <keola.wierschem@intel.com>", 2020-08-26 16:16:59 -0700, , benchdnn rnn add int8 gru test file,,
1971,1dbd0aa5114a85225580dce5fe726401099a46e3,"ierschem, Keola <keola.wierschem@intel.com>", 2020-08-21 13:24:45 -0700, , benchdnn rnn enable int8 gru cpu testing,,
1972,f8ef5dd99f893ec9e107de21925ab8beeb79c7db,"ierschem, Keola <keola.wierschem@intel.com>", 2020-08-21 14:42:07 -0700, , common rnn allow int8 gru,,
1973,b28baba080a187afaeb464894155eda4300d18ad,"ierschem, Keola <keola.wierschem@intel.com>", 2020-08-24 11:06:34 -0700, , cpu rnn enable int8 gru reference code,,
1974,53c353c0e005c68f5fea7597709722438b1f665a,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-09-09 13:18:15 +0200, , gpu ocl eltwise support binary post ops kernel,,
1975,50567fef524a145ec25c6d06c3aa1135615676f3,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-09-11 12:38:31 +0200, , gpu ocl deconv conv_bwd support binary post ref kernel,,
1976,943d93a957735f2cbf2da5158c7585d46b0799e2,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-18 03:44:17 -0700, , src cpu x64 add const qualifier declaration,,
1977,a13c665995326947d30f442a7ab8fab415cb10bd,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-21 18:12:34 -0700, , src cpu x64 sse41 avx2 enabled zero_point implementation,,
1978,2d6f62f1c707d8f5e8d4d385516c205a37c8f5ad,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-18 03:09:09 -0700, , src cpu conv list place 1x1 sse41 entry non 1x1 avx2,,
1979,2cc6dd10737f35a0d3738ad8529b723cd190061c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-18 03:07:44 -0700, , style src cpu fix tab remove eol space,,
1980,41e019b3892d5d524a98e51f038a5f7f1164f573,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-21 02:21:16 -0700, , cpu injector add div alg support binary injector,,
1981,44f56f8809423b792f73876494a3685af6bebdb9,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-07 20:12:50 -0700, , benchdnn reorder input add zp_compensation case blocked format,,
1982,c01bde1fd13a0a92712935e2d1f5461aed7d1775,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-07 19:20:32 -0700, , benchdnn reorder add zero point compensation support,,
1983,1f0deb384e26d17179cce4975a5a672250648adb,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-08-28 11:29:13 -0700, , src cpu introduce optimized zero_point support src dst tensor,,
1984,ec3cf5fe3335908bf8b216161d4e0d0ebd534055,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-10 15:13:17 -0700, , gtest reorder add zero_point compensation case,,
1985,8b8ba3d43b359c7c87933d091d5b8b5ae0aef8da,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-08-28 11:23:28 -0700, , src reorder add compensation calculation zero_point support,,
1986,a50b3fc94f8fc30de4ec6a9ab7ea0ffc028d9271,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-08-28 11:20:33 -0700, , src common introduce optimized zero_point support,,
1987,1d6c988d6244eaf17e10a8e19954234201c6a6a1,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-09-03 23:05:52 +0200, , cpu x64 support avx,,
1988,d637daf1da72d95f28683990c4140e8e3ae8cfa1,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-08-28 03:55:46 -0700, , gpu ocl binary new kernel optimized ... layout add div binary post algorithm,,
1989,06e030644dde80a031abd2047b1fdc204bff10df,omasz Czeszun <tomasz.czeszun@intel.com>, 2020-09-16 04:24:58 -0700, , cpu x64 shuffle change used register allowed abi,,
1990,fec56b5fa69e3a6b183135e98b571e707a4d778b,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-18 01:05:18 -0700, , cpu shuffle fix illegal instruction knl,,
1991,14fd2ceafa8d87b73d680777397dbf17d961c04e,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-09-21 01:39:41 -0700, , gpu pool add support nchw32c nchw32n32c gen9 pooling,,
1992,b65f88aee49cd8254cb25d490aea5d68bdc863c3,"afonov, Igor <igor.safonov@intel.com>", 2020-09-18 13:55:37 -0700, , doc convolution attr add mask,,
1993,172ae4721e35ce24e704c8a60a30a267ee6e1c9b,"afonov, Igor <igor.safonov@intel.com>", 2020-09-18 12:53:18 -0700, , doc conv attribute primitive_attr,,
1994,16de6d4f6cf4299f33f08887be8e1b0adb85130c,"afonov, Igor <igor.safonov@intel.com>", 2020-09-18 12:52:31 -0700, , doc mark zero point support preview feature,,
1995,ba62f4fa3b7bd7ac76d4a21fc72ad956306af8dc,"afonov, Igor <igor.safonov@intel.com>", 2020-09-18 12:51:59 -0700, , include doxygen zero point use,,
1996,ce8e5dd20b35f4065fcf3156dec9bb678481d69a,en Fitch <benjamin.fitch@intel.com>, 2020-09-18 11:41:50 -0700, , doc copy edits convolution.md,,
1997,9c0cff18e8db8765a29d184aa1b11cd4ed0bc958,"afonov, Igor <igor.safonov@intel.com>", 2020-09-18 01:44:24 -0700, , doc primitive conv add zero point,,
1998,43ac3c68a6fcbf9b73cb4f748f3259d5ab0015d9,lok Bakshi <alok.bakshi@intel.com>, 2020-09-17 11:50:42 -0700, , cpu x64 jit_avx2_1x1 disallow blocking change tail bwd_w nspc conv,,
1999,0179957e415097cea3cf56bc1afcc04c1518fe7e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-17 23:48:49 -0700, , benchdnn pool print default dilation value,,
2000,5d525af9c7b781f226c358236dd0d6e81e29769b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-17 23:48:22 -0700, , benchdnn input eltwise adjust input,,
2001,bc0c074afe8e897d06a625193e99b1c83e94222b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-17 23:47:51 -0700, , benchdnn eltwise show proper skip reason,,
2002,fec4de9a0b86bba2262280580a906f739b99e1d8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-17 23:47:27 -0700, , fixup benchdnn style rename prb,,
2003,e0414983c2b021d09a237b1df45257a162f44656,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-17 23:32:53 -0700, , common bnorm remove cpu backend impl detail,,
2004,101b0de31655459b416bed3c11410766994adebc,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-09-18 10:46:18 -0700, , style fix spelling function name,,
2005,8c75f861bc88d82ea143b667123f5e0ba2f99ad3,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-09-17 12:15:49 -0700,831, example changed relu negative slope close 831,,
2006,78f2e06137bd2e08968680031fe915c0411b0726,aniel Youssif <daniel.youssif@intel.com>, 2020-09-15 09:00:05 -0700, , ocl conv improve bwd_w f32 performance,,
2007,4928f14cff0ba5eeadbd1a70853618b12dceba44,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-09-14 23:53:19 -0700, , benchdnn pool fix batch name signed wroblewski bartlomiej intel.com,,
2008,da475b3a2fb3f7c5b435cf6d19ea1d2abe670803,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-17 00:36:06 -0700, , cpu binary ref style add const,,
2009,0269a1369e5fbb62ed429d4347f9297c34cea5db,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-17 00:34:26 -0700, , cpu binary implementation jit binary postops,,
2010,964ac4303623ba5a27d7468da3f7beb588d6d8e0,iotr Chmiel <piotr.chmiel@intel.com>, 2020-09-09 23:38:08 -0700, , cpu implementation jit postops injector,,
2011,9316be3a44e8d32e1714e31421a24a807f3ae3ce,avel Evsikov <pavel.evsikov@intel.com>, 2020-09-15 19:57:37 -0700, , src gpu detect gpu architecture using ngen,,
2012,7ebdd905acb63a211afcb8d5f1d5213e32e2d822,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-09-15 15:47:01 -0700, , cpu x64 make cpu externally visible inline,,
2013,d0ffd8c625591589bc39bb56de662ec94f0d9212,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-09-17 12:03:08 -0700, , cpu rnn set guard initialization states_iter_c array init lstm,,
2014,b7f030ef4c77f58560cb3fa55c61276cd8afae66,oy Oursler <roy.j.oursler@intel.com>, 2020-09-10 15:36:58 -0700, , ocl implement post ops bias winograd convolution,,
2015,8c2bbfedf7ee4cb0d8a17ba32ae729f18babc507,oy Oursler <roy.j.oursler@intel.com>, 2020-08-26 09:57:34 -0700, , ocl implement initial optimized winograd version,,
2016,c7b91a87d283d6049da6268cc1dba4dcee5e82e1,oy Oursler <roy.j.oursler@intel.com>, 2020-07-21 09:16:22 -0700, , gpu ocl implement initial gpu winograd convolution functionality,,
2017,3416d0d4b70108b30819db45d834114890f1e475,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-16 20:09:55 -0700, , fixup remove knm segfaults,,
2018,5e132c75145f56c9a468da2410e557be7db733e8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-16 13:01:57 -0700, , benchdnn conv enable basic shape,,
2019,4792aefd06f77557debcdc2f24c563d76b4b90c5,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-16 03:43:59 -0700, , src cpu fix incorrect reference convolution calculation,,
2020,1b11deb8f1d0e60605e413d4273794555ffbf2ee,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-09-09 14:40:16 +0200, , gpu ocl matmul support binary post ops ref kernel,,
2021,07173649bf5348840040cc96cb0c20f01ffad1de,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-09-04 18:58:34 +0200, , gpu ocl inner product add support binary post ops,,
2022,5b3cf195c56a25314127b590192d820c48422dd5,"afonov, Igor <igor.safonov@intel.com>", 2020-09-15 13:14:16 -0700, , test benchdnn binary pay attention gpu cpu saturation difference,,
2023,14cd6bb98da956802cbe1f9b99b4f3cfcb977398,"afonov, Igor <igor.safonov@intel.com>", 2020-09-14 08:38:23 -0700, , api src test cpu gpu binary add division,,
2024,7514c6068a465e4f43400c5275c7acf342d3c1b6,rinivas Putta <srinivas.putta@intel.com>, 2020-09-04 11:20:08 -0700, , gtests matmul add test extended matmul,,
2025,53354ae9720d390ea410ee2f4cf89b9d0b9bf7b3,rinivas Putta <srinivas.putta@intel.com>, 2020-08-20 11:10:57 -0700, , benchdnn matmul support multi dims broadcasting,,
2026,73e4e86b009e9524f62516a448106e534efca19e,rinivas Putta <srinivas.putta@intel.com>, 2020-08-20 11:12:32 -0700, , src cpu matmul support broadcasting dims greater,,
2027,1a1693261b3ee2e06448456e668ce88e8df267b7,rinivas Putta <srinivas.putta@intel.com>, 2020-08-18 14:38:26 -0700, , src cpu matmul refactor move common matmul query utility,,
2028,91624120dd6eea2fed5dc2b8a3141253b4d49a9f,rinivas Putta <srinivas.putta@intel.com>, 2020-08-26 13:08:46 -0700, , common test add plain matmul tranposed layout upto 12d,,
2029,6bbc076ad32be82dae23cc1cd37da6323a305544,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-15 09:41:39 -0700, , cpu x64 conv make accumulation register set contiguous,,
2030,4b984f7a7f42562996d39451d873db642e55f599,lok Bakshi <alok.bakshi@intel.com>, 2020-09-14 14:34:52 -0700, , src cpu conv inline offset calculation reference convolution,,
2031,acdc8b8aa68f8012c7a448921e7db5fc8ad08a78,lok Bakshi <alok.bakshi@intel.com>, 2020-09-03 13:27:06 -0700, , cpu x64 jit_avx2_1x1 optimization bwd_w nspc convolution,,
2032,c11da9a5b8a44408137da0336192806f4a424716,lok Bakshi <alok.bakshi@intel.com>, 2020-09-02 15:24:12 -0700, , src cpu gemm disable outer threading huge shape,,
2033,8cf2c8af659c19fbed138443c14f52fb182d5408,lok Bakshi <alok.bakshi@intel.com>, 2020-09-14 14:50:28 -0700, , cpu x64 jit_generator allow sse41 option load store byte routine,,
2034,189853ea1b3123f58e327d643d1622177778ffb1,lok Bakshi <alok.bakshi@intel.com>, 2020-09-09 09:42:16 -0700, , cpu x64 jit_bf16 align tbb behavior omp bwd_w 1st convolution,,
2035,fc5a01e9bb689e899bb940168195a4df38660cc0,rinivas Putta <srinivas.putta@intel.com>, 2020-09-11 16:54:34 -0700, , src x64 conv rtus allow unit size group,,
2036,c8be9fd16b12a7c374874eaca5520ff135c28423,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-09-15 16:07:56 +0200, , cpu x64 add bf16 compensation reorder,,
2037,97404da1bf2459094db0d47ad13d5f5efa32f73a,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-09-11 16:33:45 -0700, , cpu x64 gemm fix sgemv regression thread spawned commit 9c1cee8,,
2038,c259a53f306162462ea033261c153453684c371d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-02 01:15:28 -0700, , src test make saturation return proper value nan,,
2039,09e07869b4c14529ed14b9da0fef3ba0bd125631,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-09-02 01:11:57 -0700, , benchdnn adjust threshold least accurate eltwise post,,
2040,6cac2bb8faabe2f4a4b4d29e8bfe1c333004da03,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-29 17:34:47 -0700, , gtests fix run,,
2041,f9ff8b0a2e4f13b40d601ffb0ed7a682a50495d6,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-09-02 15:43:59 -0700, , cpu x64 brgemm add bcst load scheme avx512 microkernel disabled,,
2042,4bcc75e2986a5fd8c0cbfab6d5d23f7d550cdc97,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-09-01 18:47:33 -0700, , cpu x64 brgemm add column major support,,
2043,e0d0dc1750084c19c8013ab03d3c866010fd5c08,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-09-01 16:40:39 -0700, , cpu x64 brgemm fix int8 version,,
2044,3450126ba41409a50caedf19b7d461f7eaddc86b,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-09-01 16:37:28 -0700, , cpu x64 brgemm rename internal variable,,
2045,db1056f785352ac58964ce941294e7f6dec96a06,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-09-11 17:35:40 +0000, , common overestimate size unit dimension dimension size stride really matter already take stride account compare memory descriptor forgot size following two memory descriptor equal different size cpp memory dims dims memory dims strides_1 memory dims strides_2 auto memory desc dims f32 strides_1 auto memory desc dims f32 strides_2 assert true assert d1.get_size d2.get_size fail  patch make second assert pas,,
2046,a39781dc400fa7e352ade999c057a80d1f025186,athan John Sircombe <nathan.sircombe@arm.com>, 2020-08-06 10:29:24 +0100, , doc update documentation cover aarch64 arm compute library build change,,
2047,d579bdd5e76cc11265ac376d6415fef5e925132c,iana Bite <diana.bite@arm.com>, 2020-06-19 17:16:59 +0100, , cpu aarch64 introduce gemm convolution primitive based arm compute library change,,
2048,32fb4252c6efb2cf51d83942e434f24b04ac7410,iana Bite <diana.bite@arm.com>, 2020-08-24 12:19:39 +0100, , build aarch64 patch cmake build onednn arm compute library change,,
2049,70524283cb47435f39667de3f6afb2ba571cb8d4,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-09-14 13:14:03 +0200, , cpu x64 add missing reorder dim,,
2050,5df68405a5cae691661cb30963d9284d944dbcb7,obert Dobrowolski <robert.dobrowolski@intel.com>, 2020-09-03 08:46:18 +0200, , cpu pool optimize abx pooling f32,,
2051,2a4792a0c0fa16927fd2a63c1b08c0c9a91369d6,"laza, Jan <jan.glaza@intel.com>", 2020-09-08 12:50:35 +0200, , benchdnn correct batch name test set,,
2052,c29fa9c2d16300fbeb304f772ed4fa6b77dd8f36,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-04 22:20:24 -0700, , benchdnn input conv disable strided depthwise shape shape hit bug reference convolution investigated meanwhile keep happy,,
2053,4f6a89740c4ad12141f4ad1271ec6ae8c2828449,"ierschem, Keola <keola.wierschem@intel.com>", 2020-09-03 17:32:25 -0700, , benchdnn input conv add strided case testing overall test time expected remain tail case merged together,,
2054,c61002a483df86509d3fb384b09857d30fdf7d3d,"afonov, Igor <igor.safonov@intel.com>", 2020-09-11 16:06:32 -0700, , test gtests benchdnn reduction disable gpu,,
2055,832f9952fb13f2370a8c9299a397d6d1c467469f,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-09-10 19:37:06 +0200, , cpu x64 add reorder bf16,,
2056,a5a3aad1f1e4b459afe2f11c624ef982c3458a89,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-09-10 20:24:57 -0700, , benchdnn self add missing tag format,,
2057,1817bdab9b44f5094f46dbca38a0bd1f5c546fd9,acek Reniecki <jacek.reniecki@intel.com>, 2020-08-27 14:28:06 +0000, , ocl softmax initial gen9 softmax implementation,,
2058,f4ac88b2369441a3e62e08eb9dd77bc23911b99b,akub Daleki <jakub.daleki@intel.com>, 2020-09-11 09:08:27 +0200, , gpu binary enable different dst src data type,,
2059,7ab2fdf3809f5d2b5650af71c7ad503256c2b31c,omasz Czeszun <tomasz.czeszun@intel.com>, 2020-08-19 09:32:02 -0700, , cpu x64 jit shuffle group,,
2060,90a40605f99cd545b120bd87d134539a37ca2dee,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-09-07 13:05:44 +0200, , gpu ocl use common function check post ops validity,,
2061,20a21500f8796896e3764bbd0e653bb1dede8ecb,"afonov, Igor <igor.safonov@intel.com>", 2020-09-01 22:04:39 -0700, , benchdnn style rename prb,,
2062,fbe654fe82ffcbe0e23a4d67e5efafbd20c01ee2,"afonov, Igor <igor.safonov@intel.com>", 2020-08-28 10:52:26 -0700, , test benchdnn doc add reduction,,
2063,091d7847b5472470d342a85068d45df62cde577f,"afonov, Igor <igor.safonov@intel.com>", 2020-08-28 10:26:01 -0700, , doc primitive add reduction,,
2064,a4c856b7d84f8b03fb5b4e3232d3960de52806c6,"afonov, Igor <igor.safonov@intel.com>", 2020-08-20 00:03:37 -0700, , test benchdnn reduction add batch file,,
2065,6f20a539a648ce7843fd457d8907c0d90d89a8e4,"afonov, Igor <igor.safonov@intel.com>", 2020-08-19 22:36:24 -0700, , test gtest add reduction,,
2066,78cdf75ded788daacb0c41fb5b7199b71de35492,"afonov, Igor <igor.safonov@intel.com>", 2020-08-26 23:04:10 -0700, , test benchdnn reduction extend int8,,
2067,eb56dbe85cda750e08a85efd259ac5fcf3e3e42b,"afonov, Igor <igor.safonov@intel.com>", 2020-08-19 15:21:52 -0700, , src cpu reduction ref add bf16 int8 support,,
2068,823d682c023e1372d73f1903758f0f413f10a10e,"afonov, Igor <igor.safonov@intel.com>", 2020-08-18 15:27:49 -0700, , test benchdnn add reduction mean norm,,
2069,b26d5ea276e5b5e8b9ea849a06b731cc1fd9e552,"afonov, Igor <igor.safonov@intel.com>", 2020-08-18 15:03:23 -0700, , src cpu reduction add ref implementation mean norm,,
2070,bb972d70d596bd84f43b04769ba9807a7372fcc4,"afonov, Igor <igor.safonov@intel.com>", 2020-08-17 15:38:42 -0700, , test benchdnn add reduction sum max min mul,,
2071,ebc2c62a270a3cf79cd68a8e1a26009cc0dceb82,"afonov, Igor <igor.safonov@intel.com>", 2020-09-04 02:16:33 -0700, , test benchdnn dims_t inherit vector ctrs,,
2072,6d7195bfba5b4f40f45302429cd0d7eac556a0ab,"afonov, Igor <igor.safonov@intel.com>", 2020-08-06 16:21:38 -0700, , src cpu reduction add ref implementation sum max min mul,,
2073,3e25e909a8e671711d080f5389f630f9aec580b1,"afonov, Igor <igor.safonov@intel.com>", 2020-08-06 16:20:36 -0700, , src common add reduction,,
2074,b2df06eae812c279bc44b1682edc55c7d5d29fca,"afonov, Igor <igor.safonov@intel.com>", 2020-08-06 16:20:12 -0700, , src common add reduction cache,,
2075,2bd2460810387fb3cd2ae9c0b2e8d5112cf2c9bc,"afonov, Igor <igor.safonov@intel.com>", 2020-08-05 19:47:56 -0700, , api example add reduction primitive api,,
2076,501bcef92154dfae6e4c4a001a18c3016ec9d988,abor Buella <gabor.buella@intel.com>, 2020-08-28 12:45:06 +0200, , test benchdnn check reorder dims,,
2077,8fd42c9137a59337dc49f22136064b3d1db1a0e8,rzegorz Trzebiatowski <grzegorz.trzebiatowski@intel.com>, 2020-09-08 11:13:50 +0200, , gpu reorder optimize case last dim reordered last dimension reordered vectorizes across dimension cover scenario abcd acbd abcd cbad etc speed transpose bert 10x implementation based prototype written eugene chereshnev,,
2078,cb4244e86e1849fe197df1ee56bb6495bed5c941,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-09-01 15:32:57 +0200, , gpu ocl pool fix gen9 data type,,
2079,8a090025f96f44499b6122711ab367e09b21aed4,kozlow1 <krzysztof.j.kozlowski@intel.com>, 2020-07-16 16:01:20 +0200, , gpu ocl binary enable binary post support,,
2080,3b7cb4cfa7249a942a45fe2be56bfc362c8d271c,rzysztof Kozlowski <krzysztof.j.kozlowski@intel.com>, 2020-08-28 17:12:07 +0200, , gpu ocl pooling add post support,,
2081,40c380b57b7dcb2394360dfac961b5f0e870815e,kozlow1 <krzysztof.j.kozlowski@intel.com>, 2020-06-17 14:29:36 +0200, , gpu ocl conv fwd enabling binary post ops kernel using common macro post service separated eltwise function ocl_post_ops header file limited number post ops add binary post ops test case benchdnn input batch file,,
2082,9033a6929cab0246cabb03442ed4fb9d0bceccc4,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-08-31 22:49:51 -0700, , cpu x64 gemm add bf16 gemm using ymm register add kernel using ymm register targeting fma skus,,
2083,a97a0d802ff03805b99b2b3a4a85b2aa88769247,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-08-31 22:52:23 -0700, , cpu x64 gemm initialize kernel fptrs,,
2084,14b7d601e31ffcfb12c26bef75059d84d58266bf,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-08-26 15:05:22 -0700, , cpu x64 gemm use zero extend copy_b_sum kernel matrix need use zero extend instead sign extend fixed past avx512 applying fix sse41 avx avx2 testing element large 127 case unsigned matrix negative case signed matrix enough catch bug,,
2085,f6615f305b6efa2bf2d2f573ac7e4760bbbd0d3e,inzhenx <pinzhen.xu@intel.com>, 2020-09-09 11:33:38 +0000, , build workaround gcc internal error mkl dnn src cpu x64 151 internal compiler error semantics.c 1705 size_t dst_offset is_1d dst_d.blk_off ,,
2086,14bdd3b4a8cdd8b69f7e3e850afbbfc027284438,eter Caday <peter.caday@intel.com>, 2020-09-09 11:44:05 -0700, , gen12lp gemm fix row column sum calculation input,,
2087,82bf81b86c6b9b521fdea155254e5430789ae3fa,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-09-08 10:51:24 -0700, , gpu ocl retain opencl device,,
2088,14a00013ee1bad90857ef2ea6eab476e62b8ccfb,enis Samoilov <denis.samoylov@intel.com>, 2020-09-06 00:14:54 -0700, , common fix potential memory leak,,
2089,db23c50d0dbb86e88b9cffc5d5700e2d2d16be89,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-09-06 12:29:19 -0700, , gtest test stream get_engine,,
2090,6a23ecd5b143d049fe2b1a31387ea88403603ea2,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-09-04 16:46:44 -0700, , api common introduce stream get_engine,,
2091,234175f758107ea1c8f1ed9145fb161b51b67369,"roblewski, Bartlomiej <bartlomiej.wroblewski@intel.com>", 2020-09-01 05:14:39 -0700, , gpu pool add support assymetric datatypes forward inference,,
2092,c8d8bca43aefc80e6cc476fc0eeebab19f3a3e1f,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-09-04 19:52:30 -0700, , cpu x64 add 1x1 kernel support int8 sse41 conv via unified kernel,,
2093,a50bf361f18a656575b085a2e523dea75721d3a4,enis Samoilov <denis.samoylov@intel.com>, 2020-08-27 19:24:37 -0700, , build workaround issue linking openmp window icx,,
2094,806e80179414652c2a721b4bb59e4ce817ff4bbd,"afonov, Igor <igor.safonov@intel.com>", 2020-09-04 03:06:58 -0700, , fixup cpu gpu pooling support dilated pooling,,
2095,73bce62a9a0840d72e531d8e178c9132f8f14589,lok Bakshi <alok.bakshi@intel.com>, 2020-08-09 17:11:17 -0700, , cpu x64 jit_bf16 enable blocking w.r.t depth height bwd_w kernel,,
2096,411f5ed472c345dc2cb8023416b879973c63b944,lok Bakshi <alok.bakshi@intel.com>, 2020-07-21 13:38:12 -0700, , cpu x64 jit_bf16 optimization nspc data layout,,
2097,cc592c5ab35ab125f09eb2e9a70c81855fdc2195,lok Bakshi <alok.bakshi@intel.com>, 2020-07-20 17:06:59 -0700, , cpu x64 jit_bf16 allow large filter shape bwd_w kernel 1st conv,,
2098,481b3da1b09557470e4d61a7ce652b499992ee58,lok Bakshi <alok.bakshi@intel.com>, 2020-08-27 11:08:41 -0700, , cpu x64 jit_bf16 spatial work correction bwd_w transposition,,
2099,29a13cd9b40c06439a3a8e732d6ac34f435a04c9,lok Bakshi <alok.bakshi@intel.com>, 2020-05-27 14:40:11 -0700, , cpu x64 jit_bf16 minor fixups bf16 conv,,
2100,08fab3f064ac6965d5fee7bead9569414e561ee1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-09-03 17:49:42 +0000, , src common delete operator rnn_tparams_t primitive attrs ... ... one use copy_from instead,,
2101,db9037fe480d6b04afd2a57862fee5b5f94e58a7,ergey Kazakov <sergey.kazakov@intel.com>, 2020-09-03 10:13:39 -0700, , src gpu nhwc int8 convolution fix,,
2102,ec9ea941584cb1f45f1769435ac7db9b1142af99,olebiowski <lukasz.golebiowski@intel.com>, 2020-09-03 12:01:09 +0200, , gpu resampling fix precision issue,,
2103,554a63c7a0d8101c6be9ab9aac7ae00e8cbcca31,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-09-03 10:54:54 -0700,826, doc removed broken link dev guide fix 826,,
2104,d16e7341891e99204f18b5ec2c6b6a06a2562ea5,akub Daleki <jakub.daleki@intel.com>, 2020-07-16 16:30:54 +0200, , src gpu binary improve kernel performance,,
2105,210b2b87ade38b69408c4d0f9c6442adfc901455,rinivas Putta <srinivas.putta@intel.com>, 2020-08-29 12:16:41 -0700, , src cpu conv bf16 fixup zero pad consistency,,
2106,98b828c47e11b2943788784b305851a3939def07,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-09-02 09:59:17 -0700, , cpu x64 add sse41 support int8 conv via unified kernel,,
2107,026ba46cfe7693ad47c68267da1da72dce4210ba,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-08-13 11:04:25 -0700, , gtests workaround sse41 1x1 int8 conv support fusion,,
2108,a06f67ab0269000e85efdc364a95d526cba517e6,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-08-13 08:21:35 -0700, , add new weight layout int8 sse41 depthwise conv,,
2109,59585e2d2744d82e0b483e1a450a96dd1204d9a8,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-08-13 08:18:21 -0700, , cpu x64 extend load_data store_data sse41,,
2110,0f1cb4b72fee4b313d6198606d28bdbe3e0c7e95,"eng, Xuxin <xuxin.zeng@intel.com>", 2020-08-13 08:17:46 -0700, , cpu x64 fix definition,,
2111,8efaa15ab5c07232d801bcd0126081c83e80c93b,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-08-31 15:24:27 -0700, , cpu x64 1x1 convolution plain layout fix segfault caused non correct output channel processing,,
2112,613d2308ed9041b01e9c3cbbd2a974bbec906d38,kubaj <pkubaj@users.noreply.github.com>, 2020-09-02 17:56:39 +0200, , build add support freebsd openbsd ppc64 819 freebsd openbsd use powerpc64 name ibm power architecture,,
2113,7704e58c794614817e552f9f49370be7041da390,avid Edelsohn <dje.gcc@gmail.com>, 2020-08-22 15:17:46 -0400, , build add base ibmz s390x support tested z15 debian buster,,
2114,b7a1d2f3a4012a44dd18d1a2bbb8c4a81d2ef00e,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-08-24 16:24:41 -0700, , src gpu ocl add support stride reversed outer dims,,
2115,3d8a727ac19d0123cd58bc6fa32320abc02f8ae9,ergey Kazakov <sergey.kazakov@intel.com>, 2020-08-31 16:29:16 -0700, , src gpu improve performance dp4a non1x1 conv,,
2116,09c18e65a2061bec659d073b8b0dc5f96e9d7312,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-08-31 19:44:23 -0700, , src cpu avx2 add implicit vmm type load store byte,,
2117,b3338c68043afd9be350436d2e84e0620dc09971,ergey Kazakov <sergey.kazakov@intel.com>, 2020-08-26 16:56:39 -0700, , src gpu add int8 dp4a 1st conv nhwc blocked layout,,
2118,5933381db142d0bb996698ac585bf2a4d9797476,ergey Kazakov <sergey.kazakov@intel.com>, 2020-08-26 15:42:59 -0700, , src gpu add f32 f16 1st conv nhwc blocked layout,,
2119,a5bdbcc80c454bbc1d08a2b25ca4a497cf23cfbb,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-08-31 15:36:48 +0200, , common fix pooling_v2 address sanitizer problem,,
2120,9f0631946eb8350389dbfbd708f76b7c8ce1ffae,avel Evsikov <pavel.evsikov@intel.com>, 2020-07-15 22:28:15 -0700, , src gpu add zero point support gen12lp convolution,,
2121,3553384905ba2598c42561d0af0c80af4d404a79,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-27 00:05:49 -0700, , benchdnn minor fix binary post,,
2122,4de7d7df0fea35369486a1fedef88153eac3c3e8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-17 23:52:06 -0700, , src test matmul add binary post support,,
2123,3cc06ac339f5e91773b8243d4070ff7b543050b5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-17 18:48:46 -0700, , src test deconvolution add post ops support implement logic respect bias update support data type post operation,,
2124,8de1c8e393cea364c32274e094dec7913fc91c29,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-21 00:05:14 -0700, , src test inner product add binary post support,,
2125,d5da88b5e31fedc1e29cfb2049fdb5187eeaacf9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-21 00:04:34 -0700, , cpu style prepare binary post change,,
2126,a68b7667138d642ec21d545b9f4a3f5f74e1f6a0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-20 23:17:09 -0700, , benchdnn deconv fix incorrect output deduction,,
2127,dd4e7942bba3933286947dd3d0cc82abe32d7d18,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-27 13:33:43 -0700, , benchdnn rnn fix uninitialized memory sanitizer issue,,
2128,e1a195784acbef7a91c03a0bd7c26fe9fa8184c1,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-08-28 10:57:44 -0700, , benchdnn add regression shape bf16 int8 test,,
2129,7976a467b857a82cf1b27f74ddbe0f7a454a7e7c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-08-28 10:53:40 -0700, , src cpu x64 add check rtus unsupported grouped convolution,,
2130,dc68611fd0710224fa3d474e14c5043679ced288,artek Kocot <bkocot@kamtomas.igk.intel.com>, 2020-06-23 12:19:19 +0200, , cpu gpu pooling support dilated pooling add new primitive pooling_v2 support dilated pooling create new reference implementation update test update documentation example signed wroblewski bartlomiej intel.com,,
2131,3f1e1b80a8485ee754fa3fea8ab50e9c70efc8f4,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-08-17 15:32:00 +0200, , cpu x64 implement pooling support sse,,
2132,aacce5a609a2dfcda9cec2cdf034c05229fe2518,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-26 17:31:17 -0700, , fixup style apply readability identifier naming,,
2133,1236e1d16a2a68584952a352b41977d92afb6d95,en Fitch <benjamin.fitch@intel.com>, 2020-08-26 15:27:42 -0700, , doc replaced old drupal version idz url aem version,,
2134,60df48e287706c07fe3d7c9da969ed1643ac357d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-25 11:46:50 -0700, , benchdnn bnorm add case shapes_ci,,
2135,39df14d87efe58a9b9585561a1aa876fe5ccf2ed,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-25 11:31:31 -0700, , gpu bnorm fix case without spatial,,
2136,f2de0b8e4571a4c91ad06a113adae5cd53205e8b,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-08-25 11:27:54 -0700, , cpu x64 jit_generator make getcode private,,
2137,26aafacedc323accc4fa558eeea0f1dbc195e7fc,enis Samoilov <denis.samoylov@intel.com>, 2020-08-24 15:47:15 -0700, , cpu xbyak disallow calling primary template mov,,
2138,4842a0b0d598935dda8d9086edfa56370118b433,"afonov, Igor <igor.safonov@intel.com>", 2020-08-20 15:39:42 -0700, , src cpu x64 make cpu const,,
2139,864640205eac8ea75f1fb1aa0b4b0598ad2282f6,"afonov, Igor <igor.safonov@intel.com>", 2020-08-20 17:23:35 -0700, , src cpu x64 xbyak cpu make getnumcores constant,,
2140,8b1f3dafb9bca7e7f5df653677ebc2b9aed88944,"afonov, Igor <igor.safonov@intel.com>", 2020-08-20 02:07:13 -0700, , src cpu x64 conv avx512 make cache_size local avoid init order fiasco,,
2141,e65dce0b1cfaa1f7470f3c9bc2b48d155f0b044d,"afonov, Igor <igor.safonov@intel.com>", 2020-08-20 02:04:31 -0700, , src cpu x64 make cpu local,,
2142,cdb5070c4b14c1c3c877150949f56c74865d9324,"adia, Haleema <haleema.sadia@intel.com>", 2020-08-25 11:49:52 -0700, , ocl rnn fix clang tidy,,
2143,fc509da35717560cd9002ac792a13014e118f189,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-08-24 15:27:47 -0700, , fixup style apply readability identifier naming,,
2144,7c403a6cb115f26ba0c669a15409f87363bb7a4f,"adia, Haleema <haleema.sadia@intel.com>", 2020-07-29 18:25:53 -0700, , bench ocl rnn add bwd vanilla gru,,
2145,e9d313679cfdc6f8c8f08dc235c4241e99534652,"adia, Haleema <haleema.sadia@intel.com>", 2020-07-28 16:45:53 -0700, , ocl rnn refactoring gru offset ftns,,
2146,ef5c03606dc8606f1f2121aacd72352f7cff9570,enis Samoilov <denis.samoylov@intel.com>, 2020-08-23 19:52:08 -0700, , style apply bugprone small loop variable,,
2147,f2ff6181eeba38b9489c9c4cd7defde5395c4823,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 15:45:36 -0700, , style apply modernize use nullptr,,
2148,80b0fc2bb726616b2008414ad3d57b560b5ecbb1,enis Samoilov <denis.samoylov@intel.com>, 2020-08-23 19:01:56 -0700, , cpu xbyak fix mov interface,,
2149,1c626c69ae98b0309282e1b9fc120f3479681a44,enis Samoilov <denis.samoylov@intel.com>, 2020-08-21 17:39:49 -0700, , style use fflush stdout instead fflush nullptr,,
2150,2521bd0cc75fb9ec6b56da50773ca96c5cf9e614,enis Samoilov <denis.samoylov@intel.com>, 2020-08-21 17:37:43 -0700, , style remove redundant bool literal,,
2151,55eece165017533a4a062e24ed66e65101655de2,enis Samoilov <denis.samoylov@intel.com>, 2020-08-21 01:16:37 -0700, , style apply readability container size empty,,
2152,aaede350b57849f5765c3b18673497a81bd2e57a,enis Samoilov <denis.samoylov@intel.com>, 2020-08-21 01:03:37 -0700, , style apply performance inefficient string concatenation,,
2153,c1ff25781bbae9e7a9f87774f853f8e9f2c743a6,enis Samoilov <denis.samoylov@intel.com>, 2020-08-20 23:23:25 -0700, , style apply modernize make shared,,
2154,ce06bb4a98bfa2154cbead08b7e51ef112bb88c7,enis Samoilov <denis.samoylov@intel.com>, 2020-08-20 23:19:10 -0700, , style apply misc redundant expression,,
2155,77c658fc05c0b281c426d666ec88f410596944b8,enis Samoilov <denis.samoylov@intel.com>, 2020-08-20 23:08:47 -0700, , style apply google default argument,,
2156,2462516b05bf9ad7a3a9ddf82a2da1914aae230c,enis Samoilov <denis.samoylov@intel.com>, 2020-08-20 22:52:26 -0700, , style apply bugprone multiple statement macro,,
2157,8fc28c78393b6abe0904f04b9cf890be41852e63,enis Samoilov <denis.samoylov@intel.com>, 2020-08-20 22:51:56 -0700, , gpu jit ignore jit directory clang tidy,,
2158,be9e33af690a326b16f64f10ba0cf0f8a99cbdf9,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 22:41:46 -0700, , style apply readability identifier naming,,
2159,1704be0bc7ffeb062d9c13b7bc76da5757c59465,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 17:48:40 -0700, , style apply bugprone macro parenthesis,,
2160,25a35b7accc7dc25845f1995260ad03142c65eff,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 16:00:46 -0700, , style apply modernize use using,,
2161,3b2c58291d7d6b2070d8ab0187457af4a7b16144,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 14:35:03 -0700, , style apply modernize use override,,
2162,0368da7d696fa4c2ee9d0e8db95fc8bc632ebadd,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 11:37:29 -0700, , style apply modernize use equal default,,
2163,d04b464f2bf2edf3fd6f800621b766889475b5a2,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 11:29:32 -0700, , style apply modernize use emplace,,
2164,87d1f51f5e5f4408fa332948d2c77be9e5ab4f12,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 11:21:57 -0700, , style apply modernize use bool literal,,
2165,509164a5b7d276c12327b94b066b73db6233bcda,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 11:11:09 -0700, , style apply performance unnecessary value param,,
2166,f1cc0c3f88abb3e5b4965bbbcc3afa08e8555707,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 10:46:44 -0700, , style apply performance inefficient vector operation,,
2167,76598af3c07155e52e6ec615719349b0126b9f31,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 00:52:07 -0700, , style apply readability delete null pointer,,
2168,7a1cc0a8b5fa88adeb88246d9a0c48b4046cec40,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 00:38:14 -0700, , style apply readability static definition anonymous namespace,,
2169,6bc58c41fb1ed745a8cf09a943eb3525dcd1fdb8,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 00:30:19 -0700, , style apply readability static accessed instance,,
2170,4d6b0075e1048a01b555031643e48843c52ce008,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 00:24:57 -0700, , style apply readability simplify subscript expr,,
2171,5d675f3293ec64159bf868ffdd0f04dde959f5cc,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 00:11:57 -0700, , style apply readability redundant string cstr,,
2172,c83d6ea95f56c128ec2e2142a7a0312c840f74ff,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 00:07:26 -0700, , style apply readability redundant member init,,
2173,9b42954cf569cfa55f6714b19059beaa4f638e3f,enis Samoilov <denis.samoylov@intel.com>, 2020-08-14 00:02:34 -0700, , style apply readability redundant control flow,,
2174,6d9a175e9a47835dbaaa0cfb362b9b7eaa67e6a0,enis Samoilov <denis.samoylov@intel.com>, 2020-08-13 23:53:13 -0700, , style apply readability redundant smartptr get,,
2175,a0610e2ec31c6865d57fb33329315815cf825c5c,enis Samoilov <denis.samoylov@intel.com>, 2020-08-13 23:43:48 -0700, , style apply readability const return type,,
2176,647c18deb84f94a0a0ebe52979f578a68ab2110e,enis Samoilov <denis.samoylov@intel.com>, 2020-06-14 22:37:27 -0700, , style add .clang tidy config file,,
2177,ddb38aa413666a90e56d189b5fd1715c7fb8a70d,enis Samoilov <denis.samoylov@intel.com>, 2020-06-03 03:39:35 -0700, , build enable clang tidy,,
2178,b4e2b05a342cb12b965a8f7328bc7db7ead91ed3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-21 14:05:32 -0700, , fixup benchdnn add input gen9 gen12lp performance testing,,
2179,248d784462b872de1312d5ba8a61fb59adc3194e,"eniecki, Jacek <jacek.reniecki@intel.com>", 2020-08-22 07:33:49 -0700, , ocl fix scratchpad alignment,,
2180,f5fbce2e54486666caa9c5888184ddb7b7437c34,obert Dobrowolski <robert.dobrowolski@intel.com>, 2020-08-17 08:51:45 +0200, , cpu pool optimize ncdhw bwd pooling bf16,,
2181,865411a25d11fca46046b30e61550e8833e827c7,eter Caday <peter.caday@intel.com>, 2020-08-20 11:39:03 -0700, , gen12lp jit x8x8s32 gemm kernel improvement,,
2182,83c92c9542b1fe3617405490a29116fd65b14543,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-19 18:43:02 -0700, , benchdnn self add target regular testing,,
2183,c3d638a55e2ff4c96edcf270b7bcac859714163f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-19 17:10:46 -0700, , benchdnn self test string enum tag init_md,,
2184,47b960e92a0980a3533c7f3a7af4239aa6edcd65,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-19 17:09:24 -0700, , benchdnn self remove failing test case duplicating attribute option supported anymore,,
2185,1a4a2b54e5b486413e67ca06f66f2f499e46354f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-19 18:09:42 -0700, , benchdnn introduce allow enum tag option,,
2186,c1e74ddf7553c3895f6ff7e29b41e616af76be69,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-07-27 16:59:53 -0700, , benchdnn use string format tag,,
2187,7a909cdbcbeb2c3d6545fe31a4f9ec3102f1ef8b,oy Oursler <roy.j.oursler@intel.com>, 2020-08-20 16:50:56 -0700, , build remove long double flag window icl build window header file xlocnum dependency gen kernel particular requires sizeof double sizeof long double,,
2188,4da925fddf268c0e389fde58209fe27c6874b182,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-14 14:44:55 -0700, , benchdnn input rnn reduce rnn coverage,,
2189,2dc6794ccf46f8d776d391a02eb2f6a801fa7df7,"ierschem, Keola <keola.wierschem@intel.com>", 2020-08-20 16:49:50 -0700, , doc correct formula rnn data quantization,,
2190,5d80d3502f4b841c16e0339cd7659dac292c459f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-19 13:17:54 -0700, , benchdnn add input gen9 gen12lp performance testing,,
2191,364033e0bd97cc977c5184a7ecb539edc9a66f50,ergey Kazakov <sergey.kazakov@intel.com>, 2020-08-17 16:33:45 -0700, , src gpu gen9 fp16 conv fix,,
2192,b8841b530efef14453f56f9fd03bc841546afe2b,ergey Kazakov <sergey.kazakov@intel.com>, 2020-08-15 17:54:25 -0700, , src gpu ocl implement nhwc int8 conv dp4a,,
2193,e38e45d8c7efcd264cb9b5c9f242c148faa1ed26,"ierschem, Keola <keola.wierschem@intel.com>", 2020-08-17 11:34:44 -0700, , style cpu x64 order isa stringification cpu_isa_t value,,
2194,cd4004eeca0b05ea85799fabb629cb3c1103582d,"ierschem, Keola <keola.wierschem@intel.com>", 2020-08-14 09:23:48 -0700, , cpu x64 amx align verbose output cpu dispatcher control environment variable enable amx kernel avx512_core_amx make sense verbose output follow similar scheme internally cpu_isa_t name includes bf16 remind isa bit included,,
2195,a3d75f9e95fa6b6a92a5d6642b3ccba6581f68f9,"ierschem, Keola <keola.wierschem@intel.com>", 2020-08-06 14:52:44 -0700, , style fix spelling remove unused variable,,
2196,b7ccd2f900a92e888e5516c90f068c6471b058ab,lok Bakshi <alok.bakshi@intel.com>, 2020-08-14 16:13:31 -0700, , cpu x64 get rid unnecessary copying jcp,,
2197,64d4de93b5dcbde6b8dea60827fe09852b4cba5f,enis Samoilov <denis.samoylov@intel.com>, 2020-05-21 14:46:39 -0700, , common primitive hashing replace union placeholder,,
2198,2512f74ff601dbe69e5a9eda9f019e7b5e596804,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-08-14 11:09:16 -0700, , fixup cpu primitive move initialization ctor init,,
2199,67637763da59c19c73f88ac7735932d9fc32d840,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-13 12:49:42 -0700, , cpu fix ref_convolution utilize dim_t,,
2200,90e2fdc17847ca424f89d5223ee3b651cd1235bf,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-11 13:11:53 -0700, , src test pooling add binary post support,,
2201,9c63c1503a44cd78ad9ab6b7de9eca28891d6f02,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-10 16:17:15 -0700, , src test eltwise add binary post support,,
2202,e723309859300fb9a2f93e33deb2ce473edee94e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-06 16:59:45 -0700, , src test convolution add binary post support,,
2203,61ed29042a063974a86c364e4ce9d0ddc0271af3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-05 20:15:57 -0700, , src test binary add binary post support,,
2204,db23af2edd518e6c0d90716d50a28c607ce67719,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-13 14:54:29 -0700, , api add binary post operation,,
2205,befdb967c80d30f3c8e0a1693382c6348dadd972,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-12 19:48:54 -0700, , cpu fix saturation issue fp32 bf16 infinity value cropped bfp16_max wrong,,
2206,c790d7e4fb25682641b3aa6dfddb44ecf1306b54,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-07 12:04:36 -0700, , cpu consolidate reference post ops compute routine,,
2207,6714174421f21cc0a719e20289521d745858248d,"adia, Haleema <haleema.sadia@intel.com>", 2020-08-12 21:24:48 -0700, , ocl rnn minor revision failing lstm test,,
2208,aaa4c78d8b58d46ef18c4824a7b6c3675f12c453,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-08-12 03:24:38 +0000, , example mac apply workaround rpath cmake,,
2209,c1fc145f09fa82ff291f3ef15e9f744407a0cd84,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-08-11 13:03:23 -0700, , cpu primitive change raw pointer kernel unique_ptr,,
2210,610a2ac15c0a5a67819e7523be22319b683e6a6e,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-08-11 12:49:50 -0700, , common cpu gpu use safe_ptr_assign unique_ptr,,
2211,9068b175011093e5988e888cdf64c5dacb305462,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-08-07 17:26:43 -0700, , cpu x64 rnn use safe_ptr_assign jit injector,,
2212,a59a59024a878050a7b81957816f43d98ed72daf,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-08-07 17:25:42 -0700, , cpu x64 use safe_ptr_assign new jit kernel,,
2213,e1cc0bdbd16ef35378140153bc17ec034951545d,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-08-06 11:41:50 -0700, , cpu primitive move initialization ctor init,,
2214,c303627a8d4e8b1623c0fd197c46d33c40e39cab,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-08-07 16:58:37 -0700, , common cpu gpu use two parameter template safe_ptr_assign,,
2215,68a245cad8b9cda71a4c4a33b6f9b17bcbe88ac8,acek Reniecki <jacek.reniecki@intel.com>, 2020-08-12 14:51:33 +0000, , ocl binary fix failure broadcasted,,
2216,6df1a3668da0f054972809cd602713f7bca44eaf,iels Dekker <N.Dekker@lumc.nl>, 2020-08-12 02:30:39 +0200, , cpu make local zero_val const avoid internal compiler error vs2019 declared local variable zero_val within function body im2col const avoid following error release build visual studio 2019 version 16.7.1 compiler version 19.27.29111 x64 onednn src cpu 401 fatal error c1001 internal compiler error compiler file agent _work src vctools compiler utc src main.c line 195 work around problem try simplifying changing program near location listed possible please provide repro http please choose technical support command visual help menu open technical support help file information raiseexception 0x69 raiseexception 0x69 0x22e6b 0xcd30a done building project failed related compiler problem report vs2019 internal compiler error using __restrict keyword release build http content problem 1145942 vs2019 internal compiler error using restrict keyw.html,,
2217,073e3466cf82ddfd39c4be7ce21c814697b16565,iels Dekker <N.Dekker@lumc.nl>, 2020-07-30 08:32:13 +0200, , bfloat16 faster conversion assignment integer type added converting constructor assignment operator template integer type bfloat16_t allows significantly faster conversion assignment integer using bfloat16_t float operator float avoiding fpclassify call skipping case denormal float nan,,
2218,2bc4d3c3278ab9e5743d0e83b09574b140d6de3f,"hong, Tsao <zhong.z.cao@intel.com>", 2020-08-13 09:48:29 +0800, , build mkldnn compat win choose impl library location properly 806 signed zhong cao zhong.z.cao intel.com,,
2219,2ed48cfc5396383caec57474e94dfbda613f9cb8,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-08-12 14:08:50 -0700, , cpu x64 brgemm fix sum post ops,,
2220,ff0b5cf7589635118139ba81c7101e70ce24b899,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-08-07 17:12:31 -0700, , cpu x64 brgemm update api,,
2221,be5531981f4b2ef4ec378ae71fceb07f6a18b0b4,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-08-09 14:53:54 -0700, , fixup cpu avx2 tail computation nxc format non 1x1 bwd_w jit kernel,,
2222,7860c32c85e4752fb22f70d0b7fb1a09c26c663f,eter Caday <peter.caday@intel.com>, 2020-08-07 16:06:39 -0700, , gpu jit x8x8s32 gemm,,
2223,371aabd12c1d0e9ff5a5720981094f65919059cb,eter Caday <peter.caday@intel.com>, 2020-08-07 11:11:12 -0700, , gpu jit ngen update,,
2224,caec0339658f354025feff306aefbe66641ac07e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-03 15:02:22 -0700, , benchdnn change container dnnl attribute single interface attribute keep every driver information needed reconstruct dnnl attribute user input driver information,,
2225,c05253cba83bfcd64c5ffe930544ef8dc05d792e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-08-03 15:02:09 -0700, , benchdnn minor styling change fix,,
2226,f4b478ee08e177d2fd2067f4270bf1ad3db2ccbf,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-11 09:32:48 -0700, , common cpu separate compute core ref_binary,,
2227,e5016a7215cb57595d801e6bacb0470250842cce,"adia, Haleema <haleema.sadia@intel.com>", 2020-08-06 19:32:14 -0700, , ocl rnn fix lstm different input dimension fails,,
2228,12396d01b4bbf405d0eb37566d16ec85acdcac8d,dobrowo <robert.dobrowolski@intel.com>, 2020-08-05 07:42:00 +0200, , cpu pool optimize ncdhw pooling bf16,,
2229,e44abbadd996ac58374695eb924c0c8438db5c69,awelchm <pawel.chmielewski@intel.com>, 2020-07-21 13:50:03 +0200, , gpu pooling extend gen9 implementation support int8,,
2230,1b6078d801df1e683da25ee00a19e08e2c5ab1db,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-08-05 11:25:10 +0200, , cpu test resampling improve accuracy,,
2231,bd32a9a8ff61588414200a69e389172a66590772,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-07-28 10:59:24 -0700, , cpu x64 check status jit ted kernel,,
2232,36a6670e209c07024bc1b437888fb261aa543c9e,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-07-29 17:18:38 -0700, , cpu x64 lrn store config prop_kind kernel,,
2233,41abd3163665805c498ec86fd171ada57e998eef,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-07-28 18:00:10 -0700, , style cpu x64 lrn change config type,,
2234,5c4c9d009b06403374c398552a7a53985a254257,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-07-20 09:42:07 -0700, , cpu x64 update xbyak 5.93,,
2235,7391a1b6687136c27192e7b04ab64b64042ed90e,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-07-31 08:29:55 -0700, , doc updated copyright third party program,,
2236,0e682ccd5a3349200aeb4ffc63a5dbfba4a6e4c5,rinivas Putta <srinivas.putta@intel.com>, 2020-08-04 14:11:04 -0700, , benchdnn conv add large padding testcases int8,,
2237,cf9b7d0791b2ccbc849faee337609292fed66b0f,rinivas Putta <srinivas.putta@intel.com>, 2020-07-29 12:51:20 -0700, , src cpu conv avx2_int8 perf optmization small convolution,,
2238,043f354c73d9b47b467c2a19d3aad27765a561ce,rinivas Putta <srinivas.putta@intel.com>, 2020-07-29 12:41:08 -0700, , src cpu conv avx2_int8 support large width padding,,
2239,ed70a76b9f3ea0b19dd920974090ce42aa22754b,rinivas Putta <srinivas.putta@intel.com>, 2020-07-28 14:19:11 -0700, , src cpu conv avx512_int8 perf optmization small convolution,,
2240,77a3061e1644f7c2273ddc422471da9b279bfd20,rinivas Putta <srinivas.putta@intel.com>, 2020-07-28 14:41:20 -0700, , src cpu conv avx512_int8 extend support small channel,,
2241,2c6320216087257c62028c26c103abe9d8e6cc02,rinivas Putta <srinivas.putta@intel.com>, 2020-07-21 12:20:58 -0700, , src cpu conv avx512_int8 support large width padding,,
2242,b5d3aeed86d3a337fc4f607d08aeda6cf653543f,rinivas Putta <srinivas.putta@intel.com>, 2020-08-04 19:30:03 -0700, , src cpu conv int8 fix padding filter outside src,,
2243,1b0177e03b3d6a6af4fabf1a2ec9dfec6d85d7c9,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-07-23 17:19:28 +0200, , cpu x64 add batchnorm sse impl,,
2244,5bac0297505184ceef9965b0a9630f9513e6e5c4,rinivas Putta <srinivas.putta@intel.com>, 2020-08-04 16:02:27 -0700, , benchdnn conv input add regression test large filter size,,
2245,c67c9ebb3a97709f093517902ce3ec747d205046,rinivas Putta <srinivas.putta@intel.com>, 2020-08-04 15:51:16 -0700, , src cpu conv fixup bwd tail large filter size,,
2246,f9ff595cc3c7391a108d6cdd4d3bc96921aa6ddb,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-08-04 13:30:54 -0700, , fixup cpu avx2 set flag param nxc format non 1x1 f32 bwd_d driver,,
2247,baf78bc4e83d3644dab1d6b9bf2f90e99e33d4cf,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-08-04 13:28:19 -0700, , fixup cpu avx2 zero pad scratchpad nxc format 1x1 f32 bwd_w driver,,
2248,2da7f4a8e5ca145b8a4dc5b929ca88a96e3a2365,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-05 10:51:29 -0700, , gpu gen9 conv_dw fix zero padding issue,,
2249,bafc854dd806b45fcfe808e8fd76812d580a0c13,"rzebiatowski, Grzegorz <grzegorz.trzebiatowski@intel.com>", 2020-07-28 17:17:29 +0200, , gpu concat use reference concat simple concat would fail simple concat fails memory layout src dst different,,
2250,70db8faa5b1b8e1dc48b66ad709a30ed9a0fd0b5,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-03 19:03:57 -0700, , benchdnn treat zero padding check failure error,,
2251,04751e32f2b9bedbc573a87b64740e23a33ce15f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-04 12:02:53 -0700, , gpu ref_binary fix zero padding issue non multiple,,
2252,e6a32a736ab8585a355852e65f23750862a0af12,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-04 11:17:52 -0700, , gen12lp conv_dw fix zero padding issue non multiple,,
2253,9096a7da23783bfa823a20116d7d843579550f55,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-08-04 11:38:15 -0700, , verbose fix verbose zero pad primitive,,
2254,3e8f9e40c63ead2d109ed7316391e7475a97802f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-08-04 02:04:06 +0000, , benchdnn rnn skip int8 lstm non x64 build,,
2255,93f1835daa35ff68abdc4f639ba1992b64787919,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-08-04 01:53:24 +0000, , src cpu ref_eltwise restric implementaiton applicability rely src common eltwise.cpp check feasible,,
2256,5195621aa9ccfe1c328fa543f3dbc9883ab69707,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-08-04 01:52:17 +0000, , src cpu ref_eltwise saturate properly dst type,,
2257,cc096e69e912b04e96d455833b6c11ba7ab585f2,lok Bakshi <alok.bakshi@intel.com>, 2020-08-03 14:11:33 -0700, , test benchdnn input conv grouped regression shape bf16 fwd conv,,
2258,dd9ff70421ee7a4601d715e1b1659a1c9a6a3c90,lok Bakshi <alok.bakshi@intel.com>, 2020-08-03 13:36:27 -0700, , src cpu x64 group idx fix jit_avx512 bf16 fwd conv,,
2259,4885481f79e1ae96dbc099f4b62b6cf2119f955b,acek Reniecki <jacek.reniecki@intel.com>, 2020-07-30 09:06:39 +0000, , reorder fix cross engine gpu2cpu reorder sum post,,
2260,c060ab21892d06ba4d64c9b16a10177e1365f87c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-29 18:34:11 -0700, , benchdnn rnn quick hack make testing result green look like cancellation issue happening prof potentially different filling required backward requires deeper investigation,,
2261,5ce45a5fb1859363aa6a10d00f698702bf17ff28,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-29 18:13:44 -0700, , benchdnn rnn use sparse weight int8 cfg extend technique f32 weight filling avoid accumulation issue,,
2262,0ec048e5c2a1b42b73e2e393b03ad38018f51ec8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-29 12:56:12 -0700, , benchdnn rnn small fix,,
2263,f6e8dba40de8154f7930e5eb23e8add0162616ae,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-31 15:53:16 -0700, , benchdnn conv fix ref conv gpu allocate scratchpad memory,,
2264,f9b189198c6b7dac8f7fd2afce89e9b358e9fe3c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-29 00:35:47 -0700, , benchdnn memory fix reorder allocate scratchpad memory,,
2265,0f3f55ca3e5854d4060c6ba2c96ac732a04b2772,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-28 16:39:16 -0700, , benchdnn move attr scratchpad support inside driver global setting cause issue option specified harness reset input file back however resetting option must done running problem previously set scratchpad mode undesired limitation feature moving feature support driver reset properly matter,,
2266,47ce9b8351cacd8fd8e32d3dafb6dae8eec356bd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-28 15:14:21 -0700, , benchdnn move ctors overloaded insert call avoid amount ctors extension every new part attribute added,,
2267,878825ec2efd8f79f14b90494d639f5aa93040ba,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-27 14:59:24 -0700, , benchdnn rnn work coverage added unique shape cover reasonable simd friendly tailed case,,
2268,58fbface745a394e740f967ff3a0d43f5c181684,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-24 16:33:48 -0700, , benchdnn rnn add option support,,
2269,3fa0b517ccb89d1cbb1c4935bc19875070ced07b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-24 16:04:41 -0700, , benchdnn doc rnn add missing switch description,,
2270,37316d0b4ee59188b093ac0431cadead920f94ab,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-24 10:47:29 -0700, , benchdnn input bnorm split test file finer granularity,,
2271,fb59b96d617dbf97d850db0186e6063cc64602e0,ourad Gouicem <mourad.gouicem@intel.com>, 2020-07-13 14:43:30 -0700,774, cpu gemm add early msan_unpoison close 774,,
2272,2639e9f25c53105d8a1cb6bd1c64c972b2f6cec9,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-07-28 11:59:00 -0700, , cpu x64 introduce brgemm primitive,,
2273,8879c951e6f81ba97cf6744cf4c48b91e2ddbf0b,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-07-28 11:56:19 -0700, , cpu x64 amx improve tile configuration utility,,
2274,bddb186a8e0332af500058c462b8b915efdc6690,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-07-09 11:55:16 -0700, , cpu support tail nxc format non 1x1 f32 avx2 jit kernel,,
2275,0ba05b762dacc43d37ae190c1b0fbd617b6dae77,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-30 11:25:40 -0700, , cpu x86 fix buffer overread scratchpad small odd,,
2276,fceedbcc213d7b149201f6a26f50525cd7d02eec,ergey Kazakov <sergey.kazakov@intel.com>, 2020-07-29 11:02:40 -0700, , benchdnn conv uncomment shape fixed,,
2277,50aa0587849130382bcb5f801683ec67c015729a,ergey Kazakov <sergey.kazakov@intel.com>, 2020-07-28 17:48:09 -0700, , src gpu ocl fix f32 nhwc bwd_w 1st conv,,
2278,3c2c0762defa8798698823822f64db69f02125b1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-07-29 20:47:50 +0000, , api update doxygen,,
2279,33aaf3642fd730b7dfec6eb32b80afce7007a574,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-07-15 09:57:24 -0700, , gpu use svm opencl version older 2.0,,
2280,874031587b5c24e8ab2bf7e00d73986074d73569,"laza, Jan <jan.glaza@intel.com>", 2020-07-29 01:51:06 -0700, , benchdnn add first mem bound perf test set,,
2281,be5a50d467c646f5899a47bdbbe67d70c593a78e,enis Samoilov <denis.samoylov@intel.com>, 2020-07-28 00:51:53 -0700, , build fix issue gnu tbb cmake,,
2282,e9d161985e5c734a603c09dbe83aa95eff3220d2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-24 12:08:32 -0700, , gtests cut coverage reduce run time,,
2283,c2f654ee8238b013807149f9c2a3401693c1d316,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-07-24 17:01:16 -0700, , fixup doc style new doc design,,
2284,dd426fd8cffcdfc083d67c5acc5965c14e7bef17,ergey Kazakov <sergey.kazakov@intel.com>, 2020-07-24 14:33:39 -0700, , src gpu ocl fix wei bound access int8 1st conv,,
2285,9e213f4d37cce5dbee59d97f6959d791fa25d89e,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-20 14:11:58 -0700, , cpu x64 extend reduced lowering amx non 1x1 kernel bfloat16,,
2286,44fbea04ad348cf3dbdb7d3338a16a103a353327,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-20 14:04:21 -0700, , style cpu x64 amx non 1x1 move code block,,
2287,41a4a98242595d3c295d84832d0abf77d5412de3,"ocot, Bartlomiej <bartlomiej.kocot@intel.com>", 2020-07-24 19:05:59 +0200, , fixup cpu x64 implement binary sse support,,
2288,4c905f34b539b7f39e6e91c5564164f78f62f537,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-22 01:05:37 -0700, , benchdnn reorder add cross engine support,,
2289,abb2c34f1ba63b1399e82243d6c39d63d3a9dafa,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-23 23:11:44 -0700, , benchdnn add operator engine_kind,,
2290,c5812fa24a3f6c6d14d02f9bea2505b977dc86f3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-23 23:31:49 -0700, , benchdnn doc update correctness mode verification detail,,
2291,6149205e8af2ee43f5adc2bc93d8db045faf277e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-22 17:39:19 -0700, , common verbose add cross engine reorder dump,,
2292,e174be4a288c46b38554c1207df54c4c036e693b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-22 14:35:14 -0700, , common reorder create correct creating reorder primitive missing constructor led inability querying src dst engine reorder query call,,
2293,744bde8b7c66375562b5c637e06b54c77a7e4713,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-23 18:56:07 -0700, , temp quick fix compilation error,,
2294,1809ab8ae3e2e792d6c4be1481ba6e1bf5f082c4,eter Caday <peter.caday@intel.com>, 2020-07-15 13:13:02 -0700, , gpu enable jit kernel non ocl engine,,
2295,1f209660bd2b44713c3aa744fdbabcab5d3dea24,eter Caday <peter.caday@intel.com>, 2020-07-22 06:20:40 -0700, , benchdnn matmul add gpu regression test,,
2296,f5fcef3fc41c003887c7321a536aa1ee882b8e28,eter Caday <peter.caday@intel.com>, 2020-07-21 13:03:42 -0700, , gpu jit gemm fix workgroup calculation certain case,,
2297,45dfcf29f7eb51c3989a4516d15bac038a3c77fc,artek Kocot <bkocot@kamtomas.igk.intel.com>, 2020-07-09 18:26:04 +0200, , cpu x64 implement binary sse support,,
2298,9172a741a78eb5d30aa855b54abb8e7f2168a215,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-07-22 16:18:58 +0200, , cpu bnorm fix illegal division,,
2299,b0fd13ac7ca327226623e92df7a1e50070859f89,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-07-16 16:17:59 +0200, , cpu bnorm turning barrier ncsp format,,
2300,081cf98bd57dbe08e79596bf287f8dc9f44194b0,iotr Chmiel <piotr.chmiel@intel.com>, 2020-07-10 04:07:54 -0700, , cpu lrn implementation jit avx2 512 bwd within algorithm optimized nhwc nchw16c nchw8c format,,
2301,55805b18a39dd02a1f2a77157184e585c8160c9b,ergey Kazakov <sergey.kazakov@intel.com>, 2020-07-22 14:17:09 -0700, , src gpu ocl add fix nhwc gen9 grouped deconvolution,,
2302,29670d5d61cf13ba67aceb9a1bedc2c93bbc20ff,ergey Kazakov <sergey.kazakov@intel.com>, 2020-07-20 13:35:03 -0700, , src gpu ocl fix gen9 bwd_d grouped convolution,,
2303,f89d64e0d487e173e657ea99a83f27b4b3349d23,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-07-22 08:44:15 -0700, , doc fixed formatting convolution primitive data representation table,,
2304,cf2357334da9e07b6c5783ece6b5837d5437215b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-20 15:20:49 -0700, , benchdnn move policy_t attr_t update from_str routine,,
2305,f4b7fc2caaebd0ad59f669846280be661788c624,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-20 22:14:36 -0700, , benchdnn input fix syntax,,
2306,a6dbd4690df83a7a4b559fef4099db4a764a5806,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-21 12:24:47 -0700, , benchdnn eltwise fix correctness issue swish never stepped cancellation happening swish_bwd,,
2307,e1b4035c88067c6a53a525822e1d95aaf782f689,acek Reniecki <jacek.reniecki@intel.com>, 2020-07-09 13:22:55 +0000, , gpu ocl improve s32 support pool eltwise kernel,,
2308,0c638acfbc54e66ab897fa07fd3950a6f9d7f063,iotr Chmiel <piotr.chmiel@intel.com>, 2020-07-15 01:11:43 -0700, , benchdnn fix segfault occured disabled primitive cache skipped iplementation check skipped impl indef missing,,
2309,49dcdb1d76bc43c058380f5697b75e2f7f2552a6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-07-20 16:40:34 +0000, , gtests internals add bfloat16_t test,,
2310,d68271b7474f3a7e427d4637cef835592688be52,iels Dekker <N.Dekker@lumc.nl>, 2020-07-17 15:43:25 +0200, , common bfloat16 replace operator bfloat16_t operator float avoids potentially lossy float bfloat16 float round trip bit float bfloat16_t might yield significant performance improvement note adding bfloat16 another still fully supported bfloat16_t argument convert implicitly float,,
2311,795b551f37e01340b0efedc219b4945f7d581931,oaz Reyad <moazreyad@gmail.com>, 2020-07-21 02:42:41 +0200, , doc add apache singa application 776,,
2312,fc6efcc54ebc4cbe45000c1fa93f62566fd5b903,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-07-20 12:16:44 -0700, , fixup doc style new doc design,,
2313,1cabbc2fff4ef2e6c73a508d8cb6a73b488ccf9b,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-20 10:58:10 -0700, , fixup cpu x64 add reduced lowering optimization amx non 1x1 kernel add proper pointer zero initialization conditional kernel pointer,,
2314,2dfe2639b76f2b686c41ab5a72a87d9440af75f6,iotr Chmiel <piotr.chmiel@intel.com>, 2020-07-17 03:16:26 -0700, , cpu lrn within sse4.1 nhwc fix wrongly calculated offset,,
2315,db97f497d2007346002c3d26d461b271aabecf18,iotr Chmiel <piotr.chmiel@intel.com>, 2020-07-16 04:19:49 -0700, , cpu lrn workaround exception gtest compiled icc190 problem occurred within_body specialization sse4.1 delivering avx512 version within algorithm variable describing register changed static const problem occurred compiler icc190 gtest entire test suite forward lrn executed running single test problem occur icc190 optimized assignment static variable base class member xmm15 changing usage base class member assignment newly created object calling xmm constructor everything work fine,,
2316,3eb4652813a500bc970f9f60b6cdb1e078464a25,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-23 11:46:42 -0700, , benchdnn update test target deployment introduce new input,,
2317,448be8d93b5b8d957fa46b0580fb435368bce523,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-10 16:36:56 -0700, , benchdnn rnn add skip case non lstm,,
2318,1413396925e1d917c951dd0ba05b0fc0965f1273,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-13 10:50:27 -0700, , src fixup matmul verbose rnn reorder,,
2319,aec7f9a62bde93e161ea8fb05c23154b1f03b35e,"hi, Brian <brianshi@jflmkl135.jf.intel.com>", 2020-06-30 16:41:54 -0700, , cpu x64 gemm add small kernel sgemm,,
2320,dbb07711c6785adb25947e0f5969e3fd76ca3223,"adia, Haleema <haleema.sadia@intel.com>", 2020-07-17 12:27:18 -0700, , ocl rnn fix lstm int8 concat sum,,
2321,07dd4de45faf1dc56ee394af6027960bfff60a7e,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-15 14:11:53 -0700, , cpu x64 add reduced lowering optimization amx non 1x1 kernel,,
2322,213185ef4724bfc5046a1c602c8b49180ad40019,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-10 00:18:38 -0700, , add new weight layout tag owhi16o,,
2323,9db38e1d41f0808e56373f8e31f488b118f27fc2,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-15 15:54:01 -0700, , style cpu x64 amx make tile parameter part jcp,,
2324,38c9f127ae3fd176dcba32dcba923c566544fe78,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-15 15:12:24 -0700, , style cpu x64 amx add asserts tile register decomposition,,
2325,62025748ff99cc6a8d28e5d4a773dffa4c3f3eee,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-15 14:41:23 -0700, , style cpu x64 amx define ic_block oc_block together,,
2326,1072bb3e6ad742a42e73cb909fb74091d4a8599e,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-15 13:23:21 -0700, , cpu x64 fix small spatial amx kernel add regression test small spatial optimization amx kernel applicable block size multiple total step size due default choice block size jcp.oh_blk_size fix applicable asymmetric small spatial shape ,,
2327,9a00b0c27fb50cc6d06323991c8e5fc59a524e9a,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2020-07-17 14:27:58 -0700, , doc style new doc design,,
2328,eb811579134c03361a6440857c830a3692cdd3c9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-10 16:46:24 -0700, , src remove post_ops cap,,
2329,97e7211b6406dee6f0e94fdbfb802630763086df,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-08 16:00:35 -0700, , benchdnn remove post ops limit cap,,
2330,5aad455b2cec08c6377413c7279065ddfd456e23,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-07-15 16:41:38 +0200, , cpu reorder casting input val fp32 substract zero point,,
2331,bce4bd141369b5ed2a763c3fb04e5759bec1ac88,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-07-14 22:17:13 -0700, , gpu ocl fix warning round macro redefined,,
2332,80ad9c5bf9f5674852e2273c44ebb2e41be8ff02,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-07-14 22:01:21 -0700, , gpu gen9 conv_fwd fix performance regression compiler restrictive spilling vector type variable prefer explicit vector type array whenever possible,,
2333,7395934d75e3794216c1cc675cc9f55c0c8ae4d9,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-07-14 21:59:25 -0700, , gpu ocl print error message verbose enabled,,
2334,065f37810634306589038c0799c28defe6c5d83e,"adia, Haleema <haleema.sadia@intel.com>", 2020-07-15 18:38:04 -0700, , bench ocl rnn fix grid offset gemm enable testing,,
2335,6a5ad1e70abf1bd36cb4c464c63b06addc754b0f,avel Evsikov <pavel.evsikov@intel.com>, 2020-06-02 23:56:53 -0700, , src gpu add zero point support ref convolution,,
2336,c53b96f1b8939e10c4012a1d9ca1a77417708d76,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-14 22:56:04 -0700, , benchdnn fix overflow elapsed clock tick counter,,
2337,592dca513e03ee9cd0003b372c19dae04039b36a,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-07-13 17:56:39 -0700, , src cpu x64 fix load store byte size,,
2338,78803d13b035a999cdd73ceaf9e6cc41f9b20226,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-07-10 14:58:00 -0700, , src cpu x64 fix potential int overflow,,
2339,45467cad03204a837cf41d81bcf73418e1d81b51,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-07-10 14:51:03 -0700, , src cpu x64 fix variable name unused code path,,
2340,a44bf2f53b74a8c2542ac51cb2398ebe796c5f84,en Fitch <benjamin.fitch@intel.com>, 2020-07-14 19:48:04 -0700, , doc copy edits dnnl.hpp,,
2341,744e1caeb19452ca8906035fde047a1c288c8a74,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-07-14 18:24:07 -0700, , api update doxygen,,
2342,a9c5c1591b96af410f31eb0c34484594168b83bb,"adia, Haleema <haleema.sadia@intel.com>", 2020-07-14 12:52:12 -0700, , benchdnn rnn extend gpu testing gru add larger test,,
2343,7d0724be479e323c61456dd3d9d25f7028031748,"adia, Haleema <haleema.sadia@intel.com>", 2020-06-16 20:29:20 -0700, , ocl rnn add forward vanilla gru minor refactoring,,
2344,2652ad909e769e3a7e48772adb4178e3db421fb9,"adia, Haleema <haleema.sadia@intel.com>", 2020-07-14 17:18:53 -0700, , ocl rnn extend offset logic gru rename grid cell offset ftns,,
2345,a912b1f52f240d8596299eb0fa9d6fc47ee458cf,"afonov, Igor <igor.safonov@intel.com>", 2020-07-13 13:13:31 -0700, , test benchdnn compare detect zero size memory,,
2346,cc87f8de4bc1e6d193cf9969e70ad9fb0366cd3a,"aleki, Jakub <jakub.daleki@intel.com>", 2020-07-14 01:59:09 -0700, , src gpu reorder oscale post work together,,
2347,c6159da48adb9d293215b60d097d6ca6f7824dff,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-07-01 20:09:59 -0700, , build add workaround msb8065 warning msbuild,,
2348,d7dd581bef8a62a6b1aa64c9b2e7f31b82fea057,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-07-08 12:40:16 -0700, , cpu x64 lnorm assert correct data type,,
2349,1c5c6d35cb0113faac3a86e244979703a16bd063,iotr Chmiel <piotr.chmiel@intel.com>, 2020-07-10 04:31:34 -0700, , cpu lrn workaround gcc8.1 compiler issue unused variable,,
2350,4f369fc511d1dd61df3ebc4dcac26662599f9cf4,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-07-10 18:15:29 -0700, , src cpu x64 fixup compiler error reorder,,
2351,007a509c50a50d7fd9885c20775cfac0b92312f0,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-07-10 14:10:13 -0700, , cpu rnn fix offset gate scratchpad gru cell,,
2352,9bef4adc7b0d21c9d76e2f32634182cde22f0fee,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-10 10:28:48 -0700, , benchdnn reorder fixup harness file,,
2353,f47ffe9a549a28537e95fefadbcdb2ceb3e7bcd6,athan John Sircombe <nathan.sircombe@arm.com>, 2020-07-01 21:57:02 +0100, , doc update build doc,,
2354,0fe28f137de52118a79a2545bb4ea644a34cdd17,athan John Sircombe <nathan.sircombe@arm.com>, 2020-07-01 21:54:54 +0100, , build update findblas support free arm performance library,,
2355,d9a575f07b2f7847bd3be13c0484907645f14446,aozhong <zhong.z.cao@intel.com>, 2020-06-06 14:38:51 +0800, , cpu jit reorder introduce tile based reorder nchwxc nchw case,,
2356,c2610db82f943caf740580ed644abb6950e5a164,iotr Chmiel <piotr.chmiel@intel.com>, 2020-07-07 04:09:50 -0700, , cpu lrn implementation support nhwc tag jit_uni within kernel,,
2357,c2ac8e375b27f0e08a29da978ee84b1b8edb0bfc,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-21 12:23:41 -0700, , benchdnn adjust input file naming convention,,
2358,93500cb2c5006714da38665be3f1f2e1eaae8b0f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-02 16:28:14 -0700, , benchdnn fix common option dump,,
2359,9286db5409f688a0d7252d669109986089c8c812,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-02 16:27:55 -0700, , benchdnn self fix,,
2360,4dbcec371383295db522c12a1466e86ec9ebf4a8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-29 19:49:30 -0700, , benchdnn resampling styling fix compare dump,,
2361,7de5ef42d9a3d9d6459a8087da9e9e0c3caea1ab,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-29 17:18:47 -0700, , benchdnn reorder add known skip case minor improvments,,
2362,dfddd4a659c5a40a4f6a2b6fca8f6c2a289dd09b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-30 14:29:35 -0700, , benchdnn move,,
2363,f69f097cb47b0b80a6bfaf27cf08de092119b3a2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-06 13:44:57 -0700, , benchdnn fix is_def oscale,,
2364,db38fbfd453df3821a6186542ad7d0f57f49a3cd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-29 17:17:17 -0700, , benchdnn add per argument is_def method zero_point,,
2365,7661a006b191ff049d28a8825891dcf2b66ab406,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-24 17:16:41 -0700, , benchdnn rnn skip unsupported lstmp bf16 gpu,,
2366,c069823315083a2590fda8cd695e28b8a854c1ef,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-26 12:50:23 -0700, , benchdnn pool fix compare dump update skip case,,
2367,713897f4a99c22e46a883ba0bbb5852f509424af,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-26 12:42:32 -0700, , benchdnn pool move end sided padding data desc,,
2368,99ffab5087adeda7ca67e6ab2306e8abaeeca8d2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-23 22:13:26 -0700, , benchdnn matmul fix valid combination update skip case following failed prior fix runtime_n stag m16n7k12 attr oscale per_oc 2.25 mb2m10n4k30,,
2369,d6fa8f46d78c11beb216eba909cf3aabb43fba47,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-30 22:31:34 -0700, , benchdnn conv update skip case wino sum,,
2370,dcb9b5ec071cc66a9ebb870582a7067b57042f9e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-30 21:28:02 -0700, , benchdnn concat add known skip case minor improvement,,
2371,65114d9ec8bbf495d9cd74d9d95b213c6367760b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-23 17:47:00 -0700, , benchdnn skip f16 backward,,
2372,35e69f7d83cbc8da9acc8931a3de89baa75a4b8f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-02 16:37:05 -0700, , gpu ocl layer norm allow training mode f16 since workspace required,,
2373,89b9b25230bc3623a801bede0311639a90d99556,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-29 17:16:16 -0700, , cpu rnn restrict runtime dimension data reorder,,
2374,587baf2a873671ccfda988ae9b9fa9de94401c31,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-24 15:11:23 -0700, , src common improve matmul verbose use value add bias mask,,
2375,b1eb2639a1808970f6595f27f183d030cd3a786f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-30 11:12:41 -0700, , build move dnnl_test_set logic options.cmake keep elegance options.cmake keep logic may grow specific cmake file,,
2376,69148ce53cdfa7825f9170a6aa33942617f1bd9a,rinivas Putta <srinivas.putta@intel.com>, 2020-07-08 12:36:36 -0700, , example update bf16 convolution example bf16 bias,,
2377,a241a28b1671862b30425ef5aef22dbfb1b44f64,eter Caday <peter.caday@intel.com>, 2020-07-09 09:11:17 -0700, , gpu jit gemm remove nested lambda avoid gcc bug,,
2378,34e6f6f9d79e2aed35f588c34de774cd82618075,rinivas Putta <srinivas.putta@intel.com>, 2020-07-07 14:18:56 -0700, , fixup gemm bf16 fix dst offset f32 datatype,,
2379,83965106af4b29c8aa878c20463869b91b8f9b7c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-07-06 14:29:51 -0700, , codeowners transfer rnn ownership cpu team,,
2380,fd06ed16f8c9a511c8370c67476f1d5dc2d1533e,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-07-08 09:48:42 -0700, , cpu conv jit avx2 fix cache utilization backward data convolution,,
2381,744befb5c4657bfb16aed5d237fa7275e9ea11be,ergey Kazakov <sergey.kazakov@intel.com>, 2020-07-08 15:41:06 -0700, , benchdnn input add regression test conv deconv,,
2382,62387118e71329794c8c39c503077e5d08fcd43c,ergey Kazakov <sergey.kazakov@intel.com>, 2020-07-07 18:20:25 -0700, , src gpu ocl fix gen9 f32 f16 bwd conv,,
2383,a1fc66f763c89898f016b3ec1904127524fa2bd1,iotr Chmiel <piotr.chmiel@intel.com>, 2020-07-08 00:12:18 -0700, , cpu lnorm fixed segfault cause returning nullptr kernel factory,,
2384,5d1b9762b1613c0fa949e63b752a0830d9513bae,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-07-08 13:49:24 -0700, , cpu update xbyak v5.92,,
2385,a3736b4f70191788d4f6028f1d5391af40cc0c85,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-07-01 17:35:56 -0700, , src cpu x64 fix performance regression avx512_mic code path f32 fwd convolution,,
2386,5fe988fad345cf9750c99239f1406909e4e15bfb,ergey Kazakov <sergey.kazakov@intel.com>, 2020-07-02 16:09:39 -0700, , src gpu ocl add nhwc 1x1 convolution opt dp4a,,
2387,d85ebf4aabf913ad2232a75879450dc7f8e8d0f0,eter Caday <peter.caday@intel.com>, 2020-07-06 15:32:21 -0700, , cmake disable long double intel191,,
2388,a17b269e39d7ab2eda6442a8df6bd69a7f6be250,"adia, Haleema <haleema.sadia@intel.com>", 2020-06-30 18:19:01 -0700, , ocl rnn remove unused code refactor offset calculation,,
2389,1b5a0dd235163294e924a59465d8c146808bd392,"adia, Haleema <haleema.sadia@intel.com>", 2020-06-18 19:28:04 -0700, , ocl rnn modifying kernel arg list,,
2390,e91e1884ae4be1af950eff4cd2376cd41655aeaf,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-07-07 13:12:11 -0700, , cpu rnn remove assert relevant current algorithm,,
2391,4155bb46d44d6139a08130cc8498ebf2ba06d46e,eter Caday <peter.caday@intel.com>, 2020-07-06 12:22:38 -0700, , gpu jit ngen compiler compatibility update,,
2392,5fc38f3bb9ded93aa5d4faee8929af10f0d82131,iotr Chmiel <piotr.chmiel@intel.com>, 2020-07-05 23:10:37 -0700, , cpu lrn implementation within algorithm nchw16c bf16 f32 using avx512,,
2393,045199d8e2beddbc8335b318a820ccd2e1bf7852,rinivas Putta <srinivas.putta@intel.com>, 2020-07-06 12:35:41 -0700, , fixup build remove nested lambda fix gcc7.2 build,,
2394,c0cd899df3e7bdde87492e4f8e049091ab57363b,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-06 10:20:11 -0700, , fixup fixup test gtest add winograd convolution test update interface test reflect fact support winograd algorithm gpu,,
2395,e281b561ad690d3b799935a0e2f2aeba6f513e26,ergey Kazakov <sergey.kazakov@intel.com>, 2020-07-06 15:32:42 -0700, , fixup src gpu add nhwc support int8 gen12lp convolution,,
2396,09c690ea495591bdeafc62daa5870ddcc18c7f0c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-25 16:18:08 -0700, , benchdnn perf_report unit output format tag avoid ambiguois performance reporting line different tag e.g tag abx nchw abcd desc converted abcde style tag first reported also expands meta tag actual tag used testing,,
2397,78d25de4517ea79ea4de436dcd0c584380e2e9d6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-25 13:51:28 -0700, , benchdnn perf_report add impl name reporting default,,
2398,a7ffa328527d48347d150e341e823b8c565d9d89,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-25 15:56:08 -0700, , benchdnn perf_report add missing driver entry support,,
2399,57ceb244318ab6f9738b1580df8de3fbf1bdcc6a,oy Oursler <roy.j.oursler@intel.com>, 2020-07-02 11:43:31 -0700, , gpu implement lazy service stream initialization service stream may never used delay initialization service stream actually required,,
2400,d2da2b6f0e33c186639591e048bf2219a976d62f,rinivas Putta <srinivas.putta@intel.com>, 2020-07-02 11:06:22 -0700, , benchdnn add deconv regression test,,
2401,8b5a61dd16cb233ce06071bc102350116c3b8b72,rinivas Putta <srinivas.putta@intel.com>, 2020-07-02 10:53:25 -0700, , fixup src cpu support channel tail depthwise deconv,,
2402,ca2d6e17325fb7051035b94adb188a7f16df7e1c,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-06-15 03:47:12 -0700, , cpu lnorm jit kernel bf16 input data,,
2403,00f2d5ff3850b26cd19076530a2ce251ec81a6e4,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-07-03 14:56:21 +0200, , cpu pooling refactor,,
2404,1f205df57aab57d296a36c8a6a74e8b38bf09013,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-06-30 10:50:42 +0200, , cpu pooling support tail processing channel nhwc jit pooling,,
2405,9f3c447afee2862847e15bb50bf5126d167bef73,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-02 10:15:07 -0700, , fixup test gtest add winograd convolution test,,
2406,aa325692c98b4db93c7872589cf7c354f0c23230,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-02 09:52:41 -0700, , fixup cpu support tail nxc format 1x1 f32 avx2 jit kernel,,
2407,3cd0c5eb3aa47f3a8812dfe1e978fccbeac0775c,"afonov, Igor <igor.safonov@intel.com>", 2020-07-01 01:18:48 -0700, , test gtest iface_attr add dst zero point,,
2408,a2c459d832d253be78f3cf8427690d7743c99c2b,"afonov, Igor <igor.safonov@intel.com>", 2020-06-26 12:28:26 -0700, , test benchdnn conv add multiple dst zero point support,,
2409,f77ec7ebfd2b9672e26c1e6e45d145283cea57e1,"afonov, Igor <igor.safonov@intel.com>", 2020-06-26 12:27:10 -0700, , src cpu conv ref add multiple dst zero point support,,
2410,3213c9f7db61666e0ec4abf53c7cbb3f26c3d031,"afonov, Igor <igor.safonov@intel.com>", 2020-06-22 17:50:52 -0700, , test gtest iface_attr add zero point,,
2411,ea3e1322fcebf42add7afc24d798774c7ce14c1f,"afonov, Igor <igor.safonov@intel.com>", 2020-05-26 18:27:07 -0700, , test benchdnn conv add multiple src zero point support,,
2412,9c6e059e01ce7da217470959e9cfeafe6400ddd8,"afonov, Igor <igor.safonov@intel.com>", 2020-06-09 22:21:50 -0700, , src cpu conv ref add multiple src zero point support,,
2413,47e0f3755482bc28f399af09e41f2e3f1b4f4743,"afonov, Igor <igor.safonov@intel.com>", 2020-06-09 15:36:57 -0700, , src cpu conv ref unify offset calculation,,
2414,3d6813f79b1caa29097c61101c9e524c6af0485d,"afonov, Igor <igor.safonov@intel.com>", 2020-06-29 23:09:47 -0700, , src cpu matmul gemm add check multiple zero point,,
2415,6a9b4028e6711fa8371ddadcd991537b616d0d02,"afonov, Igor <igor.safonov@intel.com>", 2020-05-26 18:13:07 -0700, , test benchdnn zero point add policy,,
2416,89e1c7aa52e41c962a638a8c72da79e24b8a1ab3,"nnamalai, Anita <anita.annamalai@intel.com>", 2020-07-01 16:53:41 -0700, , build bumped version 1.6.0,,
2417,c6b95d9d0dd1c77e5ecd8143178578ade08b3779,lok Bakshi <alok.bakshi@intel.com>, 2020-06-30 14:17:11 -0700, , test gtest add winograd convolution test,,
2418,8148c65eaf0f9043a4fc56e5007376f6538cdfb2,lok Bakshi <alok.bakshi@intel.com>, 2020-06-24 17:21:46 -0700, , cpu x64 wino_conv fix padding issue knx,,
2419,fbed5026088456be31edf1e39b4f22693abba992,"ierschem, Keola <keola.wierschem@intel.com>", 2020-06-26 09:52:19 -0700, , gtests workaround amx 1x1 conv support fusion,,
2420,fe72358a747215b0a587428024bab79b4c21c607,"ierschem, Keola <keola.wierschem@intel.com>", 2020-06-26 09:51:21 -0700, , benchdnn conv add amx bf16 kernel coverage blocked plain layout,,
2421,452546c08365a8b5f4ab7e11c92e62544569da82,"ierschem, Keola <keola.wierschem@intel.com>", 2020-06-26 09:49:17 -0700, , cpu x64 add amx kernel int8 bf16 convolution authored nikita shustrov intel.com authored roy oursler roy.j.oursler intel.com,,
2422,059715036e129df02764d8981f520d68593c11b3,"ierschem, Keola <keola.wierschem@intel.com>", 2020-06-26 09:42:32 -0700, , add new weight format amx convolution authored nikita shustrov intel.com,,
2423,aa76be3b3f2e7bde355a05e700f273c72037bbaa,"ierschem, Keola <keola.wierschem@intel.com>", 2020-06-26 09:44:30 -0700, , cpu x64 gemm add amx s8s8 u8s8 bf16 gemms authored arthur araujo mitrano intel.com authored kazushige goto kazushige.goto intel.com authored mesut meterelliyoz intel.com,,
2424,1ec78a431df4cf11cd5c92888856dfd6b6a0c52c,"ierschem, Keola <keola.wierschem@intel.com>", 2020-06-26 09:38:17 -0700, , cpu doc test add amx isa utility authored nikita shustrov intel.com,,
2425,8192cab5140e32e97f80d24676a85e89eb39fbd0,"ierschem, Keola <keola.wierschem@intel.com>", 2020-06-26 09:35:01 -0700, , cpu x64 xbyak add amx instruction cpuid authored nikita shustrov intel.com,,
2426,cd56358e35ed31146974c9b7c3e965fceab4e7de,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-06-08 20:58:00 -0700, , cpu support tail nxc format 1x1 f32 avx2 jit kernel,,
2427,64ad84ad24993774b8f2b3d0516c1fa89737e906,"ierschem, Keola <keola.wierschem@intel.com>", 2020-07-01 14:09:26 -0700, , doc update list supported cpu,,
2428,e1d604cc4be092b4449044f9806606ddd16cdf1b,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-06-29 15:35:47 -0700, , cpu x64 gemm improve partitioning allow thread sacrificed large,,
2429,e4883ff9e13475a41d2bc2e7228b729e829636e9,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-04-24 14:59:56 -0700, , cpu x64 gemm pad bad leading dimension save memory avoids page fault causing huge slowdown,,
2430,3f713401c9a72acf66deefdcf2291fb29f348799,eter Caday <peter.caday@intel.com>, 2020-05-19 15:47:19 -0700, , gpu jit gen9 12lp ngen gemm,,
2431,54f5d0868ebdae918f78eb5b5d6cdc253ad4b5b9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-26 09:14:18 -0700, , gtest oom reset malloc_idx rerunning test,,
2432,278e4756956c92fd80c47e88d8584af5c49611ad,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-07-01 05:52:05 +0000, , fixup cpu x64 gemm add bf16 matrix vector kernel,,
2433,3b3f3d6c90e6f3f6deb2bad55bd1a57d90b9f41f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-07-01 05:00:08 +0000, , cpu x64 gemm msan unpoison gemv case,,
2434,5b7e722933fb8132c5bac868a44e9cc845eb4238,rinivas Putta <srinivas.putta@intel.com>, 2020-06-17 14:10:49 -0700, , src cpu conv bf16 bwd_w support nhwc channel tail,,
2435,841c130319083f407ecf4346d8583a5856944b85,rinivas Putta <srinivas.putta@intel.com>, 2020-06-17 14:01:33 -0700, , src cpu jit_bf16_bwd_w prepare trans_nxc kernel support channel tail,,
2436,3902496821867d532f57d793edf2ff2e8a82ff44,rinivas Putta <srinivas.putta@intel.com>, 2020-06-19 14:19:00 -0700, , src cpu bf16 1x1 conv reduce scratchpad requirement,,
2437,86ab163ecaa2540091ad1929bc16fca21bf3b694,eter Caday <peter.caday@intel.com>, 2020-06-30 16:49:59 -0700, , ocl matmul fix stride passed gemm,,
2438,c530962ec0e59c2ab39e01406f0c94261e76fe4f,lberto GonzÃ¡lez Palomo <bugs@sentido-labs.com>, 2020-06-29 13:24:52 +0200, , build add basic support ibm power tested power9 use auto vectorization arm,,
2439,aab28680737df63b64f703ef770fff3930ff53b3,acek Reniecki <jacek.reniecki@intel.com>, 2020-06-26 16:17:03 +0000, , gpu eltwise enable support format double blocking,,
2440,12969a73dac1a5254da8545ab742662fbf457513,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-30 17:16:27 +0000, , cpu ref eltwise use dense path possible close 769,,
2441,545a338ec509beec3d174a19d06cda0a5c12ebbd,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-30 12:37:33 -0700, , gpu gen9 conv_fwd add unrolling,,
2442,57da0b3ed621b1aeb76232c728b3d2939dc186a1,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-28 21:08:44 -0700, , build support newer version tbb,,
2443,2d8342f4b738734c5cdaf5999dda6381bae7f1f0,eter Caday <peter.caday@intel.com>, 2020-06-30 14:27:20 -0700, , ocl gemm use correct stride batched gemm,,
2444,c77d8073a6ee3ace6b144c37287bd20f27a49312,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-06-24 22:53:18 -0700, , src cpu gemm enable blocking bf16 fwd gemm enabling blocking add support shape large dimension would otherwise require large allocation scratchpad,,
2445,7e7b401bde74f68f749d0e0041e1348294de6fb7,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-06-27 20:02:34 -0700, , src common thread allow templated type work dims 2dbalance,,
2446,cb16d73a6815c9c33975f75933dfa88c010e1826,avel Evsikov <pavel.evsikov@intel.com>, 2020-06-26 04:13:33 -0700, , gpu ocl gen9 bwd conv remove bound bias read,,
2447,94f05c971511aeaaa067b7452b9bff8d36850da6,avel Evsikov <pavel.evsikov@intel.com>, 2020-06-26 02:57:39 -0700, , gpu ocl gen9 fwd conv remove bound bias read,,
2448,faf4ee3204b0ba46dd9909a0326e49a6b08b1fd4,rinivas Putta <srinivas.putta@intel.com>, 2020-06-11 16:37:56 -0700, , src cpu conv 1x1 nxc support channel tail,,
2449,40c6f0bb8bd5bfb5b1af65b8d895d858b3f5e834,rinivas Putta <srinivas.putta@intel.com>, 2020-06-09 13:20:47 -0700, , src cpu conv non 1x1 nxc fwd bwd_d enable nhwcg loop_order group convolution,,
2450,8bd3d824ee0a0470e53c5b9cf7cfc08f2865db1a,rinivas Putta <srinivas.putta@intel.com>, 2020-06-08 15:22:43 -0700, , src cpu conv non 1x1 nxc bwd support tail,,
2451,c513dc82e85f34963c7ebc4c6d3c95a38e36a865,rinivas Putta <srinivas.putta@intel.com>, 2020-06-08 12:51:06 -0700, , src cpu conv non 1x1 nxc fwd support tail,,
2452,bcfe09cf3f9305a5713537e7dc3e56ca3378cad4,lok Bakshi <alok.bakshi@intel.com>, 2020-06-24 13:34:25 -0700, , test benchdnn conv fix conv desc initializer issue,,
2453,e573e8733773ad2322a1449a9b7ce064fa5680d6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-25 14:51:55 -0700, , fixup src common fix convolution op_desc checker,,
2454,9ab01c7d3e4f8352123b85f6648aae104aeedb63,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-25 01:34:17 -0700, , benchdnn restrict unsupported tag usage make invalid input check tag converting comparing guard case error benchdnn report example unknown option stag nhcw,,
2455,a685c0a72065e4a8bfbba8fae91659f65066bddd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-24 18:16:54 -0700, , src common fix convolution op_desc checker,,
2456,ae2d723f8de46bcc35f3c65d61c45820e36a3316,artek Kocot <bkocot@kamtomas.igk.intel.com>, 2020-06-17 11:16:29 +0200, , cpu x64 add relu linear jit impl int type squashme cpu benchdnn proper saturation f32 s32 conversion,,
2457,5a297dfce3e0ee09fc070dd1b0bd758a2e3c8fca,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-17 17:54:12 -0700, , src benchdnn binary extend jit impl support point bcast,,
2458,0730dbfe8dd60f550154ae51fbbf430d544ba1d0,oy Oursler <roy.j.oursler@intel.com>, 2020-06-01 16:56:28 -0700, , gpu ocl implement opencl zero_pad functionality,,
2459,9a6d92e59149ed7a7fb1efc869f0bf9965123007,oy Oursler <roy.j.oursler@intel.com>, 2020-06-22 16:05:19 -0700, ," include add max value dnnl_query_t enum add max enum value prevent associated cast required internal dnnl implementing internal enum value value 0x7fff chosen portable within standard larger value issue unlikely support architecture byte int also unlikely 16,000 enum value required",,
2460,218edc8dd89d6f35d2939672c82187c731943734,oy Oursler <roy.j.oursler@intel.com>, 2020-06-16 13:22:41 -0700, , gpu compute detach storage kernel_arg_t struct move value storage form kernel_arg_t enable range data type size without using much data necessary,,
2461,77b818b48b8c6269d2232806d089a10f97a035f2,oy Oursler <roy.j.oursler@intel.com>, 2020-05-28 11:55:11 -0700, , common create zero_pad function within stream_t move zero_pad functionality stream_t abstract zero_pad functionality away memory enable implementing gpu specific zero_pad function,,
2462,5ac7b698b685bee1b121621cb1acc6ed76bba802,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-23 12:01:58 -0700, , common primitive cache add asserts,,
2463,fa2ba30ea68d878bb571867acc6103cdef248e9f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-22 22:09:26 -0700, , common primitive cache align hash operator mem descs operator memory descriptor doe check equality stride dims padded_dims hash modified skip stride avoid case hash md1 hash md2 md1 md2 really confuses cache logic see,,
2464,e13484b7842621eb7103a0844081b96a7d775aa3,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-22 16:06:09 -0700, , common primitive cache hash known valid part,,
2465,a967ebcfe5528e4b3ef5774c5d6bef3694d561a0,ergey Kazakov <sergey.kazakov@intel.com>, 2020-06-23 10:40:48 -0700, , fixup src gpu add int8 nhwc 1st conv gen12lp,,
2466,35aa4d9745dbe446702d945bbe151ea5f986cfc0,ergey Kazakov <sergey.kazakov@intel.com>, 2020-06-22 15:40:05 -0700, , src gpu add int8 nhwc 1st conv gen12lp,,
2467,9c1cee85999ff9236def376a231e98686f83bcac,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-06-22 11:56:13 -0700, , cpu x64 gemm add bf16 matrix vector kernel add transpose non transpose kernel matrix vector size bfloat16 gemm,,
2468,eaa6d5d265c53a2583523231d43d8ec6a6bf8d84,abor Buella <gabor.buella@intel.com>, 2020-06-16 19:26:49 +0200, , cpu x64 reorder tune preamble avoid setting ymm14 ymm register used otherwise,,
2469,f5997b5e6726de82d19ae9b86b08d80aea4af82e,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-22 15:17:47 -0700, , cpu gemm read write status parallel,,
2470,e6af5748a4bf59d9f861477ef835b13d767202d3,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-22 09:15:28 -0700, , commmon attr remove value comparison copy_from,,
2471,fba6e0aa13a3e557a23ae326ae037856a4310782,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-22 09:15:07 -0700, , cpu x64 gemm initialize member pack empty ctor,,
2472,768bb6663a31d18d43522c2b1c947934b6ed4a28,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-06-23 13:53:58 -0700, , doc corrected intel mkl full name,,
2473,63056b813295f452b75d1a7fb047890020f78c92,rinivas Putta <srinivas.putta@intel.com>, 2020-06-16 13:27:40 -0700, , src cpu conv f32 ensure zero padding,,
2474,911af2d62cf4957b489b09b88929e3557a11879b,rinivas Putta <srinivas.putta@intel.com>, 2020-06-16 13:26:45 -0700, , benchdnn fixup zero padding debug idx,,
2475,f4924e92e36cacd619e8cc0bf9a8df79ae1cab94,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-09 14:25:47 -0700, , gpu ocl pooling disallow fwd_d int8,,
2476,19a2440b8cbdb813ccbace4d33754203cc89983a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-16 17:38:21 +0000, , build findblas.cmake extend search directory mkl,,
2477,9728df553084f05664198616a243a80a56b188fd,athan John Sircombe <nathan.sircombe@arm.com>, 2020-06-04 21:03:50 +0100, , build add option link openblas armpl aarch64,,
2478,5b78758c184d90732980334e364ad94dbea3e7b6,athan John Sircombe <nathan.sircombe@arm.com>, 2020-06-04 21:03:09 +0100, , build add findblas.cmake,,
2479,272c4f52e7aae6e1deba703d2411afc5d169fb10,"rturov, Konstantin <konstantin.i.arturov@intel.com>", 2020-06-19 15:24:20 -0700, , benchdnn add conv shape perf suite,,
2480,f42dbcc21563b69b0c036919d39b3ac6a655cb55,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-21 22:41:22 -0700, , benchdnn improve update documentation certain level detail moved main page deeper place relevant updated table option technical detail implementation specific documented essential benchdnn feature introduced general info file benchdnn internals behavior agreement,,
2481,34a07ec02be33f3dfaf4c1403fc222c9a1bd7ba2,lok Bakshi <alok.bakshi@intel.com>, 2020-06-19 02:04:22 -0700, , test benchdnn conv move end sided padding data desc,,
2482,6ce8c9b094fadf4f830de3484c0c1dfcdb5bd3e5,lok Bakshi <alok.bakshi@intel.com>, 2020-06-18 02:52:04 -0700, , test benchdnn input conv padded regression shape winograd,,
2483,5c1ef199a8d8b3792b09f2891fd11014ef539861,lok Bakshi <alok.bakshi@intel.com>, 2020-06-18 10:46:56 -0700, , test benchdnn conv skip padded shape winograd convolution,,
2484,f10a30fb9196f827aa646c6963a52dde4ff797b5,lok Bakshi <alok.bakshi@intel.com>, 2020-06-17 12:24:48 -0700, , cpu x64 wino_4x3 restrict padding applicable shape,,
2485,0312cb2f60ba917d6401c4dd7f2c62c098f8c7ea,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-19 15:43:53 -0700, , build add bigobj,,
2486,ccc75524493a79ff9498ec244f7151bb48c7f95c,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-16 16:26:10 -0700, , gpu ocl gemm initialize pd_ptr nullptr,,
2487,054e1006721dbe8505b307352fe87694f9b1102d,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-16 15:15:33 -0700, , gtest test,,
2488,ffb2ba6ca8228d23511d910cc9219f728fec277b,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-16 15:15:01 -0700, , common check impl fetched iterator,,
2489,cbbf19c76ebccf208831675503d9095864a168f9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-11 12:05:01 -0700, , introduce out_of_memory testing,,
2490,96e13973ef507d59f6590bdfd325a8de6572f83d,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-16 12:06:00 -0700, , common attr iterator introduce internal status,,
2491,bdde0caaa9a2ee1a1e2a8db31e7088148e8a50e0,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-06-11 12:04:43 -0700, , common delete attr_t desc_t operator,,
2492,dae256a197ff4938486219bdbd0f39bfcf85e57f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-18 20:15:39 -0700, , doc update entitlement requirement macos,,
2493,c3c8d04aba506060bee0696418e93241eba8cfb4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-19 06:09:36 -0700, , cpu x64 update xbyak 5.912,,
2494,e8088a2312159f54eff9aea4132afbcae0899466,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-19 18:05:32 +0000, , cpu x64 bf16 utils use volatile vmms,,
2495,aab9aa0627b5db92b277da84405d8fcbb97d7725,enis Samoilov <denis.samoylov@intel.com>, 2020-06-17 22:00:46 -0700, , gpu make ctor protected avoid misuse,,
2496,bad53781adf595eacb09d26bf09072439017992c,aniel Youssif <daniel.youssif@intel.com>, 2020-06-02 10:42:26 -0700, , ocl conv fix int8 edge case,,
2497,10cdff7404edbc1f4ff50118bf0535b75c0f36f9,"rturov, Konstantin <konstantin.i.arturov@intel.com>", 2020-06-18 10:36:45 -0700, , revert gpu ocl pooling disallow fwd_d int8,,
2498,67a5884ed223a35561b30006a755ca55d29bd486,ergey Kazakov <sergey.kazakov@intel.com>, 2020-06-17 10:11:27 -0700, , fixup src gpu add nhwc support int8 gen12lp convolution,,
2499,3bce1bc265dcfc048f386fe2daaf2ad07553dd17,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-17 01:29:14 +0000, , example gpu enable bf16 cnn training example,,
2500,df7a5f367c2aa19311fb528cff13a007176eceb9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-05 19:38:07 -0700, , benchdnn move binary kind post_ops consolidate binary kind common place preparation binary post operation api,,
2501,ab474c5b727fbf1c4ee4ae8f9bfc2edcdb75e171,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-05 18:31:42 -0700, , benchdnn binary simplify filling function,,
2502,e9949e59e0fb20fedb0ea8188741bda91fc4de31,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-05 18:27:50 -0700, , benchdnn eltwise set additional guard needed separate eltwise future set kind like binary ideally follow library structure,,
2503,57463d6cf4d406c8310d0faa2a8258fbfc1adbc0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-05 17:39:07 -0700, , benchdnn attr add single place translate user input policy integer,,
2504,e4c3324e0f27988ea92a413ca38f7330b02cf04f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-17 00:48:31 -0700, , benchdnn reorder restrict per_oc policy,,
2505,0bd032d6215bfc60916fb4731a2295a28d775824,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-05 17:17:31 -0700, , benchdnn binary simplify ref computation,,
2506,11d3a06c5f0e2d5bfb32c6e26c9730896ecab8de,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-28 14:34:45 -0700, , benchdnn make attr first arg maybe_xxx allow make default value interface,,
2507,7a571fbd586bfdcafeb8d910c375e09b77cc2e2b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-05 18:19:37 -0700, , benchdnn align across driver want driver scale given problem mean common policy comply requirement well,,
2508,dde345a1a1f06f5f6737032c2a1c72a5fa013ba3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-16 23:40:59 -0700, , fixup src test add eltwise_round,,
2509,1ad714c12174fb4861e00f9780567b1f6dad084e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-16 16:38:27 -0700, , fixup src cpu x64 add gpr allocator,,
2510,e65de84eb7440e4149275b22b2bec3bd33813a76,iotr Chmiel <piotr.chmiel@intel.com>, 2020-06-10 07:05:36 -0700, , cpu lrn fix knl illegal instruction issue case avx512 core unavailable vmvups xmm limited register,,
2511,a2bbff56dc326333b24f870d5e94183e0ed74a54,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-11 12:40:33 -0700, , doc primitive unify header structure,,
2512,d6f70c58e4dbb941c3486e648ffb1ce8c5e20d95,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-11 12:29:08 -0700, , doc conv note new supported plain format,,
2513,599ccc69d63358f68d3be1a4c42af332618ea266,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-08 22:02:30 -0700, , doc various improvement primitive page authored bogusevschi silviu intel.com,,
2514,dec6a71a16af76a2d3af9e25eb10104db1e8f2fa,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-08 22:02:13 -0700, , doc reword int8 inference primer authored fitch benjamin benjamin.fitch intel.com,,
2515,0261560294d5d1b6a12d4005ff9bd8bb537dd4f3,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-08 22:01:38 -0700, , doc reword memory desc reshape,,
2516,4cc4b112499e33af99904392aa62b7c028aef272,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-08 22:00:26 -0700, , doc fix formatting typo,,
2517,bc4404427c204d12c28e699f67ccf3671ed3b249,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-08 21:51:17 -0700, , doc doe,,
2518,3c0de88e4f19790bdd0554d62b577e60fb75a43d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-08 21:46:50 -0700, , doc remove src dst weight index mapping useful probably belongs individual primitive page,,
2519,6aaf98da6e6318a30a59d00f3e1d25dd826593a7,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-06-11 18:56:07 -0700, , src cpu x68 bf16 improve performance 1x1 shape bwd_w,,
2520,9dcb16c9a91f21197e0642f58210bef2e09688f6,"afonov, Igor <igor.safonov@intel.com>", 2020-06-04 23:00:16 -0700, , src test add eltwise_round,,
2521,af47c1b458ca5d4a752606bc296278a873746a47,"afonov, Igor <igor.safonov@intel.com>", 2020-06-11 18:26:22 -0700, , src test common rename mxcsr_round mxcsr_cvt,,
2522,52098af401a2f83a6c1563d374a004e14c3a8447,"adia, Haleema <haleema.sadia@intel.com>", 2020-06-16 08:48:04 -0700, , ocl rnn clang fix minor modification,,
2523,18fc038ff3866ecfd42900408f0167d457adf757,"ierschem, Keola <keola.wierschem@intel.com>", 2020-06-15 10:07:19 -0700, , style add remove space,,
2524,adb616931ee3ebbb7e9e67634c4ad73883939b20,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-06-15 03:21:35 -0700, , benchdnn bnorm fix division cmp,,
2525,fd82ebfcc9888bb9b1e47c82b53a7fa8e30b1e24,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-09 14:25:47 -0700, , gpu ocl pooling disallow fwd_d int8,,
2526,cc38448aa3a06f0aafc01c15d0dd3771b1e90a9d,ergey Kazakov <sergey.kazakov@intel.com>, 2020-06-12 14:08:59 -0700, , benchdnn conv add int8 nhwc case gpu,,
2527,5595a70ce4d369637843d6edca24de6a98e714a2,ergey Kazakov <sergey.kazakov@intel.com>, 2020-06-12 13:35:39 -0700, , src gpu add nhwc support int8 gen12lp convolution,,
2528,0a28ac918bb27871099076ee0cca862c9c43416f,omasz Patejko <tomasz.patejko@intel.com>, 2020-05-13 10:33:06 +0200, , gpu gemm added problem size threshold gen9,,
2529,64d47ad3efdbee97c67663856ab642adaac38ec6,omasz Patejko <tomasz.patejko@intel.com>, 2020-04-20 08:48:47 -0700, , gpu gemm enable batch gemm gen9,,
2530,3d982f91b9c2badad233dfb81db5a18439946e83,"adia, Haleema <haleema.sadia@intel.com>", 2020-05-27 15:45:53 -0700, , bench ocl rnn refactor add bwd lbr_gru fix ws_print refactor test,,
2531,fc8396ef4474e7248f1c634b8994cc6404fb0d75,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-06-15 14:02:04 -0700, , doc added korali list project based onednn,,
2532,6435975a824ac531cc659a31c795a852ad32ae6c,ourad Gouicem <mourad.gouicem@intel.com>, 2020-06-11 03:18:42 -0700, , src cpu x64 improve tanh performance,,
2533,2d124c5b3fa351c2445b2942251759e385ede441,ourad Gouicem <mourad.gouicem@intel.com>, 2020-06-11 03:24:40 -0700, , src cpu x64 add gpr allocator,,
2534,06ce24d67df9426969c09646795d7242ba4bcb03,ourad Gouicem <mourad.gouicem@intel.com>, 2020-06-11 03:36:14 -0700, , src cpu x64 make table registration robust previous version code table entry injected prepare_table following order iterator entry_map_ however offset computing wrt insertion order guarantee two match happen insert key order iterator iterates key order logic changed compute offset using entry_map_ iterator order assumption iterating deterministic also add capability control constant broadcasted vlen,,
2535,595a12d67c1700443b2cb2a28fcc2f6a0082e25b,ourad Gouicem <mourad.gouicem@intel.com>, 2020-06-11 20:31:26 -0700, , benchdnn align driver use inplace false default supported,,
2536,ac72b61e96221e1e808e29298b9816e4ff1b427a,ourad Gouicem <mourad.gouicem@intel.com>, 2020-06-11 01:22:29 -0700, , benchdnn eltwise change default inplace option default true performance measurement skewed example repeating tanh inplace array becomes populated small value take early exit code path tanh small,,
2537,f11119885d945182e213130c345cfa2ea41b01cc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-12 03:58:41 +0000, , common style remove unused,,
2538,a8d646d58be2069ed87f997f69acbe574d8e1540,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-12 01:40:30 +0000, , cpu x64 bf16 make diff_wei partitioning cache line friendly,,
2539,7976952d9fd461a0ec089e74d5cbb7725e701f78,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-11 19:36:50 +0000, , cpu x64 bf16 make local diff_bias reduction jitted,,
2540,22f37de3b1bb5fec610da7ddab1f157cd84157bd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-11 19:32:59 +0000, , cpu x64 bf16 add reduction diff_bias,,
2541,50681591c82ab5ecabce26428a4af9192df27413,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-11 17:00:12 +0000, , cpu x64 bf16 style put diff_bias computation separate method,,
2542,4be1e74c23f9dea268cf78fd313ed50c1dc0e250,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-11 20:33:39 +0000, , cpu x64 bf16 utils add multiple row support bf16 f32,,
2543,637999aba31e7289fcc659db3b089c585f2a4650,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-11 20:29:27 +0000, , cpu x64 bf16 utils style move bf16 f32 implementation cpp,,
2544,bcd3ca0337fce30a690a8236e3538359edf90635,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-11 00:16:29 +0000, , cpu x64 bf16 utils optimize bf16 f32 mostly removing preamble postamble minor trick,,
2545,b0e649a832dae2101ec267d999501b2de4630e18,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-10 23:23:08 +0000, , cpu x64 bf16 utils style remove dead code bf16 f32,,
2546,0527dc4b1a8c060d1f33649b408d333a10b6f1bc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-10 22:46:14 +0000, , common bf16 utils make inplace,,
2547,6a94737afc444bd506fe85aea9910ca72615145f,kozlow1 <krzysztof.j.kozlowski@intel.com>, 2020-05-25 18:57:51 +0200, , gpu ocl conv fwd introducing macro post service separated eltwise function ocl_post_ops header file generic macro apply sum elementwise operation combination operand vector scalar mixed add function define macro kernel argument used new post service,,
2548,b44224db5c4327794cbce95b23d90ef7ab9827da,lia Taraban <ilia.taraban@intel.com>, 2020-04-02 16:58:17 +0200, , src gpu conv add support different sum dst data type,,
2549,6d1c5fc0be5aeead5facdf8816a1401b33a13c90,"adia, Haleema <haleema.sadia@intel.com>", 2020-05-07 02:04:06 -0700, , bench ocl rnn add fwd lbr gru scratch_cell refactor test,,
2550,63a32c59108e3a3ba0a1d6d7e377507b66d1c653,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-11 18:33:54 -0700, , benchdnn support shell style line break input file,,
2551,0f88254b2d47f29b6d3e91f576039f70d5922a81,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-11 15:38:33 -0700, , benchdnn new attribute option compatible api change introduce new option slight change option name new attribute allow iterate attribute group keep aligned acrhitecture driver option,,
2552,a6d617da62b10f0c2257158ae4fc532a40076a18,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-04 13:39:43 -0700, , benchdnn doc rnn update problem descriptor entry,,
2553,3ce719689fe071d30445a1a68056115121286070,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-04 13:34:33 -0700, , benchdnn rnn improve valid cfg check,,
2554,36f7782cc1d8e15d4b16bc2aa31996d822e3dab2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-11 15:34:10 -0700, , benchdnn remove none policy attribute align support library semantics none policy,,
2555,34beee3c71f37a387ea196027af6237467b7670e,avel Evsikov <pavel.evsikov@intel.com>, 2020-06-11 21:52:36 -0700, , src gpu enable stride int8 1x1 conv,,
2556,e5bc59afd372b8ff877cb833c67a623c7029692c,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-06-11 08:06:45 -0700, , fixup doc added section build time run time control,,
2557,32cc133ff73741d9f20392f7600fec51d26e0d83,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-10 10:58:37 -0700, , gpu ref_conv fix bf16 fail sum post,,
2558,afc3257abd95de139a417f7373dc7c4f65215236,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-06-10 08:16:45 -0700, , doc added section build time run time control authored fitch benjamin benjamin.fitch intel.com,,
2559,6d9bee5e33744acde88b72aadcb9f4fd7bdf913c,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-06-09 09:09:58 -0700, , doc added link feature enabled build option,,
2560,96cb77c3c3c2a0b8bcafd4998cf1147b23801088,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-10 10:28:25 -0700, , fixup gpu ocl clean,,
2561,0ff0634b0a15661715285719974776f0f24c4ff3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-06-05 15:59:41 -0700, , common move method inside class,,
2562,3dfefb2987b11794d9b29a3f52649aab95661eab,artek Kocot <bkocot@kamtomas.igk.intel.com>, 2020-06-02 12:07:59 +0200, , cpu x64 jit binary preserve zero binary preserve zero padded area binary post operation,,
2563,d91ee475f39a23469af4f109150a70bb9974a6d9,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-09 11:23:02 -0700, , benchdnn reverse index order,,
2564,daadf5163d98ace1bdfce8a12f4cc25e20038c7b,artek Kocot <bkocot@kamtomas.igk.intel.com>, 2020-06-09 13:45:51 +0200, , cpu x64 jit pool preserve zero workspace padded area,,
2565,f35a6d3c2ae0ebd5d343f2a310380a53f01a333c,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-05 14:09:58 -0700, , benchdnn add zero padding check primitive,,
2566,63b61aa3bac6cc13b8ed5f84e1b6f022c6426db2,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-02 13:16:47 -0700, , benchdnn change return int able return error dnnl_status_t,,
2567,618478f1a96f9d418e78e6326e0dd9d8627ca2be,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-03 15:27:10 -0700, , gpu ocl clean,,
2568,4327ae861f793409bbf9a3e00db5fadea8d83575,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-08 17:10:06 -0700, , benchdnn skip bf16 gpu,,
2569,5d14e723720e7fca4e1109e47de4ffd1d54d5ced,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-05 22:59:29 +0000, , fixup benchdnn common add init_prim take engine,,
2570,7435ab9808e85fce9570713e0d59140daefde4a7,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-05-20 05:10:22 -0700, , cpu lrn refactor,,
2571,0ab81a63ea67d831f14ba5205895bb0d0cff25f3,iotr Chmiel <piotr.chmiel@intel.com>, 2020-05-13 03:43:54 -0700, , cpu lrn lrn bwd nhwc f32 bf16 tail processing,,
2572,a56ca97d782855233b15f30f51340ec1926bafed,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-05-11 07:36:29 -0700, , cpu lrn support local_size nhwc lrn,,
2573,cf73566a0359d44191b742a5c5dcad2cea06de1e,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-05-11 01:30:19 -0700, , cpu lrn lrn bwd nhwc f32 bf16,,
2574,94ec034e01444e753af6a979631591a74f6e3eb9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-05 06:05:08 +0000, , build mkldnn compat put symlinks together generate lib cmake allows overriding place library generated using cmake set some_place set some_place  case libdnnl.so put some_place instead usual location however generate compat symlinks latter location make point non existent library turn invalidates symlink betrays user expectation find library though symlink proper location some_place make make regenerate symlink time matter whether exists happens make check whether target symlink _older_ prerequisite libdnnl.so seems date symlink checked date object point since symlink point nowhere target considered always outdated close 743,,
2575,d5d6d7dc3355f6acf47620b8245fa68c2093c588,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-06-04 22:58:30 -0700, , benchdnn conv remove skip impl ref tag harness introduced patch fix previous compiler bug reference convolution,,
2576,7bc552fedceab5fc05018f0ff824077430f617e2,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-06-02 19:43:51 -0700, , src cpu fix compiler generated bug bwd_d reference kernel,,
2577,21ea408f8609636bea40b8d9d525b5952c175dde,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-04 11:24:32 -0700, , cmake skip commented include,,
2578,4a61befbdc3144411a7d75f87daf091cb408d343,"rturov, Konstantin I <konstantin.i.arturov@intel.com>", 2020-06-04 14:18:07 -0700, , benchdnn performance matrix extended 3d_unet one convolution added resnext101 gpu,,
2579,8a0b0c279fcd6fdd24d2f779e530e5371bb838ab,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-27 11:33:36 -0700, , benchdnn remove allow unimpl support,,
2580,18c0bffb23432d82edb38230287b2ecd304ab613,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-29 23:18:50 -0700, , benchdnn add known limitation skipped case,,
2581,593d505861a131ca294f5b66df515461678ef017,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-29 13:33:59 -0700, , benchdnn add diagnostics skipped case,,
2582,603a789497711e3c520e5e7eb650491f9f10fb8a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-15 18:22:27 -0700, , fixup benchdnn add default value parse vector routine merge_fix,,
2583,48c435bb7b2845446dceb7252ccc37dc94eeb9d9,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-05-28 16:53:19 -0700, , cpu 1x1 conv cleanup jit sse4 avx2 avx512 code,,
2584,b36952a3fd5a01f08da0d9f7ff2383028991c817,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-05-21 16:26:19 -0700, , cpu conv sse4 support nspc format non 1x1 f32 jit kernel support non unit stride,,
2585,ace3b2a8814f9fbc03466c493b40f8dbc847d4bd,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-05-14 11:33:50 -0700, , cpu conv sse4 support nspc format 1x1 f32 jit kernel support unit stride,,
2586,76a4fdd97f85327c58f0ee27693f004cde4c647c,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-06-03 19:35:28 -0700, , benchdnn conv add resnet v1.5 shape,,
2587,632bc8fcc568e12237e3864225f4a8c908eafffa,rinivas Putta <srinivas.putta@intel.com>, 2020-05-29 13:09:26 -0700, , src cpu fixup depthwise fusion bf16,,
2588,309f0e20a56a7259d443d7a6825b1e615fca247f,enis Samoilov <denis.samoylov@intel.com>, 2020-06-02 20:04:30 -0700, , gpu deconv add missing init_scratchpad call,,
2589,2729e7efddf95b1908985ad04b590c055a9d953e,awelchm <pawel.chmielewski@intel.com>, 2020-04-23 12:21:36 +0200, , gpu eltwise enable support,,
2590,62051e1d670423b49639f536bd0c666b30fa747d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-05-28 17:18:01 -0700,7740, api doc rename argument shadow type unfortunately sphinx get confused code like follwing snippet generates incorrect link struct foo foo const engine engine legal type engine shadowed  http github.com sphinx doc sphinx issue 7740,,
2591,4385841723c1acf6a192ac8bcdeeb0b9916f4eb5,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-06-01 13:30:53 -0700, , doc various update based spec work,,
2592,96585fe0c37c5227cf09e5c528bf1ade8dbfd9ec,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-06-02 17:40:40 +0000, , common avoid unreal division zero fix unsound msvc 2019 complain,,
2593,cac790095d02e96619469d6aba0aa6f25a3c6ba6,enis Samoilov <denis.samoylov@intel.com>, 2020-05-31 17:30:29 -0700, , benchdnn take engine measure_perf,,
2594,3c26200aab691991ce4c86731c466339ec577e69,enis Samoilov <denis.samoylov@intel.com>, 2020-05-31 17:04:16 -0700, , benchdnn take engine,,
2595,cf00314d8e337aa50aad92ba370daced2a473283,enis Samoilov <denis.samoylov@intel.com>, 2020-05-31 15:37:34 -0700, , benchdnn type simplify engine_t stream_t,,
2596,fa3f7e265c552362830d3833c3031eb4f81f36ac,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-18 09:31:57 -0700, , gpu ocl_gpu_kernel check stream memory opencl context mismatch,,
2597,ce6f330288ed3288f3c01fdba71df3de000acf9c,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-18 09:53:55 -0700, , gpu ocl allow verbose error message release build error printed enabled verbose mode help root cause issue easier release build,,
2598,d796b3d0ac76a302590f2094808301ff3a59c7c6,enis Samoilov <denis.samoylov@intel.com>, 2020-05-31 14:13:26 -0700, , benchdnn common remove unused init_prim,,
2599,52200221bfa434d9ea19f0a341ba215557eb2e1e,enis Samoilov <denis.samoylov@intel.com>, 2020-05-31 14:09:55 -0700, , benchdnn take engine aux function,,
2600,2c52b882f153e7884e1719ae16e05c58f3c89ab3,enis Samoilov <denis.samoylov@intel.com>, 2020-05-31 14:03:33 -0700, , benchdnn reorder switch using global engine,,
2601,4896c4d8291be797e54d29fc3fdda111250356ba,enis Samoilov <denis.samoylov@intel.com>, 2020-05-31 00:11:24 -0700, , benchdnn sum switch using global engine,,
2602,7579ecff49eac001e20f778292baa0295a715693,enis Samoilov <denis.samoylov@intel.com>, 2020-05-31 00:09:53 -0700, , benchdnn softmax switch using global engine,,
2603,e5a82cb5571a4bab2c2c2e19a3896aa140b7e4e4,enis Samoilov <denis.samoylov@intel.com>, 2020-05-31 00:08:10 -0700, , benchdnn shuffle switch using global engine,,
2604,28ee0a1c230b7e39021be8e766ffcceafe311a2a,enis Samoilov <denis.samoylov@intel.com>, 2020-05-31 00:06:34 -0700, , benchdnn rnn switch using global engine,,
2605,c96f62e17267b9f4099d84dd74782b7ab1e91dd8,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 23:59:29 -0700, , benchdnn resampling switch using global engine,,
2606,39567794c5d979570d3eb84ac3bb8bd8e2dfa6a2,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 23:57:52 -0700, , benchdnn pool switch using global engine,,
2607,57e17eace20a04352d3e4e4720d5bc0324a24538,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 23:55:41 -0700, , benchdnn matmul switch using global engine,,
2608,d98e8c3946c3180d14cf0f3f55367008f1101d21,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 23:53:48 -0700, , benchdnn lrn switch using global engine,,
2609,1567239f016de295896940a838af563b6d2f7e79,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 23:51:32 -0700, , benchdnn lnorm switch using global engine,,
2610,ec7cc0bd7e9312d71d1f0170ae5dc28ed28da165,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 23:47:03 -0700, , benchdnn switch using global engine,,
2611,c2c179de1dd98b45a57cef354edbcef69e5e65eb,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 23:42:46 -0700, , benchdnn eltwise switch using global engine,,
2612,1f19daf9e19cbbb3c64a5adb78dc445bccb674cc,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 23:39:22 -0700, , benchdnn concat switch using global engine,,
2613,63836ee183e993523fbfaddb5b02bf705e4b35ec,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 22:00:09 -0700, , benchdnn bnorm switch using global engine,,
2614,c6380fa9b6cab57809baa15e9c0f0fbf7a38ce21,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 21:51:04 -0700, , benchdnn binary switch using global engine,,
2615,7f820eff7b92cb26af1d251de519b596bdac0352,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 21:29:36 -0700, , benchdnn conv deconv switch using global engine,,
2616,d7588a9f677a3693be6439e0c4833270e9cff170,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 20:28:07 -0700, , benchdnn common add init_prim take engine,,
2617,afa949ae8acfa38bd4a55542e6496020188c1528,enis Samoilov <denis.samoylov@intel.com>, 2020-05-30 18:27:08 -0700, , benchdnn common add singleton test cpu engine,,
2618,0a94c068233161d120daf788fa3fc723f30a753d,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-05-13 14:57:37 -0700, , x64 gemm improve partitioning specific size expanded size,,
2619,ad368f4848240c16efc09ec805f6966cb0bb005f,"ierschem, Keola <keola.wierschem@intel.com>", 2020-05-29 21:32:51 -0700, , benchdnn input conv align file naming scheme suite primitive description datatype tag suite harness set test primitive conv deconv description something like gemm wino datatype bfloat16 f32 int8 tag nxc,,
2620,fd41221bb17a6d654cb437c579a0a9074a1a6e53,"ierschem, Keola <keola.wierschem@intel.com>", 2020-05-29 20:55:18 -0700, , benchdnn input conv update test_conv_all add new test suite remove cyclical dependence,,
2621,fc3388c97cd98a31765c88ebc1cc580e6e65eea1,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-05-29 01:33:16 -0700, , src cpu x64 enable memory check init_scratchpad bf16 1x1 jit kernel,,
2622,49aafafebc188fe3e17e9a45c500acfc4d9ddcbc,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-05-29 14:58:08 -0700, , gtest iface fix reference deployment check primitive_desc string,,
2623,3cc1f52f7c8052d0b0b7a9b43882ed097237c6e0,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-05-21 15:22:15 -0700, , src cpu x64 enable spatial blocking bf16 gemm implementation fwd bwd_d,,
2624,37c431ec8f0b27f1b567b8b3510d4137e452c3e8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-05-21 15:21:34 -0700, , src cpu x64 enable spatial blocking gemm implementation bwd_d,,
2625,d83461a974cc7eef618c3bef7bcb910afe0cf50d,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-05-22 15:28:01 -0700, , src cpu compute diff_bias inside bf16 jit 1x1 kernel,,
2626,cf8c4510263598da44a40a5e02240b3aa4696d02,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-05-21 20:11:34 -0700, , src cpu compute diff_bias inside bf16 jit non 1x1 kernel,,
2627,95ac7604c820cda69d3911d1a96b3a0f0086f0ef,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-27 19:38:03 -0700, , gen9 conv_fwd f16 use bigger block,,
2628,61a62b1a6eb15a7af507320ea7810e6ef94ec5a8,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-27 17:33:08 -0700, , gen9 conv_fwd use blocking 16mb16c version,,
2629,8e74b950aee3eee7f5a616eaa32c691558f43cd4,oy Oursler <roy.j.oursler@intel.com>, 2020-05-21 14:59:26 -0700, , benchdnn conv add test memory format tag combination authored wierschem keola keola.wierschem intel.com,,
2630,1bc0fdcd53ca2c95b10fd84e15ea81a2188a6431,"ierschem, Keola <keola.wierschem@intel.com>", 2020-05-28 09:05:50 -0700, , cpu add explicit dimension checking jit_wino convolution,,
2631,ee0d27178670bcc6887f19b838d93f4e10411d63,"ierschem, Keola <keola.wierschem@intel.com>", 2020-05-28 09:26:19 -0700, , cpu fix tag checking jit_int8_wino convolution,,
2632,f983665dc4e06e297419a44ac8fefaa473c062c5,"ierschem, Keola <keola.wierschem@intel.com>", 2020-05-27 17:02:18 -0700, , cpu fix tag checking jit_1x1 avx2 convolution,,
2633,86b9a0534e1e39042be7ecfc0eda8a20c5b57f5a,"rturov, Konstantin <konstantin.i.arturov@intel.com>", 2020-05-20 17:03:44 -0700, , doc add detail architecture support,,
2634,628259b3897ae1be4b9cb4b7255f5c543f6fa916,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-04 19:32:18 -0700, , test add test format switch test nightly due long run time,,
2635,689c827220bf08cb10d26b29514121844ceeb3a5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-04 14:34:52 -0700, , test add reorder test format switch test nightly take minute complete current testing env,,
2636,ad1b9e965273c6fb77ea8f17b917c1e7d85e29bd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-28 11:55:13 -0700, , build new option define test scope,,
2637,eea77467c7b6b62b7b92a4e158339e60f1b012ff,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-04 13:51:30 -0700, , api add allow_empty reorder primitive_desc,,
2638,6f97e18f35dfb0b5f1e90d15a9af53d22aa99ac4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-30 18:41:35 -0700, , api add operator bool memory desc,,
2639,b94ac02be88a80620c3ccf81457c1dd60ea97954,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-29 18:14:25 -0700, , api introduce get_cpu_isa function,,
2640,8ec7bd5aa5495b14aa1977ba998181cfa30efbe2,eter Caday <peter.caday@intel.com>, 2020-05-29 11:27:51 -0700, , gpu jit update copyright year,,
2641,ca1cc230a8bc634364c339a377249f0f95cbeccb,eter Caday <peter.caday@intel.com>, 2020-05-29 11:26:31 -0700, , gpu jit remove unneeded intrinsics includes,,
2642,dd8d041b3742da7e1124a6d507e6c9d7dc4384e1,eter Caday <peter.caday@intel.com>, 2020-05-29 11:15:09 -0700, , readme correct product name,,
2643,edc92d2d6346dbb7cfa716c3bdca2b157eacfa15,rinivas Putta <srinivas.putta@intel.com>, 2020-05-26 12:41:46 -0700, , src cpu convolution f32 fixup use specialized axb kernel channel tail,,
2644,10c8008afc9ae98a8e6ba63b2f1c0544d521fe3f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-28 19:27:18 +0000, , gpu ocl create subbuffer zero size,,
2645,b31759abd195260117addefe422dcc13bdfeee9c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-28 16:17:42 -0700, , doc describe rfc process,,
2646,522348428a6e1c0dd59e86c01761195e9ee24c11,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-28 17:45:59 -0700, , github fix template formatting github preserve new line template file make rendered template look weird ...,,
2647,3c0b589c5ad5b3332defdf182a3f6061c9345031,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-20 12:56:31 -0700, , benchdnn concat sum fix bound access,,
2648,3cf29e871d3b17e9064b914392662f2eff354476,lok Bakshi <alok.bakshi@intel.com>, 2020-05-28 13:31:44 -0700, , doc conv add stride formula,,
2649,88c3789751c40393bf3f69c06d593510d1c446c0,eter Caday <peter.caday@intel.com>, 2020-05-18 16:21:14 -0700, , gpu integrate ngen public branch,,
2650,1d050c68179f759977935982f30beaed988d507d,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-05-22 13:15:29 -0700, , benchdnn conv add 1x1 shape regression test,,
2651,6cef40c4a7fa461b9d035cb0de46bb43f5755931,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-05-22 13:12:41 -0700, , fixup cpu avx2 1x1 conv fix block step bwd_w,,
2652,7d1d1aa7d454c883509b43f7f3a6a6ef8a5007b5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-27 13:11:37 -0700, , fixup src cpu fix innacurate constant sqrt,,
2653,7ae61c30002daec8bb965ba50d52d4f93697c709,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-27 11:09:52 -0700, , doc fix typo,,
2654,8f484d99e5f528a31ca9d4207c02f25d7606eb92,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-05-15 14:21:53 -0700, , src gpu ocl define post ops post sum,,
2655,a4d8b98a2646993250fc883daad17da4b914bd02,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-26 11:59:45 -0700, , cpu conv x64 use proper offset reading args stack fixup cpu conv x64 implement bwd_w algorithm targeting nxc data format,,
2656,53b739c30c3c5c00058026e6fbc714f5bdbe1053,lok Bakshi <alok.bakshi@intel.com>, 2020-05-25 23:47:21 -0700, , cpu deconv bias support nspc format bf16 deconv,,
2657,9fa2facdb563da5ce83c47ccc4bacf26f27cdb4a,enis Samoilov <denis.samoylov@intel.com>, 2020-05-24 21:12:07 -0700, , test align example mkldnn compat test,,
2658,21489c3d70303e62d242a4ab0f31541402f11e1a,enis Samoilov <denis.samoylov@intel.com>, 2020-05-25 00:16:27 -0700, , cpu deconv fix memory leak,,
2659,580d2cb2500cea054a90b7e44b08fc12d3c0639a,enis Samoilov <denis.samoylov@intel.com>, 2020-05-23 01:52:10 -0700, , doc fix primitive cache related issue,,
2660,c8150328f368df052d8ff48b853468f0f4ea53de,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-22 13:39:23 -0700, , cpu int8 omit s32 f32 conversion,,
2661,60f870c89ec6d6f17928109c7f1df3a0ff9dd6e8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-22 13:15:23 -0700, , fixup cpu reorder add extra check compensation flag group fmt,,
2662,cbd6ccb0e4e7d28591ad0d46e2c15a8df812080d,enis Samoilov <denis.samoylov@intel.com>, 2020-05-22 15:36:35 -0700, , api attr add check runtime value,,
2663,b736345fac62d7696d2d06f57ebca15590110ac6,enis Samoilov <denis.samoylov@intel.com>, 2020-05-22 15:32:44 -0700, , style common attr fix parameter name scale zero_point,,
2664,6c6b68d97185fe02955afbc667cc336007c520c4,enis Samoilov <denis.samoylov@intel.com>, 2020-05-22 15:07:35 -0700, , benchdnn fix runtime output scale creation,,
2665,b86b6585004cc5b75e949a17552c4b1c679b8389,rinivas Putta <srinivas.putta@intel.com>, 2020-05-22 16:01:36 -0700, , doc build fix add missing leading underscore build flag,,
2666,5318eeec85ccc9375a536d43a64be63d2d48f4a7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-20 17:33:57 -0700, , gpu add clfinish unmap unmap_data may called different queue explicity finish required able use buffer another queue,,
2667,0f98196a6a267e1610a0d9da0d7a2f536d071171,lok Bakshi <alok.bakshi@intel.com>, 2020-05-21 14:12:24 -0700, , cpu gemm_bf16 ignore gcc build warning,,
2668,bbddf266292b0c5714c6f51d9b7a92670d52927b,aozhong <zhong.z.cao@intel.com>, 2020-05-17 11:47:26 +0800, , common nd_iterator avoid idiv loop,,
2669,67a0307e0a8294cf03f2a1959db2fbc3598b1241,enis Samoilov <denis.samoylov@intel.com>, 2020-05-20 16:39:43 -0700, , build doc align default build configuration non cmake project,,
2670,5699ec3cae4fa0c444410980a34630cd4797dc80,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-20 12:51:01 -0700, , benchdnn add full name alias srelu brelu,,
2671,4114632b369c32b3260c9a68839c2c62e5d7901b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-20 12:50:31 -0700, , benchdnn styling modify attr parsing routine,,
2672,07e97e40683b42ec53cd5835f4086be8616794c7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-15 15:07:12 -0700, , common make division friendly reciprocal close gh729 compiler reciprocal instruction perform division instead division help avoid corner case reciprocal return nan value,,
2673,7d816f04f83299b78e6d8461c60832dff93cb0bb,kozlow1 <krzysztof.j.kozlowski@intel.com>, 2020-04-27 18:07:44 +0200, , src gpu ocl gen batchnorm backward kernel read data using macro calculate size block create amount thread available bwd kernel could process block bigger value apply general change master related primitive,,
2674,cda5ef475e29b581070ecd00590c7ee7aa00e8e3,akub Daleki <jakub.daleki@intel.com>, 2020-05-19 15:00:48 +0200, , f16 eltwise f32,,
2675,b59fab009dde292df49684c81bab8dcf4e58cc4a,kozlow1 <krzysztof.j.kozlowski@intel.com>, 2020-05-20 13:25:28 +0200, , src gpu ocl gen convolution remove unnecessary zero padding check post eltwise preserve zero convolution without post check undef algorithm preserve zero pad memory zero,,
2676,f9ac101195f4cd2606349899ca1be0b93d5fd555,enis Samoilov <denis.samoylov@intel.com>, 2020-05-20 14:36:34 -0700, , common primitive hashing expensive comparison first,,
2677,bcc44695104aae3a76cbda11982edbe297dfb442,enis Samoilov <denis.samoylov@intel.com>, 2020-05-20 13:35:56 -0700, , style common move hash function implementation cpp file,,
2678,c988ad82f368f0f94ab096986fc0955702696526,enis Samoilov <denis.samoylov@intel.com>, 2020-05-18 23:09:08 -0700, , common api move lock cache interface,,
2679,4599a398000e520828403212cbe25f339b539790,enis Samoilov <denis.samoylov@intel.com>, 2020-05-18 22:25:35 -0700, , common remove unused ctor key_t,,
2680,ca50ca43ac12b82504a90b43b89b7e9572987303,enis Samoilov <denis.samoylov@intel.com>, 2020-05-18 19:42:19 -0700, , common support multi threaded primitive creation,,
2681,3699e8d3e7eac27ca1d7aab7004d8076d5417aab,enis Samoilov <denis.samoylov@intel.com>, 2020-05-18 19:41:53 -0700, , common primitive hashing copy attr op_desc value,,
2682,c16443e74bbf3afa37f8e6affdddb41101037701,enis Samoilov <denis.samoylov@intel.com>, 2020-05-15 22:45:33 -0700, , common primitive cache move implementation cpp file,,
2683,c5ab2936810d0499905d69b941d8f701ab19a1ea,"rturov, Konstantin I <konstantin.i.arturov@intel.com>", 2020-05-20 16:51:05 -0700, , doc added architecture support documentation,,
2684,b779ec49e61c212cfb96fe8cb0a4bb2df105dbf6,"nnamalai, Anita <anita.annamalai@intel.com>", 2020-05-20 16:00:06 -0700, , build bumped version 1.5.0,,
2685,f1305352ef855d8cfe03ee3d15ca6da973d75534,rinivas Putta <srinivas.putta@intel.com>, 2020-05-20 07:13:44 -0700, , src cpu refine f32 convolution tag reduce multiple call,,
2686,763f3a7528311c305aca156f4314c64934333338,rinivas Putta <srinivas.putta@intel.com>, 2020-05-12 14:54:35 -0700, , src cpu support tail nxc layout non 1x1 f32 avx512 jit kernel,,
2687,fefc826d1f3c7f6c425888f58b9b5a4c1f9919dc,rinivas Putta <srinivas.putta@intel.com>, 2020-05-04 13:25:27 -0700, , src cpu support tail nxc layout 1x1 f32 avx512 jit kernel,,
2688,c1728236cac116e520a2e8db9fea6ea31eb21c9f,"rturov, Konstantin <konstantin.i.arturov@intel.com>", 2020-05-20 15:27:24 -0700, , doc add dg1 tiger lake support,,
2689,19ca07a595fcf88861f99e2e87066961ce99d11c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-19 14:57:53 -0700, , cpu pooling work around simd issue window intel llvm based compiler pick wrong branch working workspace causing access boundary memory due assumes workspace int data type instead int8_t,,
2690,eb66f4015ad8f47f4b5b0d4934c4ae65fff98236,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-19 14:11:58 -0700, , cpu styling move aux funcs definition cpp,,
2691,485a888efdb3dfa8fc66221afca7612eda6efcb7,rinivas Putta <srinivas.putta@intel.com>, 2020-05-15 14:37:13 -0700, , src cpu enable nhwc fwd bf16 depthwise convolution,,
2692,ffde023bd1c337157fc8eb60a4278e06e0192473,rinivas Putta <srinivas.putta@intel.com>, 2020-05-15 10:51:17 -0700, , src cpu enable nhwc fwd f32 depthwise convolution,,
2693,286eb60a8c0db33c4a68be7cf20c7a340ba1a129,oy Oursler <roy.j.oursler@intel.com>, 2020-05-20 15:30:24 -0700, , fixup cpu conv x64 avoid multiple call bwd_d add missing line initializing weight tag,,
2694,c8e926a840d5268633969757daaf99d076265165,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-19 12:58:18 -0700, , cpu fix binary primitive strided functionally fix 731. proper testing covered separately,,
2695,d0a4bbfdf6e4578d04f5057ac16f93fa70f30e16,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-04-29 14:14:36 -0700, , cpu conv avx2 support nspc format 1x1 f32 jit kernel,,
2696,8d9b9cf15c5db08d0644c8994dcb0f6ca0549426,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-04-20 15:31:44 -0700, , cpu conv avx2 enabled nspc format rtus int8,,
2697,f29412109e7bfadd6e23c76886e393b9834fc7a9,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-04-27 15:52:12 -0700, , fixup cpu int8 conv avx512 pas non padded rtus,,
2698,778121af1399c544add6a41a6f151bf85a5d2cae,oy Oursler <roy.j.oursler@intel.com>, 2020-05-11 15:21:52 -0700, , cpu conv x64 implement bwd_w algorithm targeting nxc data format implement bwd_w algorithm using loop order targeting nxc data format currently implemented microkernel improve development speed may optimization feature added blocking large threading group possibly dimension implementation feature complete may worthwhile move loop kernel decrease dnnl dependency optimizing compiler performance vary around minor change driver code compute portion kernel unrolls amortize update weight buffer unrolls maximize amount computation relative load src buffer,,
2699,39e5b03a01c96a04eb8b24f2d883dbf87534e3a2,oy Oursler <roy.j.oursler@intel.com>, 2020-05-19 16:21:22 -0700, , cpu conv x64 avoid multiple call bwd_d,,
2700,09707a332f37d37ee4ffdc8b6d17c286c8b2a3ba,oy Oursler <roy.j.oursler@intel.com>, 2020-05-05 11:58:51 -0700, , cpu conv x64 add nxc format avx2 f32 bwd_w convolution,,
2701,4bc173db6d4cbb616e40e1fefe6bfdad4dc06aba,oy Oursler <roy.j.oursler@intel.com>, 2020-05-05 11:38:48 -0700, , cpu conv x64 add nxc format avx2 f32 bwd_d convolution,,
2702,9d6b51443fc952017215c457e342c2e7a4c2ea61,oy Oursler <roy.j.oursler@intel.com>, 2020-05-01 15:23:41 -0700, , cpu conv x64 add nxc format avx2 f32 fwd convolution,,
2703,10f475e6e2acf05e8482206d3861056228222fdd,oy Oursler <roy.j.oursler@intel.com>, 2020-04-30 15:40:09 -0700, , cpu x64 conv move avx2 bwd_w dst offset calculation function,,
2704,d6219b764775e01314448570b5e706c515260b73,oy Oursler <roy.j.oursler@intel.com>, 2020-04-30 13:21:13 -0700, , cpu x64 conv move avx2 bwd_w src offset calculation function,,
2705,3288c037dfe1d9e038cc2c7109f2fbc6722f0e13,oy Oursler <roy.j.oursler@intel.com>, 2020-04-30 12:26:55 -0700, , cpu x64 conv move avx2 bwd_w kernel offset calculation function,,
2706,094a1e5dc390b10bb5ca2c877d231f1b21ca51e7,oy Oursler <roy.j.oursler@intel.com>, 2020-04-28 16:19:53 -0700, , cpu x64 conv move avx2 bwd_d ddst offset calculation function,,
2707,159d666239f97a6110336db42bfcd27111e218a7,oy Oursler <roy.j.oursler@intel.com>, 2020-04-28 15:45:42 -0700, , cpu x64 conv move avx2 bwd_d dsrc offset calculation function,,
2708,152292d727bd4f7efff147d4e27b37166b6f31d3,oy Oursler <roy.j.oursler@intel.com>, 2020-04-28 13:21:46 -0700, , cpu x64 conv move avx2 bwd_d kernel offset calculation function,,
2709,9a0482f2704524160e2683faa5906a696d4e8b2d,oy Oursler <roy.j.oursler@intel.com>, 2020-04-27 19:20:07 -0700, , cpu x64 conv move avx2 fwd dst offset calculation function,,
2710,05d9d5db229973081184a164d515753fa0c93690,oy Oursler <roy.j.oursler@intel.com>, 2020-04-27 18:53:15 -0700, , cpu x64 conv move avx2 fwd src offset calculation function,,
2711,a50017a94a84ecb8ab5a0c3f2f1353b9d6fc5cdf,oy Oursler <roy.j.oursler@intel.com>, 2020-04-27 15:17:22 -0700, , cpu x64 conv move avx2 fwd kernel offset calculation function,,
2712,8ea1ba8879ca2472010b52d65f5513adc61062da,oy Oursler <roy.j.oursler@intel.com>, 2020-04-24 14:47:00 -0700, , cpu x64 remove unused oc_blocks tag avx2 forward conv,,
2713,3074d098aad5e384ab8d68f1ea0b72c613224206,oy Oursler <roy.j.oursler@intel.com>, 2020-04-24 11:45:05 -0700, , cpu x64 remove unused pad_tag avx2 fwd conv function,,
2714,765676e41068160738eb51c5ad0682c192b6e9fd,oy Oursler <roy.j.oursler@intel.com>, 2020-04-24 11:30:53 -0700, , cpu x64 remove dead code avx2 fwd conv init_conf,,
2715,71ba6ad433ea48283cfc610b01455c5ba8006c6b,ourad Gouicem <mourad.gouicem@intel.com>, 2020-05-19 13:10:25 -0700, , benchdnn eltwise use different input src diff_dst,,
2716,d78381d88d01735c182193df0834e249a76942d9,ourad Gouicem <mourad.gouicem@intel.com>, 2020-05-19 12:53:24 -0700, , src cpu fix innacurate constant sqrt,,
2717,742e148738142370c07164e1016cf433ec6ac301,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-19 23:51:23 -0700, , gpu gen12lp conv bwd_d fix create_kernel,,
2718,19b93491f15515dc5e673ca5757a4a56060c4553,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-07 17:20:11 -0700, , gpu gen12lp conv_fwd extend blocked kernel support s32 f32 dst,,
2719,ca7e8b581dc25449e7abc028764c43fa63d00e0b,avel Evsikov <pavel.evsikov@intel.com>, 2020-04-28 23:08:07 -0700, , src ocl fix gen12lp int8 bwd_d conv memory desc init,,
2720,a9d1d36012faf867f6c5a4189b9be28f8e2749de,avel Evsikov <pavel.evsikov@intel.com>, 2020-04-28 22:55:05 -0700, , src ocl fix scalar vec conversion gen9 bwd_d conv kernel,,
2721,99dbc1d56f2c6adfa38f14cc826d99d9bdec9479,avel Evsikov <pavel.evsikov@intel.com>, 2020-04-28 23:11:09 -0700, , src ocl fix unsupported tag selection gen12lp int8 conv,,
2722,f639a76b9a5497a7539a6cdee16857f0f6bc2ee0,ergey Kazakov <sergey.kazakov@intel.com>, 2020-05-19 11:19:01 -0700, , src gpu ocl fix perf issue nhwc f32 f16 convoltion,,
2723,25a5963f20850b81625c75dcc1813f38b67d55eb,lok Bakshi <alok.bakshi@intel.com>, 2020-05-06 03:34:03 -0700, , cpu x64 nspc support bf16 gemm convolution,,
2724,abc5ed6bcd317ee5227b5a12e773425c0bd3eab9,lok Bakshi <alok.bakshi@intel.com>, 2020-05-13 10:37:29 -0700, , cpu gemm optimize using uint16_t proxy bf16,,
2725,b222989a10bc53592c7e907cc4dcb9c9df4a8de5,lok Bakshi <alok.bakshi@intel.com>, 2020-05-12 13:53:27 -0700, , benchdnn input conv gemm_bf16 test nspc layout,,
2726,c2b5d96a194a3de776662cd46c6743db25186263,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-05-19 00:10:11 -0700, , cpu reorder add extra check compensation flag group fmt,,
2727,343201c1d4e6c82de3abe7e5b6f049f06eab3ad0,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-18 14:06:06 -0700, , gpu gen12lp gemm use resource temporary memory,,
2728,e51e42f6bf20670a3056ab548831337041456d9f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-18 13:53:32 -0700, , gpu gen12lp conv use resource temporary memory,,
2729,b8154804304085b6bfbc3030946c371beb6f6d9a,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-05-13 20:22:01 -0700, , src cpu enable 1st conv size bf16 jit conv kernel nxc layout,,
2730,a537dbab3bae6ddd1ecadc461f7d99fc3a805d14,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-05-13 18:40:31 -0700, , src cpu refine tag check bf16 jit conv init_conf function,,
2731,0c9fae2cb3a219990916644ff45c77daed2e5ad0,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-05-14 18:17:42 -0700, , src cpu refine bfloat16 jit non 1x1 bwd_w kernel code use get_ _offset function pointer value shifting gprs use src dst nameing instead input output corrected asserts,,
2732,10b1de4803df6e92d45363426384757ba24880f9,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-05-14 18:14:10 -0700, , src cpu refine bfloat16 jit non 1x1 bwd_d kernel code use get_ _offset function pointer value shifting gprs use src dst nameing instead input output,,
2733,1ba948677297e197afa57f9f38436495bda70b91,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-05-14 18:08:06 -0700, , src cpu refine bfloat16 jit non 1x1 fwd kernel code use get_ _offset function pointer value shifting gprs use src dst naming instead input output,,
2734,1cf21b4f28e7c8184141267f3417c68c96d53b58,eonid German <leonid.german@intel.com>, 2020-05-05 14:00:44 +0200, , olc eltwise ref let runtime determine lws kernel bound thread dispatcher increasing simd width give improvement presumably thread need issued lower rate gen9 gt2 original lws lws simd32 fwd 1.58ms 0.55ms 0.43ms bwd 1.65ms 1.01ms 0.81ms,,
2735,7f9fca1b1e11e763ba00e7dc0e8bac43b77a022c,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-15 13:04:49 -0700, , gpu gen9 conv pad channel shape one group fix enabled optimized implementation shape one group non multiple size dispatched reference kernel,,
2736,391f38b2cf18cbec2e02c9eb569157cdfe186eba,ergey Kazakov <sergey.kazakov@intel.com>, 2020-05-14 14:59:25 -0700, , test benchdnn input add gpu f16 nhwc convolution,,
2737,c7aca3d4067970c275995df3900a816292b8af8c,ergey Kazakov <sergey.kazakov@intel.com>, 2020-05-14 13:18:45 -0700, , src gpu ocl add f16 nhwc convolution,,
2738,ff85e0ed6453f09d415aa005d4807831f06c25f4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-05-14 20:50:03 -0700, , doc backport minor doxygen update spec,,
2739,fc4026dbaa08aa66888f8943705ad9050e856b20,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-05-14 19:33:41 -0700, , doc add missing doxygen docstrings,,
2740,9b18e33497b6b19cea7fe3630c4e104235838d65,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-05-14 19:33:22 -0700, , example work around doxygen rendering issue usual fix sprinkle page liberally,,
2741,7f3365756e7b90ef061ebd8cc2b82c9c09cb64fc,avel Evsikov <pavel.evsikov@intel.com>, 2020-05-15 02:29:32 -0700, , gpu ocl int8 conv fixup eltwise post order,,
2742,5ac34175156804f1ae1f1c65a9dd4715bbb4f82d,avel Evsikov <pavel.evsikov@intel.com>, 2020-05-14 23:07:22 -0700, , gpu ocl fix broken slm load store intrinsics,,
2743,3c423dec3a0335e0a4111954f672aea71ec0ace5,avel Evsikov <pavel.evsikov@intel.com>, 2020-05-14 00:45:56 -0700, , gpu ocl int8 conv reshape input,,
2744,df9b6d1f6073676b7e921a447de481eeb05ec2fd,avel Evsikov <pavel.evsikov@intel.com>, 2020-05-15 16:21:13 -0700, , gpu ocl int8 conv disable unnecessary calculation empty channel,,
2745,9b3cc6b62a71368aef639045386262f2444b0b08,ourad Gouicem <mourad.gouicem@intel.com>, 2020-05-15 15:00:57 -0700, , src cpu x64 fix register allocation avx512 int8 convolution,,
2746,ca0d8d81e7a931eb519256ed92d6830c989bbd82,ourad Gouicem <mourad.gouicem@intel.com>, 2020-05-15 04:20:39 -0700, , src cpu x64 saturation move assert appropriate,,
2747,b21ee1693584b5f94fe39cbdb395fc0096536f9a,ourad Gouicem <mourad.gouicem@intel.com>, 2020-05-15 03:46:44 -0700, , src cpu x64 fix uni_vpxor xmm16 ymm16 xmm16 ymm16 available avx 512vl vpxord used passed uni_vpxor,,
2748,e5017a976030f41c7e6514168bcaec23678053b1,iotr Chmiel <piotr.chmiel@intel.com>, 2020-05-12 00:26:02 -0700, , cpu lrn implementation bf16 support forward nhwc lrn jit avx512,,
2749,6a5658a0aaad29114e763fda264665f67843573b,iotr Chmiel <piotr.chmiel@intel.com>, 2020-05-16 10:31:14 +0200, , cpu lrn nhwc jit avx512 forward tail processing split existing impl responsibility single responsibility principle solid add support channel value change accepted separate responsibility split task thread jit ax512,,
2750,438aa7b1f177120f4e4532f501243512c0516a08,iotr Chmiel <piotr.chmiel@intel.com>, 2020-05-16 10:24:42 +0200, , cpu move jit lrn impl file new lrn directory,,
2751,47af22eeeb0284b36c22de31ad2290139e8aff47,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-15 10:28:10 -0700, , gpu fix build issue msvs 2017,,
2752,12b2bc433030c3f90eaf1beafdc05aba69708011,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-05-14 09:55:56 +0200, , cpu resampling refactor simple impl moving defs hpp cpp etc,,
2753,5a235144d498b73332279d498af0d792a9e3adbd,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-05-14 09:44:21 +0200, , cpu resampling add bfloat16 support simple impl,,
2754,fe95d9cd84ea8cd0e750838a976cf9e9f5792bf8,"ndrzejewski, Kamil <kamil.andrzejewski@intel.com>", 2020-05-14 09:05:03 +0200, , cpu resampling add impl fwd bwd prop,,
2755,b3c91034c9a505a9bec41822f2fdf2408b012354,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-28 06:32:37 -0700, , src test cpu properly saturate intermediate f32 value integer,,
2756,0a70fe8ef4e3be3e78e4bd305069c3b47a733860,ourad Gouicem <mourad.gouicem@intel.com>, 2020-05-05 13:40:42 -0700, , benchdnn doc make example runnable,,
2757,9dd61e91b0952ac4d821d42e10fd7e2900749e27,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-29 10:51:27 -0700, , src cpu eltwise enable non zero negative slope int8 relu,,
2758,5a1a39feab6e7627ff9056904e41aa5ca9c5f6b6,ourad Gouicem <mourad.gouicem@intel.com>, 2020-05-13 04:51:58 -0700, , benchdnn replace call prng discard seeding,,
2759,080108d1e23b33e663be241c7fde026267db187d,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-29 09:26:36 -0700, , benchdnn eltwise make data filling independant number thread,,
2760,424d6a981998edcc469f17bb6e80d222b973cc4b,enis Samoilov <denis.samoylov@intel.com>, 2020-05-13 22:03:18 -0700, , benchdnn fix potential memory leak,,
2761,07e5652372f1a1da56e41bd4ea13dab5af4a9dd5,enis Samoilov <denis.samoylov@intel.com>, 2020-05-13 21:32:30 -0700, , common fix dangling pointer,,
2762,cd90aeb1a975f4f78d4d01b38b82538f8681f8ee,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-05-13 23:52:50 -0700, , cpu lrn fix non existing vpxorq xmm xeon phi,,
2763,100e3c82c1e89d78a50f1edaae92c3ce4ade465c,"ierschem, Keola <keola.wierschem@intel.com>", 2020-05-13 16:41:10 -0700, , doc minor fix benchdnn readme,,
2764,8f9b04148eb18daf4a061aeef875da93383e69a0,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-04-24 09:22:55 -0700, , src gpu merge gen12lp master,,
2765,a14496910fec6d5cf9a449b56698c6b13eb8376a,ergey Kazakov <sergey.kazakov@intel.com>, 2020-05-13 11:56:08 -0700, , src gpu ocl fix f32 nhwc convolution,,
2766,07860602f95b95d645f7b8f2f9ede2a2aff1271f,ariusz Sciebura <dariusz.sciebura@intel.com>, 2020-05-12 01:14:37 -0700, , cpu lrn fix non existing instr vxorps xeon phi,,
2767,504ca089319ed612655961d2803ddd8e1b538317,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-12 13:27:48 -0700, , benchdnn fix build issue gnu810 coverage flag add additional diagnostics surprise surprise want object initialized gcc720 like uninitialized desc_t likely triggered adding default value parse routine though desc default,,
2768,8c6ac3b95762929149b127e363fc4ea3d9228cb5,lok Bakshi <alok.bakshi@intel.com>, 2020-05-12 11:17:14 -0700, , benchdnn input conv test gemm_f32_nspc conv attrs,,
2769,59bbe15c67952811e43f70c64b004e0618213752,lok Bakshi <alok.bakshi@intel.com>, 2020-05-12 11:14:40 -0700, , benchdnn input gemm_nxc_f32 remove non gemm_shapes,,
2770,c9f6e4b6fc67875191144d38ddcc081652eafcb6,lok Bakshi <alok.bakshi@intel.com>, 2020-05-12 10:30:13 -0700, , cpu gemm f32_nspc_conv fixup sum scale,,
2771,2ee553d22e708ff24e6afe56f461121d9988d6f6,avel Evsikov <pavel.evsikov@intel.com>, 2020-02-06 15:26:32 -0800, , gpu ocl fix window header dependency,,
2772,7db619301d5ad438bbadee8828036c4512f4a6d5,avel Evsikov <pavel.evsikov@intel.com>, 2019-12-17 12:47:40 -0800, , src ocl enable shared virtual memory workspace argument kernel,,
2773,67975a3d610c184ba85d8d14cb8140dab72bfc9a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-26 17:16:39 -0800, , gpu refactor opencl kernel management make reusable,,
2774,cba57d5a1711a2f8fb441e51e79314d9f22c52b1,"afonov, Igor <igor.safonov@intel.com>", 2020-05-04 15:47:06 -0700, , src cpu x64 gemm f32 fix size used thread,,
2775,f8ebb21db0fb2273bb8d88d17bd7cdee7c6b0873,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-04-15 14:50:02 -0700, , test benchdnn test bf16 nxc convolution deconvolution,,
2776,50dcfae18b039d40c040f1682ee25164631256b2,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-11-15 12:31:40 -0800, , src cpu support nxc layout bf16 1x1 avx512 jit kernel,,
2777,48300d01fcb05ab5c727cad3fd6297fb6357d6c6,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-04-20 17:49:57 -0700, , src cpu support tail rtus nxc layout src_to_ws_ false,,
2778,1ccca0afc0f507cd46b54dda2504b2d972ee8867,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-11-08 18:29:58 -0800, , src cpu support nxc layout common bf16 avx512 bwd_w jit kernel,,
2779,e5e99d78cc9311032c612f30c02c4ebb795890ac,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-10-09 18:48:16 -0700, , src cpu support nxc layout common bf16 avx512 bwd_d jit kernel,,
2780,556f9cf0c78602f598d4462800c5094e11c483f0,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-10-09 16:17:16 -0700, , src cpu support nxc layout common bf16 avx512 fwd jit kernel,,
2781,4584352085576edcd2531fe9c2a77ee3cfc286db,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-05-05 15:17:50 -0700, , src enable reference implementation bf16 convolution,,
2782,7ea18ab9955e66ebe74afb67063dee3bc7a6c20d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-08 18:12:41 -0700, , gpu matmul_pd fix issue msvs 2017 try another fix revert previous fix,,
2783,da7983a560d9343099463ecaad3816b5be731ec6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-05 12:40:01 -0700, , benchdnn parser move fast ref gpu common setting,,
2784,ab4f478eac1e4030a7f7423465429188f6ac5f67,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-04 10:28:15 -0700, , benchdnn input conv update test_conv_all fix,,
2785,3878bb795c89904d2f3a9bf8a08c00df4b54bb9c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-01 21:09:10 -0700, , benchdnn parser add parse_alg routine,,
2786,750335933267faae0ecef9d56661068bacb09d45,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-01 20:03:30 -0700, , benchdnn eltwise stop silently skipping problem,,
2787,fa02b0f875b1813991507c6175b13cd3cd0d52b1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-01 17:42:07 -0700, , benchdnn add default value parse vector routine allows set option value reset specific option default value,,
2788,d4fb6fb9bb69b8d4901c3c38157c00df3dea325c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-05-08 17:58:44 -0700, , build fix issue xmain compiler,,
2789,b35e14b3182d7ce754fd1bfe986abf89ae58b7a1,aniel Youssif <daniel.youssif@intel.com>, 2020-05-07 14:22:58 -0700, , ocl binary fixup tail logic,,
2790,9e6b4d7d5cba1512927af638ee1f66198c59693a,acek Reniecki <jacek.reniecki@intel.com>, 2020-05-05 06:47:10 +0000, , benchdnn eltwise fixup removing value src buffer,,
2791,2e42b828f0fcc5b51e6bf6a50d12c77e821eccf1,"azakov, Sergey <sergey.kazakov@intel.com>", 2020-05-08 10:43:55 -0700, , test benchdnn conv temporarly mov testcase upper level input file,,
2792,10d20d0f0bcb864524740239790ef3f56686a432,"azakov, Sergey <sergey.kazakov@intel.com>", 2020-05-08 10:36:10 -0700, , src gpu ocl conv check fix bwd_w,,
2793,c76426fccb363a075553e7e5a9712621d348601d,"azakov, Sergey <sergey.kazakov@intel.com>", 2020-05-07 10:08:42 -0700, , test benchdnn conv add testcase gpu conv,,
2794,2ed3b212fa514f4bd5ff88845ea12b73ae272529,"azakov, Sergey <sergey.kazakov@intel.com>", 2020-05-07 09:41:30 -0700, , src gpu ocl conv check fix,,
2795,e10b7d730e1ef1e6d319330107423d3a4ab2d5cb,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-29 16:36:06 -0700, , doc bnorm mark bwd_d use_scale_shift unsupported combination,,
2796,30190f484e3ebee2de921e0036ecae2779f159fe,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-29 14:54:26 -0700, , src bnorm fix ref bwd case scale_shift,,
2797,a1f8add3b90212bad1aabb87fa46593ba4e91172,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-04-30 14:47:11 -0700, , cpu x64 improve threading bwd_w convolution group,,
2798,23c2c9b09b5b672b9d69df259a6531d273055f1d,lok Bakshi <alok.bakshi@intel.com>, 2020-05-08 13:43:37 -0700, , benchdnn input conv nxc test fixup gemm shape,,
2799,d68e1fa06168f8297949ef579dc4044f5dd709c7,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-05-05 22:23:50 -0700, , benchdnn conv enable bf16 gemm test shape,,
2800,cb7252793f79c9dfff5585610f7dfa2fcf2d07bd,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-05-05 21:16:19 -0700, , cpu x86 enable spatial blocking bf16 gemm bwd_w change enable support shape large spatial size would otherwise exceed memory threshold scratchpad,,
2801,1cb139872085269c7ed87b51a01684291be22f0e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-05 17:40:08 -0700,726, doc conv pool minor clarification stride padding close 726,,
2802,bba21ee29f056b0997ab09eacb598f83f9e836b1,"ierschem, Keola <keola.wierschem@intel.com>", 2020-01-30 12:39:19 -0800, , benchdnn input conv fix shape file use correct repeat count,,
2803,a9a78143f07c5f45101bc01c687bfc2c85650996,"ierschem, Keola <keola.wierschem@intel.com>", 2020-04-10 22:32:01 -0700, , benchdnn input conv fix shape file avoid duplicate fix shape clear pattern suggests earlier type remove shape clear pattern exists,,
2804,965d07f5e96c5aced41ecb06af9697b364e8febe,"ierschem, Keola <keola.wierschem@intel.com>", 2020-04-10 22:52:04 -0700, , benchdnn input conv fix name first repeated convolution resnet50,,
2805,ab4c4941241368f2baf3d7361d93fe73e1ceae0f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-07 16:04:32 -0700, , benchdnn input use repeated layer,,
2806,bdae74c5a1924d391806c46b070aa64e4e9ee731,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-07 15:52:06 -0700, , benchdnn input fix name format,,
2807,2ee68e945296cc73498e45791c0150ea22b0f9e1,lok Bakshi <alok.bakshi@intel.com>, 2020-05-06 13:37:52 -0700, , test benchdnn gemm_f32 nspc format specific test,,
2808,4dcc88320ef3cbcd5ac863f047a48fff5f745898,lok Bakshi <alok.bakshi@intel.com>, 2020-04-24 17:19:35 -0700, , cpu conv enable gemm_f32 convolution nspc format,,
2809,4bf8f1cb1022b7065f54190e45c77c4c70bb5e7b,lok Bakshi <alok.bakshi@intel.com>, 2020-05-06 13:23:41 -0700, , cpu platform routine s8s8 weight scaling,,
2810,832ddf4c7e917d226aae4f3de27d0d651d31bbe8,iotr Chmiel <piotr.chmiel@intel.com>, 2020-04-30 05:04:22 -0700, , cpu lrn implementation across lrn nhwc avx512 jit kernel,,
2811,954a9d788ceb516a7063a0cc09c91a0ff49e3b64,enis Samoilov <denis.samoylov@intel.com>, 2020-05-06 16:33:32 -0700, , style drop virtual specifier overridden function,,
2812,9034f147d87b96000ef8b13a4f37c8b9f8c3e025,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-04 09:21:27 -0700, , include fix typo,,
2813,5658b5c9d60a48bc1a9a4fcf3fe380f480f6ff98,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-04 09:21:23 -0700, , benchdnn test_rnn_all use upper case consistency,,
2814,9fa7bc07e240ec716e22b6a960c9aa00e014be23,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-04 09:21:17 -0700, , doc verbose fix minor rnn issue,,
2815,6b432c20ca3b7d2a38d6d3905c7d447aa049fb42,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-05-05 16:52:10 -0700, , verbose extend gemm output,,
2816,c031ffc010aa1abc9099d5d595d54173da4f47ea,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-05-05 13:48:05 -0700, , test benchdnn f32 deconvolution test axb data layout,,
2817,33e6be7454550af6cf35de3c0c6204713a516913,enis Samoilov <denis.samoylov@intel.com>, 2020-04-30 21:45:16 -0700, , cpu disable array bound warning bf16 sum,,
2818,0fac40e998b33c6251747cd1e89fc9d011ea137d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-04 18:09:01 -0700, , test gpu resampling enable gtest testing,,
2819,59ccf7a7c3f1b7a57f72faadefaf888d630c5ed3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-04 18:07:49 -0700, , common resampling support propagating memory format fwd hint,,
2820,059bb1b7aa023e50f912eb4ad2e1508cf61ef62b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-04 14:58:39 -0700, , common resampling disallow using src tag fwd propagation,,
2821,c56d4b2fbcf3ebfa22b28f8fafbf577a354534f8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-04 14:53:55 -0700, , benchdnn resampling initialize src tag fwd propagation ... ... part bwd propagation,,
2822,e6fa59f86c2c334a609fd66a87b827a6f446b7db,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-04-24 01:08:15 -0700, , benchdnn conv add test gemm,,
2823,dc7f81c58f08be11e743e5eacfa3b759b327769f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-04-16 22:39:33 -0700, , src cpu enable spatial blocked gemm bwd_w,,
2824,a1c2fdefbd12dedf078bf50dd09c1d29424817c7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-05 13:00:42 -0700,723, cpu matmul apply offset0 base pointer close 723,,
2825,09b68c92cb406eba85f3f2d1134d18ef5ff2a3c5,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-04-22 16:26:30 -0700, , cpu x64 jit pooling backward zeroing diff_src small piece utilize cache,,
2826,23cb084e82fb748ee755b18d7775cec9bd28360a,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-04-22 15:44:29 -0700, , cpu x64 jit pooling unrolling channel block enable nspc f32,,
2827,097a0835cbe98a67940757ef784e6b99555d0784,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-04-22 14:43:14 -0700, , cpu x64 jit pooling unify register indexing decrease code duplication,,
2828,e2cf493950a110708909c52e0fba0c8f9319aa00,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-05-04 10:34:54 -0700,725, example use correct order weight tensor close 725,,
2829,7c529938b087724c4a85477f0ceb49077023115f,dobrowo <robert.dobrowolski@intel.com>, 2020-04-24 03:44:12 +0200, , cpu sum enable tail processing,,
2830,1dc9828ca7d7f4137da9de0fc3f964f38765871f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-05-01 04:06:28 -0700, , fixup doc add performance setting article,,
2831,51f2057a00cffe9042c76f8c19ae51381ef4e318,"araban, Ilia <ilia.taraban@intel.com>", 2020-04-29 17:39:01 +0200, , src ocl concat add perf improvement simple concat,,
2832,3e93ff2285ae98b932b9887380cd3113d3a78300,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-28 12:23:44 -0700, , common matmul_pd fix issue msvc 2017 fix compilation error c3615 constexpr function dnnl impl gpu ocl ref_matmul_t pd_t pd_t result constant expression,,
2833,e6166063321542fc6198e9368eacbb626efe7c9b,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-24 21:03:09 -0700, , gpu optimize relu eltwise alpha,,
2834,a5e2a0681797497abf04b6e6578a9181ed469df6,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-24 14:40:54 -0700, , gpu unify work attribute post ops,,
2835,0f79bfc704e7add3673f0cfa3d4aacae516da393,enis Samoilov <denis.samoylov@intel.com>, 2020-04-28 02:48:21 -0700, , common primitive hashing fix use uninitialized value,,
2836,910ad85066296e3a516fa581a700bac4f347f66f,enis Samoilov <denis.samoylov@intel.com>, 2020-04-28 02:45:14 -0700, , common init info demand,,
2837,36747f6286c86ef41ef230af3caa3a2889be7641,enis Samoilov <denis.samoylov@intel.com>, 2020-04-27 18:02:23 -0700, , benchdnn fix memory leak,,
2838,76107fe26331bb36d638bfa073f4e22926212a4b,enis Samoilov <denis.samoylov@intel.com>, 2020-04-23 15:58:34 -0700, , gtests exclude clang sanitizer enabled,,
2839,b2dd23efe137823ecf3e89d228d94451316df017,enis Samoilov <denis.samoylov@intel.com>, 2020-04-23 05:53:48 -0700, , common primitive iterator fix memory leak,,
2840,e632d3675417b7e6645098b4d73eefb1658cbf08,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-22 17:51:56 -0700, , gpu gen9 conv_fwd skip extra operation,,
2841,d89d3c25d253ec0fb6b9497bef7534ae81b0c333,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-23 16:48:53 -0700, , gpu gen9 conv_fwd minor naming fix,,
2842,4eefcf82e7741318a3e7703a08e8e34d6adf8c20,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-04-29 15:37:24 -0700, , cpu x86 wino fix memory issue enabling memory protection buffer overread scratchpad stack alignment auxiliary array,,
2843,84290c8b2db59d8a924b80f0ebaaa27781c4fe7e,aniel Youssif <daniel.youssif@intel.com>, 2020-04-28 08:41:18 -0700, , ocl zero pad fix,,
2844,1df92fbdf4203726f54b16be028bcb6c06ca8f31,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-04-29 12:56:19 -0700, , doc edited readme clarity grammar,,
2845,90686eca6acff69f1457f0627a747e8c0c60bcb9,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-04-27 14:17:15 -0700, , doc updated legal information page,,
2846,a593999abfcb5aa617c63b3c6ae9762c4efb8aa3,aniel Youssif <daniel.youssif@intel.com>, 2020-04-29 15:11:46 -0700, , ocl fixup set num device,,
2847,eb9264fd77694792280d155874a3e9315ecb0828,"ierschem, Keola <keola.wierschem@intel.com>", 2020-04-29 11:05:33 -0700, , benchdnn doc add link page attribute knob,,
2848,abfc0ac62b58fb204281776c6b73398c60ed6087,"ierschem, Keola <keola.wierschem@intel.com>", 2020-04-29 10:53:01 -0700, , doc binary fix parameter description,,
2849,d83a124b73d294b9597d5a13f7a6855c4a4fe92d,"ierschem, Keola <keola.wierschem@intel.com>", 2020-04-27 09:40:24 -0700, , doc fix typo,,
2850,a47d789763b8a1adc01487d05b0009894d9cc97d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-04-28 22:47:58 -0700, , style,,
2851,9be031142ca0af783ed36bcdc2f3cc7f516f2ceb,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-04-28 18:35:23 -0700, , build object require bigobj window,,
2852,234358415da0d099ae65bae7edc90c1e89ca81e0,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-04-28 11:50:11 -0700, , gpu ocl use user provided stream set_data_handle user provided stream passed map_data unmap_data function pas public map_data unmap_data api unchanged,,
2853,c458100b92d4c034de275fd9965da5036eaa7ff6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-04-27 15:53:58 -0700, , build test support static dnnl threadpool runtime fix test previously link due duplicate symbol one definitely fall ugly bucket ugly hack barely noticeable gain,,
2854,1517e9da2325a73d3174dee970903228113e9cdf,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-04-28 18:28:10 -0700, , cpu gemm convolution fix im2col performance bf16,,
2855,b1924b80fffe937559157062d084312ca733b29e,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-24 17:55:37 -0700, , style comment lambda capture bug,,
2856,0fc6dd312b3510a4bca5b92a2df5971b41315dbd,S Cook <leona.cook@intel.com>, 2020-04-27 08:44:22 -0700, , doc style typo link fix,,
2857,a13935e8f8dfde069eec1700f05728d14d25d61d,acek Reniecki <jacek.reniecki@intel.com>, 2020-04-27 09:03:32 +0000, , gpu ocl bnorm fix workspace format ref kernel,,
2858,232152b77501350e112b47de82ea5409217eaff9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-24 17:19:35 -0700, , cpu rnn check gemm status,,
2859,ccbe81f917437f246bbb852e85ee678ba6772127,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-24 17:19:05 -0700, , cpu use status_t return type gemm based primitive,,
2860,63c89c6bb882c6d93d58f7cc9531ba0ccf79c6c9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-24 17:18:24 -0700, , gpu check reorder status,,
2861,176458282fe47d84b1ea6ec60248fd308bc6f528,andrzej <kamil.andrzejewski@intel.com>, 2020-04-23 12:08:56 +0200, , cpu resampling added missing memory tag,,
2862,d310bfe968d4b5165511a68201a71fd995c0d321,"hmiel, Piotr <piotr.chmiel@intel.com>", 2020-04-24 17:36:21 -0700, , src cpu bnorm fix segfault bf16 nchw8c format case loading storing data yword instead xword used caused range data access,,
2863,3d110b36fc5be62c630085a4c619bdfe8df179c7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-16 00:04:40 -0700, , benchdnn bnorm change bwd workflow start using data forward testing workspace usage according api relying internal storage knowledge use debug check true option switch workspace correctness mode debugging purpose,,
2864,404559d3e151ebd6355b84d703cf44388fcf9404,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-15 15:14:32 -0700, , cpu bnorm reference styling,,
2865,ba2c998f10607212684c174e3fe5de75737230f9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-15 12:33:39 -0700, , benchdnn bnorm styling reference code,,
2866,49f37ef41843ef74b31ec50afca5217adb1026ca,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-17 19:06:02 -0700, , benchdnn styling remove fwd bwd args,,
2867,013951e0ce1234ca6dfc5e8c5445842ed93d501e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-23 15:17:44 -0700, , benchdnn rnn restore default activation relu caveat lstm effect activation silently ignores value,,
2868,927ae0f9918abb3517f321b25c8a7ab20c3fb8fe,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-23 15:16:54 -0700,713, common rnn check activation defined vanilla_rnn fix 713,,
2869,b4742e26f3f5be43defe5a3c2259a93904e7f613,"afonov, Igor <igor.safonov@intel.com>", 2020-04-23 17:56:23 -0700, , fixup src cpu rnn remove macro omp simd loop,,
2870,3115e8d0358e2f31f3d2f8557ef3ae0a19c63d14,"afonov, Igor <igor.safonov@intel.com>", 2020-04-23 17:55:26 -0700, , src cpu rnn gates_reduction disable omp optimization icc19.1 workaround compiler bug,,
2871,57eb97d882c292e54d150fc3cbf765e48dc808fb,athan John Sircombe <nathan.sircombe@arm.com>, 2020-04-24 01:12:16 +0100, , build align gcc clang benaviour aarch64,,
2872,9c45a0537daffe5823c7ec15cbe6c512d974d1b7,athan John Sircombe <nathan.sircombe@arm.com>, 2020-04-24 01:08:21 +0100, , bug fix clang config aarch64,,
2873,500ff083a37942b166e7ea6fb2f5dceb848eb23c,oy Oursler <roy.j.oursler@intel.com>, 2020-04-22 17:28:58 -0700, , common memory_debug reduce small buffer memory initialization,,
2874,517dc8574515dae8eb60f6183f0a0589f19de24e,oy Oursler <roy.j.oursler@intel.com>, 2020-04-22 17:27:14 -0700, , common memory_debug remove implicit const cast protect_buffer,,
2875,959ba74b89155dc8d50fde9d7c9f9617918adef5,oy Oursler <roy.j.oursler@intel.com>, 2020-04-22 17:23:55 -0700, , common memory_tracking add non const iterator registry_t,,
2876,b37c63c4f6e4bb575cb4d9cc3624761e929bc2c5,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-04-23 11:55:14 -0700, , src gpu ocl reorder add block read write,,
2877,dbd71f5bbf23a68f5473bd440b1e7c2b18367e4a,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-04-23 13:28:24 -0700, , include dnnl add iodhw bacde tag enums,,
2878,4092c985fd5e945ebb1170d88f6d94747a3649c8,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-04-22 14:32:09 -0700, , cpu wino fix jit kernel registration winograd generates multiple kernel using generator confuses vtune first kernel registered patch manually register kernel,,
2879,8bd039490586b667e3a87463e5536d9e820b3456,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-23 08:51:27 -0700, , cpu doc use proper letter case arm,,
2880,3e36e5ad0efb3e64f98db70a0db8c95d3e2ab082,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-04-22 19:26:05 -0700, , fixup test benchdnn test convolution nxc layout src dst fixed harness name,,
2881,000c2dba4e6bb5b287c97ca39f626b4a56b56a23,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-18 14:26:00 -0700, , benchdnn perf_report add impl flag support,,
2882,25b3449de7e2db4b105fe4f1f64f463df2c3b0d4,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-04-14 13:50:58 -0700, , test benchdnn test convolution nxc layout src dst,,
2883,78bebb42feee67001ebff5c8585ba98e10cd048c,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-10-03 14:40:11 -0700, , src cpu support nxc layout 1x1 f32 avx512 jit kernel,,
2884,745c40a341850b35d546df1778c618319a4acb1e,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-04-09 19:13:30 -0700, , src cpu support nxc layout common f32 avx512 bwd_w jit kernel,,
2885,df1098681444ce820b3ed5440244d14ad21e9caa,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-04-09 18:33:14 -0700, , src cpu support nxc layout common f32 avx512 bwd_d jit kernel,,
2886,22946f70579bdb6eec1f46c99ea67d18b7778ecb,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-04-09 18:14:04 -0700, , src cpu support nxc layout common f32 avx512 fwd jit kernel,,
2887,35a166fce1a0e75979acb04ccdfe7d3945935e4c,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-04-09 18:00:12 -0700, , src cpu jit f32 avx512 common kernel code cleanup remove unused jit fwd kernel member generate prefetching related jit code avx512_mic generate tail processing code r_pad ur_w_tail case bwd_w optimize gprs usage bwd_w get rbx unused,,
2888,e9d1a29aa1944f446aa80a25588529c2e8042bfc,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-04-22 15:34:59 -0700, , src gpu ocl binary separate gen9 kernel added,,
2889,3dd6cb1ed8b2b1eeceafe88aff34d88fd39e94f7,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-03-27 14:20:54 -0700, , src gpu binary add block read write,,
2890,cb8ff554ab38d2e001f9507c6124ebb89868dd27,enis Samoilov <denis.samoylov@intel.com>, 2020-04-22 14:06:59 -0700, , style common improve readability desc comparison operator,,
2891,9b481ee5a3c369e8b6c8cf480d6ae55e98b6fe79,enis Samoilov <denis.samoylov@intel.com>, 2020-04-22 03:10:10 -0700, , gpu ocl perform zero initialization gemm_desc_t,,
2892,364e08043705504afe95f052a276041249d40f7e,enis Samoilov <denis.samoylov@intel.com>, 2020-04-22 02:34:23 -0700, , common fix gemm_desc_t comparison operator,,
2893,18daa3a0273ecc308b45b4a766aa74b96b3afe78,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-16 22:32:37 -0700, , doc aarch64 add experimental support aarch64,,
2894,073c71cd882676dc20436ed08283b0921a4cf4f9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-17 13:14:42 -0700, , build aarch64 support cross compilation,,
2895,f92f6b345d65a27a73aa0bf78ededd9bc320d176,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-22 03:07:44 +0000, , cpu gemm conv temp avoid exhaustive search,,
2896,9ba916fb8a0fdca494353c73281fb8bac6f8eee8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 21:58:55 -0700,698, cpu introduce readme.md relates 698 682,,
2897,6e176942b4946676dc18984973c538b5263e7841,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-14 21:48:21 -0700, , cpu make rnn generic,,
2898,0b2a3c47e51ffe411c7e31d08d20d950904e913b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-15 01:42:00 +0000, , cpu x64 introduce dedicated x64 namespace,,
2899,b63d210e37281168bf987db5afbd1b7cb47523cb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-15 00:26:26 +0000, , style cpu gemm normalize comment closing namespaces,,
2900,133d46026dffe5793f3dd027914e212fe66495f5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-15 00:00:42 +0000, , style common normalize header guard,,
2901,6d664c98c8db629b86716608955558b9e06e4445,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-14 23:59:52 +0000, , style cpu normalize header guard,,
2902,f1456ecc8c51a27c7370798652e771a2fbe8fea7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-14 23:53:48 +0000, , cpu generic use platform instead magic,,
2903,dcffcf9b90c2d66f89f43f57dca23d336e67fc02,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 16:54:15 -0700,698, build cpu make x64 subdirectory optional close 698 close 682 also relates 664,,
2904,07b3b2dc33900fe2302a824ea6edb469ec6dd9a7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 16:34:28 -0700, , build cpu add custom cmakelists.txt cpu x64,,
2905,6496cee88156e22b0ca75d20bc29478807de93a2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 15:58:25 -0700, , build style rename target_arch,,
2906,8ba82d3272b953b0f4c69016ce263d13e3cd6f05,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 15:22:28 -0700, , cpu introduce dnnl_ arch macro,,
2907,bffa5139955c791e4e3251d58f888590ef9d2abc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 12:13:50 -0700, , common move round saturate cpu,,
2908,c7c8490f8a1533e8f7978799441d554290c572d7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 10:53:20 -0700, , common move get_isa_info cpu,,
2909,17af28383dc71e79fae4292aec26b9702c4d515c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 02:23:32 -0700, , cpu gemm decouple ref jit implementation,,
2910,13df21ccdc44844e861b5e581e7fd1364e3fde9e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 02:42:02 -0700, , cpu move page_xx platform.hpp,,
2911,ece2aa8871878b82ad6217d11722ddc20346c297,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 01:49:34 -0700, , cpu introduce,,
2912,ec55c059037fea324daee33554959fabc956af7e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 00:12:27 -0700, , cpu introduce x64 subdirectory,,
2913,c925627adb2fbaa40281893452604388fe0d7397,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-12 22:53:17 -0700, , style cpu use full path header cpu,,
2914,358d52d3adff1400f68a3fe82e06b07fb44119d6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-12 21:47:08 -0700, , style cpu use full path header common,,
2915,9dfa9fd0b24b5e3a2ace978549f942ee4c26dc03,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-12 13:38:17 -0700, , cpu decouple ref jit lnorm kernel,,
2916,b94a27a8f20601324e1a756db7ece652dafb6157,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-12 12:48:01 -0700, , cpu style move function hpp cpp,,
2917,8b1e65a6bd09d91630d1b3f3819370c6cad8f755,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-12 12:42:02 -0700, , style cpu rename jit_uni_lnorm simple_lnorm,,
2918,b04da7765b1df82deb2db2a8cb0b349fb953672c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-11 18:05:32 -0700, , cpu decouple ref jit int8 conv kernel,,
2919,20ee10a77b3f2ece956b50d8eb00c2b8599711bf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-10 16:40:12 -0700, , cpu decouple ref jit inner product kernel,,
2920,ed5d20693251ab7a7d70f5a5db0a8b1b6fea73cd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-10 15:06:57 -0700, , cpu conv via gemm separate structure jit,,
2921,95e874d400775a25b3557547e2da99ae58930aca,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 01:18:05 -0700, , gtests use platform check data type,,
2922,eb3be3b189ed63025f07e0be967ad210defa5bed,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-03 16:54:47 -0700, , cpu introduce generic platform.hpp,,
2923,ad28a4be0fc69d405337f4ef37522b311df0c94e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-13 10:30:09 -0700, , gtests avoid implicit size_t int conversion,,
2924,513b474b329e70a075403527b40755cd9929197e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-21 15:04:54 +0000, , cpu rnn mix size_t int type,,
2925,d8045f33aab0bf62c739a4c92d7343f3a8cc2212,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-14 18:58:13 +0000, , gpu ocl rnn make size_t int conversion explicit,,
2926,27c4137fdaf083cc63b7ff10f782f6048e6f31d0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-17 03:48:25 +0000, , example style adjust error message,,
2927,e52fa8af11f494266b94beb5711ff9e99315a749,acek Reniecki <jacek.reniecki@intel.com>, 2020-04-21 07:28:04 +0000, , gpu bnorm enable support gen9 fwd kernel,,
2928,7b75678a9f4ec99ace700f4c2bf92c60d45a04c0,nuj Mittal <anuj.mittal@intel.com>, 2020-04-21 09:19:38 +0800, , build use value destdir make sure using value destdir path created look path installed file ensure actually env destdir get expanded passed cmake signed anuj mittal anuj.mittal intel.com,,
2929,8c112f969167aae8605379b2fe159f4620c7a6a8,nuj Mittal <anuj.mittal@intel.com>, 2020-04-21 09:18:09 +0800, , build fix source path existing logic work destdir passed cmake file installed destdir libdir trying copy libdir use file source tree instead signed anuj mittal anuj.mittal intel.com,,
2930,ff2bdb3fba24c11e7bbfbd2642581fb617b98b38,oy Oursler <roy.j.oursler@intel.com>, 2020-04-13 14:43:50 -0700, , test implement memory debug mode initial implementation mainly support cpu linux,,
2931,099e67b8cb95abb64e3a4521e0762a8dc42deab8,oy Oursler <roy.j.oursler@intel.com>, 2020-04-17 10:28:56 -0700, , memory_tracking implement iterator registry_t,,
2932,662a604077ad3052365b70e610c97039d7843c62,oy Oursler <roy.j.oursler@intel.com>, 2020-03-25 12:50:56 -0700, , scratchpad modify scratchpad book track minimum data alignment implement minimum data alignment tracking scratchpad aid memory debug functionality,,
2933,d7907e20ee5f050fa9e75eefd8b805220f76dd3f,oy Oursler <roy.j.oursler@intel.com>, 2020-04-16 15:40:59 -0700, , utils add getpagesize function,,
2934,129b47cb270070796c08d115c87101cf068314f4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-20 22:54:24 -0700, , doc add missing attribute support,,
2935,cf8374801c5309218f7925e18e5a23be5b448fab,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-20 19:10:31 -0700, , benchdnn doc mention use space prb name,,
2936,e7d95abbbac244453549f1c82a7aa40ff126625a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-21 12:39:18 -0700, , revert test gtests disable int8 test gpu reverts commit,,
2937,b8e68b8fa2ded86406755caf4401f6da3822c5ef,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-21 11:27:36 -0700, , gpu gen9 conv_dw fix issue tail,,
2938,2d24a516d636d7fcc9665aefc9e340b5d25687ab,aniel Youssif <daniel.youssif@intel.com>, 2020-03-12 12:57:50 -0700, , ocl introduce conv fwd,,
2939,005853053381be5cc35d707bebdf5c5353cfad4e,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-04-08 14:33:09 -0700, , benchdnn conv add 1x1 strided shape rtus,,
2940,d846dcf6c8daf4b8d78dc702b4f831d9120d80bf,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-04-01 11:39:07 -0700, , src cpu conv add support nspc format rtus int8 support arbitrary number input channel,,
2941,9384d6c98d9812a70fb17d9cd6fb81671fe1331e,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-20 12:18:48 -0700, , gpu fix minor issue,,
2942,bfeda8761c68faac405bed6f28640efac0cd37cf,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-20 12:18:15 -0700, , gpu bnorm add int8 support,,
2943,358d9715733b64668e1b4c1809a1bf1ce78f70ae,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-20 11:41:50 -0700, , doc update bnorm lnorm eltwise place caveat,,
2944,bc8438ebc6f4364ac1aa0d9969ccc739002afea5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-18 00:42:00 +0000, , gpu ocl sum fix accuracy loss non f32 sum,,
2945,1fd0df89236e259fc679192d9040dd455fbe466a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-18 19:55:51 +0000, , cpu gpu sum process memory zero dim correctly,,
2946,272c54f2037735d3aa2dd0c1b55e803845381cdc,enis Samoilov <denis.samoylov@intel.com>, 2020-04-20 01:27:00 -0700, , revert cpu resampling workaround issue icc 190 commit turned workaround issue original issue gone reverts commit,,
2947,bab9d254607ba12add4a6af554946fa92b3a7991,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-15 12:24:41 -0700, , gpu gen9 conv_fwd add blocking,,
2948,00f679828112c16fdd3629be4cf55e529f4934b2,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-13 14:07:19 -0700, , gen9 conv fwd refactor improve f16 f32 performance,,
2949,a0d55c740fda3ba4381ec8342570629eada14f0f,"arukin, Dmitry <dmitry.zarukin@intel.com>", 2020-04-19 20:09:42 -0700, , doc add performance setting article authored roman dubtsov roman.s.dubtsov intel.com,,
2950,b4ef54d57e522c765e93975eefb02e2ee86d9635,enis Samoilov <denis.samoylov@intel.com>, 2020-04-17 15:18:35 -0700, , benchdnn wino fix array initialization,,
2951,aed97a9e946596d21f6461c6a1f4d3dd88f0ca20,enis Samoilov <denis.samoylov@intel.com>, 2020-04-14 23:07:54 -0700, , gpu delete copy ctor gpu_resource_t,,
2952,a059163d828fd30628a192e228569c35a9fb2039,enis Samoilov <denis.samoylov@intel.com>, 2020-04-14 21:52:42 -0700, , common remove unused method,,
2953,a31f32848e56ba80c94c948710d0e8a092009131,enis Samoilov <denis.samoylov@intel.com>, 2020-04-14 21:44:58 -0700, , gpu align order ctor init function,,
2954,ea2f67ecd5141a8ba780e04ebf7a4ceab2ffd629,enis Samoilov <denis.samoylov@intel.com>, 2020-04-14 20:56:54 -0700, , gpu rename ocl_resource_t gpu_resource_t,,
2955,a30d9e972c7a0c90403e43edc7cdc9179fb86590,enis Samoilov <denis.samoylov@intel.com>, 2020-04-14 20:52:39 -0700, , gpu rename get_id,,
2956,a5ad0606a195cdcf35365e413220758597084a50,enis Samoilov <denis.samoylov@intel.com>, 2020-04-14 19:49:15 -0700, , gpu introduce gpu_primitive_t method,,
2957,49c628a2ec3cfe5b3b0b8a3f857dbc71f5f0c68a,enis Samoilov <denis.samoylov@intel.com>, 2020-04-14 01:17:17 -0700, , gpu unify interaction resource mapper execution time,,
2958,4cfddbfe5731cdd44c1041516d8ea9da640fcb34,enis Samoilov <denis.samoylov@intel.com>, 2020-04-13 12:49:19 -0700, , gpu combine compute binary_t compute kernel_t,,
2959,325a0b7f193790061a833f8cebab3a2eb6a2f01a,enis Samoilov <denis.samoylov@intel.com>, 2020-04-12 21:22:00 -0700, , gpu unify resource creation,,
2960,b25b54db99e442a984137da052e153b19352273d,enis Samoilov <denis.samoylov@intel.com>, 2020-04-12 06:26:27 -0700, , gpu introduce method,,
2961,7fe1fb499a555de0ca91fcb63067712483b3a49c,enis Samoilov <denis.samoylov@intel.com>, 2020-04-12 05:21:38 -0700, , gpu use gpu_primitive_t create_binary,,
2962,f9d56add7861cb3a7aebc133d79ab315acd2583b,enis Samoilov <denis.samoylov@intel.com>, 2020-04-12 02:23:37 -0700, , gpu introduce gpu primitive abstraction,,
2963,1e3f73a86f26dc019cd8fc41a96aeaae2d83ecff,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-16 17:16:18 +0000, , doc rnn document limitation bias support close 688,,
2964,dcd7aa4185d470f3ddebf4bb7fc0e044597bf536,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-16 17:11:14 +0000, , doc rnn clarify parameter could zero,,
2965,4bc23d43dd2ea9479a9145010ec893390a744f26,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-15 18:00:54 +0000, , common rnn check consistency src_iter_c_desc,,
2966,687e57a45f67c16209f6476da17b2cb3ff24e0e7,enis Samoilov <denis.samoylov@intel.com>, 2020-02-20 15:19:00 -0800, , benchdnn wino replace omp pragma parallel_nd,,
2967,497c58678611643f1e96f2585ef9de25b0bf80a5,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-17 11:06:24 -0700, , example use f32 bias bf16 cnn example,,
2968,2429bf35b14a3888c4e45aa8edb772c683dc274f,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-17 10:54:27 -0700, , gtest lrn_fwd use single format tag src dst,,
2969,11605df0f3c4bd2ec30f92dd691fd6b24251beed,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-15 15:42:38 -0700, , common gtest bnorm enable query diff_src,,
2970,74baa19db3b497a61303df8d8c6bfbe60412fd98,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-16 19:37:24 -0700, , benchdnn rnn skip unsupported int8 case properly,,
2971,fd8e39a6876d45320b2dfd6d5bbd707c69e34c63,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-16 10:14:46 -0700, , src cpu rnn fix weight layout check leading dimension computation,,
2972,14fb7ec56511559daaf644b61ad2cfc80ae7afbe,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-16 10:32:46 -0700, , src cpu rnn default initialize parameter balance211,,
2973,62a87a36e3cc3157e5812a4f3a794080c3583fec,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-08 21:45:33 -0700, , src cpu rnn distinguish weight data weight packing,,
2974,a5017e9d66ba1fefe112b5c9b419acc0dcd6e495,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-08 21:37:58 -0700, , api rnn use proper error message setting qparams,,
2975,7457706dfd10b8ae3e46fd8d8dfd465dec98c8de,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-08 21:14:46 -0700, , src cpu rnn remove spurious type conversion,,
2976,60f7ea25392ba741caac846ce8b00e5253bb9124,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-08 21:11:11 -0700, , src cpu reorder rnn fix f32 reorder,,
2977,ebb21b96302bf38ee9a46ddcb77ccce74a592a76,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-08 21:09:24 -0700, , benchdnn rnn simplify handling quantization parameter,,
2978,841dadab13e941edb1d6c9c9020fd741c32778c3,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-07 20:36:38 -0700, , src cpu rnn saturate properly accumulator larger,,
2979,202c590018358cc715e59e5eed7ef443e36e056f,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-06 13:31:38 -0700, , benchdnn rnn print trivial stride reproducer line,,
2980,06306cf7754b59ec8a73a3d3684cf0a7b57229f1,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-03 22:25:25 -0700, , src cpu rnn check gemm zero dimension,,
2981,eb013224243ee0b720ee84e64236e1d0721f27b0,ourad Gouicem <mourad.gouicem@intel.com>, 2020-03-23 10:49:55 -0700, , src cpu rnn minor cleanup,,
2982,97a19dac91290ca30b7d842fce66e096f69352e2,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-07 20:43:44 -0700, , fixup benchdnn rnn fix norm check case nan,,
2983,5d5f2922a7be970c3f4ef3438595c041edb004e5,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-16 17:11:57 -0700, , gemm check out_of_memory,,
2984,28776d1e4475f7fab8d32776a157b83eaf4c136e,iotr Chmiel <piotr.chmiel@intel.com>, 2020-04-03 06:53:10 -0700, , cpu forward pooling enabling jit implementation nchw bf16 format mfdnn 2694. implementation reordering nchw blocked format back blocked nchw jit forward pooling kernel currently performance reason add const local read variable init conf appropriate,,
2985,2d1957d09e0a6fb61cc2474801b0ca09e2660949,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-16 18:00:12 -0700, , benchdnn adjust memory print check_mem_size previous version blindlessly multiplied obtained size assuming size come f32 true non fp32 type compute ratio adjust print according ratio,,
2986,7b6264ae5aa999a8df4919f9f4879f4cae4da760,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-16 17:59:41 -0700, , benchdnn check init_pd returned status,,
2987,151754dea20b1a2714fc3cbcde31b317ae4a165e,enis Samoilov <denis.samoylov@intel.com>, 2020-04-16 03:00:37 -0700, , common fix perf regression,,
2988,1b1651f1bcf481cde626836b640ed6edfc2c8a62,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-04-16 14:00:08 -0700, , src gpu ocl resampling kernel format fix,,
2989,05802d17b040f2633466a768dc23b79493856e52,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-04-07 10:46:25 -0700, , src gpu ocl resampling add precision fix master,,
2990,9788d45b886c7ff300c786df73da30a66f0b768f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-04-15 10:18:13 -0700,701, build fix build dnnl_verbose fix 701,,
2991,360ba34ce450a0a255303ba4bd2b994577d3dcce,uri@FreeBSD <yurivict@users.noreply.github.com>, 2020-04-15 10:04:03 -0700, , benchdnn build fix freebsd build 684 fix query physical memory size benchdnn use mechanism similar one used macos authored yuri yuri rawbw.com authored roman dubtsov roman.s.dubtsov intel.com,,
2992,b28771d6961858557fe013fae80f4ed8c6315c2f,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-13 14:02:33 -0700, , gtest test scratchpad failed allocation,,
2993,344d3cc921acf6d5625084342b39650dd962ac6d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-13 10:09:22 -0700, , fixup fixup benchdnn eltwise improve input data coverage fp16 argument exp dispatched fp16 version well overflow produce inf instead fp32 value resulting final answer non zero value exceeding trh msvc math function invariant compiler option leaving answer matter current threshold low slightly increasing ...,,
2994,8f55f54f72ab85aba5ff127fc33f2208be17cc7f,"afonov, Igor <igor.safonov@intel.com>", 2020-04-13 18:00:27 -0700, , src cpu rnn remove macro omp simd loop workaround compiler bug affect icc19.1,,
2995,ba9804ae8f8daa05e9d2e608346568fef5c5ad86,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-04-03 16:47:17 -0700, , cpu gemm internal int64_t support dim_t aka int64_t data type gemm parameter,,
2996,d5ffdcd7bd845a6bee11ee6df202448f82ced9c3,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-09 15:28:58 -0700, , src cpu reorder rnn improv performance f32 data reorder,,
2997,39159b46ec69a5cb78ed05ab2222fd791a6971b4,havani Subramanian <bhavani1.subramanian@intel.com>, 2020-02-06 17:08:32 -0800, , cpu batchnorm fwd_d bwd_d support n_sp_c format jit kernel,,
2998,c5926d7ce4b0586aa4e54f3cadc7bc1ee2c17845,Sircombe <32057673+nSircombe@users.noreply.github.com>, 2020-04-12 19:51:23 +0100, , add opensource aarch64 694 added opensource aarch64 revert added opensource aarch64 reverts commit added opensource aarch64,,
2999,2b1c34b78f9a5a2bc80abfb4ebcb8731c1984832,Sircombe <32057673+nSircombe@users.noreply.github.com>, 2020-04-12 19:49:05 +0100, , gtests disables packed gemm non x86 target 685 bug testing dissables packed gemm test non x86 target,,
3000,7854bcf71e80ed56d8da1ffad0704b5eed372d73,Sircombe <32057673+nSircombe@users.noreply.github.com>, 2020-04-12 19:46:59 +0100, , build error overaligned type aarch64 build 693 bug error overaligned type aarch64 build,,
3001,2994eae18d84d4c7eab2f1402444b91bffa140a9,enis Samoilov <denis.samoylov@intel.com>, 2020-04-10 15:41:23 -0700, , gpu align init_scratchpad interface,,
3002,adcfa295aa97a90956b5f7540b5c028356690be4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-09 13:26:08 -0700,692, cpu binary fix bcast case fix 692,,
3003,c613d494834a7c62a664e96ff9d04e91d4f7549f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-07 17:48:25 -0700, , cmake stop depending icl specific dlls,,
3004,7fec45829a1d7a69803dd2c30fcd0d58c2dbb393,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-10 16:55:37 -0700, , common fix xmain compile issue,,
3005,3da0fd2ca270be15e59d8449d0447ac0a384c2d3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-10 21:34:29 +0000,690, build expose doc target case subproject close 690 close 689,,
3006,37522acd6df66c2ac5e29e5d5ee6b883c4e0d90e,enis Samoilov <denis.samoylov@intel.com>, 2020-04-10 01:39:32 -0700, , gtests fix test case,,
3007,9121a4a97670cc5a5afbc9677cbecda932c5edd2,enis Samoilov <denis.samoylov@intel.com>, 2020-04-10 01:36:51 -0700, , common take number scale account hashing,,
3008,b7d873c0052f3b0add26915ad351d951cab0e9b2,enis Samoilov <denis.samoylov@intel.com>, 2020-04-10 01:08:06 -0700, , common fix copyright,,
3009,7fa2e87a3967f025b4ffe55c432d83e4a4905849,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-10 10:43:26 -0700, , fixup return out_of_memory smaller scratchpad allocated,,
3010,cb66fd8560f5cc2989be3708fc0ba256c825b5c4,"araban, Ilia <ilia.taraban@intel.com>", 2020-04-07 11:40:23 +0200, , src ocl concat add simple implementation,,
3011,d28f407afcd3a4b19b4ca880ddc4619ea8aa7173,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-10 10:07:24 -0700, , fixup remove const return qualifier scratchpad size,,
3012,cd680b8a30866a81960af336caff3211f1c900e6,"adia, Haleema <haleema.sadia@intel.com>", 2020-04-01 20:29:59 -0700, , ocl conv optimize fwd f16 kernel,,
3013,6393b1ae43b7d271d83be436eba9d514c473dc16,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-09 17:25:02 -0700, , fixup benchdnn eltwise improve input data coverage,,
3014,b136edcf75cea96f197843d481837ce8e94ab570,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-04-09 15:11:14 -0700, , src common recreate global scratchpad expansion failed,,
3015,82297bafae0b9bb31bf239c07e5bb3fed193bc5b,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-03-25 14:09:44 -0700, , src common move scratchpad creation init,,
3016,ae79b0c624854a2d0d488f80c07bfd3303ec5e4a,"araban, Ilia <ilia.taraban@intel.com>", 2020-04-03 20:59:22 +0200, , src ocl resampling add int8 f16 support fwd ref implementation,,
3017,c6b42fb5cf95c569f9f6227bec65445cac22ece9,enis Samoilov <denis.samoylov@intel.com>, 2020-04-09 08:44:03 -0700, , common move _iface alias global namespace,,
3018,0f6c1d937800bdef98b32cb3cd307ef7d321188a,enis Samoilov <denis.samoylov@intel.com>, 2020-04-08 00:08:32 -0700, , cpu resampling workaround issue icc 190,,
3019,86da0ee7ded92321f80d12a1044c1185bbae80ec,ergey Nesterov <sergey.nesterov@intel.com>, 2020-03-12 13:51:01 +0100, , gpu ocl gen9 enable scratchpad gemm,,
3020,e71d4210d856d62723b66cf9bd17b9b9fabc4409,enis Samoilov <denis.samoylov@intel.com>, 2020-03-27 00:17:26 -0700, , gpu ocl gen9 enable scratchpad rnn reorder,,
3021,ca0d823cb30975bb5e8f635f088f9f7493fcc658,enis Samoilov <denis.samoylov@intel.com>, 2020-03-27 00:13:09 -0700, , gpu ocl gen9 enable scratchpad inner product x8s8s32x,,
3022,c15c0788c99ff4341ad62f6993c3a1cf1e7d8419,enis Samoilov <denis.samoylov@intel.com>, 2020-03-27 00:10:55 -0700, , gpu ocl gen9 enable scratchpad gemm_x8x8s32,,
3023,7bbfbc4884cc0e6b8915d0bfcd873fb58682ea08,enis Samoilov <denis.samoylov@intel.com>, 2020-03-23 03:40:21 -0700, , gpu ocl matmul initialize data member workaround error window,,
3024,32439244cadbf2b030a0ff05bb400b07ef25f4e2,enis Samoilov <denis.samoylov@intel.com>, 2020-03-23 01:55:58 -0700, , attr zero point fix comparison operator,,
3025,08db0166932172cafefa9ef971368ccf377f5644,enis Samoilov <denis.samoylov@intel.com>, 2020-03-20 22:49:00 -0700, , build doc primitive cache enable default,,
3026,51d75695479969c6d21cd207fae32b6da72320c2,enis Samoilov <denis.samoylov@intel.com>, 2020-03-20 09:19:58 -0700, , common enable global scratchpad,,
3027,5108129cf37adf42ca21f9e75e0b50cfc4dbf67b,enis Samoilov <denis.samoylov@intel.com>, 2020-03-20 04:16:21 -0700, , benchdnn test primitive cache,,
3028,c4f6ee9c577cc2bfaea63a5320a0371fa2d80edc,enis Samoilov <denis.samoylov@intel.com>, 2020-03-20 02:55:23 -0700, , benchdnn unify primitive creation step,,
3029,52f56971744f02e33db5b3dfa84843160c515044,enis Samoilov <denis.samoylov@intel.com>, 2020-03-19 13:57:57 -0700, , benchdnn use local engine stream rather global one,,
3030,60a9151cb4f55eeb2ec6d76376f51126c8edbe48,enis Samoilov <denis.samoylov@intel.com>, 2020-03-14 16:52:16 -0700, , common primitive hashing extend attribute hash support post_op convolution,,
3031,e54276236217871363a09d0673145c7f6ef3c474,enis Samoilov <denis.samoylov@intel.com>, 2020-03-13 12:18:08 -0700, , api primitive cache add api interact cache,,
3032,26c531be740676f427be1f871c60a805dec35310,enis Samoilov <denis.samoylov@intel.com>, 2020-03-13 02:25:56 -0700, , common use custom read write lock implementation primitive cache,,
3033,1db934edb236c7169a130cb0723392db973a0572,enis Samoilov <denis.samoylov@intel.com>, 2020-03-12 21:00:15 -0700, , common enable cache method,,
3034,6b1de5270541d6f230ca55786b223dacf83d6329,enis Samoilov <denis.samoylov@intel.com>, 2020-02-05 14:43:22 -0800, , common primitive cache move cache global scope,,
3035,bd6ada21ad32e9d3a69a3c45d41d8c34b4c0e946,enis Samoilov <denis.samoylov@intel.com>, 2020-02-03 20:34:57 -0800, , ocl move constant memory resource,,
3036,e5a0f4a9443eac02b61aef85e3c3fa379c0bb48d,enis Samoilov <denis.samoylov@intel.com>, 2020-02-04 17:17:01 -0800, , ocl replace cl_kernel binary,,
3037,573c530dcaca96c92d0509619ac24b9cf34be00d,enis Samoilov <denis.samoylov@intel.com>, 2020-03-11 15:29:03 -0700, , common gpu gemm introduce primitive resource mapper,,
3038,279238ec0e9c586712fea20bdf4eb67a984109e4,enis Samoilov <denis.samoylov@intel.com>, 2020-03-01 19:39:59 -0800, , cpu lnorm fix copy ctor assignment operator,,
3039,300696c2119c3d62b60755fe445a63879669fce1,enis Samoilov <denis.samoylov@intel.com>, 2020-02-27 14:18:38 -0800, , scratchpad enable scratchpad propagation nested primitive,,
3040,57a98fb6de4b6b9773f70343eba864098c634ab9,enis Samoilov <denis.samoylov@intel.com>, 2020-01-13 12:01:05 -0800, , common decouple engine primitive descriptor,,
3041,819502b7ca315af0651f20801b1b56538d3f0bc7,enis Samoilov <denis.samoylov@intel.com>, 2020-03-08 20:22:06 -0700, , common remove primitive cache engine,,
3042,1e74456f8cf9ec175876f9ac6e8efcc5019d96f8,enis Samoilov <denis.samoylov@intel.com>, 2020-03-06 14:23:37 -0800, , common rename primitive_t idea use dnnl_primitive class user facing entity introduce alias use internally rather primitive_t primitive_t take responsibility deleted longer needed approach used according existing namespace structure approach look reasonable introducing impl suffix redundant dnnl impl struct primitive_t strcut   rationale according proposal global primitive cache introduced following existing naming convention introducing cause massive renaming make name longer convenient name used oftentimes,,
3043,49d04402ec5a412eb029e286ac9c0247a2504f5c,emyon Kulish <semyon.kulish@intel.com>, 2020-04-06 19:39:19 +0300, , changed ws2012 image ws2016,,
3044,0195960b5d0a1f0e41c8421510311f914f451c8d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-30 12:31:07 -0700, , cpu eltwise introduce impl,,
3045,0e89aae28a6b814e7589bbc665d93df604880502,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-30 12:04:27 -0700, , cpu eltwise rename forward compute vector,,
3046,365484e50035b25f1a1b4cc0188141b439709888,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-03 17:39:33 -0700, , benchdnn eltwise improve input data coverage,,
3047,2fb4dc0d6fcbfde1e6f72b8a43353a4adaf996e9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-30 11:42:50 -0700, , doc benchdnn eltwise styling,,
3048,38c02b8c171696987ed373703b6aa4d25d154f22,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-25 13:20:56 -0700, , cpu eltwise fix ref_eltwise preserving zero pad,,
3049,c3bf5f0e1bd8db40cead1f01684c61a6ec7f7805,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-25 13:17:04 -0700, , cpu eltwise remove ref_eltwise generic path limitation,,
3050,bb0bab6878fdfe0b150ebbc3f9ce3e68d2392ac2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-25 16:09:29 -0700, , benchdnn fix debug build icc190 without fix icc190 debug build give following test benchdnn conv conv_common.hpp 107 error default constructor exists class std __debug map int attr_t scale_t std std allocator std pair const int attr_t scale_t initializing settings_t attr_t attr,,
3051,61516c7350d900cb2ddb911c234c6fbe81350a4a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-08 13:05:31 -0700, , fixup benchdnn fix skip impl usage free,,
3052,013f4576c6c7f8c5cceb17fec48674af68807c1f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-04-08 17:43:01 -0700, , fixup benchdnn conv add src transpose testing bf16,,
3053,b9c85becbf2708434b18d95d91cd8409844a47df,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-04-01 17:53:52 -0700, , benchdnn conv add src transpose testing bf16,,
3054,22d66da06d5f5b5c91a8076b5d9bd7a7bc2a5121,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-03-30 14:33:09 -0700, , src cpu enable bwd bf16 large r_pad,,
3055,bc092e788d2970265341aa32ae834791865cba8d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-03-30 14:25:20 -0700, , src cpu fix jit_transpose bf16 bwd_w convolution shape r_pad,,
3056,17685bd0473f61b81bc457d8bd7bf23777a274ec,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-04-02 15:13:41 -0700, , doc cleaned trademark use,,
3057,86b1323cd0bf9eb69231ccfbeaf45538fb017d3a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-06 16:53:52 -0700, , benchdnn fix skip impl usage free problem happens using skip_impl batch file batch creates object stack passed pointer assigned global skip_impl pointer fix creating copy passed object moving const char std string preferable benchdnn flavor,,
3058,a4aa349779be9b42d5105237953c0fd7aab98098,enis Samoilov <denis.samoylov@intel.com>, 2020-04-06 23:58:27 -0700, , build enable custom build type relwithassert,,
3059,00ab48838edc22d58e9c2509443cf9eb0dc49da5,"itch, Benjamin <benjamin.fitch@intel.com>", 2020-04-07 08:42:49 -0700, , remove mkl image documentation,,
3060,355d74332bd754360b9bbd89c0fa6543bfcfdfa5,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-03 15:59:14 -0700, , gpu permute 4o8i8o4i format,,
3061,17b8150e1baaf0b5635e40b0d18418dae0c58613,"adia, Haleema <haleema.sadia@intel.com>", 2020-04-06 15:47:01 -0700, , test ocl fix bwd_w deconv fail,,
3062,b45b1160d99c9add0a0d3130d72d0141f9a2869e,oy Oursler <roy.j.oursler@intel.com>, 2020-04-03 16:23:03 -0700, , cpu matmul fix calculation ldc scrathpad dnnl allocated memory acc buffer dimension ldc must value,,
3063,eab9060ce58067c4bbfb58dd0f8a88e7663dcabb,artek Kocot <bartlomiej.kocot@intel.com>, 2020-04-01 01:17:30 +0200, , benchdnn input reorder addition test addition new f32 compensation test file mfdnn 2680,,
3064,1516332e13b25bf864e3343b88092e2b98e753cd,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-04-02 16:48:40 -0700, , cpu gemm make sure return memory case still returning proper status case memory,,
3065,7d591c241885382571091507ae46d1830440be6c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-04-03 15:09:01 -0700, , fixup fixup cpu log softmax add jit bfloat16 bwd,,
3066,8207e22d05729ef27cff28cc42d31da7349fa860,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-03-12 08:48:01 -0700, , doc added note name change repository relocation,,
3067,a30dbbdd14e47e2ab821e41d3d5358188b6669d0,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-03-11 15:25:37 -0700, , doc updated name onednn,,
3068,818e0315d5b366e2af6af7883c58cb8b4be2b736,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-03-10 16:13:33 -0700, , doc cleaned use intel mkl dnn,,
3069,43911469a5908e01c2db0662cac059e79885de85,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-03-10 15:26:50 -0700, , doc updated link repository documentation new location,,
3070,c828fc95b1f7ef2d66af89f409138dd391662621,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-20 22:11:05 -0700, , cpu eltwise injector factor transformed multiple table duplicated entry set self contained separated algs usage scenario necessary entry included final table moved table_val work key rather detached execution context integer allows forget proper shift due entry_map_ manages developer new constant value append require simple change wrt value management easy integration untied internal knowledge,,
3071,417a75965032f183923596a60f952d37d8c3ab95,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-04-01 18:59:37 -0700, , cpu rnn separate call two injector,,
3072,842f09c6455658c91505295ba67fc093043227fd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-18 14:07:35 -0700, , cpu eltwise separate int implementation f32 bf16,,
3073,16f193d1e9a09f21d94e8ed64d0b7384ea5a1fff,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-17 17:05:13 -0700, , cpu eltwise moved file separate folder,,
3074,55c444a29c1b104da64f5909af1f94fb3033619c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-27 12:18:12 -0700, , gtest eltwise align threshold benchdnn,,
3075,db4d52ccb862bc08dcc4cff2d009d5aab84cdd03,ourad Gouicem <mourad.gouicem@intel.com>, 2020-04-02 09:08:02 -0700, , benchdnn rnn check memory,,
3076,40292bc5f01ddd09d32868f0d28fe48b7f0e3d6e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-04-02 13:34:59 -0700, , fixup cpu log softmax add jit bfloat16 bwd fix declared never referenced diagnostic icc 17.0,,
3077,fef87810adf66887282a6547984c4eefe0fffc27,"nnamalai, Anita <anita.annamalai@intel.com>", 2020-04-01 14:06:14 -0700, , build bumped version v1.4,,
3078,0d5529b560677012f4a43a772bd03888a2f9fb63,oy Oursler <roy.j.oursler@intel.com>, 2020-04-01 10:50:48 -0700, , cpu conv int8 fix scratchpad buffer overflow fix overflow buffer scratchpad fixing initialization size allocation,,
3079,520ae493d85b15e5b52be71d8cbe0fe15eccb194,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-04-01 16:42:07 -0700, , fixup introduce threadpool cpu runtime fix use getenv window add missing const standalone threadpool implementaion,,
3080,70af5963301be57bbbe02b85c7a691f183f8b1fd,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-03-30 23:28:25 -0700, , cpu gemm fix gemm deadlock parallel copy,,
3081,371e1d6607652d1557a43155fd19b0dc95bc405a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-04-01 13:18:44 -0700, , fixup gpu conv gen9 implement buffering depthwise,,
3082,7b63b5d3976758de4d9b53747429cf0b0c2da6e3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-04-01 20:16:24 +0000, , common style remove unused header,,
3083,5489fbad477f60b84935bd15bd9887db26be0e0d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-31 14:31:29 -0700, , cpu log softmax add jit bfloat16 bwd,,
3084,c63495d55db3005220682fd68df100853c5d8c0e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-31 14:35:11 -0700, , cpu log softmax add jit bfloat16 fwd,,
3085,35d515eb4d4dd740aa85e7a841605c7886445e74,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-31 13:52:38 -0700, , cpu log softmax add reference bfloat16 fwd bwd,,
3086,a1d2a65a76cfd11805748f7e7d1f7b8c7511b839,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-02-20 22:46:54 -0800, , introduce threadpool cpu runtime authored safonov igor igor.safonov intel.com,,
3087,0032aedea194b5f414b8dd46a65bfe6e938fb69b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-30 15:24:28 -0700, , api clean way stream passed execute,,
3088,aeb3db019f9053904ffb5335334b6e593c0d1173,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-02-27 12:11:14 -0800, , build update cmake policy,,
3089,df08ab51bb030af3f00a310e2a2ba917cb145038,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-02-26 16:05:36 -0800, , fixup fixup doc api clarify set_data_handle could write buffer,,
3090,3cdf860215773c652a431065852e405a33b18e0f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-02-27 22:15:17 -0800, , verbose reread environment every call,,
3091,2eb0d4cc6405413c0a899d8acbf5fefdb7706e58,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-02-21 09:04:26 -0800, , cpu rnn style,,
3092,572cf8f4ef6854e4679b73f3606fb4ed1cb01341,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-09 18:10:02 -0800, , api slightly improve error message,,
3093,67f69aaad1fb8c8636ef4ba685182c64af4049da,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-09 17:44:13 -0800, , doc update doxygen map_data unmap_data set_data_handle stream_create,,
3094,88a7fb73016b055c26a220306fd8e58ce5093657,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-01 12:30:49 -0800, , cpu use get_cache_size,,
3095,6ced3b6085112f8d6b29d55f774999642f73d59f,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-03-27 16:12:45 -0700, , benchdnn add dlrm training size,,
3096,517ec69d4ca0c5fe9193d16363baf94f6d7620b2,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-03-25 17:51:17 -0700, , cpu gemm try partitioning bf16 gemm large partitioning dimension beneficial,,
3097,b1aaf99bb14fe78a09175dbb0261ebe28b86e790,ourad Gouicem <mourad.gouicem@intel.com>, 2020-03-30 16:11:10 -0700, , benchdnn rnn add nullptr check malloc,,
3098,93812d9b17fa07f60aad6b8ecb56d0b7084251d8,ourad Gouicem <mourad.gouicem@intel.com>, 2020-03-30 14:23:13 -0700, , src cpu rnn use std memcpy instead memcpy,,
3099,1b6b9c6e232c338e409f4a85e87e0a11691c933b,ourad Gouicem <mourad.gouicem@intel.com>, 2020-03-27 23:18:24 -0700, , benchdnn rnn add option choose trivial stride,,
3100,7b24fc66189f9e843033b0a25b9309a70e49ad8d,ourad Gouicem <mourad.gouicem@intel.com>, 2020-03-27 22:57:05 -0700, , benchdnn rnn fix norm check case nan,,
3101,3591be520db8339c8f2625388424ec4eae11c112,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-03-30 10:55:36 -0700, , cpu pooling fix sse41,,
3102,42b2df8edb567468cb4b363570c2145f602744ca,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-30 10:24:28 -0700, , gpu conv gen9 implement buffering depthwise,,
3103,6905cf21eaa436aca143db1394e75d6afa8bfe4f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-03-27 16:01:56 -0700, , benchdnn add regression shape bf16 bwd convolution shape verifies proper selection ic_block_step large filter size shape verifies check supported padding size width dimension,,
3104,5675764693123800b41c87db7bf6cb0f2a1af794,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-03-27 15:48:23 -0700, , src cpu fix bwd bf16 large padding dilation,,
3105,9b729927dbbd73ba92c51289515a8faa1f9b6ed5,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-03-27 11:39:40 -0700, , api doc gtest benchdnn introduce normalization flag none,,
3106,d1681fa5365ecd3077e23ab00486b3c5bdad4a1e,"ouicem, Mourad <mourad.gouicem@intel.com>", 2020-03-27 19:39:06 -0700, , apply suggestion src cpu rnn ref_rnn.cpp,,
3107,fdd2cf9f10688ce8a00da4a789a5a996b58b73e3,ourad Gouicem <mourad.gouicem@intel.com>, 2020-03-27 13:35:24 -0700, , src cpu rnn fix issue bwd skip_dst_iter,,
3108,9636b9944349b9686eab3cdf61b76f718795b4b4,aniel Youssif <daniel.youssif@intel.com>, 2020-03-27 08:03:18 -0700, , ocl fixup gnu 7.2 issue,,
3109,32c99d26761de5a52806ebe251cddeee9148d6cb,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-03-24 14:44:41 -0700, , cpu pooling enable jit implementation bf16 nhwc,,
3110,2fff57f9711722dce8baa2d383164ca85c527815,lia Taraban <ilia.taraban@intel.com>, 2020-03-20 22:03:12 +0100, , src ocl conv add runtime oscale support ref convolution,,
3111,fc6e2793b06074ca7e25e197632401827bf0d454,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-03-27 11:08:26 -0700, , cpu gemm remove segfault,,
3112,a135b7d84cca5db4fc68d3252b08a562da39b444,rinivas Putta <srinivas.putta@intel.com>, 2020-03-10 14:57:06 -0700, , src cpu correct fusion order,,
3113,b6c9e2504eded0d8ca6a6289f67e13c51f845a60,rinivas Putta <srinivas.putta@intel.com>, 2020-03-09 15:26:28 -0700, , src cpu klocwork issue fix,,
3114,afff546bdc971d657b94e1a3b4c310c77452bba4,rinivas Putta <srinivas.putta@intel.com>, 2020-03-09 14:05:36 -0700, , src cpu fixup fusion stride,,
3115,adcbccd6c0a42ffefd201ac7c21672d11abd916c,rinivas Putta <srinivas.putta@intel.com>, 2020-03-09 14:05:36 -0700, , benchdnn fixup conv_dw_fusion driver,,
3116,c48d936f5d8d517ba593ad77e2c7450c32b33ea0,rinivas Putta <srinivas.putta@intel.com>, 2020-03-09 14:05:36 -0700, , src cpu fixup bf16 fusion,,
3117,eb1d184bfb878e36956354276b95b635fe7327e2,ourad Gouicem <mourad.gouicem@intel.com>, 2020-03-25 10:33:41 -0700, , src test doc rnn change definition lstmp previous definition returning dst_layer projection whereas mxnet definition original paper return dst_layer projection dst_layer dst_iter,,
3118,1498f590949688e338cceb9dd2709aab6a9f840a,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-03-13 14:53:09 -0700, , cpu gemm spawn thread using thread beneficial since likely post operation follow gemm using different amount thread parallel region cause significant openmp overhead small problem size,,
3119,21162ca33dee71d32c42d57e7f9757aef4575441,lok Bakshi <alok.bakshi@intel.com>, 2020-03-24 12:19:35 -0700, , benchdnn input reorder unsupported non plain input f32 reorder,,
3120,cae1973d75cd7e15af684b2e9916cb1c9eb8bd8f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-23 16:30:47 -0700, , gpu ocl gen9 conv remove dead code,,
3121,660e64fed5d23c06fc05a207c070add2a06d0c02,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-26 15:38:14 +0000, , build disable vtune jit profiling disabled,,
3122,b1a1dc3f953aca2205a06b1c3d6fa7d26e599928,athan John Sircombe <nathan.sircombe@arm.com>, 2020-03-26 08:42:21 +0000, , build replace unnecessary use cmake 3.6 feature,,
3123,81791a1e7a141324c0be14cc400733fe91b024f3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-23 13:54:01 -0700, , cpu bfloat16 rename size nelems confusing name size mean byte code mean nelems,,
3124,3b205474106b43ed5cca91a24262dbd3f2c0a3b0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-19 15:26:28 -0700, , cpu apply prec div flag ref_eltwise,,
3125,7960d3b2345dbf93eee743133cd87bf305e9b86f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-16 17:53:35 -0700, , src add specialization bf16 bwd ref impl per element conversion parallel_nd slows execution due lack vectorization multiple function call cast operator,,
3126,dfbb31c1f0c80ee2542571a4fa1ec664369577e0,lok Bakshi <alok.bakshi@intel.com>, 2020-03-24 01:19:27 -0700, , benchdnn input reorder test reorder wio wigo format,,
3127,9fef65b645bfdf0e78f81eff0b28a2a5ef564c9c,lok Bakshi <alok.bakshi@intel.com>, 2020-03-20 12:14:52 -0700, , benchdnn input gemm_conv test int8 conv,,
3128,a22362463f53c7f1f8a0bd11cde5353ba4825786,lok Bakshi <alok.bakshi@intel.com>, 2020-03-10 10:08:24 -0700, , src cpu enable gemm_int8 convolution,,
3129,58f99ba455e0d6b8b2dfc7cc10e7bf62f8c98ab3,rinivas Putta <srinivas.putta@intel.com>, 2020-03-24 19:24:54 -0700, , src cpu fix group conv blocking,,
3130,c3408006b0cb1c09e37d0b40a70b1e7e4377229e,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-23 14:10:40 -0700, , benchdnn print skip implementation auxiliary,,
3131,1abb6cb492f48583638782b619c52fb3b04a0958,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-22 21:19:55 -0700, , cpu bfloat16 add simd pragmas reference code path,,
3132,e6b43043903a4efab3390c7cd0cbf7fbfb6cd595,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-21 22:41:56 -0700, , cpu f32 clean diff_bias calculation,,
3133,5944a8081807cd5e215b1fef4ed26578368f72c1,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-21 22:41:37 -0700, , cpu bf16 jit diff_bias calculation,,
3134,48d2cde9fedaaf43653655c58076629d0efefab4,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-03-11 17:41:02 -0700, , cpu reorder use optimized 8x8 transform s32,,
3135,61fe2bc88efe7531f4aeee7a666a203a2ca2e472,aniel Youssif <daniel.youssif@intel.com>, 2020-03-06 15:47:20 -0800, , ocl bnorm improve ref perf,,
3136,9bf23d17f779a32bf8fe2ec54868765264d90366,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-11 12:49:28 -0700, , benchdnn conv add nhwc case gpu,,
3137,ea641ee865ea9a43fd832ab1f25b102d198035d3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-11 12:44:43 -0700, , gpu ocl conv fwd add nhwc support depthwise,,
3138,6f9135d17fccbf7bf82f404bc60f3901127e69ee,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-10 21:37:47 -0700, , gpu ocl conv fwd add nhwc support first convolution,,
3139,c56498d263c3bf4a8114ca34492f548fdcaa1ffd,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-10 14:01:23 -0700, , gpu conv refactor fwd nhwc implementation,,
3140,8621cd2cad8226ccc80c8906e234f3e9c55ac791,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-19 21:43:49 +0000, , gtests rnn add lstm projection support,,
3141,cc51ccade90c36fd183b3620acc5f1081af947e4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-17 19:34:59 +0000, , benchdnn rnn add initial lstm projection support,,
3142,9d4e1f9ad79a6cc3d715b6036d455c85189f812b,ourad Gouicem <mourad.gouicem@intel.com>, 2020-03-19 22:05:17 +0000, , api rnn introduce projection lstm authored evarist fomenko,,
3143,6f3c76526d2471def3b3b0313458f30ad1283e7a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-11 19:19:25 +0000, , api memory format tag add abdc ldoi alias,,
3144,b446a7ad8a02d517632dba5f5fded0d913de8e19,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-06 18:59:28 +0000, , api memory format tag add ldio alias abcd,,
3145,ff68cb1cfd999b407417ccd2fb72ae66f25be7b7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-19 19:48:40 +0000, , benchdnn rnn avoid using identity matrix weight,,
3146,5b9e7ee1316967a4f89afe4274b4e56d816be7f2,"adia, Haleema <haleema.sadia@intel.com>", 2020-03-06 16:03:57 -0800, , benchdnn gpu ocl add nhwc bwd_d conv support,,
3147,a852438d8046997073c878c0e35bc485985335a5,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-13 19:26:39 -0700, , benchdnn pool add nhwc case gpu,,
3148,e47baefbbd5e80cc149bc6ed30eb3f2758402d57,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-13 14:08:32 -0700, , gpu ocl pooling add gen9 optimized primitive,,
3149,ab399e4ef02528933f72afeb7aba99b2b3902d4d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-13 13:52:31 -0700, , gpu compute dispatch allow blocking vector dims,,
3150,4e1be2541fc1dc7648f3df00369ad053b2a1491f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-13 14:07:38 -0700, , gpu ocl pooling keep reference ref_pooling,,
3151,13ca5069005ac44e4060afaa96bb8232b8b03a41,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-13 14:08:46 -0700, , common pooling_pd add invariant_ src dst _md,,
3152,059348e36ea82e58d00af45ca1ea7a0e5ca1127a,avel Evsikov <pavel.evsikov@intel.com>, 2020-03-17 23:02:59 -0700, , src gpu ocl batch norm fwd nhwc nchw16c nchw16n16c kernel,,
3153,c6924c7b8c0a485bb63631b0cedb65fe844a9694,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-17 15:11:23 -0700, , gpu limit type conversion kernel argument,,
3154,b283d42195de6ed19660d1fd771e99f3f5785cee,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-17 15:12:04 -0700, , ocl gemm_x8x8s32 align argument type kernel,,
3155,add0ece739883427d747128a1083bb831aef7cc7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-18 19:25:08 -0700, , ocl matmul fix memory leak,,
3156,c012055b3fb4eb755cb5659598c306972c6dfc48,rinivas Putta <srinivas.putta@intel.com>, 2020-03-15 13:48:29 -0700, , src cpu f32 enable ymm based kernel,,
3157,a9b4eba00c6edb60b882e2132e045a3c44ef15c6,rinivas Putta <srinivas.putta@intel.com>, 2020-03-15 13:48:29 -0700, , src cpu xmm ymm based bf16 group convs,,
3158,f7d2f818e01cc9ef99414fe48a8414cd05fc29bb,rinivas Putta <srinivas.putta@intel.com>, 2020-03-15 13:48:29 -0700, , benchdnn input conv add resnext101 topology list,,
3159,e491164cd7f850cfc2373d47e1357b17d1fa0b51,rinivas Putta <srinivas.putta@intel.com>, 2020-03-15 13:48:28 -0700, , src cpu jit_1x1 f32 fix verbose isa info avx,,
3160,693454d1d7e2cc3d13109a4181393bcc57a26836,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-17 16:41:49 +0000, , benchdnn rnn style user dst_layer instead dst_iter fwd cell,,
3161,983d2106ce2828b4389f3aebce1bae1b4f419c9c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-17 16:33:57 +0000, , benchdnn rnn style remove unused parameter,,
3162,9cf14765da35373d9c02a7a31399c0a329278134,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-17 16:24:49 +0000, , benchdnn rnn style order argument layer iter iter_c,,
3163,aa1730392f2d14e28dadeff77b76e8f478b22e6e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-17 13:38:20 +0000, , benchdnn rnn style simplify printing value,,
3164,5a3ebf10f0a5bbcc6891d433d80701f6a5736af0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-17 13:08:32 +0000, , benchdnn rnn style move offset function closer place used,,
3165,d5f62a68edc7b308e1fe5bbdfd4943a23f6fda07,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-17 12:55:37 +0000, , benchdnn rnn style remove unused function,,
3166,7bd27c71c8b1d71b7db86242e990935292923611,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-17 03:54:43 +0000, , benchdnn rnn pas different array explicitly,,
3167,4df017c17f4289156983a8cf2ae118dc4a9ed9fd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-17 00:22:55 +0000, , benchdnn rnn simplify,,
3168,d2584979111d7c1b5483fcb5335e7b5444378d27,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-16 22:02:37 +0000, , benchdnn rnn style rename ws_local cell_scratchpad,,
3169,0d452876cff2da7a514fa47fd55894eaca6cbddc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-16 21:52:21 +0000, , benchdnn rnn avoid using local workspace,,
3170,6487907455915424f9b341a2f6b716da18df2cf3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-16 20:46:03 +0000, , benchdnn rnn style rename rnn_cells.hpp cells.hpp,,
3171,2b6da3ec6cbf347774490c294e3726381b16d335,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-16 20:36:30 +0000, , benchdnn rnn make dlc function rather parameter,,
3172,b776629d6a35950624551ac0f84d154f6dd80799,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-13 23:53:05 +0000, , benchdnn rnn style align tensor name library,,
3173,180e56e2e30cf492d00cd70c69f042ad92d58292,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-16 20:23:28 +0000, , benchdnn rnn style remove unused function,,
3174,81e5fd0675654a97829a8c258f8262ccfffe1e87,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-13 23:02:53 +0000, , benchdnn rnn style prettify rnn_data_kind_t,,
3175,24c439472f9bfd06a5ffd7c5a2b42791b6fdb38e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-13 22:36:50 +0000, , benchdnn rnn make cfg class,,
3176,6aad6d96b35f0fbf219f204df9e8332f0d450125,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-13 19:56:23 +0000, , benchdnn rnn use string specify cfg,,
3177,3f290b2006f96de8690fb934680f370773ccd0c2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-10 22:25:07 +0000, , cpu rnn style remove unused parameter,,
3178,38481b995ca07dbaad41f54c9c9487dfe2ded1b2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-06 20:00:30 +0000, , common rnn check diff_ provided together,,
3179,be07df174cded34b0fc7e4ec21acbf2ed8267866,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-05 22:52:11 +0000, , style rnn rename dic dhc rationale dhc represents number channel hidden state necessarily equal number channel dst_iter tensor dic represent,,
3180,be86ab7e5e22bbbde04e317d43e2f18453e7b56d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-03-11 14:11:50 -0700, , src cpu conv enable dilation stride bwd_w,,
3181,27e21a99952222fe3ed6af586b2b2c6839eb34e8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-03-11 14:02:16 -0700, , benchdnn conv add regression bwd_w dilation padding,,
3182,93bbdbdcb1a24516579a417af5fece4cd02e3602,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-03-11 13:55:58 -0700, , src cpu fix bwd_w dilation padding case,,
3183,d9efb62fb51debf91995358d97349051ceb3f0c6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-12 17:47:19 -0700, , cmake always rely find_package openmp ... small exception window clang cmake support starting version 3.17 know support intel icx,,
3184,16e5cc355879bd21cca18c8954a5056196fbfc75,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-12 17:46:21 -0700, , benchdnn remove redundant code clause always true due stack allocated array,,
3185,3a3775c18535a0744fdb9ec1159d9e83153ea2fc,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-12 17:45:52 -0700, , test remove no_except test window,,
3186,b6c76e9bf71f9b63023aeb76a57dd5d2806236b8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-12 17:43:06 -0700, , example respect dnnl build setting,,
3187,fddc08ecdd5d99098c51bc360c57435c7620c8a4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-16 21:19:00 -0700, , cpu matmul remove debug print,,
3188,52e2d929d9f9dcfad7f89cfeecd60951902001e3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-13 13:29:32 -0700, , benchdnn remove global object driver,,
3189,18a90370bffc20ae4911f06f59655069f638d482,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-03 18:53:02 -0800, , benchdnn simplify operator,,
3190,4f61e163fde2a85af7737214cbf6da233b7c843e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-02 23:52:25 -0800, , benchdnn move skip impl setting global level,,
3191,ae8f5afdc225434ec3a4d8e7e2850d10af98ec8a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-10 13:40:26 -0700, , benchdnn fix empty binary run,,
3192,de1c94899ebda3a7787645a98382319403063177,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-16 11:54:13 -0700, , git update gitignore,,
3193,d5f6d0bbec0fe283ab27a552da7f280f862af1b0,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-03-06 15:54:01 -0800, , cpu jit uni pooling nchw bwd_d using optimized jitted reorder,,
3194,f0712d6716fe16df160e35f1f8a761ebcbae311d,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-03-06 15:52:22 -0800, , cpu jit uni reorder extend 8x8 kernel support stride f32 bf16 conversion,,
3195,baec2bc65f5ea66abb054d4b056b857302b39ab9,oy Oursler <roy.j.oursler@intel.com>, 2020-03-13 09:38:07 -0700, , cpu conv bf16 bwd_w fix zeroing prevent uninitialized weight,,
3196,2c9f45f45c7434a1d0e36003584f34e301300961,oy Oursler <roy.j.oursler@intel.com>, 2020-03-12 12:27:34 -0700, , cpu conv bf16 bwd_w remove ur_ow condition full_spat kernel fix issue ur_ow condition cause buffer overflow transposed source buffer,,
3197,a59e7d263515a8dff4bbb335f62530af886e8946,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-10 13:24:08 -0700, , gpu ocl conv fix is_nchw is_nhwc usage,,
3198,c20d9d62c06f6b9b85f18478aa51649f62400710,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-05 14:45:53 -0800, , gpu conv add bwd_w nhwc support,,
3199,6e4050c03539fb659896aeff8174c85a5ec1a6ac,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-05 10:48:51 -0800, , style gpu reorder method definition,,
3200,4ad3f0526a78b0a340e5384b145faaab986fc3a7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-05 10:44:12 -0800, , style gpu align naming,,
3201,ae1597edd73eb6f45759719badb44372a7dec017,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-03-03 13:39:36 -0800, , example introduce primitive example set,,
3202,816cb33bfba217ec329dd9794b5733ecba05d746,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-03-13 10:17:00 -0700, , doc dnnl programming model diagram introduction,,
3203,e967f96ed0ed29c5b3aadc7080f0f436880d1a9e,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-03-13 10:16:21 -0700, , doc manually set image size,,
3204,3a4b5c526805e8c6aaadb1e377b4725988da532b,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-03-12 00:22:33 -0700, , cpu gemm fix nocopy dispatching regression roll back previous conservative copy dispatching sequential mode avoid performance regression still keep better performance inner product primitive listed 525,,
3205,51bbe3a1a40ecbefb95ef0766b881972d2f446f2,"afonov, Igor <igor.safonov@intel.com>", 2020-03-11 17:35:48 -0700, , src cpu matmul remove unnecessary ternary operator,,
3206,29e8d2a7483c29a686da5274bef2d859ff477e94,"afonov, Igor <igor.safonov@intel.com>", 2020-03-11 14:21:48 -0700, , src cpu matmul bf16 int8 workaround gcc build std,,
3207,c09ae25305c57ce10b2318d1a76bb60b6808a9db,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-12 12:41:54 -0700, , test fix subproject cmake 3.1 test double expansion cmake support policy 0054,,
3208,394124192add66f46383885e0bfcae59ff01983b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-03-10 00:16:04 -0700, , scratchpad work around corrupted unique_ptr usage,,
3209,5bc2f6090b6bebb186715abd7a907cdd380c42d2,"afonov, Igor <igor.safonov@intel.com>", 2020-03-10 18:06:57 -0700, , test gtest catch unimplemented,,
3210,a04cedb0af4d33c5f5658c01c4d9444a6ef9fcbb,"afonov, Igor <igor.safonov@intel.com>", 2020-03-11 12:12:04 -0700, , test gtests disable int8 test gpu,,
3211,3b3e053e18e4e0e7456e28ec91106595773aff6f,"afonov, Igor <igor.safonov@intel.com>", 2020-03-11 01:00:15 -0700, , src gpu ocl lrn bwd ref allow mixing format,,
3212,b6740fb6b251bb6624ed29b2eb0ae7a93d819549,"afonov, Igor <igor.safonov@intel.com>", 2020-03-10 20:50:53 -0700, , src gpu ocl ref enable support inconsistent tag,,
3213,951adb4f463c5d51d0179f7bb8a2eeff498a1280,"afonov, Igor <igor.safonov@intel.com>", 2020-03-10 18:05:51 -0700, , test gtest eltwise run backward bf16 f32 data type,,
3214,7033fff36c7a6742d49779de81933961092feb22,"afonov, Igor <igor.safonov@intel.com>", 2020-03-10 18:04:39 -0700, , src cpu conv ref enable s8s8s32x configuration,,
3215,391355244a11d321652c9392528d004712ed2209,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-11 22:25:41 +0000,668, cpu concat use memcpy fast copy play pointer pragma omp simd could dangerous especially data alignment consistent size close 668,,
3216,b1cec72351ac1b14ef38fd36ce90f6be5e157036,ergey Nesterov <sergey.nesterov@intel.com>, 2020-03-03 18:34:51 +0100, , ocl reorder use scratchpad ref_concat,,
3217,8caa7ccf74223b8f901e30601805fd210619430b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-11 16:17:58 -0700, , doc update doxygen move note block better rendering use ... describing intput output memory descriptor minor rewording,,
3218,221c8955f618fe9059185afa55ec0485efeaebbf,lok Bakshi <alok.bakshi@intel.com>, 2020-03-10 16:32:59 -0700, , test benchdnn deconv additional test f32 output,,
3219,c64a20b5bd9824267aac9fc3857a5b8df5d9adf4,lok Bakshi <alok.bakshi@intel.com>, 2020-03-10 16:25:02 -0700, , src cpu gemm int8 deconv fixup,,
3220,89cbb33a5e6aa95a1eb3391225b563b5a973582a,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-03-11 12:32:49 -0700, , cpu gemm fix coding style,,
3221,7e53c4b765a3f233ca57810d38a4dfbf61671909,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-03-11 09:00:47 -0700, , cpu jit uni pooling fix compile error gcc,,
3222,9a8b5516765f2ae63b159fe4bcac7daa16974603,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-10 17:08:24 +0000, , benchdnn eltwise add forgotten break,,
3223,edd101985080bc211d524e0208e159b26de12289,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-10 18:34:00 +0000, , benchdnn eltwise treat _dst algorithm similarly regular counterpart,,
3224,590119c344b3d620027c343aa09d17a781a86643,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-11 00:15:11 +0000, , gpu eltwise align gpu cpu,,
3225,fc5800322e0bbf82c032954b6e780af7bcd122bf,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-03-10 11:52:29 -0700, , cpu jit uni pooling fix tbb threading,,
3226,8ecc7f43813ad39693a16dc3e84ff6b2f664bbd0,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-21 20:08:44 -0800, , benchdnn print benchdnn_print avoid clashing,,
3227,180f7aa257e09a47aa66d3bcf0071471ecab2957,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-21 20:17:17 -0800, , benchdnn reuse engine stream _cpu reduce overhead creation,,
3228,f2bb0c62bf571e728bf027577954b676ba744eaa,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-09-05 20:16:13 -0700, , gtests create engine reuse test reduce overhead engine creation allow use dnnl cache doe yet work engine created,,
3229,018c3f5494ee3ee163a43aecc45671f9abb3543f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-03-10 11:23:30 -0700, , test chmod 664 test benchdnn input conv shapes_3d_i3d,,
3230,92e3dd43a0671fb7b75634e77c48848c6492098a,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-03-07 00:04:40 -0800, , build avoid optimization xbyakized code removing optimization generated code significantly reduces build time xbyakized code,,
3231,ea8e049c9114a6dd29de46e959e0e4d108e5b877,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-03-06 11:30:39 -0800, , cpu gemm add int8 gemm optimization avx,,
3232,ede751de22fe39acac3bffe4f6117afc13b8b96d,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-03-03 15:51:40 -0800, , cpu gemm add int8 gemm optimization sse41,,
3233,d0fc158e98590dfad0165e568ca466876a794597,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-03-10 07:20:59 -0700, , build bumped version v1.3,,
3234,90a2855b2bba9d318471d36f561fa098b8d9febd,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-03-05 11:38:15 -0800, , cpu jit uni pooling fix scratchpad size condition nchw layout,,
3235,275c250e3a89aa69219698d22f780140bd375a1b,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-03-05 17:23:33 -0800, , src gpu conv consistently use double blocking f16 mb32,,
3236,ee66665d06e2f8cca33427ed025b4e4908941469,ergey Nesterov <sergey.nesterov@intel.com>, 2020-03-05 16:36:59 +0100, , ocl get_sub_storage fix memory leak,,
3237,6ba33e447266d9872c01c1375a5b8d07fab3d5f9,rinivas Putta <srinivas.putta@intel.com>, 2020-03-06 16:15:59 -0800, , src cpu early check convolution jit depthwise kernel,,
3238,51c7ed6eb8dd2366a80e9764a15f299d42b0e284,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-25 16:43:32 -0800, , gpu move common type src gpu ocl src gpu,,
3239,599cf53ea80727ca855839be4a14b40687873a6a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-25 14:07:02 -0800, , gpu create common gpu implementation list,,
3240,c391a6346479998e3e63c9ff42d465e5e2e80a2f,oy Oursler <roy.j.oursler@intel.com>, 2020-03-05 17:47:39 -0800, , cpu conv bf16 bwd_w fix incorrect tr_pad calculation increase tr_pad case prevent overflow read causing invalid data included bwd_w computation,,
3241,95ad810cd4b98bc69139da88698541172a758453,"afonov, Igor <igor.safonov@intel.com>", 2020-03-05 23:57:55 -0800, , fixup src cpu int8 1x1_depthwise fusion,,
3242,8b0d58126ab17bcba44fc68de7c94f5083d8d14e,"afonov, Igor <igor.safonov@intel.com>", 2020-03-05 17:32:53 -0800, , src cpu matmul gemm remove nested lambda avoid compiler bug,,
3243,ac352d31a0592c7ba83934c54e2129765edade4f,avel Evsikov <pavel.evsikov@intel.com>, 2020-03-03 12:42:47 -0800, , gpu ocl nhwc bf16 f16 f32 batch norm fwd kernel,,
3244,03bac20fdd4ba6cbbe89d67d8c44d02002781e33,avel Evsikov <pavel.evsikov@intel.com>, 2020-03-05 23:35:16 -0800, , src build ocl store kernel array string,,
3245,59bee1ec6f8e73dc22620f1b987f5feefe00d3b3,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-03-05 16:30:46 -0800, , cpu avx512_core fix performance degradation 1x1 bf16 fwd bwd,,
3246,a57d1b5378c342f6641216e3324284d3eb840231,"ierschem, Keola <keola.wierschem@intel.com>", 2020-03-05 21:53:46 -0800, , doc show proper weight dims inner product spatial dims,,
3247,febfc5dd602f6f4f4ca83698b7a796a8a0973500,"ierschem, Keola <keola.wierschem@intel.com>", 2020-03-05 16:26:45 -0800, , doc fix doxygen link,,
3248,ba95b62fb40b807a563e6b02f85033878db27dc2,"ierschem, Keola <keola.wierschem@intel.com>", 2020-02-24 08:30:12 -0800, , style spelling,,
3249,9369fde69bd8b1da9c672fabe55ba01ccf5ce48d,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-03-04 10:09:33 -0800, , src gpu conv enforce consistent shape f16 mb16 conv,,
3250,994f66849b344b685945b0b939c364f8e8d31221,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-03 17:13:08 -0800, , test suppress deprecated warning,,
3251,e0ce2cd6ac08782287d40d73d990e546136143de,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-03 17:11:08 -0800, , gtests ocl use opencl 2.0 deprecated opencl 2.0,,
3252,91d7d3566158083d4559aac5a6c09f2bc264419f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-03-03 15:27:54 -0800, , build set avoid compiler warning,,
3253,9f507a5c39fabcd4de32cb66cac00ff4f96d1a2f,rinivas Putta <srinivas.putta@intel.com>, 2020-02-24 17:37:57 -0800, , src cpu int8 1x1_depthwise fusion,,
3254,38a92d1a0debba70173849aac7f10f91c6bd22de,rinivas Putta <srinivas.putta@intel.com>, 2020-02-24 17:37:14 -0800, , src cpu bf16 1x1_depthwise fusion,,
3255,9ace76296a0baa1a8a3116993b99c01ae6abc74a,rinivas Putta <srinivas.putta@intel.com>, 2020-02-24 19:30:03 -0800, , src cpu f32 1x1_depthwise fusion,,
3256,115a2aa37644dd380f9d650c17f441fb1a60f1c0,rinivas Putta <srinivas.putta@intel.com>, 2020-02-24 18:57:13 -0800, , src cpu 1x1 fp32 refactor align sse4.1 avx2 fwd driver avx512,,
3257,2e3f7fcde63cf39189770eb4d134d549e8358f84,rinivas Putta <srinivas.putta@intel.com>, 2020-02-20 11:10:59 -0800, , src cpu f32 bf16 refactor jit,,
3258,87f98e00bc1e743883dcea14457dfa1da8bcf634,"utta, Srinivas <srinivas.putta@intel.com>", 2020-03-04 14:22:27 -0800, , doc depthwise post,,
3259,b2e7452ece97b37ae24c4f9d1842acb887d05093,rinivas Putta <srinivas.putta@intel.com>, 2020-02-27 18:19:51 -0800, , cpu reference fused depthwise convolution,,
3260,0608a9fdf42dea05e8266b86e2d05e9899f0bb84,rinivas Putta <srinivas.putta@intel.com>, 2020-02-27 18:17:44 -0800, , refactor make data_type visible post ops,,
3261,a0ba5030e65e6db087e068ecf6f79e154468df36,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-02-29 11:35:51 -0800, , cpu avx512_core support blocking 1x1 bf16 bwd_d,,
3262,bb98eb74229340c203e47268a9dac1184902156c,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2020-02-25 18:56:38 -0800, , cpu avx512_core improvement 1x1 bf16 fwd,,
3263,e46a4ce71deab55ea35efb4ef0c4b908f2890862,oy Oursler <roy.j.oursler@intel.com>, 2020-02-04 14:31:59 -0800, , cpu conv bf16 bwd_w implement height depth threading,,
3264,8bfb42f442d0fec75b77392d5f1833da28c7523a,oy Oursler <roy.j.oursler@intel.com>, 2020-02-04 09:30:23 -0800, , cpu conv bf16 bwd_w replace define,,
3265,b96a52fbf0ca4a52a376233e28947d2c3167bad6,oy Oursler <roy.j.oursler@intel.com>, 2020-01-31 16:45:44 -0800, , cpu conv bf16 bwd_w remove setting unused jcp.ur_w value,,
3266,5f4bfe8e6fe832607a58de2263ab2cfeaa261bd5,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-02-14 17:44:20 -0800, , cpu pooling enable jit implementation bwd_d nchw pooling,,
3267,79895f35fd8c61d47aba79f7b99c0c14a87a1385,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-03-04 14:15:24 -0800, , fixup doc primitive post table,,
3268,de1b615c669bb5f0281dcc93fdeead5088d0ac31,ergey Kazakov <sergey.kazakov@intel.com>, 2020-02-18 15:25:58 -0800, , benchdnn gpu ocl add nhwc fwd f32 convolution,,
3269,66b770669a6343aa77f00966855fedcad5f3d4f5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-03-03 22:05:52 +0000, , api replace constepxr pointer function function workaround clang issue window,,
3270,dcaee130a9ecd20ed4e01cba7f77b711ada66814,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-25 17:30:57 -0800, , benchdnn add scratchpad mode support,,
3271,df7738d56deefe2e39ae07a1e9fde143b5440e56,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-25 16:29:43 -0800, , benchdnn simplify cmakefiles,,
3272,9eae23c5f862ad889ebca83f5582eb60fb18eeec,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-25 17:30:41 -0800, , benchdnn minor fix,,
3273,94120a7da78d5a7df8d7a27c51eb525869e84760,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-25 14:25:12 -0800, , benchdnn rnn move query styling,,
3274,0a8224217d9ee9bf807dbc17b4666cdd478545f3,"afonov, Igor <igor.safonov@intel.com>", 2020-03-02 12:57:04 -0800, , src cpu matmul gemm bf16 int8 reduce acc size possible,,
3275,0dca20fc23a6865a9121daea047bab2632394188,"afonov, Igor <igor.safonov@intel.com>", 2020-02-27 17:19:31 -0800, , src cpu matmul gemm int8 add parallelization batch,,
3276,0dc480b85c769f2ff0b31b008a7629e6ca0b9321,"afonov, Igor <igor.safonov@intel.com>", 2020-02-27 14:13:29 -0800, , src cpu matmul gemm bf16 add parallelization batch,,
3277,04b63b6f63800616581033f34f225e79258baf55,"afonov, Igor <igor.safonov@intel.com>", 2020-02-24 11:57:58 -0800, , src cpu matmul gemm f32 add parallelization batch,,
3278,403f94388a4df1c3caa70643453f9cdc87241bad,"afonov, Igor <igor.safonov@intel.com>", 2020-02-27 14:14:11 -0800, , test benchdnn input matmul add bert shape,,
3279,2fb12ce99b4b4745182efa8766991a0fe21a9b0f,"afonov, Igor <igor.safonov@intel.com>", 2020-02-21 16:10:18 -0800, , test benchdnn input matmul add transformer shape,,
3280,e1d65878c1a78696a3d9ba5add6259ad71759139,"afonov, Igor <igor.safonov@intel.com>", 2020-02-28 14:03:53 -0800, , test benchdnn matmul bench reset,,
3281,eb245aa8a699077874e0966e32e9a83b0b5802da,"afonov, Igor <igor.safonov@intel.com>", 2020-02-21 15:54:28 -0800, , src cpu matmul gemm add batch support,,
3282,7267c35b96ef2ad72a34c739c4ddb432bf7ab5ee,"afonov, Igor <igor.safonov@intel.com>", 2020-02-27 14:09:33 -0800, , src cpu gemm fix build mkl,,
3283,89da9f8299f8d4fca5403e29820d5d873302e6de,avel Evsikov <pavel.evsikov@intel.com>, 2020-02-26 10:47:49 -0800, , src gpu add post scaling eltwise,,
3284,d0365ca133178801d8a8ead08bfc388d3e61251e,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-28 17:18:08 -0800, , src gpu conv add macro unrolling 1st conv,,
3285,e2b8f2d1af874085d21f3ac875da3403c5da1b6f,Sircombe <32057673+nSircombe@users.noreply.github.com>, 2020-02-29 20:57:10 +0000, , build enable aarch64 658 modifies build system allow aarch64 build minor alteration build system dnnl build aarch64 machine gcc reference kernel support jit kernel consequentially jit profiler need disabled well one gtests,,
3286,eded1478151db76e5a5f36df1e23438cbdc95471,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-29 17:59:16 +0000, , style gpu clang format,,
3287,b005067540a3d4547b8f7e26e0e5a19ac1e632f2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-28 19:05:16 +0000, , build export api symbol static build,,
3288,5420d30429dba38d437bf1a331496299d5bb9440,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-28 10:03:49 -0800, , gpu rnn fix null pointer dereferencing,,
3289,c97e6d6eaae8e539e54d9dee884d11c36bf509b9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-28 15:27:12 -0800, , doc rnn link format,,
3290,59ecc2b85413321bb2ba9dc652febf64d631bc36,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-28 14:25:51 -0800, , doc primitive inner product weight tensor clarification,,
3291,276c12ac0a02f2950794da5cf278d8b687750ae3,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-28 11:57:31 -0800, , doc primitive swap description restriction doc binary swap description restriction,,
3292,bfe657d55344f177dcb370dde234a3ea9a5a14ff,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-27 14:39:09 -0800, , doc lrn include workspace argument,,
3293,f2cd76c1785740a09ec6894acfc8db817256db17,ergey Nesterov <sergey.nesterov@intel.com>, 2020-02-26 17:10:04 +0100, , ocl reorder use scratchpad,,
3294,a87719de6853c099e0af4272b096e390e729548f,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-26 15:58:21 -0800, , doc primitive missing ref,,
3295,1ad880048fa5cbaee5430af777092e6683db4581,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-02-27 12:31:15 -0800, , style clang format,,
3296,f6cc6d955060ed3444a1b382eda066749d3b9cdb,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-26 14:48:19 -0800, , doc naming convention upper case letter formula,,
3297,5c3aaf6373c478ce1724ed6c84d6ed4849877c3a,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-25 14:42:54 -0800, , doc pooling minor fix,,
3298,f55195c6c45259e5ab4d57767932cf4c1240ee01,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-05 13:43:27 -0800, , benchdnn move input file new high level tag still old name wrt weight leave untouched,,
3299,d7d43f75a125a25981ec9cda48572328d14d8e56,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-14 19:13:03 -0800, , benchdnn concat sum allow multiple default input,,
3300,6e872ee3d0df4b00a66091a75b9eee3ce7c68ce6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-14 17:14:50 -0800, , benchdnn move driver meta tag,,
3301,3da042adb3c46e4d40799c4594cb330b0819b17e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-14 17:06:33 -0800, , benchdnn introduce meta tag,,
3302,cfe4ed95e0dc707db46f6632d3a64d3564752bba,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-24 14:50:30 -0800, , benchdnn process tag string,,
3303,cddb790570b45650bc40d7e3f257e62caffb54b8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-26 01:23:21 +0000, , test get rid style comment preprocessed file,,
3304,b8b06f9de7b3d58ca0c7c8d4df1838adbf1e75cc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-26 01:21:28 +0000, , fixup doc api clarify set_data_handle could write buffer,,
3305,a0709a6be1b5e0be3cfff369a2172333db719792,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-25 20:35:53 +0000,410, doc api clarify set_data_handle could write buffer close 410,,
3306,b4a7bf8fa5a308accba6da9bcf8fc5b90cf1cdf4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-25 17:11:03 +0000, , doc layer norm fix typo suboptimal stats format,,
3307,366c26644e18d91d516faa8fa5aaacba7e24669a,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-25 14:42:54 -0800, , doc convolution fix formula,,
3308,a519f5a6f26c58db374fee0026f1e5e44e5a28d4,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2020-02-25 15:22:47 -0800, , bfloat16 threading balancer improvement non 1x1 bwd_w convolution kernel,,
3309,d2d1f37a5f2efbe8cf5df04a341485d980c25c6c,"adia, Haleema <haleema.sadia@intel.com>", 2020-02-24 16:11:08 -0800, , common simplify is_tensor_op,,
3310,d2023ecacc8d49d8fedb671334060ac4b414da17,"adia, Haleema <haleema.sadia@intel.com>", 2020-02-13 16:49:57 -0800, , gpu ocl improving performance binary prim,,
3311,3d61d91cf76235eb4eb1ba2964f3c07cc0b7bd23,anuel Soto <manuel.soto.flores@intel.com>, 2020-02-24 13:32:38 -0800, , gtest cmake add workaround icc bug backward_data test test case trigger exception mishandled intel compiler 19.1 result error exit code 0x01 patch prevents compiler optimizing code,,
3312,e48ccc29c46c493ed38043184fc5199a37a715ba,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-12 10:56:13 -0800, , benchdnn add memory tracker skip problem exceed predefined limit memory footprint function take memory descriptor used doit take size implicitly multiplies reference library compare memory available device,,
3313,26c0e0bb8c8cf6564e3757776bf4d0d712dd0022,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-02-12 13:55:45 -0800, , cpu gemm improve thread partition pack api choose dimension partitioning according aspect ratio unroll factor direction avoid change regular gemm since need testing,,
3314,47125976e8899b3d70eb014b809b9f92d955b538,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-02-11 15:32:59 -0800, , cpu gemm fix padding packapi int8 bf16 gemms,,
3315,820af5dbba5b60a0b087559fa94159bd2ba63fec,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-02-14 15:36:45 -0800, , cpu gemm use packapi blocking bf16 pack gemm,,
3316,7c5df768e6cb03450f722d56c24cde9ef47a0a0f,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-01-15 15:51:28 -0800, , cpu gemm use gemv pack api enable pack gemv trans parameter,,
3317,a402ad94c3c6efba1de02c9a559384165040017a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-14 12:23:54 -0800, , benchdnn stop using reference bool vals,,
3318,cf1e23bfe2c2a00830fd65b1d4115bf3ea72f47f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 18:44:26 -0800, , benchdnn sum move query styling,,
3319,168385c49f28a61ffc60a95ed5d1f79d09098204,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-12 10:56:13 -0800, , benchdnn softmax use query styling,,
3320,01588103c69703a724133153cdae1aa33180f694,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-12 10:27:38 -0800, , benchdnn shuffle styling,,
3321,67eb1823c32debfbc366350bbfc46661c904bf16,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-18 15:03:52 -0800, , benchdnn rnn use query styling,,
3322,39ed5c639635a739784db9750e2635342160c1f7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 18:33:48 -0800, , benchdnn resampling styling,,
3323,1a4fa27a218be478b8a2068864391eeb2768d438,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-13 12:38:47 -0800, , benchdnn reorder dedicated init_pd move query styling,,
3324,86afdc18af0306972cbee34b239902a7a2c83b7c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 17:13:08 -0800, , benchdnn pool use query styling,,
3325,508efd1012f774e7fa94a51012940bdf6c524879,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 15:19:55 -0800, , benchdnn matmul separate init memory styling,,
3326,dbfc8b6ecd036a19479f5e8cc5a0a136ab02be94,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 15:06:19 -0800, , benchdnn lrn use query styling,,
3327,c31e2ad64b0e19be75ec7d63057ad33d0d72b02c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 13:54:05 -0800, , benchdnn lnorm use query test coverage styling,,
3328,f60dfe8e21094854a191e7b992e5fb07ebe33b43,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 19:22:16 -0800, , benchdnn move query styling,,
3329,7ba315dec9f18658d17d4e6b07ae1a9a6b31e06e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 12:02:49 -0800, , benchdnn eltwise use query styling,,
3330,6c65bc38d181c1fe1b7f0d7687fa516937feb973,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-12 11:48:42 -0800, , benchdnn deconv move query styling,,
3331,e0e6ad88b9aaa624170c55408608c956b7b1aeac,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 19:09:03 -0800, , benchdnn conv move query styling,,
3332,9fc2c7c3f5d15b3806a5f61a1ec6b1c953cb7480,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 18:43:48 -0800, , benchdnn concat move query styling,,
3333,fe9230dfdd4e71d51f94ed120c9560b505be9194,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 11:55:31 -0800, , benchdnn bnorm use query test coverage styling,,
3334,5f3488e4e4ef2445236174a2d89d48a88d29c63e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-11 18:42:54 -0800, , benchdnn binary move query styling,,
3335,dbb1a02bbba3cd1294f5a80fb1fae2dd29bd43c9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-13 13:34:38 -0800, , src common verbose add attr human readable vals,,
3336,222fe2ee0e5cd09e1b4cc312cb40e8450c3a5115,"eterelliyoz, Mesut <mesut.meterelliyoz@intel.com>", 2020-02-21 12:05:21 -0800, , src ocl fix correctness issue row column offset alpha beta,,
3337,2c0ccb162c6f07394d24e914814ffc9f9b462895,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-20 13:30:27 -0800, , src gpu conv add padding first conv divisible,,
3338,9cd49946cddb6936d12963d94eb1dbb2170ff3ac,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-20 22:18:24 +0000, , style update year copyright notice,,
3339,5973bd8b105a45d11892ac78be72007824298e57,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-18 16:50:43 -0800, , src gpu conv add padding first conv divisible,,
3340,154d2088377e1950554cb57e94c8852ebb042f6a,"araban, Ilia <ilia.taraban@intel.com>", 2020-02-17 14:58:51 +0100, , src ocl fix data type block operation,,
3341,67a4ebfa532445fe905e6112db940512b915adf0,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-18 16:22:05 -0800, , benchdnn matmul extend coverage,,
3342,96c9c7deea098f53a6d10745eaf5f820ebcc6781,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-18 16:21:53 -0800, , gpu gemm_matmul pas proper attribute gemm,,
3343,1a95c4ad1db314f70a04052f9ac07070bd3368f0,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-18 14:19:57 -0800, , gpu gemm_x8x8s32 fix check zero point,,
3344,07c7cf677c42c1108b9243ea69cca05dd79b0315,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-18 14:18:48 -0800, , gpu gemm_x8x8s32 fix order applying postops scale offset,,
3345,5f89148ee65f108bd944ec5929e765b23df6807a,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-02-06 14:20:04 -0800, , src cpu avx512 introduce transposed height width jit bwd small output width,,
3346,3e320e592944313f1f1bacf72874b9be7cadf6d9,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-20 09:14:09 -0800, , doc wording fix,,
3347,4c404173e8330b58cecc634346b70e0b9d0046ec,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-14 16:00:45 -0800, , doc styling fixup,,
3348,a337d4aa38f595bcffea66ece7d0ac4bd37da323,ourad Gouicem <mourad.gouicem@intel.com>, 2020-02-18 13:48:05 -0800, , src cpu rnn remove lambda call omp simd loop workaround compiler bug affect icc17 icc19.1,,
3349,882233e52a524ac9ef2c8ddc398dd28ca73437c0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-13 23:53:34 -0800, , benchdnn simplified harness part,,
3350,fcd9a7491bbab518047de3cdf15f9b5c7283d318,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-17 16:15:46 -0800, , benchdnn doc fix style,,
3351,c9470462d262712a9c9295fde78ac65c50508795,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-05 15:18:07 -0800, , benchdnn report untested untested_failed easy search,,
3352,fc197536534a44aed1abb5650a24eecdc57976f1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-03 12:47:51 -0800, , benchdnn self fixup,,
3353,cc45ba6ddcb3a64fd4d4c57fe8ff0fea97362db8,"aliev, Rafik F <rafik.f.saliev@intel.com>", 2020-02-18 07:56:34 -0800, , build cmake avoid recurrent variable substitution condition,,
3354,6934076ca69ad9c1e4d5379c6cb1923b7452698b,ourad Gouicem <mourad.gouicem@intel.com>, 2020-02-13 11:40:43 -0800, , doc reformat tensor name math mode,,
3355,660911ce6a0302ae7119527c12545bda36fe4a78,ourad Gouicem <mourad.gouicem@intel.com>, 2020-02-07 14:36:09 -0800, , doc add execution argument index table primitive,,
3356,1b4864420002616d9a83d3270b3a74028b216c7e,ourad Gouicem <mourad.gouicem@intel.com>, 2020-02-13 10:25:39 -0800, , doc add macro enable uniform rendering tensor name,,
3357,9a5e882c6a04047c7eb52a9578a53376c5b2b3b6,ourad Gouicem <mourad.gouicem@intel.com>, 2020-02-07 14:35:24 -0800, , doc rnn restructure match primitive,,
3358,6b0d0fb521d89d9413c7abbd8220c359e4e2ebc4,ourad Gouicem <mourad.gouicem@intel.com>, 2020-02-07 11:58:01 -0800, , doc typeset diff_ operatorname latex considered function name math mode diff_ name different font spancing change fixed issue,,
3359,1814b65d2cfc4150ff77f5f5923f041c4af9c444,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-02-13 17:38:09 -0800, , src cpu check src format tag rtus instead dst one fix behavior different layout src dst data,,
3360,ae0c449bde295dfbe66f9486b5fcc55504012d66,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-02-13 11:58:44 -0800, , cpu eltwise remove unnecessary k_full_mask class member,,
3361,6c4215a1cc18b7355c0dd4db147dbb16ccb256a8,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-02-11 15:39:38 -0800, , cpu eltwise optimize bf16 reading writing,,
3362,edc8ba393163a98a84f470d683e055e02423d2a8,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-02-11 15:19:10 -0800, , cpu eltwise unrolling jit kernel,,
3363,47173df385d8db1fd43a276b55d13ad3be7a67f1,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-02-12 16:14:11 -0800, , benchdnn fix memory destruction error eltwise bwd testing,,
3364,43071c1a182f43c5280692814f1a6bda4e1cfb7b,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-07 17:13:50 -0800, , example reduce size,,
3365,4ab9263fccf5950f13f16533f6a601dfc46686c7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-10 20:57:06 +0000, , benchdnn rnn properly round value input tensor,,
3366,5f43a62c3cc287db06ffc934cff7e6f084276b40,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-10 20:56:21 +0000, , benchdnn common introduce,,
3367,00b7e9ddf7f8e0bf5bf7752136516003b2f39aba,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-10 20:55:14 +0000, , benchdnn rnn drift away zero f16 tensor,,
3368,32a987eb88ee123fb4cd747eea3c6f0d716ed2fd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-11 05:10:08 +0000, , benchdnn rnn use adaptive threshold checking l_inf norm ... otherwise benchdnn may report false positive accuracy issue problem long accumulation chain e.g t200sic1720,,
3369,9f954302a92c456d0905f8ae21bc370e9c9d60df,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-11 18:27:19 +0000, , benchdnn input rnn gpu use skip nonlinear large problem,,
3370,d3bde1d9bd588cd6b59cccf2f16e3826c1ebe917,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-10 22:35:52 +0000, , benchdnn rnn change tensor fill testing relu idea make whole vector batch negative case better avoid cancellation around zero value would either _very_ positive _very_ negative previous approach taken one point minibatch negative case false positive like one  prop bwd_dw alg vanilla_rnn skip nonlinear false activation relu direction left2right cfg bf16  ,,
3371,7b5378563e4774ff4165aecb8155d8f5c626ece1,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-21 17:35:17 -0800, , src cpu enabled int8 jit avx2 1x1 kernel problem stride case,,
3372,987b54f29c7eb582909c192ee26975ed98683192,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-17 15:40:01 -0800, , src cpu enabled f32 jit avx2 1x1 kernel problem stride case,,
3373,846c8afee85fa5f3df1fcc6fc66fcefb705480ad,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-16 20:19:23 -0800, , src cpu enabled bf16 jit avx512 1x1 kernel problem stride case,,
3374,ec1ffc5c259c3832daae1ac586981fabb216b4a3,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-16 20:12:07 -0800, , src cpu enabled f32 jit avx512 1x1 kernel problem stride case,,
3375,60e20d1cbc445d1a05572afc7cdd36ab9c1686fa,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-16 20:00:55 -0800, , test bencdnn input file i3d convolution size,,
3376,fcd106fb66b3f0a2f83110c35685b3ac1fa799d0,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-16 19:29:19 -0800, , support giodhw16o16i iodhw16o16i format,,
3377,782016bf1f39069d2e7d5db309b0372569a50515,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-11 17:31:10 -0800, , styling gelu gelu_tanh,,
3378,af82c8e552f10307dd2abfc4a96adf15aad5aadc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-11 15:21:49 -0800, , api add extend size validation vector input parameter,,
3379,1c6d006a5dff237bca16a53187ca1f91e8e41be3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-11 12:47:18 -0800, , api better support zero memory desc,,
3380,aa6773d76e787ad8b6ecf6c7070a7fc1c365d0b9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-11 12:34:55 -0800, , api use const reference pas argument possible,,
3381,9307cc3c0734d0269fcfc7eda3a952b7636b9fd9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-28 16:19:15 -0800, , doc update doxygen authored ben fitch benjamin.fitch intel.com,,
3382,2ea24dee384b6eee4d7604739432171cd0ae695c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-02-06 11:45:16 -0800, , cpu shuffle add missing pragma_omp_simd,,
3383,fac841f9f0bb20d61c8a154efdafcde58baf00a8,aniel Youssif <daniel.youssif@intel.com>, 2020-02-10 13:38:32 -0800, , benchdnn ocl fixup test case,,
3384,b4bf30b4df5346a642337ee75ee860dbe56ea498,"ogusevschi, Silviu <silviu.bogusevschi@intel.com>", 2020-02-05 15:29:31 -0800, , eltwise erf based gelu,,
3385,bb1a0c8dd8077df0ad7bee8cf34afb33c785b40c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-02-06 14:13:40 -0800, , benchdnn fix repro line parse desc function issue happened box benchdnn report descriptor correctly also still get rid implicitness shape change implicitness away,,
3386,880bec02501992a16112dd3fc49094bd52063037,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-07 11:46:25 -0800, , test benchdnn moved eltwise_index declaration dnn_types binary conv,,
3387,02ab74035b2418103d4e100769892f9937e1abc6,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-05 17:05:04 -0800, , test gtests binary replace cpu guard scale test,,
3388,adca0e4ec9962d9c72b50bbadf28721c629369c7,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-05 16:48:59 -0800, , test benchdnn input binary gpu add attrs test case binary gpu,,
3389,1c40def80d3ba0cf16e584fbb131834a81f1332f,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-05 08:53:02 -0800, , src ocl change default sum scale,,
3390,e5f55dc7e2d15c004d2fe5bcabbaa1ba80a582c7,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-05 08:52:08 -0800, , src ocl conv change default sum scale,,
3391,ebb7eb9774c2d7d4f69c45c949221f765c272d16,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-04 16:11:45 -0800, , src ocl binary remove unused macro change default scale,,
3392,7f87a61d40a51f6c18446358f73adc33a0856fe1,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-04 16:10:52 -0800, , doc primitive binary remove limitation gpu post ops attrs,,
3393,f9f57c38d2d80eb71ac891066c6b0234965ef920,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-04 15:48:41 -0800, , test gtests binary gpu update test post ops gpu,,
3394,747d1dfe180bcce7863cb474f0b6d3f13bdeadba,"arbieri, Kealan <kealan.barbieri@intel.com>", 2020-02-03 17:29:25 -0800, , src ocl binary enable bf16 unequal dims adjust bench precision,,
3395,b94a01918f5168bafd33bf90a2689ceacefbbc0b,ealan Barbieri <kealan.barbieri@intel.com>, 2020-01-28 17:42:12 -0800, , src ocl binary enable post ops,,
3396,852305377f55cce3e6f0899fa0b9e0307df7b790,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-21 17:20:03 -0800, , src cpu conv avx512 improve bwd small spatial improve performance convolution expl_bcast jit kernel nb_ic_blocking,,
3397,34dca1b30d408ce33724d92b881a6852f133dd95,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-12-27 19:18:19 -0800, , src cpu add new jit kernel bf16 bwd_wu non 1x1 ported f32 kernel,,
3398,c842e8254e6e8173353e9dea457baad2e14eb055,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-10 16:53:07 -0800, , src cpu enable non permw bf16 kernel 1x1 bwd_w problem,,
3399,f7a231eb44aa1cca792d4ea1f650a3055fa263a8,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-12-22 21:08:16 -0800, , src cpu bf16 conv implemented expl_bcast kernel non 1x1 bwd_w true case,,
3400,dc89b5ccd13a0522ac7ee8d03cc654627552c448,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-12-22 20:46:40 -0800, , src cpu bf16 conv reduced number permw instruction bwd_w use single transformation src data vnni friendly format entire ic_block non 1x1 bwd_w kernel,,
3401,8a065aea422e847d20655ee853ace3034ee26dd4,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-10 19:06:03 -0800, , src cpu use vpermw instruction jit transpose routine bf16,,
3402,c6c5d8e6eb1f619a810a08f42bcde4dcd5b21087,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-05 15:08:23 -0800, , api introduce peephole lstm,,
3403,8fa712ce24fb6a6c438dded4b27b5f8d4f53d222,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-04 12:50:10 -0800, , cpu rnn preserve register future use,,
3404,e623c98c8be2f78367864c7da92caf6d0455d9dc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-31 12:55:37 -0800, , common rnn style simplify rnn.cpp,,
3405,95a20969b3989d39471bca6fa5287539dac200cf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-06 00:50:53 +0000, , api rnn use argument based memory desc query,,
3406,89dcd92b6eea54101a7ed57d7bc206bb194122e3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-31 13:26:00 -0800, , common memory desc wrapper allow passing nullptr zero,,
3407,8815f389326c2b5ce23a35c1f5eedd7076aded4d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-06 15:44:42 +0000, , build export symbol within library,,
3408,194e1cb329cd6142e7a1adb9bdd4a3955c3a8dc8,"ierschem, Keola <keola.wierschem@intel.com>", 2020-02-07 16:27:58 -0800, , benchdnn align conv test name test_conv_ something,,
3409,3a05340edb95790c4d0d63c0e4ba12f429869c38,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-14 20:57:33 -0800, , doc minor fix example benchdnn,,
3410,458910b973c50aae22aa83316eb77aaf89d19c52,"ierschem, Keola <keola.wierschem@intel.com>", 2020-02-07 13:44:19 -0800, , common clean tag trait,,
3411,93b2b03dec050819cf0bd400802a7d709d47d574,aniel Youssif <daniel.youssif@intel.com>, 2020-02-05 11:47:46 -0800, , ocl resampling fixup floating point error,,
3412,95306fe2fbc95d11b37f472372f942ecff05229f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-27 16:19:51 -0800,623, cpu binary add bcast support jit close 623,,
3413,ced4f8895c2b42e1de7cc4252e9f1542467a8d7b,a <gaurav@kargo.com>, 2020-02-07 19:46:20 -0500, , src cpu fixed non negative unroll_y check,,
3414,11a18e73801cd493434cd38663d4d6d24ddd6115,aniel Youssif <daniel.youssif@intel.com>, 2020-01-31 10:34:41 -0800, , benchdnn fixup test case,,
3415,937ad26491673a8f0053a537413e3f10bd5acde3,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-02-05 11:38:56 -0800, , cpu reorder enable optimized simple reorder bf16 f32,,
3416,f91de2edf84329c62a4186f6bc33676b1c031e4b,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-02-03 12:32:05 -0800, , cpu batchnorm update blocking better balancing,,
3417,b023a9ba8cb30f3e184809bcbb46b6a861c10ff2,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-01-30 17:05:25 -0800, , utils saturate function,,
3418,a9c272d99ce57cb3e756ce58e59f7a58555a01d8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-06 16:34:41 +0000, , gitlab update gpu owner codeowners,,
3419,3cea2ffdb57f954a9654a9a037b664a652b9fb47,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-06 17:09:24 +0000,645, doc mention avx2 peculiarity int8 computation close 645,,
3420,8babc624c32db50cb75f88bb122f0af37cf7cae2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-02-06 16:58:06 +0000,648, doc minor fix naming convention close 648,,
3421,cc5b89b64232a284b7c3a373406028a7075f6288,ourad Gouicem <mourad.gouicem@intel.com>, 2020-02-04 15:20:33 -0800, , src cpu rnn jit pas alpha beta appropriately vanilla_rnn,,
3422,7a58860515edde1ba868f691196b5c4f8e900c8b,ourad Gouicem <mourad.gouicem@intel.com>, 2020-02-04 13:15:47 -0800, , src cpu rnn jit fix rnn relu bwd computation,,
3423,db3877e84df2b4691f9252f4b8a67c76bef44821,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-05 18:26:35 -0800, , gpu style wht wei,,
3424,2d2830f7764f7632300d143f4a746e747c26c8d4,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-05 18:24:38 -0800, , gpu fix uninitialized access,,
3425,7d1ef4d3d13ac1ee884f3bc0e50c3c944391727e,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-05 12:19:42 -0800, , gpu unify init_conf init_kernel_ctx,,
3426,44dbad27ad57283b7a3b333c680e5476d7e72a42,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-03 23:37:06 -0800, , gpu consistently use suffix type,,
3427,4f41e80be5c2217ffd8eb967b93737f3736da7e4,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-03 18:52:10 -0800, , gpu align order includes order foo.cpp foo.hpp blank line system header header,,
3428,75f933cbc2ea62a67027ef60e29084dcdaad08da,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-01 15:07:59 -0800, , gpu use comment,,
3429,458a5efaaf6bc8adbd16562caf0a16946ccf27e6,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-01 14:54:52 -0800, , gpu drop true condition,,
3430,e4828dd5db31903b18a6b10394adad0a6cf8bc68,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-01 14:50:44 -0800, , gpu ocl drop redundant _common name,,
3431,a89a13e330422c025c1cd136fd975100ffae5f8f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-01 14:46:10 -0800, , gpu rename ocl_ _pd_t gpu_ _pd_t,,
3432,fe119dd7e2351e8e6e63418b68d72896b0203b23,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-31 18:56:49 -0800, , gpu ocl drop jit prefix,,
3433,3c8469ad8585faf047f4f6e0c4114724b958069b,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-31 18:10:48 -0800, , gpu ocl remove _kernel class put code kernel class near primitive tighly coupled moved code consists initialization conf_t structure filling kernel context based conf_t structure,,
3434,99d5c0c01bb80c9d3432fa859f398f4453927e58,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-31 08:58:07 -0800, , compute move src compute src gpu compute,,
3435,9b41b797ec81a4847f290b1c2180a64ca2499a9c,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-31 00:41:50 -0800, , ocl move src ocl src gpu ocl,,
3436,f419f5664f36fd272e1d2a536ad51c660e558871,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-31 11:47:55 -0800, , build use global property store object library previous approach variable doe work nesting level,,
3437,2993f99841f0bc90d36f2038d74e60fbce94e0e6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-30 22:43:45 +0000, , src deconv use transform weight,,
3438,4b463d9fbe1f9966cf2d42a446891dda106d76ca,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-30 22:12:05 +0000,593, api introduce operation close 593 related 633,,
3439,6a8d50a2c2e8f3f5be39b196db4f2c00488055cf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-29 01:47:47 +0000, , common extend function,,
3440,360633ee6be5d2a8c53053ff36c8ae7f60ea6859,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-30 00:53:24 +0000, , common take stride account,,
3441,ff670873307ed66a25a663181d3bff45d3e6469f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-02-04 14:44:48 -0800, , introduce use utils bit_cast safe type punning using union type punning undefined behavior close 646,,
3442,1f58a92fea3ed5ec3cb5d29e3e5d237611dc047d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-27 12:17:30 -0800, , eltwise add new algs support dst backward,,
3443,a1ad6bf8145ea2c75a3b35c5c8a620ca47491264,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-27 12:17:04 -0800, , benchdnn eltwise styling,,
3444,0bb1ed68311582a11e781408e43dbe6d16bddc01,eter Caday <peter.caday@intel.com>, 2020-02-04 10:30:59 -0800, , ocl gemm gen9 x8x8s32 copy logic fix,,
3445,b15a9c036f60f4ef43ca7db26863273a10667204,"araban, Ilia <ilia.taraban@intel.com>", 2020-01-30 18:01:31 +0100, , src ocl conv add per_oc scale support ref implementation,,
3446,a75a3decb5024b3149f5adb034008b9f4f7b0b1e,"araban, Ilia <ilia.taraban@intel.com>", 2020-01-30 16:38:29 +0100, , src ocl conv move common variable initialization func,,
3447,3201ef9b542df5c1a4f53d796fe3cdfa16b0b3c3,ealan Barbieri <kealan.barbieri@intel.com>, 2020-01-27 17:14:49 -0800, , benchdnn input deconv gpu add int8 case gpu,,
3448,73db5afe9241e8546a885f423b1b63edd1954f22,ealan Barbieri <kealan.barbieri@intel.com>, 2020-01-27 12:12:41 -0800, , src ocl deconv enable int8 type,,
3449,e4de0ba52aa660e654c6b2d1292bfe020fe8ac81,aniel Youssif <daniel.youssif@intel.com>, 2020-01-29 15:16:09 -0800, , ocl bnorm allow f16,,
3450,211da268d651ac7ce5d70543048d7de6cbadadee,"araban, Ilia <ilia.taraban@intel.com>", 2020-02-03 18:01:32 +0100, , src ocl eltwise allow ref implementation use global_ids working without zero padding,,
3451,f1e45c1d02e883f60c114e4cd6d4a41bdd8a78b7,oy Oursler <roy.j.oursler@intel.com>, 2020-01-31 10:10:43 -0800, , cpu conv bf16 bwd_w rename misleading variable wei,,
3452,3d8f2c0257c5f894cc698ea0cedc9be20920c705,oy Oursler <roy.j.oursler@intel.com>, 2020-01-27 09:25:56 -0800, , cpu conv bf16 bwd_w implement nchw format strided fist convs,,
3453,7787b6e3d112d4012e36dffd602a5bf6510da65e,oy Oursler <roy.j.oursler@intel.com>, 2020-01-24 17:17:28 -0800, , cpu conv bf16 bwd_w fix ur_w least l_pad,,
3454,47a08790e483b0affb432450fd409a188d4965c7,oy Oursler <roy.j.oursler@intel.com>, 2020-01-09 09:56:44 -0800, , cpu conv bf16 bwd_w enable nchw format 1stconv without stride,,
3455,6a629a2f6569fb6573ce655c1ab05efbc73bda13,oy Oursler <roy.j.oursler@intel.com>, 2020-01-22 11:08:01 -0800, , cpu conv bf16 bwd_w remove unnecessary generate instruction,,
3456,66a348a9d01133fe1a5961185cbe244b1c375038,oy Oursler <roy.j.oursler@intel.com>, 2020-01-07 09:58:49 -0800, , cpu conv bf16 bwd_w separate src dst data format tag,,
3457,22034335e79bf86c4931c0ce9031b8d08371d88a,oy Oursler <roy.j.oursler@intel.com>, 2020-01-07 09:21:59 -0800, , cpu conv bf16 move logic determine is_1stconv function,,
3458,15a8921ffdd90abd7edfa7fd9fdd24523ae60147,esut Meterelliyoz <mesut.meterelliyoz@intel.com>, 2020-01-17 16:42:29 -0800, , src ocl add gemv optimization gen9 gpu,,
3459,4f7638bd7efaf8ad149cf52cbdffeec1e053e4b3,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2020-01-30 13:41:02 -0800, , cpu gemm tune nocopy dispatching thread case copy based algorithm performs better small sequential mode,,
3460,76d00d952bd7b7e3672084357c8480745642edb3,aniel Youssif <daniel.youssif@intel.com>, 2020-01-23 16:10:06 -0800, , ocl remove template,,
3461,e6a24cea189b6a942bc5458b5a65d8425c92da9a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-24 07:52:49 -0800,643, build improve cmake package generation fix generation compat package install compat location prepend package location search path known good version findtbb findopencl used fix 643,,
3462,fe91e42835ae1dc9f1fe929758f2334b55d21d99,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-28 15:17:59 -0800, , benchdnn rnn reduce test case gpu,,
3463,af814046c64d2f83decc4ec992dd713215ece606,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-28 12:41:48 -0800, , benchdnn reduce case gpu,,
3464,8131cb0986e496a8caa11b3b66b7f7c81be781e7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-03 18:54:57 -0800, , example reduce size gpu,,
3465,8a40615ab4a856eddacd68368c99f7732cc9b3ea,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-31 17:55:49 -0700, , ocl use double kernel gen11 doe support double precision,,
3466,0ba95a6f79acae1819ad92479645987e09b34c34,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-31 17:53:55 -0700, , gtests eltwise increase epsilon tanh,,
3467,d9638481e22aa59a06dfe0ae7f382e95a8b2776e,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-01-28 15:24:30 -0800, , doc moved third party component license third party program,,
3468,14e7e7edd32df3dd5caacd9a5be1642ca1df3a5d,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-01-27 11:46:14 -0800, , cpu conv output scale int8 reference convolution,,
3469,82a63ea5b0827ad4205fe459b9e5f14b89f736a0,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-01-21 15:45:09 -0800, , cpu conv post_ops fwd reference convolution,,
3470,6cc1a5cbd09dd1b0c429a19d2ac591bbfbf1fa57,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-24 17:01:19 -0800, , src cpu fix register use bf16 bwd jit kernel,,
3471,503091f6f32f27890f8dbf9103e4e75661ce11c4,ilviu Bogusevschi <silviu.bogusevschi@intel.com>, 2020-01-27 08:59:45 -0800, , fixup api mem clang format initialize md_t,,
3472,99cffbcbed38b17f006dfcfc118ae4ab15686a9d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-23 17:56:02 -0800, , benchdnn conv add bf16 dilation shape,,
3473,6a31256173ec4838ffaef9122a2bf3c5ab8917ad,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-23 17:54:21 -0800, , src cpu fix large padding handling src_transpose jit padding jit src_transpose handle case properly case may caused width dilation exists,,
3474,004381e49e3bfa3b7979dde962a7eadf5190dccf,ourad Gouicem <mourad.gouicem@intel.com>, 2020-01-23 21:54:34 -0800, , gtests rnn cleanup,,
3475,d136d7b159fc70651569fbe5cfe77212e9e419f0,ourad Gouicem <mourad.gouicem@intel.com>, 2020-01-23 21:39:27 -0800, , gtests rnn check skipping optional parameter behaves properly,,
3476,42fc68dc36ac636e124507a3f426ca7d0fcb3887,ourad Gouicem <mourad.gouicem@intel.com>, 2020-01-23 14:02:30 -0800, , src cpu rnn fix missed gemm computation skip dst_iter copy,,
3477,0b4698f6df7ac036572e1c4e771497b706c73c59,"afonov, Igor <igor.safonov@intel.com>", 2020-01-21 16:54:13 -0800, , src common verbose gemm fix ouput format,,
3478,aee392d60f4e9ac0f15199e3412ecfbe7b3d974c,"afonov, Igor <igor.safonov@intel.com>", 2020-01-17 13:48:03 -0800, , src ocl gemm reuse downcast,,
3479,2a9485ef7a379dbf26aa0a419faeae959a6f1406,"afonov, Igor <igor.safonov@intel.com>", 2020-01-17 10:44:10 -0800, , src ocl gemm use move,,
3480,5ff68cf24afc25d33ebdd4671caff3fdc5b861b7,"afonov, Igor <igor.safonov@intel.com>", 2020-01-16 14:41:13 -0800, , src ocl move gemm separate directory,,
3481,b14b906fbfd2ab12189d4074a7359fe35bc13005,"afonov, Igor <igor.safonov@intel.com>", 2020-01-16 13:47:16 -0800, , src ocl matmul add gemm based impl,,
3482,4832f3ec516e33fa5d7d14eef4557c331aa043c1,"afonov, Igor <igor.safonov@intel.com>", 2020-01-16 13:46:33 -0800, , src common ocl gemm extend desc add ref impl extend gemm desc add batch support add bias support extract alpha beta attribute add reference gemm implementation,,
3483,150683e785af4fe840f35f5c15f3c46ec6579a58,"afonov, Igor <igor.safonov@intel.com>", 2020-01-13 12:39:12 -0800, , src ocl rnn use new gemm api,,
3484,8cb78751fdcd8a4aea8f00e86adf3a4331209719,"afonov, Igor <igor.safonov@intel.com>", 2020-01-13 12:38:50 -0800, , src ocl gemm use new gemm api,,
3485,bfa09ff5ca14901ad63abe1c7ab4ebcf451b18b7,"afonov, Igor <igor.safonov@intel.com>", 2020-01-13 12:37:59 -0800, , src ocl gemm extend impls support new gemm execute,,
3486,d5922a30c1cedca7cc95f09b894d904236a1dc2d,"afonov, Igor <igor.safonov@intel.com>", 2020-01-22 14:42:17 -0800, , src common attr add multiple runtime zero point support,,
3487,d901e6450c0da95882fc16129e5633730543dffb,"afonov, Igor <igor.safonov@intel.com>", 2020-01-13 12:37:16 -0800, , src ocl gemm add gemm specific execute,,
3488,f46f3d912eabb4f33ca0c90c9066fdffdecb20a5,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-15 16:51:13 -0800, , benchdnn added test case bf16 conv enable stride dilation padding,,
3489,f436e7631b717c304036c46fd4df30496d9f6b5f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-15 16:27:50 -0800, , src cpu enable stride dilation bf16 convolution,,
3490,0b5ebbfea4d89c73a8d3f9f596adaf0bbd5d05ee,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-24 09:38:24 -0800, , fixup gtests binary extend test int8 switched post_ops support check gpu made skipped int8 gpu,,
3491,b34f69b896d17923a216dbc22024ce547245b221,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-24 09:37:10 -0800, , fixup fixup eltwise add pow actually added byte every time instead proper alignment byte,,
3492,97e79f68f4b61e9cc2291c851ccff29df3b7dbc8,ilviu Bogusevschi <silviu.bogusevschi@intel.com>, 2020-01-24 14:31:04 -0800, , src common memory style success status,,
3493,9bf90ba0c85338cdfcc56f7e10c905f11432b0f5,ilviu Bogusevschi <silviu.bogusevschi@intel.com>, 2020-01-21 13:42:00 -0800, , api mem reshape submemory constructor exception,,
3494,70a4e08a410e73bc398caa88b0a44195fd4f8f83,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-23 18:36:39 +0000, , gitlab update doc owner codeowners,,
3495,903c2d1a83d5b519ccb5ff7a093d036789b1959d,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2020-01-23 14:22:24 -0800,618, doc added explicit mention amd64 architecture close 618,,
3496,0d21d9d13a0eb86e9f486bea1caf825fd47a748e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-23 15:18:29 -0800, , build install findtbb compat location,,
3497,1831b9472f1bc4855056e55616795970bb30b6c0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-22 12:56:36 -0800, , gtests binary extend test int8 temporary removed reshape functionality due lack logic complexity implementation,,
3498,75695fae262d5a480b883f4cdd8c062781a932bf,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-14 14:13:17 -0800, , binary add max min alg_kind,,
3499,441a09c03c7087ea21f4f55ca69fdcee91b33757,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-09 17:16:25 -0800, , cpu binary add post_ops support sum eltwise kind supported,,
3500,c8b119699e612387309cba7f8bcbd1c18e1af98c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-09 10:39:50 -0800, , cpu binary styling,,
3501,6abdbc0ea9c4825aa751c9ff60ad5abd6c249646,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-16 13:21:45 -0800, , jit_generator introduce uni_vmovq,,
3502,ebbef86b9782a05546c99791392617e56a5027f3,en Fitch <benjamin.fitch@intel.com>, 2020-01-23 13:51:51 -0800, , doc copy edits bnorm layer_norm file,,
3503,d97198f65930b600288366e809a57f065bed636f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-23 18:01:06 +0000, , doc bnorm lnorm specify execution argument,,
3504,4d21a79ffb90eadf1b4874844d4ec0ef070e0bd6,bogusev <silviu.bogusevschi@intel.com>, 2020-01-23 11:58:18 -0800, , doc benchdnn include binary driver list,,
3505,ea7f52e387290e932bee4a8c6ed3371c99912d89,en Fitch <benjamin.fitch@intel.com>, 2020-01-21 15:18:33 -0800, , doc fixed typo rnn image,,
3506,bf7cc0030b46ac2ca473787dcbf3b1dedd60c99a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-21 12:28:51 -0800, , example init memory pointer,,
3507,8d89c2137d405153c629f9debf9bc7737c5aa077,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-21 18:58:35 -0800, , example fix data initialization,,
3508,4e828d058d022be0cb819b233b74dd743e4e18da,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-21 18:57:17 -0800, , example align,,
3509,033f5a7adcb056dfd06ea306afc8d68154b647d8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-16 09:22:20 -0800, , fixup eltwise add pow revert change k_mask tanh log due k_mask bit kmovw always enough added fork pow saving mask due absence kmovd unavailability bit mask knl knm bit mask skx used bf16 obvious implementation bf16 explicitly used avx512_core specified name,,
3510,47903f80610c14e2deca82eb1bbe415646cd5805,"adia, Haleema <haleema.sadia@intel.com>", 2019-12-20 12:27:09 -0800, , ocl test adding support bf16 bwd_dw rnn,,
3511,e9f2d41d367eccb0811a04a51b0596645394adf5,ergey Kazakov <sergey.kazakov@intel.com>, 2019-12-17 16:54:53 -0800, , src ocl rnn add scratchpad bf16 bwd_dw rnn,,
3512,eba60d162b0193c667146e067774132ed3f54f72,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-16 18:18:30 -0800, , fixup src cpu bfloat16 conv bwd_w performance improvement non 1x1 revert cahnges bf16 bwd_w balance function 1x1x1 avoid performance degradation,,
3513,0e3f98b98c07d3ac251f097de9912075f64066cd,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-09 09:50:50 -0800, , ocl conv bwd_w improve blocking,,
3514,6a6c0928ec8801d96a188a1c7138cbb9887ecf40,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-08 19:01:57 -0800, , ocl conv bwd_w remove load_tails kernel handling tail fly using masked read show similar performance,,
3515,80f0590fc45a4b9fa0e379af6d8e766cad56266e,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-08 17:10:06 -0800, , ocl conv bwd_w use atomics,,
3516,a4398e2e1a889c4696c8166049e2106a6b7957c1,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-09 22:51:08 -0800, , compute ocl introduce device_info_t llc_cache_size,,
3517,2ccd1a515142377b7f28114ac22ccd23b54eed13,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-08 17:09:49 -0800, , compute ocl introduce fill,,
3518,a5d693c625be978caf746165c9f6961972e5a003,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-13 13:19:46 -0800, , common cpu ocl clean memory_storage init,,
3519,7fd5333b6e0ac27e649bc7684630d9ba8936e59f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-16 15:55:47 -0800, , benchdnn add missing std,,
3520,e1517b3cf9bf8426c78c0ed3ff0302ae6386a20b,avel Evsikov <pavel.evsikov@intel.com>, 2020-01-15 12:19:16 -0800, , scratchpad fix gpu pointer alignment opencl requires base pointer aligned 128 increase default alignment 128,,
3521,0bdb17239da5088c6b452a5a52e4b1c5500d5e94,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-14 14:18:34 -0800, , test run batchnorm large sanitizers msan hard limit 2gb allocation,,
3522,fd9f9c1826f97922f4f12867737c8a6ed48f16bd,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-13 23:18:58 -0800, , cpu gemm fix msan unpoison call,,
3523,5160585e17601d4b9ce08ef58c900b5410f3902a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-10 14:23:08 -0800, , eltwise add pow,,
3524,23abcb724062d46cda17909849c764d5645f7da3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-01 18:43:06 -0800, , src common math_utils consolidate eltwise check,,
3525,dbdd9839544057ab44340318b5eb4c7de7a6a744,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-10 15:20:24 -0800, , benchdnn conv improve eltwise check,,
3526,9712a8d13e2c9e22c8fbe75fb69ef1b5896ab0ab,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-10 12:31:05 -0800, , benchdnn conv dump simplification,,
3527,41dededa23ef1a019cff35c19c2e5bf3f80ba2f6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-10 13:59:27 -0800, , fixup eltwise fix sqrt output negative value forgot update injector align desired behavior,,
3528,6188a1ba4019e55d12d8dffec17bb40473a580b1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-16 22:15:12 +0000, , gitlab update codeowners use group,,
3529,ae61165d68ee73ab6a57380ba7c33bc6cdece0e5,"ohnson, Aaron Mark <aaron.mark.johnson@intel.com>", 2020-01-15 09:51:14 -0800, , cpu gemm performance tune,,
3530,e6cb8283f69e29e214b63095d95a9a9ed746a530,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-14 21:44:42 -0800, , style benchdnn fix clang format issue,,
3531,d7b174baa207cf5b95c50cbff96cc2e5ee28da74,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-14 16:31:05 -0800, , benchdnn add missing std function cfoo header actually guaranteed outermost namespace std,,
3532,bf51be0496cec0a864dd464784c6380f45548ef1,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-13 18:30:37 -0800, , fixup src cpu bfloat16 conv bwd_w performance improvement non 1x1 revert disabling permw kernel 1x1x1 avoid performance degradation,,
3533,d0ce92bc30d499e73da31984940b247983219af0,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2020-01-14 10:24:50 -0800, , fixup common generate verbose string fly fix broken dnnl_verbose calling internal gemm gpu,,
3534,7832294c6f81f897150762dfafb6de601fca93fc,enjamin Hipple <bhipple@protonmail.com>, 2020-01-14 13:27:22 -0500, , test explicitly require bash test_c_symbols 631 fix test script cmake call use shell rather requiring bin bash explicitly remove bashisms relevant packaging distribution container may layout run script produce output original commit message test generate_c symbols_refs.sh require bin bash explicitly,,
3535,85f412194b6149d8c73d2e00b8daf50b8dd93315,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-10 20:36:40 +0000, , benchdnn input resampling cover bf16 data type cpu,,
3536,0f774dbfbaeba4ea62f6aec02060b07d5458cc95,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-10 20:34:37 +0000, , benchdnn resampling take account f32 bf16 rounding error,,
3537,3e533b534f0658e874c3cf299635c0aa9695e245,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-11 06:07:50 +0000, , cpu resampling always use float intermediate computation,,
3538,cb0b49604dc8f6757ea89f7a02e5f1678c14b85e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-10 22:22:26 +0000, , cpu resampling make temporary buffer use original data type,,
3539,7398ca22a89d5f624ea695e941f807c2ddaecd8b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-10 22:18:56 +0000, , cpu resampling pas argument right order,,
3540,de279d25ff1472bac25e1ee089cac8ccc70f7434,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-13 22:29:17 +0000, , benchdnn use epsilon_dt instead magic number,,
3541,c1f18914f7102cd9c05319536b68afe01b6698c6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-13 22:28:07 +0000, , common add epsilon trait nstl numer_limits,,
3542,dae3142c3cc06940cf1b16609707d7611326fbe7,ourad Gouicem <mourad.gouicem@intel.com>, 2020-01-09 13:46:56 -0800, , src test rnn add weight reorder implementation testing,,
3543,79eec3fa8677f98fbc8fd941ae036d71a87dd435,ourad Gouicem <mourad.gouicem@intel.com>, 2020-01-08 12:45:25 -0800, , src cpu rnn refactor int8 weight reorder,,
3544,ef2a8d6edbd3e35a8aa39ecf8ac0514a69994c7b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-09 17:10:03 -0800, , fixup cpu binary add bf16 jit support,,
3545,a05ece529bb93a155c525b04a2fb2b97aa7dafa9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-11 07:13:30 +0000, , common lnorm validate number dims,,
3546,17ef5b9c879501f577688d5a7591ecee88973d82,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-11 07:12:58 +0000, , cpu conv wino prohibit copy assignment kernel,,
3547,130baf6411f3135f14b7cedfd9e749da8e33d60e,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-10 10:35:38 -0800, , src cpu avx2 fix int8 dilated convolution,,
3548,858e9f97257e09b47a3c439f0c124157258675cd,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-01-07 18:30:21 -0800, , benchdnn ref_conv optimization,,
3549,5ba44fe8ae331d64cc148faee70c053b090ba409,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-09 22:55:57 +0000, , common cache add missing resampling compare function,,
3550,76c009857793cd21f1e872a833a7e09b87062dcd,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-09 17:39:13 -0800, , benchdnn conv enable dilation test int8,,
3551,a6212aa2ebea7a371c6ae7d00af9926345d2b828,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-09 17:38:39 -0800, , benchdnn conv add failing case int8 dilated conv,,
3552,0a805b79a4381facafa61db7a5b0753794645f37,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-09 17:36:34 -0800, , src cpu con fix int8 dilated convolution fix incorrect offset calculation input int8 jit kernel dilation height,,
3553,65c291c9596fda15462d1d974ba61c38f4ded8ee,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-09 15:41:44 -0800, , fixup gtests matmul initialize memory,,
3554,fc1f40716760e3bcad14fec843d16f5273c4d300,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-09 10:57:31 -0800, , benchdnn added representative shape small spatial convolution,,
3555,9837904996f8fb9eb05429dcb4be53b84ae951a5,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2020-01-02 13:17:07 -0800, , src cpu add heuristic nb_oc_blocking,,
3556,8e86b74863e9bd5d478ebd0ae194f5f33bef4e37,lok Bakshi <alok.bakshi@intel.com>, 2020-01-09 10:44:57 -0800, , src cpu enable convolution int8 avx2,,
3557,b5a613c85b04e15f10de8938e8a0d8ebd91c4948,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-09 08:52:08 -0800, , style clang format src cpu,,
3558,9f2031c77eec49098a303f847c298df17476061e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-08 17:58:15 -0800, , cpu rnn postgemm add missing unpoison call current version big hammer need improved eventually,,
3559,8e260a212c8e2cb3fb47bdda82a88116122f2036,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-07 19:10:40 -0800, , cpu gemm msan improve unpoison granularity example stop unpoisoning reference gemm issue caught,,
3560,392fa61720ed9b81541866cd1ac78f9d9f19bd9c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-23 15:23:05 -0800, , benchdnn bnorm leak memory mistrusted problem,,
3561,3b27b4c967622097dc1d60ab52e58b0d2e47da12,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-23 17:23:27 -0800, , cpu bnorm ncsp fix bound access use last_iter_blks last iteration index workspace rather larger c_blks_per_iter,,
3562,4f6823ed31ebe122472b69d11c16ecaa7f0950a1,ourad Gouicem <mourad.gouicem@intel.com>, 2020-01-07 15:04:28 -0800, , example rnn copy context right offset initialize scale,,
3563,2cf3b25639da13c04d6cbde94517af45b58f1aac,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-06 13:17:11 -0800, , cpu nhwc pooling slightly reword workspace access work around seems vectorizer bug clang 8.x 9.x,,
3564,aee58e2d1f87ef35aaf9183dfc3ecc1cc47fc70d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-06 12:51:19 -0800, , cpu rnn reorder fix tensor zero one dimension,,
3565,8da6404ac7e89ddff32a4e2fc86935651f05be4f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-04 11:46:58 -0800, , style update _clang format,,
3566,c07c09e4233d66a306ab83c6ce06b2abe1b52db6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-03 16:59:18 -0800, , gtests matmul initialize memory,,
3567,56f959fc055361428c5fa43457a27b8b91f5f2cc,"nnamalai, Anita <anita.annamalai@intel.com>", 2020-01-09 11:56:49 -0800, , build bumped version 1.2.0,,
3568,0d2611978e547d34e294afd7c8e37d4611636899,aniel Youssif <daniel.youssif@intel.com>, 2020-01-03 11:11:53 -0800, , ocl add resampling primitive,,
3569,f9c3fd2c051355157eee0efde9571cb65ca08bc2,aniel Youssif <daniel.youssif@intel.com>, 2020-01-03 11:07:12 -0800, , ocl lrn cleanup dimension code,,
3570,8a0bb31e9717d41f9297482a4b999e2167f7c1c8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-08 21:24:46 +0000, , cpu conv prohibit copy assignment kernel,,
3571,63bd2b14746323451ac69f8a836b2006208df9a9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-08 21:05:21 +0000, , ocl add missing assignment operator,,
3572,e81a4932ef72131e337a0859a2931cf85c9c62a9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-08 20:56:03 +0000, , cpu conv pas big argument reference possible,,
3573,74a9c36c5817d75cf8745aa73717d1974baf5bd0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-08 20:33:01 +0000, , cpu binary always initialize member,,
3574,09ac74f3a370e1c95c933d1f71dc8575e624c8b2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-08 20:29:35 +0000, , common utils make this_block_size always return value ... instead potential reference,,
3575,63c6eace2ba11c46e8530ab532d7d5fd81a682c2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-08 20:23:44 +0000, , example remove useless assert ... workaround useless icc 18.0 warning,,
3576,eee50b49ed999f94223a224393c493cfaa456ec3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-08 19:53:52 +0000, , cpu matmul workaround visibility related warning gcc 7.2 warning lambda check_sum declared greater visibility type field solution capture anything related check_sum,,
3577,e79c84740242ce3ba2eadab5eb5aa1461e90f0ed,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-07 12:07:05 -0800, , cpu binary add bf16 jit support,,
3578,00cd4a604cb366f5003b098918b9d0c8064ebca0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-19 23:33:00 -0800, , cpu binary rework jit_f32 implementation depend isa data_type,,
3579,7484c2115122f49cf46818feea3ec3ae059e3638,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-19 14:50:35 -0800, , cpu move binary separate folder,,
3580,57884cad7e475e4ba98c675a427eefe22c612ca7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-20 11:17:01 -0800, , benchdnn fix fill function binary resampling,,
3581,3fd9871aaba50313eb4fe4867fa9e6bd9d3ffc7f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-08 00:04:43 +0000, , gtests lnorm check simplicity stat_md tag,,
3582,3c1040a20572fe7d04eb3d6b37d866e88194532e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2020-01-06 17:25:43 -0800, , benchdnn lnorm improve testing using query instead simply taking desc value extended list tested feature,,
3583,4add316f90b6dcd9b9e19c8f733f9d933ba29bfa,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-07 21:10:17 +0000, , common lnorm postpone defining stat_md creation time ... also fix non contiguous memory format stats user pass format tag,,
3584,4facace952ee848379231ffc072c7d4e04d12c28,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-07 19:54:36 -0800, , src cpu bfloat16 conv bwd_w performance improvement non 1x1 disable permw non 1x1 kernel code path slower resnet50 v1.5 problem size changed threading balance skip redundant scratchpad initialization zero driver function problem,,
3585,0bd49a111fe9c19275c373bc90433c16935c8fa0,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-01-06 15:16:19 -0800, , cpu conv optimize ref implementation plain layout,,
3586,4914509b50600aa3d4bca0a9c1b3c32fbbe5a924,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-07 13:06:56 -0800, , src cpu improved bf16 bwd pooling performance nchw format introduced blocking channel reduce overhead bf16 f32 conversion problem small spatial,,
3587,923bfb5f5f84353217d43ae294bca24e3788af19,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-07 11:50:33 -0800, , src cpu get_cache_size moved cpu_isa_traits,,
3588,300374c328e87d5dc8cd637f685812fd197743f7,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2020-01-07 11:51:59 -0800, , src cpu fixed bwd pool performance blocked format fixed diff_src value initialization bf16 zero,,
3589,53dd6b9dc1f03d96fbd8a3796f1076fd9afe5b8b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-12-09 13:31:08 -0800, , benchdnn inner product add bert shape,,
3590,ff0701f06ce372bb6637d694b355ec826fb89c22,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-12-06 09:49:48 -0800, , src cpu introduce transpose heuristic inner product,,
3591,621f979a8e217d8c3499f3c49e1b23580ded0e47,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-17 14:21:13 -0800, , gtests extend constructor check zero point attrs style,,
3592,8fba5d776af0dd70729101d74b48fa3ffaf5a795,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-17 13:55:54 -0800, , revert api add op_desc softmax,,
3593,ab0ff04f1b2be3a208457fbc3cc5615e1955db52,oman Dubtsov <roman.s.dubtsov@intel.com>, 2020-01-08 20:17:51 +0300,626, build link iomp5 necessary fix 626,,
3594,c48dd3519622c197a138261826f57b61a2f9da9c,lok Bakshi <alok.bakshi@intel.com>, 2020-01-03 13:23:21 -0800, , src cpu conv bf16 1st conv optimization,,
3595,825ad8f08794a8abbacefee145c18080811eace7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-19 11:29:04 -0800, , benchdnn improve print bnorm lrn resampling,,
3596,813d5679821a0774d507cf47706df3fa63650007,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-16 18:49:10 -0800, , benchdnn conv pool introduced ndims get ndims based actual user input use init_pd,,
3597,344801aa1a021ac06b37456db217faec446babaf,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-16 12:58:13 -0800, , benchdnn introduce canonical option canonical true dump driver setting default value applied setting descriptor depend ndims variable correctly reflect problem,,
3598,7b3dbad358b53db176134e6caf3db43622a12cbc,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-13 23:32:47 -0800, , benchdnn perf_report introduce desc option desc reserved problem descriptor string,,
3599,ff2e074b439f11e214a64ce8ee28558777c1954f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-17 13:07:57 -0800, , benchdnn make desc_t.ndims int type,,
3600,484df4bbb4efb18a154f103555b7abbdde7ba49e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-13 18:08:43 -0800, , benchdnn perf_report change desc prb,,
3601,75a2ed0a6cea52318528bf2588d799e802523c9a,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-12-31 13:00:40 -0800, , benchdnn input new shape convolution,,
3602,2ace6418ec6c83459215cb22f62c04f02dd20754,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-12-16 16:26:29 -0800, , cpu conv int8 gemm convolution,,
3603,d3594129c697d8ec13a94d21d81effb415de2eca,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-12-16 15:44:58 -0800, , cpu conv new layout int8 weight,,
3604,3e775972383932ffe818b02c95adbfe5758756fe,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-01-03 13:52:39 -0800, , cpu conv gemm set threshold requested scratchpad size fix memory allocation segfault convolution wuth huge kernel,,
3605,bbf5cfb2f14cfd246ef6cd4e1425d4911490664f,ndrey Kalinin <andrey.kalinin@intel.com>, 2020-01-03 13:51:14 -0800, , common add method size registrar_t,,
3606,d0b6fa7ff4b0fa0c297b41da262ba7145ec34b9c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-02 16:05:50 +0000, , cpu reorder split implementation list data type ndims,,
3607,a8e5ba5db91989ff672ab3233c085647bafd7868,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-27 00:28:32 +0000, , common engine add src dst desc parameter,,
3608,7e6f7741a71e013c58b2082ecb32869cb273dfff,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-20 22:08:30 +0000, , cpu conv 1x1 rtus avoid using unconditionally ... make fast return rtus applicable since quite expensive operation,,
3609,2a964d7ddbac9fbeefc4cb5a673bad591eb97f6c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-24 21:35:47 +0000, , cpu conv split implementation list prop_kind data type,,
3610,b596d975b1c24253ebf61ce63c6ad5803545b171,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-24 20:07:32 +0000, , cpu make engine impl list per primitive kind,,
3611,782577a1b65a045e9376dd5a11d9b8a005f0a81a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-20 22:53:16 +0000, , common engine add desc parameter would help reduce list possible implementation,,
3612,ae168c14bb9c19d56294efe75c845fde48149813,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-20 20:31:25 +0000, , cpu deconv use whenever possible,,
3613,ba0ccb9f402961daef9838dc2ae97e0e990c3e83,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-24 18:58:43 +0000, , common check kind iterator creation,,
3614,6d2614933af2dde54ee21332cfa0e0f52f653cc2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-02 15:57:26 +0000, , common optimize primitive descriptor creation,,
3615,a4745fc6507f8a71fc35a77354a7f9dc874a1a8d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-02 16:10:04 +0000, , common introduce fetch_once function efficient version fetch return underlying primitive descriptor moving iterator hence primitive descriptor iterator fetched till move next implementation,,
3616,9d5e7671eb4bc6e496560bd5f658fbff647562a3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-24 23:43:10 +0000, , common generate verbose string fly,,
3617,b500d7f5082313b6da16cda597c54d3ccb65be56,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-26 23:32:42 +0000, , common introduce default_attr,,
3618,db3cff4278f92b2e83a87a6f837cf0109fd8761f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-26 23:24:35 +0000, , cpu jit reorder reuse computed block,,
3619,21a6549e79c9acb6fa0e01e90da4e539d7fc049e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-26 18:24:14 +0000, , common verbose mark version read,,
3620,37aea8511d5984778c8d2a00f6ebb48c15318b0f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2020-01-03 20:30:39 +0000, , common add friend back,,
3621,ed709644f67d88630bb07cd6778f3c9a36d20181,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-24 21:54:59 +0000, , cpu reorder wino prioritize lightweight check,,
3622,19794f2ea59433317044a5a8d5b9ec0f7a7bd2bd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-24 17:34:14 +0000, , cpu add missing header,,
3623,b3c6a4fcd647aed8f72055bb8556cae55e4d645f,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-12-16 10:16:04 -0800, , cpu gemm avoid bad ldas nocopy case,,
3624,57803b65951753e98a6978c13975c5c80d0a6c47,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-23 21:19:52 -0800, , cpu xbyak yet another work around zeroed cpuid 0xb leaf,,
3625,39cac14d2454752ca4af6ddbeb8366d33eb5282e,lok Bakshi <alok.bakshi@intel.com>, 2019-12-23 11:54:15 -0800, , src cpu conv_bf16 optimization 1st convolution forward direction,,
3626,1395289b0899b90b1038be601130feec62129869,lok Bakshi <alok.bakshi@intel.com>, 2019-12-24 12:18:26 -0800, , src cpu conv code cleanup int8 kernel,,
3627,8966fd5596a6b186263be1c7474ab25df0f0561d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-12-17 12:09:37 -0800, , gtests test_isa_mask fix issue icc map operator need default constructor implicitly deleted icc clang due const field isa_compat_info,,
3628,fb96f7d94b6d329a880d54104ec7c0776a9653a6,enis Samoilov <denis.samoylov@intel.com>, 2019-11-20 11:00:03 -0800, , cpu fix tail case f32 jit binary,,
3629,1e7294a67723bed15b662f0b13dda6e05ad0150e,enis Samoilov <denis.samoylov@intel.com>, 2019-11-14 19:53:18 -0800, , benchdnn support arg scale binary,,
3630,024606a3ac116b4a067274a17416b4f2eb2a1dd2,enis Samoilov <denis.samoylov@intel.com>, 2019-11-14 12:21:33 -0800, , cpu jit introduce binary int8,,
3631,1be06020d85e2d0490679ece6a26ca9490fb4123,enis Samoilov <denis.samoylov@intel.com>, 2019-11-14 12:07:44 -0800, , benchdnn add arg scale support,,
3632,14163be31eb64f67b2889f64c99a03e4c021bf5f,enis Samoilov <denis.samoylov@intel.com>, 2019-11-11 00:53:38 -0800, , cpu add ref binary int8,,
3633,dfd55775ada794eafeda16d097d8d7bd27ff5a78,enis Samoilov <denis.samoylov@intel.com>, 2019-11-08 16:52:31 -0800, , common attr introduce arg scale,,
3634,ed1cf723ee94cf95b77af55fe1309374363b8edd,"afonov, Igor <igor.safonov@intel.com>", 2019-12-17 10:57:53 -0800, , src ocl matmul ref respect sum scaling factor,,
3635,831b3ef4d766d5b21fb595b520881fa240922dd1,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-12-23 14:25:08 -0800, , example print engine kind output,,
3636,5a8b5664f18388dd8e33743f34ca7c9c982b5d18,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-12-23 13:04:21 -0800, , example minor fix output,,
3637,87aaf38f4e384497a990944dbc2d675e8a3b6d35,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-16 19:31:37 -0800, , fixup logsoftmax add new primitive support fix 616 incorrect math backward implemented,,
3638,db51b7e8dd3ccb043e546e1606f16cb3ae98ea08,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-18 13:34:47 -0800, , benchdnn softmax change fill_data_bwd scheme bwd_d logsoftmax likely cancel gpu current filling scheme change different sign d_dst dst always performs summation negation,,
3639,1e1164d4d92f1c00b7fef1a716c9449ef4f9f25e,lok Bakshi <alok.bakshi@intel.com>, 2019-12-16 17:33:01 -0800, , cpu conv generalize avx512_vnni_1x1 kernel group,,
3640,22ca45b64a7d432310a42e87820486fcbac232b4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-17 15:07:37 -0800, , benchdnn resampling fix memory leak,,
3641,b24b3543b796c63add6ec8bf19d9a239254e31cd,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-17 15:07:18 -0800, , src leak bfloat16 emulation object,,
3642,6a22d23df8f4234bd75a2c2afad163fb72557663,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-17 15:07:35 -0800, , src gemm fix msan false positive unpoison partial result jit driver,,
3643,3dfcee4e4c03b927d2255cf5dc8416a73e93e49d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-17 11:58:53 -0800, , src bfloat16 fix msan false positive memory need unpoisoned calling jit kernel todo move jit kernel,,
3644,07f28e97c012aabfeb2b7943b877b7697b3afab7,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-16 14:25:55 -0800, , src math utils fix msan false positive disable msan mxcsr_round _mm_cvtss_si32 intrinsic confuses sanitizer,,
3645,37e79d7dd2a30956b73d0a23859e450bd762ba43,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-12-20 14:26:57 -0800, , ocl conv bwd_d reorder global work size better performance fix lot performance regression introduces one depthwise convolution,,
3646,dfe1ff630fe7ed13885539d37ccb659ab16aa3b9,"adia, Haleema <haleema.sadia@intel.com>", 2019-12-13 15:13:41 -0800, , test benchdnn rnn add fwd bf16 support gpu,,
3647,b26f41cb843813e928c62e898a1948f1d7770bc4,"adia, Haleema <haleema.sadia@intel.com>", 2019-12-05 16:19:15 -0800, , src ocl support fwd bf16,,
3648,147021a296c4ee82a9a0056d6b6fdf54b0260706,"adia, Haleema <haleema.sadia@intel.com>", 2019-12-09 12:55:24 -0800, , src ocl add missing gemm instance,,
3649,1020f8da1b5a7461a092f7cac6450d84d9ebe587,"adia, Haleema <haleema.sadia@intel.com>", 2019-12-05 18:37:34 -0800, , src ocl rnn enable template,,
3650,ab545d5121e1f8039c2d9e75fb5c79d6ce046085,aniel Youssif <daniel.youssif@intel.com>, 2019-12-11 13:29:28 -0800, , ocl lrn improve dimension support,,
3651,68c2d508964ad0c6abf698298eb9978ba7a25bff,lok Bakshi <alok.bakshi@intel.com>, 2019-12-12 08:33:44 -0800, , src cpu grouped convolution fixup enhancement,,
3652,9058a98b7a5748da0c1db7968ad6951a25bf5099,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-17 18:14:21 +0000, , benchdnn input matmul reduce test case,,
3653,f94b0baea0864021c12f34296a7f4c3b8e764ac7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-17 16:35:02 +0000, , cpu matmul gemm based use gemm jit implementation name ... instead gemm,,
3654,2721a7bfa2e70b9a2e3e94732ec25f3d7357fd00,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-13 16:48:56 +0000, , cpu matmul gemm introduce common params gemm based impls,,
3655,810b310684cd3892779f54f88fda77cdd9559fb6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-12 00:19:42 +0000, , cpu matmul use dedicated namespace matmul,,
3656,1f1c9ec70f6f180293ff2c7abb0026a4dce85dbf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-11 21:53:56 +0000, , cpu matmul bf16 introduce gemm based implementation,,
3657,2546168655f3eb378790338d3b9c8cd6a5005e6d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-10 20:00:11 +0000, , cpu matmul bf16 add basic support bf16,,
3658,bd4c5dc7c139c0b76832bd50236c0b28374c16ac,ourad Gouicem <mourad.gouicem@intel.com>, 2019-12-16 16:49:15 -0800, , src cpu rnn fix acuracy issue lstm bwd jitter sse4.1 avx,,
3659,bdb17fc0268cd02ecadc98717ca719e2a88c59f6,lok Bakshi <alok.bakshi@intel.com>, 2019-12-16 09:51:17 -0800, , src cpu jit_generator clearer code load store routine,,
3660,a21a99e361cc203878443fcf8f649dd438280a06,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-16 19:20:53 +0000, , doc use proper library name window link dev guide,,
3661,38a7ec9e3829d0b32d0b67e8a6cd5d19e442bfb7,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-15 22:07:55 -0800, , cpu shuffle fix performance format fix 615,,
3662,47fb6acce39810ad0e87fb47a16382933266367d,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-13 12:19:33 -0800, , benchdnn add new shape pooling,,
3663,c043d070b0e41e12f7a8937a9a8c6367fe154fa5,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-13 10:36:18 -0800, , cpu pool use common routine calculate padding,,
3664,09fe47f0a3b935ffdecf99fd963a9fb2b168733d,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-12 15:20:03 -0800, , cpu pool remove unused variable,,
3665,8f20a4aacd49718a25ed9e7d3384317ace2200fb,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-12 14:00:24 -0800, , doc update pooling spatial,,
3666,d2f74882ec7122e6f561da02154878a861b79755,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-12 13:37:57 -0800, , benchdnn expand pooling input enable testing cpu,,
3667,cdcd260c12d7d12850d242c1bcd9c01a68108e13,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-12 17:03:32 -0800, , cpu enable optimized pooling f32 bf16,,
3668,f1c4c8340fd036791bd7bd65b6437d8cc5e4aca1,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-10 16:57:24 -0800, , cpu jit_int8 enable optimized pooling,,
3669,95762a32f416f9d7389e00dfab96f4f736ba31ee,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-12 12:16:51 -0800, , cpu fix reference pooling spatial shape,,
3670,07a067ea4e1177ad5c3e794de2b5bde190cbd3c3,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-11 14:13:46 -0800, , cpu int8 return unimplemented unsupported output scale mask,,
3671,65f30ebb8d51e77ad8cd910a4570ed8966d92f8b,ourad Gouicem <mourad.gouicem@intel.com>, 2019-12-10 10:02:39 -0800, , benchdnn rnn fix memory leak,,
3672,130a386fbb148c153d02051e3542fadb8a450130,ourad Gouicem <mourad.gouicem@intel.com>, 2019-12-09 13:56:16 -0800, , src cpu jit add function get parameter address stack,,
3673,a4e883806ea1e485693e4a031aaeced657d91727,ourad Gouicem <mourad.gouicem@intel.com>, 2019-12-06 16:08:32 -0800, , src cpu rnn add jitted bwd vanilla_rnn,,
3674,7de65a4a9867064e7fbc3222ba2350fae10ee938,ourad Gouicem <mourad.gouicem@intel.com>, 2019-12-06 11:18:47 -0800, , src cpu rnn add jitted bwd gru,,
3675,c61040cf64d169aa000fb5450dc82e232b318f10,ourad Gouicem <mourad.gouicem@intel.com>, 2019-11-25 10:34:24 -0800, , src cpu rnn add jitted bwd lbr_gru,,
3676,243a084b11494ff5eebbd0e322747cdce8a5b606,ourad Gouicem <mourad.gouicem@intel.com>, 2019-11-21 14:08:08 -0800, , src cpu rnn add jitted bwd lstm,,
3677,8556bd7999be797fc0204408da001862ffceb564,ourad Gouicem <mourad.gouicem@intel.com>, 2019-11-12 16:30:32 -0800, , src cpu rnn jit rename to_scratch to_float,,
3678,fcc7ada4e80c3f4f40eac45616d15a39e9810e76,ourad Gouicem <mourad.gouicem@intel.com>, 2019-11-11 16:49:13 -0800, , src cpu rnn rename postgemm file pas compute,,
3679,4c7f446bc722730ddaa09ef068fe149575bacdce,ourad Gouicem <mourad.gouicem@intel.com>, 2019-12-04 12:43:04 -0800, , src cpu proper register equality checking uni_ variant,,
3680,9fe81ece85d0327e983534949a82b64b2443492b,ourad Gouicem <mourad.gouicem@intel.com>, 2019-12-09 13:54:14 -0800, , src cpu rnn jit lbr_gru fix inconstistency passing xmm tail,,
3681,19caaf8fd5de7028a3c7d4b00b0f64ef7a06f555,ourad Gouicem <mourad.gouicem@intel.com>, 2019-11-21 14:09:14 -0800, , src cpu add suport register register mov uni_movss,,
3682,d109c8a634481020a5d36bb1b99b952d30884736,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-12-12 21:18:24 -0800, , fixup example use release build default generally normal cmake variable hide cache variable however case like set set cache string variable get value given cache first set cache variable cmake may set explicitly via set ... cache ... overwrite initial value prevent set cache variable case subsequent set ... cache would effect unless called force,,
3683,e480125b3be36286d981e01846374dac7794cdec,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-12-12 18:43:36 -0800, , ocl print opencl device information verbose,,
3684,279ab44682aaf071bd0b6849cc8500b31bf1d326,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-12-12 18:42:43 -0800, , api common doc add runtime information dnnl_version_t,,
3685,57ac73ea6e705a12e0bab4dc17d57e297c7e3c86,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-12-12 18:10:22 -0800, , doc add sequential support facto supported,,
3686,8c4df72c27a93c7b89609d73f27346fd972b61f2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-10 18:00:46 +0000, , cpu matmul f32 better support oscales sum post,,
3687,8f98e47b84545c8af8996f5fcaf871e235bed5ac,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-09 22:59:57 +0000, , cpu matmul ref take post sum scale account,,
3688,f73d6d40827d144dbbc15237b0413071a1f2a63d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-09 21:58:42 +0000, , benchdnn allow passing negative scale sum post,,
3689,d279b39d978b7d3d3f4f69a427f4cb91d754b9fe,ichaÅ Gallus <michal.gallus@intel.com>, 2019-12-11 15:12:17 +0100, , fix typo matmul example code,,
3690,077d70363b026036ab08f838841ce464e60c42f2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-12 14:19:47 -0800, , fixup benchdnn reorder add support sum post update compare overflow happens due addition 1.1 whatever scale src alpha 2.1 0.76 beta reproduced avx2 due assumption fma precise math benchdnn size benchdnn ref give closer answer reality,,
3691,e8c7ae8ab8414cf77f1bef3048c48a19e242e72c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-12 10:56:49 -0800, , src cpu resampling write double lambda please gnu 6.4 7.2 compiler,,
3692,8e56d683560c4dc611825296e3f2e4a1d7bef9d7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-12-02 10:09:59 -0800, , ocl binary optimize dense format,,
3693,3fedfc69e4c9b6d8455ba4eb91b7277cb157de14,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-11-30 19:04:59 -0800, , cpu implement control,,
3694,43659720a1da36c4744b28765f78b18fffd2f331,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-28 16:14:28 -0800, , benchdnn reorder add support sum post update compare,,
3695,e8e079dcff10847b65156cea4db941b416a8378c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-28 16:08:06 -0800, , benchdnn add find method attr.post_ops,,
3696,c2c5e21818ec1628d2192843be85c095a66a42ff,lok Bakshi <alok.bakshi@intel.com>, 2019-11-22 15:50:51 -0800, , src cpu enable 1x1 int8 convolution avx2,,
3697,d4fe5bf4152595bf6d99db0eeda34fcaa5c6d231,ergey Kazakov <sergey.kazakov@intel.com>, 2019-12-10 09:29:28 -0800, , src fix formating,,
3698,83b37bd4362a97dfd5687fb73b7772bc4e6b82a8,ergey Kazakov <sergey.kazakov@intel.com>, 2019-12-09 14:06:43 -0800, , benchdnn enable int8 rnn testing gpu,,
3699,d38e3b20ecd26665484eab7e4a8b3a14b5c85f60,ergey Kazakov <sergey.kazakov@intel.com>, 2019-12-09 14:02:01 -0800, , src ocl fix int8 rnn,,
3700,d5765c8fb003227008b31efa0e0d31c76e47dcbc,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-05 09:15:37 -0800, , doc document required macos hardened runtime entitlement,,
3701,71d1b5e39f77ccf6ebd893a2be2d13331789800a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-04 14:06:40 -0800, , cpu update xbyak 5.85 master branch 7dac9f6 pull change allow reducing macos hardened runtimes entitlement jit,,
3702,0b0f2445ca9f6b38da8edb35cea4a5a5c8cb4306,"ierschem, Keola <keola.wierschem@intel.com>", 2019-12-09 16:47:49 -0800, , cpu jit_int8 pool avoid avx sse transition penalty,,
3703,cc554e3716c4b070d2a2b7acbe66f88fe593ee00,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-09 09:51:10 -0800, , build fix win32 debug build non msbuild generator support intel compiler fix 612,,
3704,aa47c0b44d4139728247373e04b3418ddc676812,"okolova, Irina <irina.sokolova@intel.com>", 2019-12-09 15:29:04 -0800, , cpu gpu fix layer normalization bwd pas,,
3705,4dd4e4ab61d2d9f3b1b8e83086d0c74370e7cd3a,rina Sokolova <irina.sokolova@intel.com>, 2019-12-06 16:45:16 -0800, , cpu resampling improve perf alg linear,,
3706,95d7487b51305c83a326b7dea0a2910fb4c85606,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-07 00:34:29 +0000, , example make example reproducible ... removing seed randomization,,
3707,1a71df6112e7e5454903d29fe9d08ebf22f11189,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-07 00:23:45 +0000, , example slightly increase threshold quantized matmul 10k run biggest error seen 0.0204 safe put 0.03,,
3708,553813a00357f038c5841f37fb07a760d0edcbc1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-06 16:58:47 -0800, , src cpu simple fixup formatting,,
3709,d9452ba4c34dc5654cad38b68c81fb7c8e3f6122,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-08 15:51:20 -0800, , ocl rnn reorder use compute dispatch,,
3710,11432fdb9378f29c6590eeec743e4f12705feced,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-08 13:16:59 -0800, , ocl reorder use compute dispatch,,
3711,9c8983aa43261e1af43a11b81c5ee556df1596a5,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-08 17:07:03 -0800, , ocl pool use compute dispatch,,
3712,5c859386d571dbbcd988c58db602dcf427b316aa,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-10 22:46:56 -0800, , ocl lrn use compute dispatch,,
3713,0e21668771d3c3890eca25e08975718483f36bc7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-10 23:00:55 -0800, , ocl lnorm use compute dispatch,,
3714,29e0f05503bdf3ea114d43aa0deacdc599eae973,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-11 20:28:26 -0800, , ocl use compute dispatch,,
3715,5b448f983c3e242ca62492aa5c5b2f6693dfd1c5,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-09 19:06:27 -0800, , ocl eltwise use compute dispatch,,
3716,1f0a8e55e973d275604691ab7d0bd159091852a7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-08 15:44:48 -0800, , ocl bnorm use compute dispatch,,
3717,1bdb9a21351efb6bf96460607a0d56f2d765a03d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-10 22:26:57 -0800, , ocl binary use compute dispatch,,
3718,d1250fe7f23557626e3a7f0eb334ba88b3e3ef03,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-11 20:11:35 -0800, , ocl conv use compute dispatch,,
3719,bbd1e798fa079a3cebbf2c63c583fad7abc35ecd,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-09 18:53:43 -0800, , compute introduce dispatch dispatch_info abstraction intended use kernel generate optimal mapping problem size global work item,,
3720,62c35886cc21c1930c88444dfe7d0038a701a632,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-12 18:25:31 -0800, , compute move eu_count hw_threads device_info_t method used gpu primitive moved compute layer make usage runtime agnostic,,
3721,16b9a5d3abfd5e4b900f07fbd1ba09662952f38f,"okolova, Irina <irina.sokolova@intel.com>", 2019-12-06 10:50:06 -0800, , api cpu test introduce resampling primitive,,
3722,bbf635f875f8b0f7269e963562bdce73e5f534c4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-30 03:17:49 +0000, , rnn align computing per mask library bit mask corresponds dimension dimension enumerated outermost one aka array style,,
3723,bebcea5d3f7c26b9f343b3e5de87436726c44598,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-30 03:01:53 +0000, , benchdnn rnn int8 tentatively disable gpu testing recent improvement fix benchdnn rnn testing revealed severe correctness issue gpu rnn int8 implementation make happy till moment fix issue let disable corresponding testing ...,,
3724,358a307a8bec29b147e02ecbfc2ab8d3c302e95b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-28 00:02:36 +0000, , benchdnn rnn int8 change validation criterion patch make int8 validation generally stricter however partially relaxes condition dst_c_last_iter see comment patch hopefully commit improved later switching another testing method involves modulo operator instead unreliable playing scaling factor rnn_tparams,,
3725,49661a82fa31c735b3580b7673fd3192f2bbe836,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-30 01:43:31 +0000, , benchdnn rnn int8 mimic implementation deq10n computation,,
3726,1376ab465fef7cf9de33664676819e1f69afdeed,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-27 23:42:56 +0000, , benchdnn rnn int8 adjust initialization parameter magic help normalize value tensor case big accumulation chain e.g big sic dic time stamp number layer,,
3727,a5db6578a4de169dd892cb4f7c7a0fb603d4f63c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-27 20:47:43 +0000, , benchdnn rnn int8 saturate properly bidir_sum case,,
3728,19f0c958daf2e3267a3510b3ae225fea8fea352d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-27 18:45:08 +0000, , benchdnn rnn int8 proper deq10n bidir_sum case,,
3729,a1f2eabf3a982c9cfa2e484dba7ab797a17fe35d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-27 01:10:11 +0000, , benchdnn rnn int8 test data weight reorder along rnn primitive,,
3730,ad2ec2fc097d9446693245cb4af0c42ec84ae08d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-26 22:11:27 +0000, , benchdnn rnn int8 fill weight meaningful value patch fix typo led weight initialized zero,,
3731,7b2656b36fa0f6aac11866537b7a81b380fbab53,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-26 02:14:57 +0000, , benchdnn rnn int8 include data shifting int8 emulation,,
3732,c3008bbb7f17e30b12d43c9f70bf11af3b914339,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-26 22:11:56 +0000, , benchdnn rnn compare tensor exit fail,,
3733,3bcfa639fe81f386f8a271a4fc72acef4e5012d0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-27 01:06:15 +0000, , benchdnn common add trivial constructor attr_bundle_t,,
3734,176437b6dbe6e015cdc3a58f1eb4e192d9ce84d0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-28 01:16:22 +0000, , cpu rnn handle last iteration merged layer gemm case properly namely take proper input state last iteration merged layer gemm avoid dst copying case,,
3735,fe7403814b5a95c042a36715166e414dd83c3f68,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-27 20:46:08 +0000, , cpu rnn int8 saturate properly bidir_sum case,,
3736,d65d30bb68b0b042204ce73b63240647e04a8e30,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-25 22:05:56 +0000, , cpu rnn copy last iteration dst_layer proper place,,
3737,165e5cac156fc3bfe403d18f4a867bbf2254d107,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-27 00:51:11 +0000, , common ignore rnn_tparams checking default attribute rationale rnn_tparams affect rnn primitive typically might appear surrounding reorder deploying rnn rnn_tparams given rnn_tparams hidden user sake testing simplicity primitive allowed ignore rnn_tparams altogether,,
3738,d871eb566de23709e381e43168a8ba410b3c1cc6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-12-06 01:42:43 +0000, , fixup cpu rnn rework init_conf check bfloat16 gemm availability,,
3739,bfaf4cd318229eee6704cb2f09ffc98a73eba52c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-22 10:59:23 -0800, , src concat simple switch direct copy case outer_loop concat axis equal direct copy path used extended testing direct_copy case,,
3740,fdc37a077f752c52625f24816d11a19d532b4e10,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-18 14:32:03 -0800, , benchdnn concat fix fill_src dump_prb funcs,,
3741,553975d0c58f1e7b84445a445a24061846ad9d9a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-19 11:43:18 -0800, , script rename any_xxx,,
3742,0b5bcb456892474d3b6e35db8b5468203138e195,lok Bakshi <alok.bakshi@intel.com>, 2019-12-05 09:53:38 -0800, , src cpu conv remove unnecessary instruction jit_int8 conv,,
3743,5cfc4fda76977166e90c4b2ef8ac56890719e633,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-04 13:56:23 -0800, , cpu rnn rework init_conf check bfloat16 gemm availability,,
3744,0f6c47362ba379fa655c738ac4498bc2af264abf,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-12-02 11:57:27 -0800, , benchdnn add explicit wtag test,,
3745,a6dd87687f9e07c8b62b4e442e7ae2f7f676c4ad,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-12-02 11:58:19 -0800, , src cpu fix unsupported tag handling previously specifying unsupported tag would result abort assert invalid tag return unimplemented,,
3746,4f1a0db0a11852c0f37607403771c355155519d9,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-12-03 14:32:50 -0800, , src cpu minor style fix,,
3747,8ede8bec59cca266835e9e37c6f4017e933bb80f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-12-03 14:33:40 -0800, , benchdnn add skip_impl feature,,
3748,b9aced64f0ade0ed1d10dffd5088bc9b5308d6bf,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-12-04 12:51:39 -0800, , doc add missing group title dnnl.hpp,,
3749,61994d62b123238a71d942be33e6177eec252ff9,en Fitch <benjamin.fitch@intel.com>, 2019-12-03 17:09:33 -0800, , doc copy edits getting started cpp example,,
3750,681dc16005332c55fa14209264ee58325c17bcc6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-11-18 18:25:52 -0800, , doc update doxygen unify documentation style use proper param return combine api documentation group,,
3751,195d6884505519a6ca2e8fe0db2c848e2662be29,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-12-03 15:46:48 -0800, , benchdnn name fix input file,,
3752,c4c9dc4b8687822f2f648d28b8d856fd4139fddf,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-12-03 11:41:29 -0800, , fixup src utils add dims sort distinguish corner case make gcc720 happy,,
3753,9b49a989102f015500031d5bedf522d76a08983b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-29 09:13:55 +0000,608, common return original behavior sub memory unwanted change appeared recent matmul enabling namely run time dimension support order retrieve run time size stride primitive started using memory descriptor memory argument instead memory descriptor kept primitive descriptor cpp  auto src_mdw src_md  auto src_mdw ctx.memory_mdw dnnl_arg_src  two approach almost interchangeable original memory descriptor fully defined i.e run time dimension except sub memory case sub memory workflow successor view intel mkl dnn v0.x assumes used primitive descriptor creation time input memory used example cpp memory src ... ... original src memory memory desc src.get_desc .submemory_desc primitive_desc ... use sub memory primitive p.execute stream dnnl_arg_src src use original src memory sub memory based ...  restore original sub memory behavior recently added function ctx.memory_mdw extended new optional parameter point memory descriptor stored primitive descriptor used whenever fully defined i.e intention use run time size stride cpp memory_mdw int arg const memory_desc_t nullptr const  general interaction run time defined memory descriptor sub memory seems broken probably revisited dnnl time frame future extension run time memory descriptor support done caution particular issue mind however close 608 ...,,
3754,0e4f9c0ce95cb56ca9aa06990d82bf145bd9acef,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-12-02 14:38:24 -0800, , ocl use max_ndims max number dimension supported,,
3755,a3cecefd7ea801ee2de6c5f14152f3e18cc6ccd7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-27 10:55:26 -0800, , common ocl introduce use utils format,,
3756,020b80e1548f7dad001392440f4c66332ce577f4,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-25 15:41:40 -0800, , ocl remove unused extern variable,,
3757,041449f8f920b2d6fc830f694bcbae4c79e733b6,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-25 15:26:58 -0800, , style ocl naming rename fwd_ kernel kernel used forward backward align header name kernel name,,
3758,dda95c3905bbcc62add19415e92b23d47cdd838d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-09 20:19:47 -0800, , compute kernel_ctx use ordered map set alphabetically ordered option alleviates debugging performance difference map unordered_map negligible comparing time build kernel,,
3759,18322ce29d63bc84fd75cfa81ed4176433147b8b,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-25 13:59:21 -0800, , ocl align is_fwd is_bwd macro naming,,
3760,03a06d9d5912854eeb313727f02989c2107a3668,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-25 13:04:58 -0800, , ocl align kernel name removed _kernel prefix consistency,,
3761,8244198394d5481c51768fddd45cb283ac7ffcd2,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-12 01:14:12 -0800, , ocl add parameter init_conf always pas pd_t object init_conf kernel init_conf conf ... align signature across primitive simplify call necessary parameter extracted,,
3762,f41f8d6f9f2f9d642a751a5aa6ffc69dbd7771d6,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-25 18:52:08 -0800, , common ocl move,,
3763,f6acb2bccd8c015c1cc5f9923102922e05862148,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-25 18:51:30 -0800, , common cpu ocl conv move,,
3764,d929a5f15855e932b9836370c7c769748378bf58,eter Caday <peter.caday@intel.com>, 2019-12-02 12:08:58 -0800, , ocl gemm force copy post ops applied,,
3765,56b377e4d619e5ab64ec4b47ea0b59454290f3dc,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-21 12:39:46 -0800, , src utils add dims sort distinguish corner case close 598,,
3766,c073a437809f0a2c84aebc3ba70ce3641141e897,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-29 08:07:27 +0000,606, cpu concat include padded dims computing physical tensor size close 606,,
3767,0b10061586b80aa87fd83b59b407ede44eeea59e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-27 12:48:11 -0800, , benchdnn perf_report add missing primitive style,,
3768,ba9b3c56e6c40d04070efc59674779672b365fac,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-26 17:51:39 -0800, , benchdnn rnn minor fix restrict undef prop kind passed fix perf template value csv really comma separated add correspondent perf_report option rnn,,
3769,e5824d65b343e62241398d13c45f45b58170e39c,"adia, Haleema <haleema.sadia@intel.com>", 2019-11-27 15:20:16 -0800, , example doc remove cpu reference generic matmul example,,
3770,512439f0ef73d82537a2feac46d4f3c5b7e8e7f8,"adia, Haleema <haleema.sadia@intel.com>", 2019-11-27 15:14:22 -0800, , src common fix deriving accumulation data type,,
3771,1ee831fa6a2f802de1d399fe1de4e6cc629ad855,havani Subramanian <bhavani1.subramanian@intel.com>, 2019-11-27 10:29:03 -0800, , cpu pooling bwd zero diff_src efficiently non simple case,,
3772,e57ffbfd49fb659345cb742cdd3d5614926fc34d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-27 10:25:25 -0800, , fixup eltwise add clip,,
3773,967a2b0d879aa295480e051a174094244a36d9fb,"adia, Haleema <haleema.sadia@intel.com>", 2019-11-27 12:04:29 -0800, , example tutorial matmul fix data type,,
3774,18d89c04aada27634f32f2cb9f4e989d505fc2ea,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2019-11-27 12:28:09 -0800, , doc added separate readme binary package,,
3775,88d4573ed5a13f69be27d7b97b43bddb8057c196,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-11-14 16:34:38 -0800,603, doc added full text third party license copyright notice license close 596 603,,
3776,ab08ba753abbc7311b49e9ae171b4e6a2e69f366,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-26 18:33:14 -0800, , src cpu fix macro usage,,
3777,3b48daea770af99447a48c13df458c01e920d5a6,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-11-21 17:24:54 -0800, , benchdnn added non spatial shape,,
3778,a178c3843c14127c4d06889b5b6d915e3c03c5f3,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-11-21 17:10:00 -0800, , src cpu pp_kernel introduce jit kernel vectorizing across inner product,,
3779,76d02fdf55b07b27f8de0a7c54314d953fe8a324,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-11-21 16:43:05 -0800, , src cpu pp_kernel separate compute jit function,,
3780,c4cd886520a6209df0184a060507a3eb5e0453c6,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-11-21 16:39:12 -0800, , src cpu pp_kernel add argument constructor,,
3781,989c15e4723cfc8b860b01846238eb5f09808fc3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-21 12:56:23 -0800, , eltwise add clip make preserve_zero also depend alpha beta,,
3782,f2fb7bc94c87a2bd06f8a5c7907d8442fef4cf7f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-21 18:51:21 -0800, , src eltwise brelu alpha,,
3783,2250eafa2b93bbb982810da444261a6760e121be,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-21 13:01:00 -0800, , doc styling,,
3784,ba4763615ccae406b6c4b36385b949ec47245652,"adia, Haleema <haleema.sadia@intel.com>", 2019-11-22 12:43:28 -0800, , example matmul make inference example generic,,
3785,7af355ae85e74ffdd65487557db6781d42b67fac,lok Bakshi <alok.bakshi@intel.com>, 2019-11-22 15:25:54 -0800, , src cpu generation sse code needed,,
3786,8b9609ebd2a4c08efb05a0316758772580d66bc3,lok Bakshi <alok.bakshi@intel.com>, 2019-11-21 12:48:11 -0800, , src cpu enable size four blocking grouped convolution,,
3787,986406393ab24782e79c70d6ef4a90e88bd8a171,ergey Kazakov <sergey.kazakov@intel.com>, 2019-11-25 14:15:42 -0800, , src ocl rnn turn merge gemm bwd,,
3788,f4fa4c00449df30fdbc73a3cc6aa03ab72b14a71,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-11-25 10:14:51 -0800, , benchdnn conv split tail testing f32 int8 winograd,,
3789,67c993a460bb10db676814f9d2bf1b50e17eefb8,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-22 09:03:09 -0800, , benchdnn restore maskrcnn shape gpu,,
3790,6a59009b09402315f1173a8717d28c18f4656801,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-21 21:03:38 -0800, , ocl fix fails without spatial,,
3791,1c2e8e90c944b5db97bc66afa11e620e433f9ef9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-21 15:22:56 -0800,577, build win fix broken mingw build close 577 thanks brechtsanders initial patch,,
3792,97f263794f552621ae3f39bd3ee83f8d24a32ec7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-22 04:47:46 +0000,600, api add missing const qualifier close 600,,
3793,f7743ec86d851aac99b71cb11111403de6e622c8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-22 00:40:01 +0000, , build install use library version right place mac linux library version extension right linux libdnnl.so libdnnl.so.1 libdnnl.so.1 libdnnl.so.1.1 libdnnl.so.1.1 libmkldnn.so libdnnl.so libmkldnn.so.1 libdnnl.so.1 libdnnl.so.1.1   libdnnl.1.dylib libdnnl.dylib libdnnl.1.dylib  libdnnl.1.dylib libmkldnn.dylib libdnnl.dylib,,
3794,433e086bf5d9e5ccfc9ec0b70322f931b6b1921d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-21 14:29:54 -0800, , doc build mark tbbroot optional argument building tbb,,
3795,bb4b6f42bc1a774b72f0655ea149f04a479927e5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-21 11:59:09 -0800,592, build lnx enable using system installed tbb close 592,,
3796,2abbaac2ab76f176f349dc7bc610474b69e785d0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-13 10:38:39 -0800, , build check tbb version dnnl side also allows using tbbconfig.cmake open source tbb calling cmake tbb dtbb_dir path tbbconfig.cmake  export usr local lib cmake tbb cmake tbb,,
3797,7a131025806b5cfed6d867a5b1d23d741d7fdf0d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-13 10:37:22 -0800, , build retrieve tbb location property better aligned cmake paradigm using property rather spoiling global namespace also make tbb cmake config file close upstream counterpart,,
3798,5ecf72d30128002daf9712ae6e6ab0416129becc,lok Bakshi <alok.bakshi@intel.com>, 2019-11-21 09:33:28 -0800, , test benchdnn input conv regression test int8_conv fixup,,
3799,a0f4a19beb99cc320cad3383eea3a7235cb7afd2,lok Bakshi <alok.bakshi@intel.com>, 2019-11-21 08:52:37 -0800, , src cpu conv_int8 bcast leeway calculation fixup,,
3800,bd6ff1e4a471ba2bcd52c6f3ea24df18e365daed,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-21 10:04:17 -0800,594, api add giodhw acbdef format close 594,,
3801,dc5588aec4692935f60a6853e7c71cded6c04184,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-21 01:10:43 +0000, , benchdnn rnn make lstm testing robust,,
3802,6ed385a2d32ab4dc29f22a332b26a05763af5774,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-21 01:09:53 +0000, , benchdnn rnn use named gate,,
3803,95b88d0b888bd853f49f011dc46f1c34ba087895,oy Oursler <roy.j.oursler@intel.com>, 2019-11-21 11:45:26 -0800, , cpu conv remove unneeded skip_kh_loop bf16 fwd compute_loop,,
3804,971cdf6167c9171ef736033de791da4b3fde560f,oy Oursler <roy.j.oursler@intel.com>, 2019-11-20 15:51:43 -0800, , cpu conv fix segfault bf16 fwd_d due push pop imbalance,,
3805,1884722cecc3806a898621c02a166313ae769540,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-21 01:22:45 +0000, , doc rnn denote output gru gate instead,,
3806,35b39a8dd2ad7f708f9456ed3f787ad8b9817973,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-10-17 11:24:34 -0700, , cpu gemm add readable avx2 igemm compute kernel,,
3807,274be8228a0dba6391c2769c37cd68a3bb730fbf,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-10-08 12:21:25 -0700, , cpu gemm add avx2 igemm optimization adding copy based optimization avx2 u8s8 igemm slightly unreadable format,,
3808,c830ef3bfc0a39ece35960980b0651304dc5a89c,lok Bakshi <alok.bakshi@intel.com>, 2019-11-15 09:37:48 -0800, , conv int8 2d_dw conv support avx2,,
3809,4e484f17d334ddf7f064fa48abf27c0d61042840,rinivas Putta <srinivas.putta@intel.com>, 2019-11-20 13:15:01 -0800, , build fix window gpu build,,
3810,6108203e22da045d4bbc59d7079fcd71a9ed17f6,ergey Kazakov <sergey.kazakov@intel.com>, 2019-11-19 15:57:05 -0800, , src ocl rnn add scratchpad support,,
3811,377121c16ff4a59271f71cc19108adf832fe7d9f,"ierschem, Keola <keola.wierschem@intel.com>", 2019-11-20 10:55:17 -0800, , fixup benchdnn add shape maskrcnn gpu support shape zero spatial dimension backward pas keep separate list shape safe gpu,,
3812,23710ae68194fb7aa01a8c56215dc4310f1d80d2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-19 07:30:42 -0800, , example consistently use float data type,,
3813,67d67001b6c50f50b0f1dc7240bf7bb06f8d88a2,rinivas Putta <srinivas.putta@intel.com>, 2019-09-05 16:24:54 -0700, , src cpu 1x1 clean assume pad_r pad_t zero,,
3814,a95d9c8e9102efce9b4568dec27ebf57ba248815,"ierschem, Keola <keola.wierschem@intel.com>", 2019-11-18 16:22:16 -0800, , benchdnn add shape maskrcnn,,
3815,4d1db25d5d057a95e2e1ff1da14d5f5c76c9af40,"adia, Haleema <haleema.sadia@intel.com>", 2019-11-15 17:35:23 -0800, , doc primitive matmul add gpu support,,
3816,681c38ef0844273839076785093f73a5f487e41f,"adia, Haleema <haleema.sadia@intel.com>", 2019-11-13 17:51:29 -0800, , test benchdnn add gpu test support,,
3817,9897e7050179c985bacb978d60c776188c0cf490,"adia, Haleema <haleema.sadia@intel.com>", 2019-11-13 16:57:51 -0800, , test gtest matmul extend test gpu,,
3818,279c829466900781c19a543802fd453d636a9366,"adia, Haleema <haleema.sadia@intel.com>", 2019-10-24 00:27:33 -0700, , src ocl add matmul primitive,,
3819,b945c4394a036d502f5d73231b21e61e6b83697a,emyon Kulish <semyon.kulish@intel.com>, 2019-11-13 15:27:38 +0300, , github added opensource,,
3820,417a198146610a9016f888287bf757a5cb99f46a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-11-14 19:32:18 -0800, , api use macro defining stream flag operator,,
3821,45f2712ac0166f641b175bcb5cfe7e3984d63420,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-11-12 19:09:22 -0800, , api clean notation api var dnnl.hpp,,
3822,6f61e823be260df6378a4e1bc02589622c1f467f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-11-12 19:05:46 -0800, , api properly mark private member dnnl.hpp follow trailing underscore convention line rest code base,,
3823,2f4b807afb9b6447cca65238c1ba195694f5369b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-11-14 18:48:24 -0800, , api update doxygen,,
3824,98320d8babb2f5c783582a8e2795d7cdcb84dc91,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-11-09 14:50:47 -0800, , api make dnnl engine behave regular handle original version used default weak handle construction seems rationale,,
3825,dfcc95c05955c3f207afb4b6589c787313dec722,oy Oursler <roy.j.oursler@intel.com>, 2019-11-05 12:34:38 -0800, , cpu conv implement threading input width bf16 bwd_d,,
3826,efbd86c2a195a404f202448604009f7017673430,oy Oursler <roy.j.oursler@intel.com>, 2019-11-05 13:27:36 -0800, , cpu conv fix misspelled word comment,,
3827,7c0782b0d5bd0bc43de6a2ced5dc2a1c783203ea,oy Oursler <roy.j.oursler@intel.com>, 2019-11-06 09:46:37 -0800, , test input expand wavenet testing shape,,
3828,351807f1f6ea4b2f37dd8214b594af37104a5a1c,oy Oursler <roy.j.oursler@intel.com>, 2019-11-05 11:58:20 -0800, , fixup cpu conv implement threading input width avx512 bwd_d remove bug hidden thread dispatching mechanism,,
3829,62e4d8a69973220dcabe41e50a2837f64c47fb3a,ergey Kazakov <sergey.kazakov@intel.com>, 2019-11-15 15:29:49 -0800, , src ocl improve bwd_w bias kernel performance,,
3830,daa8b1bf288ed1c7c275145528f1813cadf00c5d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-15 10:55:11 -0800, , ocl common use int specifier,,
3831,37cec97eb6cad87ec84b852fbacf3b1ad970fcc3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-15 19:03:48 +0000, , example matmul estimate threshold depending accumulation length,,
3832,b0f434420626536021c8b0c0d77c75f69b098bbf,enis Samoilov <denis.samoylov@intel.com>, 2019-11-15 08:52:54 -0800, , common bnorm align implementation doc,,
3833,eed6a42ebad193f16f679968abedd28990afb28d,oy Oursler <roy.j.oursler@intel.com>, 2019-11-12 14:37:48 -0800, , cpu conv bf16 bwd_d fix segfault kd_padding computation,,
3834,04dfb3d2f7c2f2e4f67bbc49ab64029de07f4f3a,ttila Afra <attila.t.afra@intel.com>, 2019-10-11 19:51:15 +0300, , cpu winograd add tbb support forward convolution,,
3835,caf815d7c842faf1a66591e1b5814e12329be529,ttila Afra <attila.t.afra@intel.com>, 2019-10-11 20:00:25 +0300, , cpu wino reorder replace parallel_nd for_nd improve performance using parallel_nd way many small parallel loop actually hurt performance much better simply use sequential loop improves initialization speed open image denoise xeon 8180 machine,,
3836,403936c6c8fccb721db421cd4f4c8dcaf0b2460f,rinivas Putta <srinivas.putta@intel.com>, 2019-11-13 10:54:19 -0800, , src cpu avx512 enable bit conv,,
3837,dae8325a62b99a4d8356546fc1ac2f3c5f0a721d,rinivas Putta <srinivas.putta@intel.com>, 2019-11-11 22:11:08 -0800, , src cpu int8 fix signed dilated deconv,,
3838,a6c92a485d2b729fb7befe93300d84a1a1d384f7,rinivas Putta <srinivas.putta@intel.com>, 2019-11-11 14:10:03 -0800, , benchdnn deconv added regression harness,,
3839,70e3929720ea70be438fc654d53b54b9f1acde83,rinivas Putta <srinivas.putta@intel.com>, 2019-11-08 14:47:47 -0800, , src cpu int8 dilated deconv fixup case,,
3840,97bc11a04339f969722df3b55ead2255f92c46f3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-13 19:51:48 -0800, , benchdnn self fix fails,,
3841,0a8f27c3f21c404cabd47a363d6da5e9d01a8b7c,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-13 19:42:48 -0800, , benchdnn bnorm fix dangling pointer flags2str,,
3842,2c27eef2bd8afdcd0aa3bf249653e63afe106a96,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-13 19:19:28 -0800, , ocl lnorm require global stats f16,,
3843,45a9d443647f18468558940fd5fa62366dc8f4f3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-11-13 19:16:17 -0800, , doc minor fix batch layer normalization,,
3844,10ee784077cade4f20782e816912b92748c1738f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-13 23:18:03 +0000, , example ship dnnl tutorial bundle,,
3845,01921331f2b94e26c8c1a15e2dd9034ed564ff84,avel Evsikov <pavel.evsikov@intel.com>, 2019-11-08 12:41:21 -0800, , src ocl softmax add support,,
3846,ef43ef39ec9218d21c03f8d7c237195998ae4eef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-13 17:57:38 +0000, , example matmul tutorial use common error handler,,
3847,fd590babfa1da8e68a61563dc398dcb855c3423a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-12 17:29:13 +0000, , example use common error handler style,,
3848,61a0526c5772adf4a2cfe4532e2e2bdcfc80176b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-12 18:06:21 +0000, , example use common error handler style,,
3849,7bb8bcc024795526f5c269e0709a9b5693f3cc4b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-12 18:27:49 +0000, , example rnn int8 remove outdated restriction,,
3850,e589752cecde2a6f89875b367d6bfa77cfaa6f51,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-13 21:33:19 +0000, , cpu rnn enable back f32 rnn data reorder,,
3851,a35c2a9dc75e1ea45df4807183b7f3fcd06dc8bb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-13 20:59:02 +0000, , fixup cpu reorder support runtime dims scale zero point,,
3852,f3c3e02b0d93e8cab9f10a3ad951916c09fe87a7,helley Goel <shelley.goel@intel.com>, 2019-11-12 10:51:41 -0800, , perf testing gpu disable case run memory,,
3853,67830d5e8d70cf28de1de64eb4d63eddf0ddb811,ergey Kazakov <sergey.kazakov@intel.com>, 2019-11-12 09:45:42 -0800, , src ocl rnn fix size,,
3854,0d6bc9746e99c52f3a83e960929b680d58861f1c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-25 22:11:07 +0000, , doc add matmul documentation,,
3855,ada8370bcfa0340a2ca33f53ebaba220c2206f76,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-17 06:47:42 -0700, , example add matmul tutorial,,
3856,dcec1825275f7ecdc0459647a8cd397ccfff07b7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-16 04:27:25 -0700, , benchdnn input reorder add runtime parameter testing,,
3857,f678548d852e4a71f75d18a2d2d8972b82f8d6f9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-16 06:42:43 -0700, , benchdnn reorder add runtime dim testing,,
3858,c08ad8a0bf2fcdcf42e35d636e441aa20a1bcacd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-16 05:20:52 -0700, , benchdnn reorder reorganize execution code,,
3859,910b4166962f75be5fe15544f52b900691b86a45,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-16 04:50:00 -0700, , benchdnn reorder support zero point testing,,
3860,4e06ead2597348a5a207d3b9b6c9f1e646bd3a95,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-16 04:23:38 -0700, , benchdnn reorder support runtime oscale testing,,
3861,2308e5c52401a5d83a1133cb9fe8046f07d92a70,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-04 22:42:55 +0000, , cpu reorder support runtime dims scale zero point,,
3862,ebeab4fc2f6d7c1e1d30f9f82984df0becbca4c5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-15 05:22:35 -0700, , cpu simple reorder pas ctx impl execute,,
3863,5def07cbd30555860257684c767f15aa55469ce4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-17 01:17:12 -0700, , common memory storage allow borrowing handle size required support view submemories,,
3864,5a93a74ebc7ee9298eef0d6bbdd68f7e636c2383,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-04 18:20:37 +0000, , gtest iface add runtime attr test,,
3865,00dabb5d91f3fa26269aec3074a34bd48ed9ee85,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-01 23:58:16 +0000, , gtest iface add runtime dims test,,
3866,0609990284c3141c3580e5cf9dd4aa1409bdf814,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-29 07:34:09 -0700, , gtests matmul add initial iface testing,,
3867,318a48341994b4e8e441144b1d5c2bcf7b2e1e95,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-25 15:12:42 +0000, , benchdnn matmul enable testing,,
3868,59993e9e2d81e39caa7a46bea763c87f954defef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-09 04:14:50 -0700, , benchdnn input matmul add run time parameter testing,,
3869,0abadd020a13bddc134063028baa4ffab27764fe,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-11 00:24:19 -0700, , cpu matmul add zero point support,,
3870,7b50f79d989698d735e439c20a2f515f009e14ef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-11 08:26:41 -0700, , cpu matmul support runtime output scale,,
3871,5ffa6869909359b2d4c779ffb3d08b6b2abba37d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-09 23:10:03 -0700, , cpu matmul int8 add gemm based implementation,,
3872,cc95d4c3037eadc1761d781a5a4b55fb1a69c1ed,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-03 22:06:33 -0700, , cpu matmul f32 add gemm based implementation,,
3873,962282f5ef84c4a40c674e9c208c857028b135d1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-30 05:11:19 -0700, , api matmul initial support matmul primitive,,
3874,4fabe4198d1d766ceb326720b5f01d24b04d2085,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-14 00:47:32 -0700, , cpu pp_kernel add dst_zero_point handling,,
3875,b4ee207f3a1b34998e2f7a55d20aa1d6f76cabdd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-09 04:12:24 -0700, , cpu pp_kernel add runtime handling,,
3876,04e363a05a9772082a57a35fc0035ed98b8021d5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-09 02:43:44 -0700, , cpu pp_kernel add agnostic ctor,,
3877,7c1525a722527abad824254cd869b233848c96df,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-04 22:43:50 +0000, , common primitive_attr add defined method attribute,,
3878,3b4f9810eefd97baf03c9b580ac8992a66f5603b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-10 23:34:23 -0700, , api attr introduce zero point,,
3879,f26fb2d34184a85fd08b355900ee20f7b458d11b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-10 04:28:46 -0700, , api attr introduce runtime output scale,,
3880,a9cc35a815aee81e6692ce421f0253390191f3d8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-23 16:57:28 +0000, , api introduce wildcard value,,
3881,b8e9259a1928842a69f79370ff90ae5b3d6b4b4a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-10 04:25:39 -0700, , api introduce wildcard value,,
3882,dda8b6e50114fa34c218756666561bbb9a98bdda,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-02 01:29:12 -0700, , api introduce wildcard value,,
3883,2b438f3e11b57783541a7ecd2f12831af2d0fbcb,aniel Youssif <daniel.youssif@intel.com>, 2019-11-11 19:10:11 -0800, , ocl softmax enable logsoftmax,,
3884,64e94a3881adc152235f52f94b815657bd00ef52,aniel Youssif <daniel.youssif@intel.com>, 2019-11-11 19:06:59 -0800, , benchdnn softmax fix mode inplace false,,
3885,daf0cfcebfb1ea5054c374c4059fdf6be5fb5fd8,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-11-02 19:43:09 -0700, , api introduce get_kind method primitive,,
3886,6e651c7956e609c3955f286a035a696c195301d5,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-11-02 20:10:29 -0700, , api memory desc api improvement add memory desc dims add memory desc data_type,,
3887,bab77b12993eb9de79878014080ed1406e3aa1ef,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-11-02 19:40:24 -0700, , api class struct consistency,,
3888,e90caf18a9b89ef10645131ea5cd70b201df8041,emyon Kulish <semyon.kulish@intel.com>, 2019-10-18 12:01:34 +0300, , build added code coverage option cmake conf file,,
3889,12698ba2703da7345bf528b564e09340f733b8da,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-10-28 13:45:30 -0700, , benchdnn conv enable testing extended input shape commit add shape following convolution test dilated  depthwise minor update documentation,,
3890,98fcb75da53898caaac603762f314307b16aed64,lok Bakshi <alok.bakshi@intel.com>, 2019-11-08 15:03:32 -0800, , test benchnn pool bench input fixup,,
3891,abedb6d9d171cd11168c27a9146d7d38341aec9c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-07 14:27:42 -0800, , benchdnn use explicit conversion float suppresses warning clang implicit conversion int float might inaccurate,,
3892,9488c6b7b731b63f028e17f0fb21e9b3099fe9c2,avel Evsikov <pavel.evsikov@intel.com>, 2019-11-06 14:24:27 -0800, , src ocl pas const ref jit kernel constructor,,
3893,e0ea390ad37a6f47be5eb456118591170663627d,emyon Kulish <semyon.kulish@intel.com>, 2019-11-06 15:22:18 +0300, , test cpu added,,
3894,839734a5ccd658e2cfaa1defea524d04a511fd43,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-06 20:29:17 +0000,587, doc conv fix formula dilation style close 587,,
3895,fb7e539e9ec43fcc9f172de12845044c46f35369,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-05 19:34:59 -0800, , src cpu ref_lrn fix knl knm segfault root cause data type change int dim_t idea exactly helped fix complex solution work,,
3896,7da74ce39f1829dd319bd5ccb6075fcebb95ea19,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-11-05 10:57:22 -0800, , benchdnn eltwise fixup zero_pad_check gpu memory gpu created raw pointer heap,,
3897,3d2e5d72495c68b7d0fbdafba2f7193eb0639571,helley Goel <shelley.goel@intel.com>, 2019-11-04 12:05:20 -0800, , test gpu add input file performance testing,,
3898,b03ea18e2c3a7576052c52e6c9aca7baa66d44af,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2019-11-05 17:52:34 -0800, , src cpu fix code clarity disallow copy assign structure fixed missed initialization,,
3899,63613404f14161b280765046493404d6ebd56b7c,aniel Youssif <daniel.youssif@intel.com>, 2019-10-29 14:01:21 -0700, , ocl conv f16 f32 adjust padding related logic macro,,
3900,6c1988463bc0328c938e25107eb157c9699ee070,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-11-05 12:42:45 -0800, , src cpu fix offset overflow wino 1x1,,
3901,4efa898f8fd927962a11463eef7928e7bf8a4388,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-02 01:23:46 -0700, , common ctx add memory desc wrapper query,,
3902,f63b5d135125ad8217ec92654bf13ad1326fe03d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-17 00:29:40 -0700, , common memory add internal api omit zero padding,,
3903,cc276ea8f60c6fb0f22c5a1c7475d9df368e1ac6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-31 11:40:11 -0700, , api allow passing null memory execute,,
3904,26d2cbc2996d9bfc786a618f71e303b3357b745f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-04 19:50:38 +0000, , cpu ocl convolution check attribute default value,,
3905,f119cd2cb26ba46bfea1652372ddf066150ec6f5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-04 19:13:53 +0000, , cpu ocl deconvolution check attribute default value,,
3906,33e5f3074f32a7eef85d3e96705528efe1670132,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-04 19:10:32 +0000, , cpu ocl inner product check attribute default value,,
3907,a8b65125d293f25c6c17ee14a3f3717b4f592c56,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-04 19:00:58 +0000, , cpu ocl reorder check attribute default value,,
3908,02abb72773689c7cd8be8ba023ed8eea797a621c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-04 18:49:45 +0000, , cpu ocl shuffle check attribute default value,,
3909,0582d8976cd816c6e607a6b12505b98b60a7f019,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-04 18:36:18 +0000, , cpu ocl binary check attribute default value,,
3910,fd948abb0ab645cc35e0fe41f6f7c8409a8a1eaf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-04 22:32:29 +0000, , common primitive_attr add operator skip_mask_t,,
3911,923ed2e700ded6d3013835de102dac1d9f5ad15d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-01 23:52:29 +0000, , common rnn add missing return invalid argument,,
3912,c7f6e3588411d432948a42218504dc866857c51c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-11-01 23:51:22 +0000, , common rnn use dim_t dimension,,
3913,caf64c163dcdcdd8f3ab3aa2e0f8fd9e8e791be8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-29 15:47:09 -0700, , gtests common print failure status mismatch,,
3914,4ea9e57a504a0500e6ce2b116cfbe3c99461a561,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-16 03:33:02 -0700, , benchdnn memory use constant attribute emit reorder,,
3915,5cf1af88278b086817306d259206cb845e214c8e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-16 03:00:49 -0700, , benchdnn reorder style minor simplification,,
3916,455c905baa58f2ffd3698eac1bc5a53a87ed4ccd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-16 02:56:40 -0700, , benchdnn reorder style drop unnecessary argument,,
3917,3addde6d4a3559aaeb92d204ae0e88f25d3ff871,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-17 03:53:58 -0700, , benchdnn adjust align zmalloc necessary posix_memalign requires alignment power multiple sizeof void,,
3918,adde65812263605f128fa911ed882626f5ca2906,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-11 03:53:50 -0700, , benchdnn self remove redundant,,
3919,03e7ba7a1f1667a052bcd75c38301b22c008a045,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-11-05 10:00:51 -0800, , cpu avx512_core fix parallelization balance fp32 bwd,,
3920,490cf0edac91a5835ba7cc5b61fb183f2d36cf8e,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-11-04 15:35:15 -0800, , cpu avx512_core fix parallelization balance bf16 bwd,,
3921,c9215c22b52e005e969e5ceab7f9eafc1ebd74b0,oy Oursler <roy.j.oursler@intel.com>, 2019-10-01 15:54:02 -0700, , cpu conv implement threading input width avx512 bwd_d,,
3922,0d7f397f693b2b2559e5b811f2c3614df7289b58,ergey Kazakov <sergey.kazakov@intel.com>, 2019-10-04 10:44:39 -0700, , src ocl rnn merge gemm,,
3923,3d6757bb78b43d253d061982e9f097065963a4d1,"ierschem, Keola <keola.wierschem@intel.com>", 2019-11-04 15:58:31 -0800, , fixup cpu conv int8 jit fix read past end buffer error depthwise micro kernel masked load need tune size ur_w,,
3924,560381df2c0a71f95a6f7426b512e56ebfefc0b2,"ierschem, Keola <keola.wierschem@intel.com>", 2019-11-01 13:56:20 -0700, , src common align consistency check deconvolution convolution,,
3925,156c879ae0c334b1f3af762adcdb6851e7807b81,eter Caday <peter.caday@intel.com>, 2019-10-31 15:13:01 -0700, , ocl gemm add blocking superkernels,,
3926,ecee0d6ccb88ee8136956cb2966be6b152c44d01,eter Caday <peter.caday@intel.com>, 2019-10-31 14:51:43 -0700, , ocl gemm move superkernel planning primitive initialization,,
3927,5b18daad5c1b9c1d2b77f3f844d25599e4366937,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-28 21:35:39 -0700, , benchdnn add regression test false positive long accumulation chain,,
3928,73efd09a4a6c00469fcbc5ebd4d69255eea78e0e,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-31 10:39:14 -0700, , benchdnn conv improve random value generation data filling,,
3929,9a9353d3fbf523ecc247694acd3b242776c42582,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-31 22:24:32 -0700, , benchdnn conv int8 wino fill bias multiple,,
3930,8d21836c9069faad9c5f1373248fa8081206b394,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-28 12:03:20 -0700, , benchdnn enable gemm based convolution testing,,
3931,f7cba8dd6a4ff7928157f82e7ef3697bf192cccd,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2019-10-31 18:08:24 -0700, , src cpu klocwork issue fix removed unreachable code path pas large argument reference value cast bit type avoid potential multiplication overflow memory check add nullptr check gemm matrix data pointer,,
3932,1701ffb2a808bbbaf98292ce1a4ba6762a44d7ca,rinivas Putta <srinivas.putta@intel.com>, 2019-10-25 11:40:31 -0700, , src cpu avx512 ver_4fma fixup additional constriant optimized ic_blocking,,
3933,c023833f7ff52291728be1afcb70ff50016984c3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-25 14:31:38 -0700, , src lrn add ndims support close 251,,
3934,cb36e2d506fb18b699dd93928561eecc53f33b52,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-29 12:32:34 -0700, , benchdnn remove default wip problem name,,
3935,d243bad7e923ec137598da354fa24b9599e8ab53,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-29 10:57:06 -0700, , benchdnn add ndims support,,
3936,6c36ad21514767c90ae6c3fec1c8ce49157b5371,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-29 10:55:28 -0700, , benchdnn bnorm add ndims support,,
3937,f7af28d86ec1ac01f98a398babbe84ecd097909f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-29 10:54:12 -0700, , benchdnn lrn add ndims support,,
3938,6a31d073d12c83860bd5af18a5572821b7ccf900,ourad Gouicem <mourad.gouicem@intel.com>, 2019-10-29 11:38:43 -0700, , benchdnn rnn renaming fill function parameter style,,
3939,4c864af40e964fb12cf1c0dd1cb965aea520e07d,ourad Gouicem <mourad.gouicem@intel.com>, 2019-10-29 09:57:11 -0700, , benchdnn rnn reduce probability cancellation bwd bias test,,
3940,bf32e7dabd443c7a86b28923c13b89e0bffd9d8d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-10-29 16:58:28 -0700, , benchdnn add regression case input channel stride heuristic,,
3941,094801d3582c8351679cdcc63b989e397aba6643,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-10-29 16:31:40 -0700, , src cpu bwd_d fix input channel stride_d shape,,
3942,6028bb040b11d868b370a8df7dd5f489dbb5ff0b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-25 10:40:35 -0700, , src common verbose change output normalization flag,,
3943,ec4bf378b5d975b47070ef8c4cf0dd8d30d6cfa9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-21 15:13:45 -0700, , benchdnn lnorm use bnorm code base,,
3944,e9185f475d9e5a32385f3a554ca04588056d7d3f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-21 14:33:25 -0700, , benchdnn bnorm simplify flag parsing,,
3945,139179fc19bcd3463850233daba61b9f59cdd8c1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-24 17:52:44 -0700, , benchdnn eltwise check padding preserve zero impl detail benchdnn complicated enough bring total control library internal blocked layout instead let reorder back plain format saving value padded area check check mostly relevant blocked format ... library functionality transfer memory one set logical dimension one different set control data handle simplest way test,,
3946,5180ce7637cf4ca3ced11668b9cc498fa67069e2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-18 14:09:31 -0700, , src common preserves_zero depend implemenation operation definition move zero input zero output tanh already returned zero zero input elu started returning zero modified exponent,,
3947,c48ad98e2ea462ab53557059e7f7b2883b135318,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-23 15:09:06 -0700, , benchdnn eltwise clean placement assignment,,
3948,acc43758c20fe496e167298c29d631de9753a667,"rimak, Tatyana <tatyana.primak@intel.com>", 2019-10-29 16:31:54 -0700, , test add input file performance testing,,
3949,1b98663eeff562ca19b30781d145883eaf7f490b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-28 21:27:55 -0700, , build disable icl warning disabled optimisation debug build icl warning 10182 disabling optimization runtime debug check enabled,,
3950,9ab68b1b33319f6d996a6f156ae9c7954557a14e,ttila Afra <attila.t.afra@intel.com>, 2019-10-11 20:49:18 +0300, , cpu ocl detect properly handle memory storage allocation ocl runtime error library check small memory allocation error doe report memory error allocating actual memory storage cpu allocation checked whole application crash gpu exit called also kill application major issue memory error usually occur large allocation handled properly also exit never called inside library assert used checking whether allocation successful commit fix issue,,
3951,63a7828e3274c312600d469e5a24ca1c890e1689,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-10-28 12:24:34 -0700, , cpu avx512_core bf16 bwd non 1x1 convolution clang format,,
3952,0134d583a9b513cf7895f71e3550ad4594661df3,rina Sokolova <irina.sokolova@intel.com>, 2019-10-25 15:16:30 -0700, , cpu bnorm fix performance degradation barrier init performance batch normalization suffers overhead barrier ctx_init ctx_t ctx ctx_t alignment 4096 byte temporary solution use specific alignment batch norm future batch norm implementation replaced one doe use barrier,,
3953,256f0fb69d3d79c5eb3f5f73e6fee9f0eb372ec6,ourad Gouicem <mourad.gouicem@intel.com>, 2019-10-18 15:26:47 -0700, , benchdnn rnn enable non trivial stride correctness,,
3954,6728ab23819aaa76ed096a1b98a39cbd2d12a76d,ourad Gouicem <mourad.gouicem@intel.com>, 2019-10-18 15:26:01 -0700, , src cpu rnn improve performance prepare_bias,,
3955,b982dda915e5ad9f6c581220eb0f19d79435e145,ourad Gouicem <mourad.gouicem@intel.com>, 2019-10-09 09:21:31 -0700, , src cpu rnn remove copy overhead possible,,
3956,8bbe4059c27713c7808035a3344cc72d36fbd1b7,ourad Gouicem <mourad.gouicem@intel.com>, 2019-10-02 14:49:28 -0700, , src cpu rnn decouple data leading dimension,,
3957,07fbfc0f458351c3fc5b891b2f8d4aeecf2a30cd,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-10-21 18:03:43 -0700, , cpu avx512_core perf improvement 1x1 bf16 bwd convolution,,
3958,853fe92a9f7318f9c07308fd7dcab885c30cb68f,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-10-21 17:59:03 -0700, , cpu avx512_core perf improvement non 1x1 bf16 bwd convolution,,
3959,be8492632c445abce558f91c55c10c636f863775,lok Bakshi <alok.bakshi@intel.com>, 2019-10-24 18:09:16 -0700, , test benchdnn minor fixups,,
3960,4d2a11db01e314063b21f112fa445d4d6a668945,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-23 14:38:09 -0700, , src cpu jit_softmax add logsoftmax path,,
3961,bfb31e2a0bc0e2df4d57694b161422014d913172,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-23 14:37:12 -0700, , src cpu eltwise exp_injector improve precision change make exp return one zero input,,
3962,f32e21b48948d4bc5402b77e2f6bd99f2eaa76ea,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-18 19:14:22 -0700, , cpu update xbyak 5.83,,
3963,b3024a0380a131b92b407ec2759a145b6ff42e1b,ourad Gouicem <mourad.gouicem@intel.com>, 2019-10-22 15:30:29 -0700, , doc clarify thread safety property scratchpad,,
3964,6af360fd40cd79bf2a05664f41dcb16c9c2531b5,helley Goel <shelley.goel@intel.com>, 2019-10-24 11:13:22 -0700, , common global scratchpad fix,,
3965,a9be79b439e8d08672c5a1ca4ba3df64cc58917b,helley Goel <shelley.goel@intel.com>, 2019-10-24 11:04:54 -0700, , benchdnn eltwise fix extreme case test,,
3966,e7eecfcebfc6e739c619ff86c51bd80f9753920d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-03 17:19:20 -0700, , eltwise add log,,
3967,e615ab072c1e2d1ca6939eacb61614362f205897,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-14 15:19:02 -0700, , src cpu injector clean introduce helper function get_cmp_mask blend_with_mask future code reuse introduce constexpr certain thing,,
3968,509f3a982b0ee0cbac2b2544f655c4e4391b150a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-03 17:22:16 -0700, , src cpu moved injector separate file,,
3969,1df82ebd94d6fe049dacbb0836a8818d860381ba,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-14 17:49:37 -0700, , src cpu ref_eltwise clean,,
3970,78719d567892460fa9bc1fa60f5f133f67d47a1a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-14 17:14:29 -0700, , eltwise fix sqrt output negative value stop returning negative input return nan instead stop testing functionality gtest compare function know process nan rely benchdnn,,
3971,45514108eca8ca995efe006b7a63fc10a5957b39,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-14 17:14:11 -0700, , src minor fix,,
3972,b96ff46bc96e8885510d96e83fcbb2fc21c5b287,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-10-14 17:03:25 -0700, , doc benchdnn running test info,,
3973,25540f890e74828a93e3bf7747edca33fab27d1c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-10-14 15:59:28 -0700, , benchdnn conv adding intermediate change testing intermediate change allows infrastructure side testing without disrupting current testing pipeline introduce reworked architecture renamed file,,
3974,6640cf72eec9dd4e90841d7a5e49645bde1e723e,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-23 14:31:17 -0700, , cpu conv int8 jit fix read past end buffer error small channel small ur_w tail enough load src byte byte last ur_w block commit add tunning ur_w ur_w tail sufficiently large case appropriate ur_w found jit impl return unimplemented,,
3975,2b02c748364b09f0ef2e7ebfd8f2e0d8e774fe1c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-07 13:20:13 -0700, , logsoftmax add new primitive support,,
3976,d9e4096631d5083f1a91478dec4f6449efb67a64,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-05 13:38:46 -0700, , test softmax rework test interface one cover public api available relevant specific primitive,,
3977,e3e6ab60492439f59b978882596e3b601d0503d3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-08 18:50:01 -0700, , api add op_desc softmax,,
3978,46186daa2985b57bf645bd9a119e7e171e40b549,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-02 17:38:12 -0700, , benchdnn softmax change filling strategy style,,
3979,9930e3d76c8a7164e562f7015d87a233daa58756,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-02 14:03:57 -0700, , softmax clean styling,,
3980,6c0fb8bac0da4196ba53ca7a0631666a93937eb4,rina Sokolova <irina.sokolova@intel.com>, 2019-10-09 13:37:11 -0700, , cpu rnn introduce packed bf16 gemm rnn,,
3981,42d61fc21555390eb564955a9c6015a041ac8901,rina Sokolova <irina.sokolova@intel.com>, 2019-10-08 13:49:33 -0700, , cpu rnn separate weight reorder implementation,,
3982,d81701c62c07904c9f03d8677ff08da8ec121ff7,rina Sokolova <irina.sokolova@intel.com>, 2019-10-11 12:18:38 -0700, , cpu align internal bf16 gemm interface f32 int8 int64_t int,,
3983,4b84210a3f645d45cbfa2b6c5b785c6a51f41128,lok Bakshi <alok.bakshi@intel.com>, 2019-10-22 14:21:20 -0700, , test benchdnn input bnorm spatial threading bug bfloat16,,
3984,2a5e7f319c08f0a3884c09d3a3f51fbd9f52f1dc,lok Bakshi <alok.bakshi@intel.com>, 2019-10-21 19:29:56 -0700, , src cpu bnorm threading fix,,
3985,0c3852b2c9b534ca7683759b1add415b4928b838,aniel Youssif <daniel.youssif@intel.com>, 2019-10-18 17:52:49 -0700, , ocl fix stag wtag set,,
3986,b1eb6598bd071aab5d12be029113188d41abb2ba,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 14:22:03 -0700, , example use map_data,,
3987,1dbaa3817b36f1db320dd80866c6de8bbc554626,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:41 -0700, , example clean example renamed getting started gpu reorder cpu gpu engine getting started separate example removed reorder example programming model list example doe annotated version adjusted text removed item simply duplicate getting started example fixed header order adjusted wording stream wait,,
3988,6a6f803274a013098f44e5084884bbae39e358e0,avel Evsikov <pavel.evsikov@intel.com>, 2019-10-17 18:05:02 -0700, , common fix missing include,,
3989,6336a11b30e427b8e49106cfa4af4b15840c82f4,avel Evsikov <pavel.evsikov@intel.com>, 2019-08-19 13:10:20 -0700, , src fix uninitialized mapped pointer,,
3990,95885e7ffccf17854669196cac78792cf3f347d3,avel Evsikov <pavel.evsikov@intel.com>, 2019-08-19 13:09:54 -0700, , ocl bnorm use scratchpad temporary buffer,,
3991,efa008161f6023e9bdb270f9d09b7d40a7200e27,avel Evsikov <pavel.evsikov@intel.com>, 2019-08-19 13:09:29 -0700, , ocl reorder use scratchpad temporary buffer,,
3992,d6d1ddf9f4a9a1259b88cf71c3639afc8a7c7d7b,avel Evsikov <pavel.evsikov@intel.com>, 2019-08-19 13:08:49 -0700, , ocl conv use scratchpad temporary buffer,,
3993,1409ff64b2fd3366561b51e14c59601198ad446f,avel Evsikov <pavel.evsikov@intel.com>, 2019-09-12 22:37:44 -0700, , src add gpu scratchpad support,,
3994,849234b71a2fbf4d73f2a86c8e397d84a8c424a3,enis Samoilov <denis.samoylov@intel.com>, 2019-10-21 19:48:14 -0700, , doc fix memory memory related operation section typo,,
3995,f61f098cbd096170bd6f3ef04d30ac04f299045f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-18 14:07:29 -0700, , gtest add missing cleanup,,
3996,85f31c152a959d98128f38637093a0e4dc285afe,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-18 13:36:03 -0700, , cpu linux perf fix potential null dereference,,
3997,d594d435ff6448354bd43338b00f61d0bab4c25f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:44 -0700, , src fix include guard,,
3998,5a52fc318338f47365341a618833055e7258e7eb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:38 -0700, , doc fix typo,,
3999,4f9f030c1a28100625568252c1358fd8add0e3a6,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:37 -0700, , doc minor fix cmake cmake libopencl.so opencl runtime library intel,,
4000,da3e47b8b0a3de47e4e60682786da4f661d1f52a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:36 -0700, , doc change validated gcc driver version gpu actual,,
4001,d275a2d7e351a3db2a67ef83f56d6193dbf35f91,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:34 -0700, , doc remove gpu related limitation,,
4002,e4506ff922ec7f3b1bc7f70f56a16a7ecfa796ff,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:33 -0700, , common fix build error msvs 2019,,
4003,b1208b4fb42d62972da0d9becd2ed1dfbd3faa6d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:32 -0700, , build avoid spurious rebuilds mkldnn symlinks always date cause symbolic link recreation every build support depends option skip command date,,
4004,7343f2603f5de123a3123e3ff604e84496804827,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:24 -0700, , build fix missing path handling window generate vcxproj.user file target msvs creates project target file created even test project msvs call set_property set path target well test target run cmake directly cmake target target,,
4005,4b4e651afc22fbefe4f905c54a05501fd88d06bf,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:21 -0700, , benchdnn fix crash fix time per prb,,
4006,9a096b6e58346569721755f715faaaf6d70e7538,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 13:49:12 -0700, , benchdnn remove allow unimpl true gpu,,
4007,d00507e882b712262491b4b4d3f6986b17350654,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 18:24:24 -0700, , ocl conv accept eltwise sum post ops int8,,
4008,3211c94ceb5593968853b86fdfc5395739b685da,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-21 19:52:55 -0700, , fixup src ocl softmax improve performance,,
4009,ef24baa1ec16500a256c8dc4f2c3728ff926d960,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-14 15:34:03 -0700, , src ocl conv align f16 kernel f32,,
4010,9a24a008a7b81e24816866da415f164e2d40e674,"afonov, Igor <igor.safonov@intel.com>", 2019-09-30 21:12:30 -0700, , src ocl conv gen9 f16 style,,
4011,a0537df97083ec2891e7d14f2717d0625b46db6f,"afonov, Igor <igor.safonov@intel.com>", 2019-09-30 17:20:01 -0700, , src ocl conv gen9 remove unused kernel option,,
4012,532cb1a0a8a3c85ad3a3887f1ea9833147c75269,"afonov, Igor <igor.safonov@intel.com>", 2019-09-30 17:00:27 -0700, , src ocl conv gen9 use internal data_type,,
4013,d7524844b6d735e3cffa9a4673102a1a5f84669c,"afonov, Igor <igor.safonov@intel.com>", 2019-09-30 16:55:31 -0700, , src ocl conv gen9 remove unused code,,
4014,966cd70fb28bd63e82841451161a134d20f2fd3a,"adia, Haleema <haleema.sadia@intel.com>", 2019-10-11 13:07:36 -0700, , src ocl softmax improve performance,,
4015,b3bbdf90208ed522f487f23d78a9d2c2fc93aa9d,"afonov, Igor <igor.safonov@intel.com>", 2019-10-01 13:37:14 -0700, , src ocl reorder simple calculate gws based tensor size,,
4016,f16cfc0c699e70d63f03490bf4e1e3161af8d5af,"afonov, Igor <igor.safonov@intel.com>", 2019-10-01 15:31:24 -0700, , src ocl reorder simple rename dims padded_dims,,
4017,1bc368ad280843e07e1ba561b14d0a9122882a48,"afonov, Igor <igor.safonov@intel.com>", 2019-10-02 13:44:49 -0700, , src ocl reorder simple fixup redifinition data type,,
4018,940b82404917685c22a96720a5c28658ccdd71d0,eter Caday <peter.caday@intel.com>, 2019-10-16 16:59:02 -0700, , ocl gemm remove read overrun copy kernel,,
4019,26cf96932e58cf3e347536d231640b391785432c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-17 17:30:37 -0700, , doc update profilers documentation,,
4020,80ea078ee379502ad897137ea3485f173b8a8658,"ubtsov, Roman S <roman.s.dubtsov@intel.com>", 2019-10-17 17:12:00 -0700, , common fix zero padding tensor small rank,,
4021,4d6dcf9884c38398fd7de68896c191add354187d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-17 02:39:42 -0700, , cpu jit utils add missing header linux perf,,
4022,68d159ec8c6e320d170d091830f29aaacb6c83ba,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-15 23:04:48 -0700, , api add version service blas function,,
4023,acc026963e8c7d5fd62ace75944c09cf606f1a3d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-15 19:11:39 -0700, , cpu add support linux perf add support two linux perf mode perfmap jitdump latter provides information like actually generated code unfortunately due issue perf handle mmap event information may get lost thus older simpler perfmap mode implemented additionally commit provides two new function control dnnl behavior,,
4024,60131ee1d173a294aa63b69f84f7e49436c7b967,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-15 19:10:00 -0700, , common clean service function,,
4025,42a5be8845fd330ce6f594b00f9d72f27ea1da9b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-14 18:56:17 -0700, , doc clean example,,
4026,932385408659a0f43257fd789722ca4e596071de,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-14 16:05:03 -0700, , doc restore doxygen markup dnnl sum,,
4027,9501269bacb66f43d3c27fac0e5859e063e3a3e8,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-10 16:48:04 -0700, , api move version struct separate doxygen documentation section,,
4028,ef9490e06578ac59dce9ddbad55af3746b6e9cc9,ergey Kazakov <sergey.kazakov@intel.com>, 2019-10-03 17:53:12 -0700, , src ocl rnn change ws_diff_states layout,,
4029,46ff508dad6183bd534f69a3cca68d10d486f16a,ergey Kazakov <sergey.kazakov@intel.com>, 2019-10-02 13:27:59 -0700, , src ocl rnn reduce gemm_primitive params list,,
4030,0ef0cf1070a3fc3cab341c8a1815504b324966b0,ergey Kazakov <sergey.kazakov@intel.com>, 2019-10-01 14:09:25 -0700, , src ocl rnn change dims order postgemm kernel,,
4031,eaa9c195572c09d30466638a6a6a00229ad837bc,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-14 14:55:54 -0700, , example fix c4996 deprecated std copy msvs issue warning compiler properly validate std copy call warning warning c4996 std copy _deprecate call std copy parameter may unsafe call relies caller check passed value correct,,
4032,867c74601cd0770980c649ea0e48bb034f0ef83f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-15 03:13:54 -0700, , gtests sum add iface test,,
4033,4ad71771f0cb070c10e8bcecda3e24f66eb55de2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-15 03:01:39 -0700, , gtests sum style fmt tag,,
4034,3c3b91841251c9a500d1abba9cfbb2b101a6fffd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-14 04:40:22 -0700, , common sum override dst data type format,,
4035,fff776fe32277a1a98c2301fe926d61a006a4940,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-14 20:14:27 -0700, , benchdnn extend int8 depthwise testing tail case,,
4036,67dfeab4db34de6a116357d0ac719c08f645bc43,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-14 20:14:06 -0700, , benchdnn regression test depthwise s8s8 tail handling,,
4037,44b938f1b727e471beaeee96f4a7539734dcc99d,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-14 20:04:53 -0700, , cpu jit fix int8 depthwise tail handling,,
4038,5493ef6f311d4f12cd02fc7cb60ad5d89fb5bba4,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-15 13:46:20 -0700, , cpu jit fix bf16 depthwise bias padding,,
4039,ea27eb6d7069b7998e4b75198039c20f85892f0f,havani Subramanian <bhavani1.subramanian@intel.com>, 2019-10-12 16:32:49 -0700, , cpu avx2 bwd_d fixed typo wei_tag ndims,,
4040,b2ee4ab13f975aef982879727704787654f8baf3,havani Subramanian <bhavani1.subramanian@intel.com>, 2019-10-03 10:46:55 -0700, , cpu avx2 bwd_d enabled dilation dimension,,
4041,df58465c52552c6f02400b4f654238ddcbeae14a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-14 02:33:59 -0700, , cpu pp_kernel handle tail scale correctly,,
4042,3f78ee9e9a5bb7664f06ecf4e734d54cdeff4732,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-15 00:28:33 -0700, , test gemv int8 extend testing non zero,,
4043,9219d50680729ed723bc23fd2ed9309aae3bb0b4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-15 00:27:39 -0700, , cpu gemv int8 check value properly fixup cpu gemv optimize s8s8 gemv avx512_core,,
4044,4ffa7eb2ca33fcaf2aa2e609f7429d9eb69f2479,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-14 17:02:37 -0700, , build set project project may override empty platform compiler avoid set project call,,
4045,669419172ef40ad428049583be99b2db88162d08,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-14 16:51:47 -0700, , example use release build default,,
4046,9c5ed06eba23cb4532899c75f2b4ebc418f3f5d7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-03 20:09:35 -0700, , benchdnn introduce fast ref gpu option,,
4047,3e33af38d29c1c593b53a70201eb589f5f61a087,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-09-27 12:41:07 -0700, , benchdnn conv reduce test case gpu,,
4048,4a9708f75f4d087d7a8944081f4f5bf0eb3c0ef5,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-09-27 13:28:51 -0700, , benchdnn conv use cpu reference gpu testing,,
4049,785f8f3899f0848e9c1b1d9cd1226c7cbd9d1ac5,"adia, Haleema <haleema.sadia@intel.com>", 2019-10-11 12:43:28 -0700, , src ocl deconv fix,,
4050,b5470a177e3b3df056ba193a055025ee744ebbea,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-11 14:44:25 -0700, , test benchdnn extend int8 depthwise testing,,
4051,459df9e6f11a0aed313c5e900f63887da5067802,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-11 14:44:09 -0700, , test benchdnn add regression test depthwise s8s8 padding,,
4052,9649e793b02aa82563dfc004649d5f29918b36c2,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-11 14:41:16 -0700, , fixup src cpu conv_int8 grouped depthwise convolution fixup,,
4053,96dfd066ceed37fb078b1508355b16a039efe5b7,lok Bakshi <alok.bakshi@intel.com>, 2019-10-10 17:01:48 -0700, , test benchdnn input conv detect potential zmm_src register reassignment,,
4054,44090403ce05138d9c1a59e98b4f04bdeb00c55a,lok Bakshi <alok.bakshi@intel.com>, 2019-10-10 16:02:32 -0700, , src cpu conv_int8 grouped depthwise convolution fixup,,
4055,6d819cd5f9229a109e59f2d69892f2a9f3e018d6,enis Samoilov <denis.samoylov@intel.com>, 2019-10-09 11:00:32 -0700, , build bundle example respect dnnlroot environment variable,,
4056,fa80adc2cac07a7292589173f845055d95e91be6,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2019-10-10 16:39:59 -0700, , meta added code conduct,,
4057,98666c598b02db9c0ae67b447d52e3452595edf9,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-10-03 14:27:56 -0700, , cpu gemm add internal pack api add internal pack api bfloat16 data type,,
4058,c605ca017c6521d2ed8d4918e4dce9a6443b437b,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-10-03 14:27:24 -0700, , cpu gemm add s8s8 pack api add gemm_s8s8s32 intenal pack api,,
4059,ebd7d0be6004a524fcb7d599161dd0ba1289b3cd,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-10-03 14:26:54 -0700, , cpu gemm style use shorter name also fix clang format complains,,
4060,e7ed8aaf2152104346727ea92d65413206dc1fb8,"adia, Haleema <haleema.sadia@intel.com>", 2019-10-03 15:14:05 -0700, , add bf16 support deconvolution,,
4061,56d7dfd08d5453e47c9865f3fa9d67020340ead7,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-10 10:47:35 -0700, , format fixup benchdnn fix repro string conv non default tag,,
4062,37e3328ce89bd4b9ab0682f56319303087dcf8d7,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2019-10-09 11:49:57 -0700, , src cpu jit conv fix padding corner case disabled non 1x1 jit convolution kernel problem padding size greater dilated kernel size,,
4063,0ff7fadde441e92bc24cded5d67d56830397fdcc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-09 04:08:47 -0700,570, benchdnn doc correct link repository close 570,,
4064,8f3d9c4297acc96b95bd489408feca1539700e65,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2019-10-09 10:21:34 -0700, , separate template bug feature question,,
4065,70372465193190d60625ed8df1bc9b9b004a6be7,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-10-04 10:47:06 -0700, , cpu avx512_core disbale autogrow mode fp32 winograd convolution,,
4066,689c90b628e5ed087cc4e09896a702d3dc219898,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-10-04 10:46:24 -0700, , cpu jit_generator enable autogrow mode default,,
4067,c7c1f7e19d356b18e145abe92491b98c1f0617b8,"ierschem, Keola <keola.wierschem@intel.com>", 2019-10-07 16:20:17 -0700, , benchdnn fix repro string conv non default tag,,
4068,095badf59e349df2f0e48fc06dbe0c9c15f3cdee,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-07 15:38:26 -0700, , api add missing includes,,
4069,d113dcfc8d71289c99492fecd26202e58af02cde,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-10-04 16:32:30 -0700, , api fix default construction dnnl primitive older gcc version,,
4070,1d6546bb509d46a687ea4ed472e8baa4ac4cda77,"adia, Haleema <haleema.sadia@intel.com>", 2019-10-03 13:11:42 -0700, , test add binary prim test support gpu,,
4071,2f13fb86c7cb278d8343bd56ac7778f98674c620,"adia, Haleema <haleema.sadia@intel.com>", 2019-09-16 17:16:10 -0700, , src ocl add binary primitive,,
4072,642d3bbb42c9f7f326c059a79322fd0a02af6c83,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-10-03 20:33:38 -0700, , common verbose align gpu behavior documentation,,
4073,87d60f25e1f6f57147674d6066b7705e720b84ba,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-09-21 19:06:42 -0700, , api add primitive desc query query return memory descriptor based index respective execute argument,,
4074,21b3de5369857596263c827869a93168dbfe3278,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-09-25 20:24:00 -0700, , api update documentation partial update much work need done,,
4075,ef78ec38a5e9afcc257caaa5576d12dc6e1eb577,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-09-24 22:11:30 -0700, , api add memory desc query also clean implementation child class remove code documentation documentation,,
4076,b59b7573d01bce57cddd8579b062cabd48ee8f6f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-09-23 20:44:00 -0700, , gtests add api test non throwing primitive constructor,,
4077,f63914141d1cfc3f8a317357c00075e8ce8934c4,"afonov, Igor <igor.safonov@intel.com>", 2019-09-27 15:50:10 -0700, , src ocl check attribute,,
4078,2cf20892a2e9ca97a8c2b317f333041351cc37f6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-09-21 18:59:42 -0700, , api add missing api enum tag prop_kind query,,
4079,026ba6ca29243c39cbafe040b24f3e46f26679a2,eter Caday <peter.caday@intel.com>, 2019-10-02 10:41:36 -0700, , ocl gemm implement post ops copy based gemm,,
4080,3f2c2e7e1231d6c21b10f8cf01294ce86a354831,rinivas Putta <srinivas.putta@intel.com>, 2019-09-30 17:52:31 -0700, , src cpu int8 dilated conv fixup case,,
4081,e787043a057a3fa38d35390996d361f40fa68cfa,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-10-02 23:15:17 -0700, , copyright update 2019 fix banner,,
4082,82ead79f481efcba846d32e083f82ed1baa56178,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-26 02:50:23 -0700, , doc shuffle minor fix,,
4083,517bcf75b12ead7b02771c3ed2d506ad9d73e655,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-01 08:13:44 -0700, , doc softmax mention place support,,
4084,57c66b12c600145a85d1adbbe0b87c4df61c1f68,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-01 08:11:42 -0700, , benchdnn softmax fill dst diff_dst differently,,
4085,014a1030079e6d040dbb60af08f44ab31ef46a49,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-10-01 08:11:16 -0700, , src softmax bwd support place computation,,
4086,5e68d9325a3c64975a413052cad82450ebd12d87,enis Samoilov <denis.samoylov@intel.com>, 2019-09-16 21:35:13 -0700, , example bundle fix path bin window,,
4087,4547e960cc0f727d354f46d95112dce68f654296,enis Samoilov <denis.samoylov@intel.com>, 2019-09-27 15:14:28 -0700, , build fix cmake warning,,
4088,63c473381dd8e33cc788199d80b7677675ba45e0,oy Oursler <roy.j.oursler@intel.com>, 2019-09-23 11:39:02 -0700, , cpu conv remove dead code avx512_common fwd convolution,,
4089,09644c7678ea6078493bf91ec4fd49826ab5c916,oy Oursler <roy.j.oursler@intel.com>, 2019-09-20 14:59:01 -0700, , cpu conv remove unneeded check depthwise avx512 convolution,,
4090,5cfe5e787b9cabfda9d340607b66830e4972c980,oy Oursler <roy.j.oursler@intel.com>, 2019-09-20 11:05:45 -0700, , cpu conv replace sizeof float typesize avx512 f32,,
4091,3fd74af70dfc815ab70416c7d12bd028af6b61e2,oy Oursler <roy.j.oursler@intel.com>, 2019-09-19 13:17:12 -0700, , cpu conv xmm based jit kernel fp32 grouped bwd_d convolution,,
4092,5fdcccdd99a5921086a243e2bd0ea0f17082aecf,oy Oursler <roy.j.oursler@intel.com>, 2019-09-19 14:42:13 -0700, , cpu conv move init_conf tag setting logic function,,
4093,352b7c384904ecb76ddfae70f38511b92e7073e6,oy Oursler <roy.j.oursler@intel.com>, 2019-08-27 10:30:54 -0700, , cpu conv remove jcp.loop_order dead store bwd init,,
4094,f8f0865ef232836bbce1e418622bf94fa55dccfe,oy Oursler <roy.j.oursler@intel.com>, 2019-08-22 13:56:55 -0700, , cpu conv pull calculation constant parallel,,
4095,00c9575dc273a096fb911e2d1e38533331cf3fb9,oy Oursler <roy.j.oursler@intel.com>, 2019-08-22 13:37:09 -0700, , cpu conv simplify thread count logic,,
4096,271c3394e8063b13394c9b719be6df2313940109,eter Caday <peter.caday@intel.com>, 2019-10-01 08:52:50 -0700, , ocl gemm disable copy gemm window,,
4097,19bc4bdeb43b6e77744e8aed351b437d5e6f178f,oy Oursler <roy.j.oursler@intel.com>, 2019-09-30 10:02:52 -0700, , test conv fix dispatch fast ref bwd_d convolution dispatching,,
4098,85408ab7a5cc7a6c76000257a326ac90d2551a4a,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-09-26 17:14:15 -0700, , src cpu avx512_common removed attribute field winograd wrapper class winograd primitive pointer user provided attribute guarantee object exist primitive executes thus potentially resulting undefined behavior likely seg fault quick fix remove use pointer primitive execution notice winograd primitive still need proper solution use attribute,,
4099,8f7dd366ff83855dc60345aa5bdc0c797acb9f70,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-09-27 15:12:20 -0700, , src cpu avx512 minor code cleanup,,
4100,fff3940f8d02292dd71f421b4c8bd67eaea85479,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-09-25 09:48:41 -0700, , src cpu avx512_common check user data alignment winograd icc intrinsic use,,
4101,6b8846e0910c13f3dd3f49edfd9c503fd6924021,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-09-25 09:47:48 -0700, , src cpu avx512_common changed icc intrinsic work unaligned memory,,
4102,b93245b4c1f86e975ede3292090691eb2697e497,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-09-23 17:26:32 -0700, , src cpu add stack array alignment winograd implementation fix potential issue mic avx512 performing aligned memory access unaligned memory,,
4103,19e6942bfee1728cd411ff495975bc754604a778,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-09-27 13:27:33 -0700, , doc update basic concept,,
4104,7e52eb8d9e256bec26f8cda43e32e8586cd1322b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-09-27 13:59:39 -0700, , build fix opencl build gcc 4.8,,
4105,954eaad739d6d2431e418ba08bdbf56d91d2e7ca,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-09-27 14:45:56 -0700, , meta add template,,
4106,a58b32b738beb564586b842aee71bd07c9edd50a,eter Caday <peter.caday@intel.com>, 2019-09-24 14:08:36 -0700, , test gtests add ocl gemm_f16f16f32 test,,
4107,44e766bd6623c1d3a0df873ce11d5736f53e5a21,eter Caday <peter.caday@intel.com>, 2019-09-24 14:07:49 -0700, , ocl gemm reference gemm_f16f16f32 implementation,,
4108,0d701ac14cf06b7828e4e514368bdff2927fa0bf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-30 11:00:08 +0300, , fixup build mkldnn compat provide mkldnn dnnl symlinks,,
4109,c0c2df2d22605fdffc688020088672900ac905e7,"lia, Taraban <ilia.taraban@intel.com>", 2019-09-26 17:36:12 +0200, , ocl utils change device detection target intel device,,
4110,175859dfb616f05711416cac2d8388f37a0482e2,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-09-24 18:21:52 -0700, , benchdnn use cpu reorder gpu testing use cpu reorder reordering gpu memory reduce testing time remove internal api supporting feature library,,
4111,4ade75c386c8bea56bd60529b021d8b853d62617,iyou Chen <493320569@qq.com>, 2019-09-28 03:33:50 +0800, , api support building application fno exception flag,,
4112,a5fd8be3ed59491bcaaa4d08ae539b910372f9e0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-27 01:40:22 -0700, , build mkldnn compat provide mkldnn dnnl symlinks,,
4113,144ed1fcc193b9ca1be358c828369d51f50f94cf,lok Bakshi <alok.bakshi@intel.com>, 2019-09-26 16:39:06 -0700, , test benchdnn conv gemm test case unit kernel dim,,
4114,cd67595dc9b1ac589bb39d20c82a0e0d4760e225,lok Bakshi <alok.bakshi@intel.com>, 2019-09-26 16:23:35 -0700, , src cpu gemm grouped convolution fixup,,
4115,680574e0910cd393bb2d564684f062ecb30d30d3,"afonov, Igor <igor.safonov@intel.com>", 2019-09-25 11:50:44 -0700, , fixup src ocl gemm x8s8s32x add post process kernel,,
4116,f2cf2f083409412e41ee0b8bcfcfb1fa80ed827f,rina Sokolova <irina.sokolova@intel.com>, 2019-09-23 14:45:50 -0700, , common change default parameter is_eltwise,,
4117,281754e380f5a7cac0a2bd54e949a8e5c420058f,rina Sokolova <irina.sokolova@intel.com>, 2019-09-23 14:44:54 -0700, , cpu support output scale eltwise postop,,
4118,50f935b2fb11b426a8975e9b82b5b15528c68dcb,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-09-23 22:03:59 -0700, , build validate dnnl_ cpu gpu _runtime value,,
4119,4e96da5f7a75b936a40bb1cec8c636be856ca0ba,"afonov, Igor <igor.safonov@intel.com>", 2019-09-04 18:56:38 -0700, , test benchdnn input gpu add test case int8,,
4120,07dcf79912661ab6b76131915039f79fb65749c5,"afonov, Igor <igor.safonov@intel.com>", 2019-09-04 18:54:33 -0700, , src ocl gemm x8s8s32x add post process kernel,,
4121,659025299444501c122fa80075dd0da340e292ef,"afonov, Igor <igor.safonov@intel.com>", 2019-08-21 10:56:40 -0700, , src ocl gemm add x8s8s32s32 support,,
4122,a4209e093c5cde10011607a820e2098cef0ae002,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-09-23 15:20:15 -0700, , src fix simdlen processing leave openmp 4.5 supported compilation fails compiler support openmp 4.0 4.5 fail openmp due absent pragma omp simd,,
4123,5f4a1ffae7a51bc61304cb48fa214214f6bd9c8a,eter Caday <peter.caday@intel.com>, 2019-09-18 15:52:32 -0700, , test gtests add ocl,,
4124,d89be82522ec4f0803fec1c98e3c501a4f7242af,eter Caday <peter.caday@intel.com>, 2019-09-17 13:08:28 -0700, , test gtests add ocl,,
4125,3417d88269423d4f3090ccfc6fd7552a5ff5413d,eter Caday <peter.caday@intel.com>, 2019-09-17 13:07:56 -0700, , ocl gemm reference gemm_bf16bf16 bf16 f32,,
4126,e190c639b5ded301f8c9e39f22b8cbd59b749adb,un@macbook <mutate@aliyun.com>, 2019-09-20 14:10:25 +0800, , api remove duplicate declare,,
4127,6abd2b154e42c2001752b17cd4da8be756c21010,eter Caday <peter.caday@intel.com>, 2019-09-19 13:28:45 -0700, , src ocl clang format,,
4128,a737d0d20c7765fa7854f485ca84a1b6fd8e474c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-09-19 10:58:10 -0700, , benchdnn conv add regression case nb_oc_blocking avx jit,,
4129,6448eb90563a30392a5d7cd607e76617c3debd41,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-09-18 17:18:10 -0700, ," src cpu avx2 add default case size fix case jcp.nb_oc 3,2 resulted incorrect output assert triggering seg fault",,
4130,4fd683acd9a0069802a2314daf658b4ed8cf8b9c,enis Samoilov <denis.samoylov@intel.com>, 2019-09-18 16:52:52 -0700, , style fix formatting,,
4131,5c4a45d2065cb421608833db67e9c2f414fb47b6,eter Caday <peter.caday@intel.com>, 2019-09-17 10:33:07 -0700, , ocl gemm specify required subgroup size copy based compute kernel,,
4132,8c681c283f698546f4167576f358bc6af554ac1f,"ierschem, Keola <keola.wierschem@intel.com>", 2019-09-18 13:47:17 -0700, , cpu conv avoid zmm usage xmm ymm version int8 jit,,
4133,f1781d5bf67e5470332f0248f22836db1f67a5f2,"adia, Haleema <haleema.sadia@intel.com>", 2019-09-13 16:54:06 -0700, , benchdnn sum add bf16 test support,,
4134,269f531195300d4604c5915bf6064c5c9b49630c,"adia, Haleema <haleema.sadia@intel.com>", 2019-09-12 13:06:26 -0700, , benchdnn concat add bf16 test support,,
4135,d46cec184d9f3e8682ea1022ab176ec6216a6172,rina Sokolova <irina.sokolova@intel.com>, 2019-09-18 10:58:58 -0700, , cpu tbb bnorm fix bound read,,
4136,e51b69ee27bc78d9552337c4b35cf1ef69b3f7ab,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-09-18 10:42:38 -0700, , doc fix binary formatting,,
4137,1116801c28f67363fe562e410b564039cd1ba534,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-09-09 15:06:55 -0700, , src cpu binary add jit implementation,,
4138,40ba0667507e13b4bc8ceda36493489ad879d05f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-09-16 18:22:46 -0700, , src cpu style jit_bnorm_s8 jit_softmax separated isa specific part template specialization moving common stuff base class,,
4139,8d5fc054f7a8d2abc84c1315262f8d5ff12e1129,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-09-16 11:13:10 -0700, , build bumped version v1.1,,
4140,4bfd3bea23bba500e0d9a6c923754bd324504fe9,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-09-13 14:53:45 -0700, , doc included opencl api extension reference manual,,
4141,1f20b2239f2abe86f33694371d6f9c68d9294dbb,enis Samoilov <denis.samoylov@intel.com>, 2019-09-13 18:41:31 -0700, , doc add boost software license,,
4142,bcc453bc28a61764e23429d28318f1e124d678af,enis Samoilov <denis.samoylov@intel.com>, 2019-09-12 14:41:30 -0700, , common engine remove code duplication,,
4143,f8d87cded856d0d9d307de6cce041c641ae9cf33,enis Samoilov <denis.samoylov@intel.com>, 2019-09-11 19:31:22 -0700, , common engine fix memory corruption,,
4144,54ae5eef3f7ba0cd58a518a323e68ef4a6b6b64d,enis Samoilov <denis.samoylov@intel.com>, 2019-09-11 18:52:01 -0700, , doc add primitive cache experimental feature,,
4145,3957bd244471082dcf8e2ec325dc8f41a611ef4f,enis Samoilov <denis.samoylov@intel.com>, 2019-09-11 18:43:49 -0700, , doc common fix verbose output doc,,
4146,eb8c6ab2e984881a55e1740c5f7c99b618fd1bd3,enis Samoilov <denis.samoylov@intel.com>, 2019-09-11 18:34:03 -0700, , common engine disable primitive cache default,,
4147,2bb353e37d6a3b554f1a698c141c84e6c55db851,ergey Kazakov <sergey.kazakov@intel.com>, 2019-09-12 11:39:20 -0700, , test benchdnn rnn improve gpu testing,,
4148,4a686fa670c9c4a13122061d0fd0bd52ecc1e3cb,ergey Kazakov <sergey.kazakov@intel.com>, 2019-09-11 13:44:56 -0700, , src ocl rnn add skip nonlinear testing mode support,,
4149,c3d4559294b5a715d9e6b5f17bed1967696d94d4,ergey Kazakov <sergey.kazakov@intel.com>, 2019-09-11 13:30:08 -0700, , src ocl rnn fix lstm bwd bug,,
4150,c62553df73c1f97c872cb9bf57f68e186de35566,rina Sokolova <irina.sokolova@intel.com>, 2019-09-10 11:15:54 -0700, , cpu rnn support bf16 jitted postgemm,,
4151,eecb6de1f8f281bbd55c65da5eba611fa7b7b59c,rina Sokolova <irina.sokolova@intel.com>, 2019-09-10 11:14:30 -0700, , cpu rnn jit postgemm move quantization common,,
4152,eef8a6b356b20e0390b6e797f9f3963e1a73929c,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-09-12 11:18:52 -0700,550, doc corrected mistake format propagation example annotation close 550,,
4153,49c9ecfb0cd8c21be725255626d6e6e7c38883de,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-09-12 09:18:55 -0700, , doc removed outdated performance limitation tbb runtime,,
4154,d86434a41be58534872314f008778aba995ddaa0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-06 16:29:49 +0000, , example cnn training use fmt backward eltwise pooling lrn,,
4155,ab5c1ea66ebb18c2d5150f4f8d76bd81882bc2e0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-05 18:25:39 +0000, , doc describe requirement,,
4156,f43aea4d54bdb21fc4100a245cce61816269700d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-04 18:59:55 +0000, , api common pool allow,,
4157,a5450ffad172150621e6b1a9d8be5700585ced76,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-03 22:25:12 +0000, , api common bnorm allow,,
4158,1bee436b110a425acbb2998bb57079a39583e780,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-03 22:12:13 +0000, , api common lnorm allow,,
4159,e309ec361d80347d32db1c2882c76353e5eea216,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-03 21:51:44 +0000, , api common shuffle allow,,
4160,bb7ff9afb21ae56e10a500edebdc506df7eb3a40,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-03 21:05:13 +0000, , api common softmax allow,,
4161,202566a094c1964f84b68d10ec95c403a567f803,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-03 20:38:09 +0000, , api common lrn allow,,
4162,cb102b08846c1249ddeb3392550098fabf63e261,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-03 17:18:42 +0000, , api common eltwise allow,,
4163,e51c5bb5154465c91ca1c29526711357ac449438,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-03 17:17:44 +0000, , common add helper,,
4164,ae74f0be0030233ea470e46c3c1861f18225f9e8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-05 06:39:35 +0000, , ocl use get actual memory format,,
4165,c7ba03752134427824c2e12fdd4474bd26676862,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-06 16:57:16 +0000, , example lrn use right order parameter,,
4166,1cb4080094c1d554dd0f863e89576af7fb35ed8e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-03 17:38:05 +0000, , common lrn use right order parameter init_desc_bwd,,
4167,6d25ded84324a794a3567fa46b4dd5117b4d7065,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-04 18:51:35 +0000, , benchdnn pool simplify driver,,
4168,2708470f4a8717f259380d3b900a44e2edf0e646,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-05 06:38:28 +0000, , style ocl remove unused variable,,
4169,97ebd2ecf8bab41d6ea73616d380effb3a971786,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-05 05:29:00 +0000, , common primitive cache add relevant info key,,
4170,507e5fe1130270ca3ff6ce581227cc9ce2b633ca,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-09-05 05:23:11 +0000, , style common minor change primitive hashing,,
4171,9c9249f49c120ba734f5c95adcf115ed78e6aec0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-09-11 08:45:52 -0700, , benchdnn bnorm fail bwd_dw run flag,,
4172,cd50520f94519ea7235e63b5e4c69a9361580da7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-09-10 10:26:02 -0700, , src common fix reshape,,
4173,25bca58efac0cc59cb245c3dd62f9d4b93b986cd,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-09-09 10:36:14 -0700, , src cpu ref_binary fix offset tensor,,
4174,7bc97e023133e47cbe560eb390b4b6ee6124f4fc,ourad Gouicem <mourad.gouicem@intel.com>, 2019-09-05 11:48:13 -0700, , benchdnn rnn fix count,,
4175,e3a84a63c8f8c1e7ecff9b625702ef94a39fc793,ourad Gouicem <mourad.gouicem@intel.com>, 2019-09-04 23:13:59 -0700, , benchdnn rnn add bf16 small test case,,
4176,7cfcbeb71b463bc8f26794ace53ca9238af8546d,ourad Gouicem <mourad.gouicem@intel.com>, 2019-09-04 22:59:08 -0700, , src cpu rnn add bf16 support,,
4177,371aad6b19bfaa77b6c7fed7d0150f36ce2456ae,ourad Gouicem <mourad.gouicem@intel.com>, 2019-09-04 20:11:34 -0700, , src cpu rnn support gate scratchpad jitter,,
4178,e368b46955dd35a199e728465c45802945b7120d,ourad Gouicem <mourad.gouicem@intel.com>, 2019-08-15 09:16:46 -0700, , src cpu rnn split temporary gate scratchpad split temporary gate workspace scratchpad two purpose temporary gate different data type workspace inference reduce memory footprint also take advantage patch templatize many function make reusable different datatypes especially bfloat16,,
4179,0d175d78a917d644d5b7bc71bd03c1bbf95c436e,ourad Gouicem <mourad.gouicem@intel.com>, 2019-09-04 12:34:46 -0700, , src cpu rnn check int8 properly,,
4180,9eb8a4681daa58205f9c35768f4ca7f0b406f566,ourad Gouicem <mourad.gouicem@intel.com>, 2019-08-14 13:05:31 -0700, , src cpu rnn move scratch allocation workspace scratchpad,,
4181,603a3251f6bcd5792c69b1e0f08bb1d55fb001b2,ourad Gouicem <mourad.gouicem@intel.com>, 2019-08-14 10:19:51 -0700, , src cpu rnn various clean variable renamings,,
4182,958f81062e9bbe94cf9c5727eeb6be3a4d76d998,ourad Gouicem <mourad.gouicem@intel.com>, 2019-09-04 14:51:49 -0700, , src cpu rnn add datatype check rnn bwd creation,,
4183,2d684702864755186edcc6446e74347da6b93aa5,ourad Gouicem <mourad.gouicem@intel.com>, 2019-09-05 13:31:12 -0700, , src cpu rnn check properly default attr,,
4184,6c92775d22a4f8284356ab3a7bf9f35e0d51ddcc,ourad Gouicem <mourad.gouicem@intel.com>, 2019-09-05 15:01:47 -0700, , src common enable omit check default supported attr,,
4185,f99745175fc585e982e310c64d73248a7ae78c94,ourad Gouicem <mourad.gouicem@intel.com>, 2019-09-03 16:12:32 -0700, , benchdnn rnn simplify gru cell code,,
4186,c2da0b5a9b95b95021651b1422a4f3dfd6e2d38a,ourad Gouicem <mourad.gouicem@intel.com>, 2019-08-22 16:23:02 -0700, , benchdnn rnn add bf16 support,,
4187,7b8b0fcde91b0d829e57c79d6f8606d173322d9d,"ubtsov, Roman S <roman.s.dubtsov@intel.com>", 2019-09-12 07:57:28 -0700, , api allow primitive primitive_desc empty error error construction result empty object instead throwing thus allowing probe different fusion etc without handle exception,,
4188,6f54e5b78925c16a19fc11b1453cdcbfc37951f0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-29 04:42:44 -0700, , src cpu jit_softmax extend support nchwxc nhwc layout still dense memory matter spatial introduced stride inside implementation work blocked format finer granularity parallel level spatial,,
4189,f3639a70f56864da13721870ed1ed87aaede4f74,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-09-11 08:01:49 -0700, , src gemm applied clang format,,
4190,7f898a61f55c72e275e0df15dfe1b318fad8c172,lok Bakshi <alok.bakshi@intel.com>, 2019-09-10 12:43:55 -0700, , test benchdnn conv boundary value check parameter,,
4191,1e42e6db81e1a5270ecc0191c5385ce7e7d978e9,eremy Wong <jmw@netvigator.com>, 2019-09-11 04:46:53 +0800, , src initialize member structure prevent compile error vs2017 address error c3615 constexpr function ... result constant expression vs2017,,
4192,32e5e388d32e1ce495b329f26fe0f105d95e7209,eremy Wong <jmw@netvigator.com>, 2019-09-11 04:44:02 +0800, , build added bigobj flag visual studio address fatal error c1128 number section exceeded object file format limit compile bigobj vs2017,,
4193,0e366db818b117801b2b88bb2036d05c35e00c4f,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-09-06 17:51:12 -0700, , src cpu gemm conv corrected problem dispatching removed extra parallel section data initialization zero,,
4194,43a41fe713b4b28cc836378525c517cc16ebde9f,rina Sokolova <irina.sokolova@intel.com>, 2019-08-12 13:38:15 -0700, , cpu introduce jit layer norm,,
4195,2f055f014c058163245ba2e8c65baab96fb9e50d,lok Bakshi <alok.bakshi@intel.com>, 2019-09-09 14:25:00 -0700, , src cpu fixup assertion,,
4196,2bb184f15d91e52d449437a92f857bff9db82321,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-30 19:18:53 -0700, , benchdnn introduce list mode,,
4197,e08e5f5bec033e197ab27532f5322374d5765a88,avel Evsikov <pavel.evsikov@intel.com>, 2019-09-03 12:55:31 -0700, , ocl concat handle arbitrary fixed dst memory format ported cpu see commit,,
4198,286a4c2ec823e986048af7ee688d32b9814e775f,aron Johnson <aaronjohnson@users.noreply.github.com>, 2019-09-06 17:32:43 -0700, , minor text change add,,
4199,a15f4f9a920abae0817ae53e7df77762f4811b8d,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-09-05 14:34:25 -0700, , benchdnn increase data alignment stable result user environment,,
4200,8af36e2706f911e341183e51a8a16e2adad63e7b,rinivas Putta <srinivas.putta@intel.com>, 2019-09-04 12:19:00 -0700, , src cpu jit_1x1 return unimplemented spacial padding,,
4201,487189cbb5811c1e28f7dbac87e3947d33fdf925,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-09-05 18:50:02 -0700, , src cpu fixed avx512 conv bwd_w corner case problem,,
4202,65aedede8e124d8bda01dd9b1caf5019d692e777,"ierschem, Keola <keola.wierschem@intel.com>", 2019-09-06 16:15:02 -0700, , cpu conv jit depthwise bwd_w misc fix disallow stride larger filter disallow non unit padding multiple stride disallow case filter doe fit input fix overlap calcalution compute_h_loop,,
4203,1db99c4dbf9d82263aef2671ff6e68392620d23d,ergey Kazakov <sergey.kazakov@intel.com>, 2019-09-04 12:40:31 -0700, , src ocl add int8 rnn,,
4204,9c43dc73e87e4108c6b45b55936694ff7653867c,rina Sokolova <irina.sokolova@intel.com>, 2019-08-27 16:18:03 -0700, , cpu bnorm make nhwc bnorm tbb friendly,,
4205,c744c4360ffb7e0245c0fd7a73f4ebe75cec72da,rina Sokolova <irina.sokolova@intel.com>, 2019-08-13 16:03:09 -0700, , cpu bnorm introduce tbb friendly jit bnorm,,
4206,88d6b06c1c42d6cc6d0b1231fadc9af743bec837,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-09-05 15:24:10 -0700, , src cpu avx512 remove workaround bwd_d negative padding,,
4207,98d27ef538c18ba144b5120edfdd1d4d8732b36f,oy Oursler <roy.j.oursler@intel.com>, 2019-09-05 09:29:28 -0700, , cpu conv fix miscalculation negative modulus,,
4208,edc939a840face452b3aecf79a614f000cf10472,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-09-03 13:03:34 -0700, , cpu gemm style change var name gemm_partition,,
4209,c75b28fbf3eca30ca5dacdb4de77b3f1c9c7f800,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-09-03 12:48:29 -0700, , cpu gemm spawn thread forcing threading improves performance parallel region gemm call use thread,,
4210,380b1d251fefcd2403282dc80eacc38461fbd0c8,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-09-03 12:47:17 -0700, , cpu gemm sacrifice thread try decomp help seeking better decomposititon,,
4211,4751af94647ea650a169fd05c925899c651beaff,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-09-03 12:44:50 -0700, , cpu gemm use partitioning thread decomposition use partitioning large value reduce number thread used partitioning avoid tail case,,
4212,e7e4eaa3777eef87f71eaa049cf801d4290da3a3,"afonov, Igor <igor.safonov@intel.com>", 2019-09-04 12:42:26 -0700, , add codeowners,,
4213,c6cfc631017c6d67ae47f6b389b220c329f50654,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-05 12:53:08 -0700, , gtests reorder add gpu gpu test engine different,,
4214,1d964bd86f2edfbc8e37ea3e5110e4102a78c7bc,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-05 12:52:59 -0700, , ocl reorder add gpu gpu support engine different,,
4215,215fc568706f29556b2a144c68a1f95f65f5528a,helley Goel <shelley.goel@intel.com>, 2019-06-28 12:19:11 -0700, , ocl eltwise add int8,,
4216,5b67feff4fb881a202b5e886154ab60751b20268,helley Goel <shelley.goel@intel.com>, 2019-06-28 12:39:21 -0700, , benchdnn gpu fixup eltwise fix input file add test target,,
4217,df64cbdb6c8f0c51bfda56908253c8f6cced478b,helley Goel <shelley.goel@intel.com>, 2019-08-29 17:55:06 -0700, , benchdnn eltwise improve error check,,
4218,7cd0c2ef3a93d42ce8fc099a3dbd8d8291ee4830,helley Goel <shelley.goel@intel.com>, 2019-08-16 20:45:53 -0700, , test gtests extend int relu testcases,,
4219,2b3fafa3359f5d9e84f6d26fca8f6c403910ef8a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-09-04 11:53:05 -0700, , fixup benchdnn use batch benchmark gpu,,
4220,b25ceebbb4b79724057189d3f1cc3b463377a1c0,"ierschem, Keola <keola.wierschem@intel.com>", 2019-09-05 08:54:42 -0700, , benchdnn conv preserve failed status trust check,,
4221,2916e58799de3ec81d640b12c55b68a683fc2c4f,lok Bakshi <alok.bakshi@intel.com>, 2019-09-04 10:05:03 -0700, , test benchdnn conv corrected definition problem,,
4222,aa09f8175a20fd50a13bb73c7c23bbed4a838bbe,rinivas Putta <srinivas.putta@intel.com>, 2019-09-03 10:19:47 -0700, , src cpu bwd_d fixup stride_w,,
4223,ccb47d6e0951117179553ee82cf5ad8f73285af1,ergey Kazakov <sergey.kazakov@intel.com>, 2019-09-02 11:25:22 -0700, , src test common ocl add int8 gemm support gpu,,
4224,c67403787cb8855f9a366589a2310749f0287da2,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-24 14:57:45 -0700, , benchdnn use batch benchmark gpu,,
4225,b977ff2783175567b014c51c91a6ca18dc79decb,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-23 06:37:31 -0700, , benchdnn parser parse dims desc mfdnn 1907 compatibility,,
4226,09ed21f41d8672dcbe9c867adc2c1fc437b28658,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-26 00:54:07 -0700, , benchdnn lnorm data_tag tag,,
4227,85a9305ad49c0438ce05f98397e9b619823df010,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-25 22:49:15 -0700, , benchdnn minor fix improvement dump default value attribute use given prop kind deconv use native string.substr method,,
4228,dc121321ada388b0e334599952316a3fa2356dd5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-20 00:43:02 -0700, , benchdnn rename integer cfgs,,
4229,cb7c445e4d1d69216052421b99c13e01e3d3e174,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-25 22:56:30 -0700, , src common verbose change improvement,,
4230,057c40fa6f2768868cf6ad848fd5f4c012b506b3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-26 22:08:06 -0700, , benchdnn lrn extend test within algorithm gpu,,
4231,dd27ab37ce3cafe51acb7ff81d87277a3411c17d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-26 21:27:43 -0700, , ocl lrn add bf16 support bwd,,
4232,27d588c83b11eb8ec0564901f8c46ff933d9fc89,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-26 21:19:18 -0700, , ocl softmax add bf16 support bwd,,
4233,0ce702b1bb0fddf236103ef974913337ff814ffb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-26 08:48:52 -0700, , ocl extend bf16 support added support following configuration fwd_d src_bf16 wei_bf16 dst_f32 acc_f32 bwd_d src_f32 wei_bf16 dst_bf16 acc_f32 bwd_w src_bf16 wei_f32 dst_bf16 acc_f32,,
4234,d1f55e7e26bbc301cd79c5f7c3d5b0cfedb08e2e,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-26 08:48:44 -0700, , ocl shuffle add bf16 support,,
4235,0a24b33fdab5c57d04ea262a550e4c75d382759c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-08-29 13:24:00 -0700, , benchdnn input conv added regression test mfdnn 1995,,
4236,c985a4fce5b693930dee484b6fe4a21bab44cc97,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-08-28 18:08:20 -0700, , src cpu avx512 support negative padding non 1x1 kernel seg fault happens non 1x1 kernel negative padding e.g applies depth fix mfdnn 1995,,
4237,c3367cd344eb3370b41436d891510d4ead020df4,helley Goel <shelley.goel@intel.com>, 2019-08-28 15:51:12 -0700, , example fix,,
4238,bf1cbad7eda4b8aea428d875db1fbd375eaae700,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-29 17:09:48 +0000, , cpu int8 gemv initialize class member,,
4239,3092d7bfa1a984a346a09c0af7056722d4c2baf9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-27 15:02:41 +0000,535, cpu gemv optimize s8s8 gemv avx512_core close 535,,
4240,bb33b41863c82dc257e589c9cedca89b36b7d472,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-27 08:08:31 +0000, , style cpu gemv s8u8s32 s8x8s32 refactor,,
4241,26d70df10ec05cb16311aa3464097768618f7e3b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-26 22:54:01 +0000, , style cpu gemv file rename s8u8s32 s8x8s32,,
4242,37c2f67acefb022ccd576a088f9e9efbe6084578,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-28 18:57:00 +0000, , doc concat specify primitive limitation,,
4243,7f1933661787168fadb1fe1dd13e19ab3a407daa,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-28 00:52:50 +0000, , cpu concat handle arbitrary fixed dst memory format commit allows user force arbitrary memory format destination memory even though preferable way still pas memory format let concat choose best format,,
4244,c3809af1abfc859911395e81ed9b1765170ef961,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-27 20:55:42 +0000, , common concat allow using custom dst_md,,
4245,9abc141cef1114d9665d218098d0c8da3f240fb8,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-08-28 12:07:14 -0700, , cpu conv gemm bwd_w fix scratchpad size,,
4246,e060eb035118b22d3973e050137c5d32bf057776,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-27 19:06:17 +0000,529, doc bnorm state fuse_relu flag support neg_slope close 529,,
4247,b5f3e6e09e970d9766b73d8237619c55e93a88ee,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-24 15:27:24 -0700, , benchdnn remove engine_ref stream_ref,,
4248,79067ddff90991a94b83c2b31c642b98be9ff6dd,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-24 14:57:45 -0700, , benchdnn map unmap measure performance,,
4249,59779dc27e3fab7157c70232a1c9c023ccf85e66,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-22 00:33:56 -0700, , common introduce seq omp tbb runtimes internal api,,
4250,058c2976cdc4c1474912229b0467678d5d5ad207,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-22 00:26:21 -0700, , src rename backend runtime,,
4251,54ef022e795d893e1e0162a20da2d3284c58653d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-22 00:18:51 -0700, , src test remove backend api,,
4252,b9517c5cd55d17eb42ef1044b0201b03c841c52a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-20 23:47:01 -0700, , benchdnn always create mapped memory,,
4253,3afe6c76a138f202a45d4713dd79bcae7526c1ff,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-06 17:42:16 -0700, , build introduce,,
4254,6b4ddfb0b29004e638a58b4cd3b11298d9e70ed0,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-07 18:44:42 -0700, , build disable simd warning,,
4255,46b18600ab917fece99f577933c1e2658858273b,helley Goel <shelley.goel@intel.com>, 2019-08-27 10:31:43 -0700, , example fix error,,
4256,2e27c61d8b2c5dd01339f86ecbb7ca8332a7c0a5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-19 01:01:08 -0700, , doc include src test introduce binary primitive,,
4257,a39ece489e727c268c37bb78a62a7d1018e1b694,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-14 11:14:09 -0700, , src common verbose improvement move concat separate function dump concat_dim make concat dump source dims dst dims,,
4258,48ba92168675c270cceb04ee8190f03a6ff64503,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-18 22:42:07 -0700, , src test various minor fix,,
4259,cbeea91301de0e9c208762ae42e31d689f5de1cc,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-05 01:28:31 -0700, , benchdnn move policy_t parser,,
4260,f3b4e172cf80943432834929769049c8b18c387d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-02 10:47:25 -0700, , ocl improve emulation dispatching support,,
4261,617b304ca3ad7d674a407569182a2b2ce9aec751,rinivas Putta <srinivas.putta@intel.com>, 2019-08-21 17:36:18 -0700, , cpu jit 1x1 fixup stride_h,,
4262,f59ccc8552d7fb93782d60f0f447de7b2e0824ec,avel Evsikov <pavel.evsikov@intel.com>, 2019-08-21 14:26:55 -0700, , src example fix issue,,
4263,aa6adb893d1474ba9e52c2b45c92f7885f56697f,"ierschem, Keola <keola.wierschem@intel.com>", 2019-08-23 21:57:56 -0700,542, cpu conv bwd_d fix r_overflow1 bug fix 542,,
4264,7c4eb43d8e249f63e6aef8539936a1c0651313fc,lok Bakshi <alok.bakshi@intel.com>, 2019-08-22 16:22:26 -0700, , src common math_util fix power input zero,,
4265,c215f287ec1d7175175e9ea0bbe5872aa903f800,"ierschem, Keola <keola.wierschem@intel.com>", 2019-08-23 12:11:48 -0700, , style clang format,,
4266,2237a65611efe048396bd3ae459117305aa753c5,eter Caday <peter.caday@intel.com>, 2019-08-23 14:53:57 -0700, , ocl gemm fix superkernel blocking computation small,,
4267,7021f83fe971d746c1e6df3149b74ce5f1ba0906,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-22 14:11:01 -0700, , example run gpu,,
4268,e39d7d3bec01fc8979437f829dae30b97d86af21,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-22 14:08:13 -0700, , ocl add support,,
4269,f7c15c6683593e096944943af2366f23bb233079,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-22 19:36:57 -0700, , ocl pool add bf16 support bwd,,
4270,9059ff28386fc1a55a076f28326704830b7bacce,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-08-22 17:10:13 -0700, , benchdnn minor improvement aligned readed writed padding value default value padding corrected problem check conv deconv pool,,
4271,dde0dd5e1dad705cfe2cf09dd84a9129b1d9fc8a,enis Samoilov <denis.samoylov@intel.com>, 2019-08-09 00:41:05 -0700, , doc update description,,
4272,484cea2d0440c6c6a1b5982ccbc45c5f1aee103d,enis Samoilov <denis.samoylov@intel.com>, 2019-08-08 14:20:28 -0700, , build use sse4.1,,
4273,7b8d9d31cffaef0a1c365d3bb27d62198e414f38,oy Oursler <roy.j.oursler@intel.com>, 2019-08-20 12:03:18 -0700, , cpu allow bfloat16_emu_t return isa used emulation,,
4274,5eea0b3386e6133e0ca18dfaa7e30fe23947e6d5,oy Oursler <roy.j.oursler@intel.com>, 2019-08-16 16:02:12 -0700, , cpu fix bf16 verbose output batch normalization,,
4275,38ac3df0a73d1e0d15682c8567a3ae9aaa7a138b,oy Oursler <roy.j.oursler@intel.com>, 2019-08-08 16:26:33 -0700, , cpu fix bf16 verbose printing uni_eltwise,,
4276,e74fc1ee3c9215a852e442d93e2a81659a65eed9,oy Oursler <roy.j.oursler@intel.com>, 2019-08-16 10:37:51 -0700, , cpu fix bf16 verbose printing lrn,,
4277,395dd4eed4538b5816ae970861df71e3628eec25,oy Oursler <roy.j.oursler@intel.com>, 2019-08-16 13:55:05 -0700, , cpu guard isa allow conditionals,,
4278,1c283bab42a5b5e7ae44e8d30322584bdbeae270,oy Oursler <roy.j.oursler@intel.com>, 2019-08-16 10:23:46 -0700, , cpu fix bf16 verbose printing avx512_core_sum,,
4279,d49e289b6ba11c7a38a88db465a504b6a64b38e4,oy Oursler <roy.j.oursler@intel.com>, 2019-08-16 10:22:51 -0700, , cpu fix bf16 verbose printing,,
4280,e1f8c57661ffe82242eaa65842755a07308b898b,oy Oursler <roy.j.oursler@gmail.com>, 2019-08-15 13:55:59 -0700, , cpu fix bf16 verbose printing,,
4281,1cba2d170e7dfd81c76abc18fb8d1ec2bae875de,oy Oursler <roy.j.oursler@intel.com>, 2019-08-16 10:02:10 -0700, , cpu fix bf16 verbose printing uni_pooling,,
4282,de524fcdcf3cd9f4dc8eecfb2cdff839217c58a8,oy Oursler <roy.j.oursler@gmail.com>, 2019-08-15 16:25:23 -0700, , cpu fix verbose printing bf16,,
4283,362f779fb6d4493acc728884c52569156ee4d962,oy Oursler <roy.j.oursler@intel.com>, 2019-08-16 09:52:36 -0700, , cpu fix logic dispatch bf16 dw_conv_kernel correctly,,
4284,0b3c1d4d5dff5eaed76e93d507d10bf8502defd9,oy Oursler <roy.j.oursler@intel.com>, 2019-08-06 14:46:06 -0700, , cpu remove unnecessary verbose include remove verbose.hpp include cpu_engine.cpp since header supply functionality cpu_engine.cpp,,
4285,efe1502d8f93db554552b777155d13e6932af931,ourad Gouicem <mourad.gouicem@intel.com>, 2019-08-21 13:50:18 -0700, , src cpu rnn cleanup jitter,,
4286,ce6fbce44eae7983e3c9e73e93a61d555389fc0c,ourad Gouicem <mourad.gouicem@intel.com>, 2019-08-21 09:36:29 -0700, , src cpu rnn fix issue unaligned ptrs rnn jitted postgemm,,
4287,746fb525f3012de0b3311d26797aeec65bc20134,ourad Gouicem <mourad.gouicem@intel.com>, 2019-08-19 14:25:59 -0700, , benchdnn rnn fix index computation bias,,
4288,09508472b3fa89c5b59a5acf3d7f8e0903fb9cb1,ourad Gouicem <mourad.gouicem@intel.com>, 2019-08-19 14:25:19 -0700, , benchdnn rnn improve coverage gru_,,
4289,e196c9b831e42e2ebaa858a7b6b8217550a64c88,ourad Gouicem <mourad.gouicem@intel.com>, 2019-08-19 14:24:47 -0700, , src cpu rnn jit postgemm,,
4290,f38fecf5b76421fe277cfb15ec1d5090f1d30c07,lok Bakshi <alok.bakshi@intel.com>, 2019-08-20 09:25:07 -0700, , src cpu pool negative back padding fix,,
4291,3d6eb955da97a33f966e6569f3c875ba2f7de9b2,lok Bakshi <alok.bakshi@intel.com>, 2019-08-20 09:23:34 -0700, , test gtest pool negative padding test case,,
4292,a81bc24157e18c33a2124b278cc6d8d302ebe15b,"adia, Haleema <haleema.sadia@intel.com>", 2019-08-20 11:50:34 -0700, , example fix,,
4293,741bf19724d906bf299e0aea396619deb15dc858,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-08-20 13:19:02 -0700, , cpu gemm fix performance s8s8 igemm,,
4294,98b0de9091eefd0d557a35bbbc4c347130b01433,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-08-13 06:25:32 -0700, , src cpu jit_bnorm_s8 change compute strategy process single cache line spatial loop instead processing loop computing scale shift every time,,
4295,b2b48e49dfeb33a18f9c07c7dc85909c935adbeb,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-08-14 12:47:43 -0700, , cpu gemm improve thread partitioning igemm changing thread partitioning bit igemm improves performance inner product bert model,,
4296,78bb494cd53b23303d6eb25bb04d4969b15d4a03,"rimak, Tatyana <tatyana.primak@intel.com>", 2019-08-20 16:22:24 -0700, , doc add license info mathjax cmake doc add license info mathjax cmake readme,,
4297,0afd290d53711cf79b4b7e26910d229002d03750,avel Evsikov <pavel.evsikov@intel.com>, 2019-08-20 10:50:22 -0700, , ocl pooling fix missing guard,,
4298,a073ac2c8fcb59e6a6767ef651b1512f318b2036,"adia, Haleema <haleema.sadia@intel.com>", 2019-08-19 16:03:39 -0700, , example fix dnnl refactor,,
4299,70dbcdcb0de08ba05afcf6baec92fd14e6a206fd,"adia, Haleema <haleema.sadia@intel.com>", 2019-08-16 18:08:00 -0700, , example fix install bundle,,
4300,1adc598dea20ea9a4fdc85b8f054934c86e4da69,"adia, Haleema <haleema.sadia@intel.com>", 2019-08-16 11:44:36 -0700, , src ocl fix opt_chunk overflow,,
4301,31aec04b0fc0ff0f7682eb596ef8a910d8d8d2b5,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-12 13:59:02 -0700, , build add version metadata window dll,,
4302,8105cc76de0690e9f04c6702e0bb8f765d90b859,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-17 23:29:12 +0000, , style apply clang format,,
4303,0576b539bb7605bc33f6b84f10b9343d20eb39cf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-17 23:22:26 +0000, , doc fix broken link,,
4304,f29686ade0bdec80df1c58564fd9a68a28de21d7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-08 23:59:26 +0000, , doc add transition guide dnnl,,
4305,a062e76ab8767f10543d260aab18869b50ff3210,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-08 16:44:03 +0000, , doc fix link transition guide,,
4306,300790aefa00f546f0676a189747b095333d0dbe,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-17 22:47:52 +0000, , dnnl grand rename part doc,,
4307,ebcae2659cc90544ecf5e029de2ff6c23b2a9c4c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-06 21:52:28 +0000, , build mkldnn compat support cmake option,,
4308,ef2782430eb76cbefab32395147bf02a8c7d15d2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-02 22:14:51 +0000, , src mkldnn compat support mkldnn_jit_dump mkldnn_verbose env.vars,,
4309,437ccb4e0f5b7a95cc15f42a3f75ef51b279c668,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-17 22:47:01 +0000, , dnnl grand rename part example,,
4310,7aefb8ed952cb15fbdd4d7c92b7486ab1d9a9af5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-17 18:36:31 +0000, , dnnl grand rename part test,,
4311,ccb0913d873aaa17da8439ea8968210dad04e04a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-17 18:32:02 +0000, , dnnl grand rename part src,,
4312,3d53454925969d478d53844976de66ac68225866,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-17 18:28:46 +0000, , dnnl grand rename part general,,
4313,c0d83c912b78cf3dc26fbeab3bacdef923d0c4f1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-08-02 19:51:16 +0000, , src add missing header,,
4314,518a316a8cd6deb82dc7866bc04bd0355a25c3a4,asargin <37044219+basargin@users.noreply.github.com>, 2019-08-17 04:37:21 +0700, , cpu eltwise jit add s32 support relu 443 src cpu jit eltwise int support relu,,
4315,7e8d78a0964ed6718264d5eefe833791ecd26bcf,lok Bakshi <alok.bakshi@intel.com>, 2019-08-15 08:28:28 -0700, , fixup run clang format last commits,,
4316,fb27e385168bf9220192101c1c066735aea7bc68,"adia, Haleema <haleema.sadia@intel.com>", 2019-08-01 14:15:32 -0700, , unifying example cpu gpu,,
4317,08fb90c87cfd29a2cff659d8194397c97d6611ba,"ierschem, Keola <keola.wierschem@intel.com>", 2019-08-14 22:55:40 -0700, , cpu jit avx512 check code size upper bound,,
4318,942755ac393d6cef26ee0b9988a34ed98839feee,ntonand <anton.anders@intel.com>, 2019-08-13 12:42:08 -0700, , src ocl fix reorder issue,,
4319,9bf6d79745a53b91a301b55fd52b656ae5200822,lok Bakshi <alok.bakshi@intel.com>, 2019-08-15 07:55:15 -0700, , test benchdnn conv additional depthwise convolution test,,
4320,fe6b7aa8477b5d14305120519a4af1eeaa956c4c,lok Bakshi <alok.bakshi@intel.com>, 2019-08-12 12:20:21 -0700, , src cpu dw_conv width_offset correction depthwise convolution,,
4321,aa8b626bb88c59a55efb6062e83a27f8ed291d4f,helley Goel <shelley.goel@intel.com>, 2019-08-08 14:20:25 -0700, , ocl post ops fix duplicate macro defines,,
4322,fbdc3f7069aa061136442408a5605f6f1093b2b4,helley Goel <shelley.goel@intel.com>, 2019-08-09 11:23:55 -0700, , ocl minor fix printing option,,
4323,e788fe492712e5b60cd974ebd81c2283a848ab2f,enis Samoilov <denis.samoylov@intel.com>, 2019-08-09 10:02:03 -0700, , src add missing assignment operator,,
4324,1f10a5a3407133ae0f0aa0d7083b1d48cd8e942f,enis Samoilov <denis.samoylov@intel.com>, 2019-07-31 22:50:55 -0700, , build suppress warning 11031,,
4325,18a128ef9ef077407d2fe757af1aba8460cce0ab,enis Samoilov <denis.samoylov@intel.com>, 2019-07-31 14:14:27 -0700, , common engine enable cache set default capacity 200 primitive,,
4326,3a04b72af7f8ba97a33286e549477a45722ce739,enis Samoilov <denis.samoylov@intel.com>, 2019-08-06 10:31:55 -0700, , common add hasher cache key,,
4327,c8ecbae4521f338e39871efce763156ed4bf2a1f,enis Samoilov <denis.samoylov@intel.com>, 2019-07-30 23:50:02 -0700, , common add comparison operator cache key,,
4328,b0a2a3211d0c5aa24156896a2ccb509e964a5f82,enis Samoilov <denis.samoylov@intel.com>, 2019-08-06 09:54:55 -0700, , common add comparison operator attribute,,
4329,6bc74c87f8c87d3f963289cb82e1558cf02c631e,enis Samoilov <denis.samoylov@intel.com>, 2019-08-06 09:19:01 -0700, , common add comparison operator descs,,
4330,f4772c4f7f1bc962e3b8415ce0c06f19c8630b30,enis Samoilov <denis.samoylov@intel.com>, 2019-08-08 23:47:22 -0700, , src introduce implementation,,
4331,0314901c8b624222b3253014c2ace07f79462940,enis Samoilov <denis.samoylov@intel.com>, 2019-08-09 09:03:08 -0700, , src fix uninitialized use scratchpad_md,,
4332,d9520d701b4bc9dea4c48a25215842d399bd5641,enis Samoilov <denis.samoylov@intel.com>, 2019-07-29 14:28:57 -0700, , common introduce descs sum concat reorder internal use,,
4333,2fc3e3d95ae23ef963b99e628561813ecec54009,enis Samoilov <denis.samoylov@intel.com>, 2019-08-05 18:47:33 -0700, , src prohibit instantiation op_desc_t,,
4334,bbfc38fa6664fc60ba09ff12423525102477c970,enis Samoilov <denis.samoylov@intel.com>, 2019-08-01 18:43:00 -0700, , src replace nstl vector stl one,,
4335,9bd25d76429276860c9b5fddbfa75f5f658369df,enis Samoilov <denis.samoylov@intel.com>, 2019-08-05 18:36:20 -0700, , src common make engine responsible creating primitive,,
4336,fa088ff54e22058927d3ca8eac9fdbb8d92f495d,enis Samoilov <denis.samoylov@intel.com>, 2019-08-05 18:02:48 -0700, , src introduce engine associated primitive cache,,
4337,580a7492e0b00365bdb852cf8a8373b4b91d4c6c,enis Samoilov <denis.samoylov@intel.com>, 2019-08-05 17:37:50 -0700, , src decouple primitive implementation primitive,,
4338,88601e5d165fdb703ae52ac6d9881742c3c6c781,lok Bakshi <alok.bakshi@intel.com>, 2019-08-09 09:29:40 -0700, , test benchdnn conv additional test convolution,,
4339,4bd76f99db46e2583c58fd41b428db0c67a0792b,lok Bakshi <alok.bakshi@intel.com>, 2019-08-09 09:18:35 -0700, , src cpu conv offset change bwd_w convolution,,
4340,153ce767717ea52d8adcf0f41281eab7980cc089,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-07 18:55:41 -0700, , ocl fix initialize,,
4341,c82879d4ef714f65b5271daa4bdb10b99124f512,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-07 18:38:14 -0700, , ocl eltwise fix uninitialized access,,
4342,4ef1fa337ca0a7f1cd618aff19d01e43b898a3bc,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-07-23 00:52:19 -0700, , benchdnn introduce searching batch file name allows provide file name input e.g benchdnn batch test_conv_all search input file default directory relative path executed binary introduce driver_name global driver identification,,
4343,c1d0b7ad4b609997fd6bfe329ba9e02f1f051981,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-07 10:25:13 -0700, , ocl add layer normalization support,,
4344,fcd723a5336010d551da9c852ca3279235890258,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-07 10:18:33 -0700, , benchdnn lnorm fix issue,,
4345,405a2ccee285e606e3810f6b033aab5ccabb310d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-07 16:04:39 -0700,517, doc bnorm add note running mean variance close 517,,
4346,f4784287733590c1e3f5f336de17c70370e08964,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-08-08 15:54:53 -0700, , ocl bnorm add bf16 support bwd,,
4347,72758a86d3a78c10cec2fe857539c5c0a76b5d95,lok Bakshi <alok.bakshi@intel.com>, 2019-08-06 15:29:22 -0700, , src cpu reorder effective cache blocking,,
4348,4b0af8cb10625869e01daf2a44075ca4cd600e28,aidachuk <daniel.haidachuk@intel.com>, 2019-07-30 13:32:28 +0200, , src test ocl ref add bfloat16 support reference forward pooling,,
4349,6a9f881f493883efeb208e8001edf24a8673f553,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-08-06 10:51:35 -0700, , cpu simple_barrier context structure alignment page border linux,,
4350,06dcf53afa0e655997d0a262ace39bd12fa20f56,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-08-02 21:51:17 -0700, , cpu gemm fix pack api buffer size packed buffer size need larger since compute kernel overrun preload data cache,,
4351,56ef626d6627e93da039c15e032603e1a4bc8af4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-05 12:06:40 -0700, , style apply clang format part,,
4352,ef31132f1d7b651de5a8ce94f09a33f2e9696f56,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-04 19:09:37 -0700, , style apply clang format,,
4353,4a2539786b2ec9926ca1916fb7b9b8a765af201f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-02 00:33:12 -0700, , style normalize formatting,,
4354,c750dd517ec4f35b43ee9890ecad4e20944fc339,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-02 00:12:55 -0700, , style add defines required normalization,,
4355,b92670a078ac86f7311e27dd6d7393b1331a5a57,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-07-31 02:42:45 -0700, , style update vim modelines,,
4356,07f9f8b566d863c7609e07155d2d56bdc98dc609,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-07-10 21:40:56 -0700, , style update clang format,,
4357,16251929468cb1aae0866e07f23400cc79a5e6e8,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-07-30 23:06:37 -0700, , style disable clang formatting file,,
4358,5c77cfc3362c9c7c703714b593a7c76349c84d5f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-07-13 04:18:15 -0700, , include change way code hidden doxygen,,
4359,d35766ba0ad0488ce2d49d0aea3d3131e5cbfe57,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-04 19:16:17 -0700, , benchdnn redefine macro z_magic.hpp,,
4360,9607c08840e7d69849d47118780b9f91d35f4688,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-04 19:03:17 -0700, , src make one .hpp file include dependency,,
4361,236374007290eca37e1b8fa11324a57173ed1337,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-04 17:54:06 -0700, , src remove using namespace header,,
4362,20f8bbee9633715afd3dcf7ae70b0f07c42cd66d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-04 17:35:28 -0700, , cpu gemm add missing includes gemm_pack.hpp,,
4363,09bd61afdb41e23ca3aa2a8a8a54d7d7e78d8538,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-08-04 17:35:06 -0700, , ocl fix circular header dependency,,
4364,1a69d2f678ffe374994bafb75c15cd69d01313b3,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-07-12 05:22:12 -0700, , repo update .gitignore,,
4365,7eb444db0a569f669d6d8c6a8684b4de86c36be4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-07-10 21:54:49 -0700, , style disable clang format generated file,,
4366,fe2f3ba091b1f7223bcbfbaefeda35f25bb85ec9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-07-10 21:53:04 -0700, , common update debug file,,
4367,fe208e242364049c4b5bb94c4eb46b09798a9f0f,"ierschem, Keola <keola.wierschem@intel.com>", 2019-08-02 13:59:24 -0700, , doc fix eltwise formula,,
4368,1eb9d034e44f37fa6f2541cdc6a6fd0a0380b7da,"ierschem, Keola <keola.wierschem@intel.com>", 2019-07-22 16:29:21 -0700, , doc minor lrn fixups,,
4369,4f37e8310a4ae0c16b42fb8d8c30af2a6e4f1bd4,"ierschem, Keola <keola.wierschem@intel.com>", 2019-07-22 16:23:20 -0700, , benchdnn lrn fixup input description,,
4370,8777392ead4ecd3612c29e131b92edceef5fdb00,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-26 12:05:25 -0700, , ocl reorder reuse ocl_types.h macro,,
4371,36e917f899dca5c3930365c3c305bbae750b8a93,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-25 10:29:45 -0700, , benchdnn move gpu reorder cpu reduce testing time,,
4372,6cf7ab7214e9be18d3bbba64308382c9d6a996a4,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-25 13:35:09 -0700, , cpu reorder support bf16 platform pre avx512 system bf16 arithmetic emulated,,
4373,73833790a82a8fd5e73f3959c83f494ab7238052,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-25 10:36:58 -0700, , cpu reorder add f16 support,,
4374,4ac2ede0dd1dd398e9c0067bde0a785988fcedb7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-25 10:36:28 -0700, , ocl add option run gpu reorder cpu,,
4375,e6e7ec4fc3749f782f3c9745ace4eaa0400ca088,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-25 10:35:27 -0700, , ocl split reorder,,
4376,b85da03547b49328dccbaacfec78910d7d64eec6,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-25 10:33:33 -0700, , ocl reorder reuse common macro align name,,
4377,cdf4d721b7cfb65b35948c220d72a50016a15460,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-25 10:33:15 -0700, , ocl add support level blocking memory descriptor,,
4378,59c81c95f20a91b1ac11c1084bbafd3539ecb461,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-25 10:32:55 -0700, , ocl reorder style,,
4379,7b2e15c087ea7b2e9adc8a50dc6066abbf92f559,rina Sokolova <irina.sokolova@intel.com>, 2019-08-02 13:35:30 -0700, , doc bnorm use sigma variance,,
4380,2fa9e84f6fa60c722c6c0351b82241757a2d9223,rina Sokolova <irina.sokolova@intel.com>, 2019-08-01 13:18:12 -0700, , cpu bnorm fill stats zero case zero dimension,,
4381,e5cd334caa00fac34943877e0ef1dd0bb3da9bec,rina Sokolova <irina.sokolova@intel.com>, 2019-07-29 13:01:50 -0700, , doc add layer normalization documentation,,
4382,f462235fbb90491e44a36967f08834a1f97453a1,rina Sokolova <irina.sokolova@intel.com>, 2019-08-01 13:19:15 -0700, , src benchdnn gtest introduce layer normalization primitive,,
4383,b603453f0158665e2df19b9277bc8e4872c03673,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-07-29 17:27:09 -0700, , src cpu avx2 update s32 jit pooling previous jit implementation produced masked bound memory read load,,
4384,720829d2292579a9884727eba5ab9cdcb5898b6d,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-31 21:04:38 -0700, , src cpu rnn check pack api availability use,,
4385,59d9324b6f6e36c52b5c22a20642864614edafb7,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-31 21:03:41 -0700, , src cpu gemm disable pack api isa avx,,
4386,5db110bfe7537907cd73d8405cd258f69790fa24,helley Goel <shelley.goel@intel.com>, 2019-07-25 09:52:14 -0700, , ocl fwd conv fix post ops f32 f16 bf16 int8 add eltwise algos f32 f16 bf16 conv add eltwise sum support int8,,
4387,28c954a354027c2e9201c75730fc2ce39113304b,helley Goel <shelley.goel@intel.com>, 2019-07-25 10:16:52 -0700, , benchdnn gpu conv extend int8 fwd test remove bwd_d tested int8 deconv,,
4388,b0e6363f022d538857c8dacc667d07d9a0f10d15,helley Goel <shelley.goel@intel.com>, 2019-07-25 19:30:01 -0700, , ocl conv remove dead code,,
4389,5130159ae79ed8f35ec3fc44c118f1a61509d55e,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-07-31 13:57:53 -0700, , cpu fixed bfloat16 extension detection xbyak,,
4390,9473d979c3c83dccd734730872f1cb58d6905988,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-07-31 12:09:02 -0700, , common added bfloat16 isa verbose output,,
4391,07111857b47e37daf4deb3231ca866a207374599,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-07-31 09:38:25 -0700, , common cleaned verbose output,,
4392,5678fe382fe43496ba146a22a070b548d092fdec,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-31 09:53:33 -0700, , src cpu rnn force nocopy gemm isa avx,,
4393,c3e232a47f76d02b832c11d4f1c4c7ec05505ef2,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-30 12:28:13 -0700, , gtests rnn fix lbr bias dim add testcases,,
4394,7e4fd58242134221dabb35eb7a09ce3e35089b52,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-30 12:56:11 -0700, , src cpu rnn avoid unaligned pointer vex instruction,,
4395,84f8f970fc4ea97696e6db4f385410d9f4d01c51,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-30 16:47:24 -0700, , compute device_info add missing destructor,,
4396,f3efe25e3b6b055bd328b0f57d7e42f1195903cb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-30 16:47:04 -0700, , ocl rnn use compute engine,,
4397,9a9573c3db1476bdb06f0559c4e3bd82c20928cc,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-28 17:09:12 -0700, , build minor fix,,
4398,c91f6ec42e3d8d4f6b858957a9d82471a32f5b0d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-29 17:46:03 -0700, , ocl reorder fix warning,,
4399,ef0ab2efb67a82353819f9b2da7ea8b4436ccfc1,guziak <mateusz.guziak@intel.com>, 2019-07-12 10:39:45 +0200, , src ocl bnorm bf16 support,,
4400,8cce336b90b461fbb4fefbdc53aad0b7c6518049,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-30 10:30:52 -0700, , src ocl rnn fix wrong gemm dimension,,
4401,e6d41ec448e2a6b1d3b32b807c01bb5f47a76920,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-30 10:28:24 -0700, , src ocl rnn fix tanh bwd formula,,
4402,afbcc3b9a9c8cf35dd1cb3d9f94b2c94de54ebfe,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-29 14:00:41 -0700, , benchdnn rnn fix diff threshold,,
4403,e84764960636802ee25e746d3ffea3ea1deeac88,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-29 11:34:51 -0700,508, benchdnn rnn check loo norm using transcendentals fix 508,,
4404,773f0a510f923533eedba3d2417fec2012bf11a4,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-26 10:16:34 -0700, , src cpu rnn fix bug pack gemm dispatched int8,,
4405,4874effef075a771d374016b963988f443062bba,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-24 09:33:22 -0700, , benchdnn fix memory leak rnn,,
4406,9e6fe73d6bd72b3214193cbf5012a129dd3125ae,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-26 15:56:57 -0700, , benchdnn rnn add test case cover rnn functionality,,
4407,30c4b64f8eae47bbc20e9f6c1b2d1e4da6dcee5b,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-24 09:31:38 -0700, , benchdnn rnn make scale policy vector option,,
4408,e93d3cc710fb36fa349ce0bf9c52c6e2f6425e0c,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-23 10:40:59 -0700, , benchdnn rnn add undef activation simplify lstm gru lbr_gru testing,,
4409,f01dab99b83b53b41e1f98af4e8e0fc3833559e4,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-23 12:39:24 -0700, , benchdnn rnn fix bug status handling,,
4410,3f09c1b8934d042856a26ba8c0217f6f928aa0e8,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-28 10:56:32 -0700, , benchdnn rnn fix dst_layer dereferencing bidir_concat,,
4411,b61849ca1e1debf0e175c068dab371e5564ad0e9,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-24 09:30:48 -0700, , benchdnn rnn change fill weight,,
4412,f58fc3e641aee630c62c5ae15676407929de0246,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-30 08:55:41 -0700, , benchdnn rnn change compare print statistic,,
4413,59858fb8b1c4b248d44c4e0320101f4dd6c8c962,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-26 10:54:24 -0700, , benchdnn rnn add skip nonlinear option support,,
4414,e8fd3ee072f72ce40dfaf38796914d042e9d61bb,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-27 09:08:32 -0700, , benchdnn rnn refactor rnn driver refactoring includes following splitting cell computation separate file using reference instead pointer problem desc structure prb_t pas dimension problem descriptor instead separate parameter,,
4415,a51b48f90fbf632975a376a5a754762a43db27fb,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-24 11:00:21 -0700, , src cpu add linear postgemm support better testing,,
4416,1fbe7a29185141f1dd756d9f20f3c68f94393d6d,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-10 13:15:45 -0700, , src common add relu_bwd overload without scale,,
4417,573d5ad7c1dc252d5f8e9dc821d614991fd793f9,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-24 15:20:37 -0700, , src common add hidden special attribute testing rnn,,
4418,046d616837a1e38f86c7825fc1f17fb2b1097a4f,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-23 10:37:42 -0700, , src common rnn return invalid sic dic lbr_gru,,
4419,89e269f30c53e2ec2a90a02990d2146ecdf73948,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-07-22 14:35:29 -0700, , cpu gemm avoid partitioning possible avoid partitioning due synchronization overhead,,
4420,85b2dd0f2de2cf53f8284a53170f7044a1b26109,lok Bakshi <alok.bakshi@intel.com>, 2019-07-24 16:03:52 -0700, , src cpu reorder effective cache blocking hwio oihw,,
4421,0f6fbed45a8a0b770eda2bc8050657f655d049a4,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-07-29 09:14:59 -0700, , doc formatiing fixups,,
4422,28d3c6b33bc17851ef292ce0b4c5512a9c5ead5a,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-07-29 09:14:35 -0700, , doc removed limitation eltwise post,,
4423,ab581c0342608fbdbd64cfcc11744d4ef74b215c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-07-29 10:53:51 -0700, , src cpu ref_lrn pas value lambda seems knl compiler bug due either pas value removing pragma omp simd help solve issue returned initial state passing value,,
4424,4f87289d8dd1c3c7b35e7b2594a6cb3c852fedff,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-25 16:42:43 -0700, , benchdnn enable memory protection,,
4425,966348521fdd6a14c7967e07b52892ca29b6693a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-07-19 00:32:37 -0700, , src cpu ref_lrn add bwd within support test,,
4426,872ca410a786e74a59342bc313adad4c57050d9b,helley Goel <shelley.goel@intel.com>, 2019-07-25 14:26:27 -0700, , ocl reorder fixup offset permuted format,,
4427,4d83ff481d355f09a5e98e9af34812c159907369,helley Goel <shelley.goel@intel.com>, 2019-07-25 13:07:31 -0700, , compute api fixup add get print kernel option,,
4428,97596ecb96a3aa386bd3103a6809942f8b02c330,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-07-26 11:14:12 -0700, , src cpu fix simd len compilation issue,,
4429,33e9ed8ad15bd030e503ca988f7235c7b0df9df5,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-07-17 12:29:17 -0700, , src cpu fix calculation page fault limit src dst,,
4430,ef66c50a2f298f33323ed19998d1c040b095b04b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-07-15 12:59:54 -0700, , src cpu fix seg fault lrn patch fix case lrn jit kernel nchw nhwc produce illegal memory read memory protect enabled,,
4431,9153002c60922d810b8087368feda854ecbd61e9,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-07-19 09:27:47 -0700, , src cpu bnorm explicit tail processing nhwc format previous version resulted seg fault due compiler error performance improvement also measured patch,,
4432,ddd6ec9e72c892575ebed6486a3252cf9ed777b5,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-07-25 09:54:09 -0700, , doc added information binary distribution,,
4433,b3a5dec35b2b2f13ff49bc090db7c417e7b55ca3,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-07-25 10:27:15 -0700, , doc removed experimental status tbb threading,,
4434,32fc6234b5527ce96fc1c46a5567e11061e1685d,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-07-25 09:54:51 -0700, , doc removed version badge,,
4435,7ecf452b3eef06569d26d4e75227ea61935d6bb0,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-07-25 10:44:45 -0700, , build updated version soversion major minor major respectively,,
4436,25e0553a1d6001350680fcdc00e8ee163cb493cc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-07-25 17:55:31 +0000, , cpu rnn improve copy performance part,,
4437,45756b567164bf719d3a48bf882be7839458833c,avel Evsikov <pavel.evsikov@intel.com>, 2019-07-18 15:06:26 -0700, , src ocl reorder scale per dimension support,,
4438,eab4f28c49c87e8ecbd99d1f84c35fc329084564,ntonand <anton.anders@intel.com>, 2019-07-23 13:11:19 -0700, , src ocl remove data type template,,
4439,dffacfb49928ffd189fe27f6c952db5e080951d5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-07-24 19:44:39 +0000, , benchdnn rnn backward take twice ops forward,,
4440,a8cf5e1554ac2fc25008585fda55f357e850496a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-07-24 05:02:27 +0000, , cpu rnn improve copy performance,,
4441,1a763e97cd2f3e22bb6407875fcc26091ac88da3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-07-24 16:43:55 +0000, , cpu rnn pas reference value,,
4442,fa0f5a55b6aea2253d34df5b88ce52c9b81633a7,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-07-17 17:41:04 -0700, , benchdnn large alignment longer needed,,
4443,849b790c960b8349e3f70e6ff0fa8419bbc3cd93,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-07-23 14:43:39 -0700, , benchdnn bnorm move memory declaration fix potential seg fault benchdnn bnorm resulted seg fault running performance measurement due accessing scope declaration,,
4444,559b83e5d42478d60548819310a1cab0e9405234,guziak <mateusz.guziak@intel.com>, 2019-07-03 10:49:34 +0200, , src ocl deconv int8 support,,
4445,a74bffc7222c802f6489666c7315a34e0b685a76,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-07-23 08:02:33 -0700, , benchdnn conv fix memory leak prb_t,,
4446,4a6f70f2a110120a1c97dc651606b99edc04f83b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-07-23 07:18:21 -0700, , benchdnn conv fix memory leak dnn_mem_t,,
4447,c4bb32fb6ebb8268e275a483bed8a2844788eccf,"afonov, Igor <igor.safonov@intel.com>", 2019-07-22 16:42:56 -0700, , test benchdnn input rnn add gnmt ds2 model used perf measurement,,
4448,1109bb0e30e195c8b296ba61e2f3b869f70b8133,"afonov, Igor <igor.safonov@intel.com>", 2019-07-22 13:08:54 -0700, , test benchdnn input separate input add transformer ncf model,,
4449,8d14fc364af5385b281d4d284d98173b4be8d449,lok Bakshi <alok.bakshi@intel.com>, 2019-07-19 15:47:53 -0700, , src cpu appropriate type conversion prevent overflow,,
4450,102afa7c7acc39232e309523b1f32a456b3aef31,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-22 14:28:39 -0700, , src cpu rnn initialize local variable,,
4451,b58643c02c4b79de32bb8b2d84e259f39ea11f57,ergey Kazakov <sergey.kazakov@intel.com>, 2019-07-19 13:58:34 -0700, , src ocl rnn fix msvs warning,,
4452,af383899206d4808e92caaf0d6acb53489b3d405,ergey Kazakov <sergey.kazakov@intel.com>, 2019-07-18 12:24:01 -0700, , src ocl rnn divide state workspace,,
4453,be69a716054e8a1db345b14041993372f11070ae,ergey Kazakov <sergey.kazakov@intel.com>, 2019-07-17 14:56:12 -0700, , src ocl rnn move cell postgemm separate file,,
4454,633a9277fc8dd15f716bdbdf75424d803a13f719,ergey Kazakov <sergey.kazakov@intel.com>, 2019-07-17 10:14:27 -0700, , src ocl rnn move rnn file rnn,,
4455,0ed19ea5778f63a0a050b512ceb6fa9e7428b2c9,ourad Gouicem <mourad.gouicem@intel.com>, 2019-07-19 11:48:18 -0700,514, src cpu gemm properly handle packed gemm extended gemm fix 514 fix 515,,
4456,43d942052e995faf2479b9361271df4b85d1abfb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-18 15:35:05 -0700, , doc fix typo,,
4457,3d633d3d61eafb5f2a9a3dd21136702b8478467a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-18 15:31:56 -0700, , doc align directory main page,,
4458,9e6388d882fe1f997a477a3c3728496a796dc20f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-18 15:27:00 -0700, , build fix cmake message,,
4459,4d6aefe91fddcfd128bdb5aa2fa033375996629d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-07-19 17:12:48 +0000, , cpu rnn perform parallel workspace zeroing,,
4460,ef14ebff53136cd370814800d73516dbbc747070,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-18 13:57:02 -0700, , ocl deconv fix memory leak,,
4461,2ff083b59588417051aedb116185eef0e7519ba2,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-18 14:07:08 -0700, , ocl stream fix memory leak,,
4462,c0457f7d825f1fea5cd82ae68998dc6dd56216ab,"akshi, Alok <alok.bakshi@intel.com>", 2019-07-08 13:46:51 -0700, , src cpu wino_reorder support hwio format wino_reorder,,
4463,f91a4195dd9b7f77cc0f2c3f253e5cb28c2d83b5,avel Evsikov <pavel.evsikov@intel.com>, 2019-07-15 15:39:38 -0700, , test benchdnn sum add test different layout,,
4464,5e9cc346369b8e0fc7c01636b9a72f3acebfc90a,avel Evsikov <pavel.evsikov@intel.com>, 2019-07-12 14:00:34 -0700, , src ocl reorder updated kernel loop unrolls,,
4465,7ccf8e5fc2751bb7b99b550f613d3c51803f4b8e,"ierschem, Keola <keola.wierschem@intel.com>", 2019-07-16 09:23:19 -0700, , doc minor fix,,
4466,d5ca74ba75c0010bff1bcdb12f397067795d692a,"adia, Haleema <haleema.sadia@intel.com>", 2019-07-17 12:45:21 -0700, , src ocl fix jit kernel_ctx,,
4467,3d1b09c7aaeb84dbbf41507c5c8510b7cb394a3b,"adia, Haleema <haleema.sadia@intel.com>", 2019-07-15 13:56:43 -0700, , src ocl eltwise add support diff mem desc eltws bwd swish,,
4468,3867275513a1ffed371192842d0afdc7d4511530,"adia, Haleema <haleema.sadia@intel.com>", 2019-07-08 13:39:03 -0700, , src ocl eltwise add bfloat support gelu operation,,
4469,ce27dfdd0b8f6a8fc04b3fd515a457a45a3c6c3a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-09 18:07:33 -0700, , common gemm_utils fix compiler warning gcc 5.4.0 issue warning dims may used uninitialized function werror maybe uninitialized,,
4470,d3440dc8fc3caa3631c8515750a5af1786f2b364,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-08 23:29:33 -0700, , ocl refactor kernel abstraction,,
4471,792523e1599424a6bbaef878d830d3c66213104f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-09 11:58:56 -0700, , ocl introduce kernel list,,
4472,b48c59c6c8a0ea48fe4d1eeec5289efe60c0692c,guziak <mateusz.guziak@intel.com>, 2019-07-11 14:47:51 +0200, , int8 bwd_d conv,,
4473,dc056238f6561484f4f9c062a0602b91f88408dc,"afonov, Igor <igor.safonov@intel.com>", 2019-07-10 17:17:00 -0700, , src test ocl ref add int8 support,,
4474,7f0cbe06869342962c350bfc61e3e1dc05c83c5c,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-07-15 11:24:16 -0700, , doc fixed broken table,,
4475,0c7f085d1688d6cd814a9b3ad140252ad0ee0f9f,"ierschem, Keola <keola.wierschem@intel.com>", 2019-07-12 22:02:17 -0700, , src cpu 4fma guard potential corner case,,
4476,83ee1658451b0720a7d40f66e356df280f293f44,"ierschem, Keola <keola.wierschem@intel.com>", 2019-07-12 16:31:38 -0700, , doc fix doxygen code duplication,,
4477,ed3147dcaa1a6dd06f4807ee92af0ff0e2e8d371,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-07-11 13:37:13 -0700, , src cpu fix signed unsigned comparison,,
4478,7fa3914e7094ce3e153ccee376e872f1f4986577,"ierschem, Keola <keola.wierschem@intel.com>", 2019-07-10 20:52:58 -0700, , benchdnn enable bfloat16 testing default add bfloat16 case default test file fix concat eltwise lrn shuffle sum return unimplemented bf16 unsupported hardware fix concat lrn sum,,
4479,8ea38a282ccb617ff037252f35f6160bb558fdc0,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-07-02 18:40:41 -0700, , src cpu 4fma fix seg fault fwd seg fault caused 4fma illegal memory read knm fwd conv deconv execution,,
4480,412ab591b2dbefb4d247875da0bbcb57975ac79e,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-07-01 13:49:51 -0700, , src cpu 4fma transpose fix bwd_w seg fault transposition execution resulted seg fault memory protection activated bug present within bwd_w execution knm machine,,
4481,75eae971a508c9256f758dc9d55ed3b5090b8cb1,omasz Kalina <tomasz.kalina@intel.com>, 2019-07-02 16:16:10 +0200, , src ocl softmax add bfloat16 forward support fixed formatting,,
4482,038c9c7e58311b414452b89b3f3bbc9566e8b7df,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-07-11 06:22:24 +0000, , fixup api add swish eltwise support 501,,
4483,8061ea3a2e70c9723bdb66a8cfc57df3531ec34f,illiam Tambellini <william.tambellini@gmail.com>, 2019-07-10 21:41:44 -0700, , example rnn print inference parameter 502 add log rnn example,,
4484,5656bd4f9df82c5d23e437b4d0dafafbe285a5ca,acek Czaja <jacek.czaja@intel.com>, 2019-07-11 06:24:49 +0200, , api add swish eltwise support 501,,
4485,567db05e4f4fce93f89c25555f2635f30a54da12,"ierschem, Keola <keola.wierschem@intel.com>", 2019-07-10 11:35:46 -0700, , fixup benchdnn eltwise check err srelu negative value impose absolute error requirement negative input value creates false positive bfloat16 test case,,
4486,b56beaaf00c0d5752d6aa1c0fc5102cfec25afa3,"afonov, Igor <igor.safonov@intel.com>", 2019-07-10 09:17:42 -0700, , test benchdnn lrn enable bwd_d test,,
4487,22ccef6ab06922c48aca8d3c8fe875958c75a7f4,"afonov, Igor <igor.safonov@intel.com>", 2019-07-08 19:08:49 -0700, , test gtests lrn bwd disable algorithm supported test,,
4488,04b72e29d07760175702d4d56d720f72ef2f850c,"afonov, Igor <igor.safonov@intel.com>", 2019-07-08 15:30:50 -0700, , src ocl lrn ref fix bwd implementation,,
4489,ad40639cbac2b50dcf60dea3bf1f8a6f583c0828,"afonov, Igor <igor.safonov@intel.com>", 2019-07-10 13:18:34 -0700, , src ocl device info remove friend method,,
4490,bed618aec7d03439f566026f1c0be12925abfbd7,"afonov, Igor <igor.safonov@intel.com>", 2019-07-08 15:29:32 -0700, , src ocl lrn bwd init,,
4491,21aef45c7421bf244fb0c764f0493a6765513224,ergey Kazakov <sergey.kazakov@intel.com>, 2019-07-09 16:09:52 -0700, , src ocl turn post ops f16,,
4492,5250254e8eb4b653df81c67705f42b58729ad86d,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2019-07-10 09:55:08 -0700, , doc fixups,,
4493,b0248294e8adc8981131a5dfa71ef266a8c63135,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-07-08 12:50:20 -0700, , api doc int8 gemm minor fix style,,
4494,29c1a08b11bc41692ea188a69bb06870b79e4c39,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-08 15:09:49 -0700, , ocl conv fix issue dilated convolution,,
4495,a6d086bcae63cb6634541cc99727300705775ce3,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-27 10:48:18 -0700, , src ocl rnn add conf structure control,,
4496,46c4f64f05b4dce8213ebf83a1d65f0fe752cf6b,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-03 12:39:20 -0700, , benchdnn lrn temporarily disable bwd_d test gpu,,
4497,34f14fa75a0095e63713fb3f531e968e3d159936,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-03 08:19:14 -0700, , benchdnn lrn run fp16 fwd_i,,
4498,d7c061bdda8472f121f7f9e30c27b27c9abd9ae6,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-07-03 08:18:53 -0700, , fixup src ocl fuse bias conv bwd,,
4499,70220065806d0b35bb8116035ccbf456305cf68d,lok Bakshi <alok.bakshi@intel.com>, 2019-07-03 09:58:59 -0700, , test benchdnn prevent silent conversion int64_t int,,
4500,806bdbcce6bb83306b6ff7ced131d7fd61fb2ee5,lok Bakshi <alok.bakshi@intel.com>, 2019-07-02 14:59:18 -0700, , test benchdnn lrn getting rid false positive bwd test,,
4501,17dcf00eca9be8b52d2e9ea64dfa1461fa18c1e9,lok Bakshi <alok.bakshi@intel.com>, 2019-07-02 14:18:22 -0700, , src cpu lrn fixup bwd code avx2,,
4502,7a140befae3d7b707f94827b8c6af217a44693ba,enis Samoilov <denis.samoylov@intel.com>, 2019-07-01 19:13:32 -0700, , style normalize line ending,,
4503,b76a847b70e06115c7c700a04708f6ae525c91e1,enis Samoilov <denis.samoylov@intel.com>, 2019-07-01 17:28:27 -0700, , git add copyright git configuration file,,
4504,871316dac85dbe153e6516fd45261e6822fb2101,enis Samoilov <denis.samoylov@intel.com>, 2019-07-01 13:37:22 -0700, , git add .gitattributes,,
4505,330b302f6c3aea6c205e43157ccb396e9ba7b197,"adia, Haleema <haleema.sadia@intel.com>", 2019-06-26 13:07:30 -0700, , src ocl fuse bias conv bwd,,
4506,725098139ff7cf3897d53bd5224741505b70c2a7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-28 11:27:05 -0700, , ocl conv add bf16 support,,
4507,19f39a4949716e41d8ad3134d408dcbcc2e8d587,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-28 10:58:04 -0700, , ocl add bf16 support,,
4508,7cc2d3aceba5846b8d2602f53387187f1c84e446,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-28 10:49:48 -0700, , ocl reorder add bf16 support,,
4509,f6c38670c810ecd20fbff14024a759b2aeb28c87,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-25 18:59:49 -0700, , benchdnn align verbose mode support,,
4510,104f2fc0ab6f2bb4f772657f3cffb482903133c3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-07-01 17:18:43 +0000, , gtests api extend memory creation test,,
4511,a2ae609cdbf34378cbc5c71e083093c7ef90648d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-07-01 15:49:19 +0000, , common disallow creating memory object format kind relates 499. possible create semi defined memory object,,
4512,8cbee9a1b6208459145abfac2b471cec79119166,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-27 18:44:34 -0700, , benchdnn output primitive reproducer,,
4513,8abc1a6eca9893f14600dfb0e8aced771169b174,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-27 12:27:30 -0700, , benchdnn fill memory magic number,,
4514,57d1ccf2f520d8a703dc16dec631a565da98ea0c,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-27 18:03:56 -0700, , memory fix set_data_handle called fix code work gpu worked cpu void handle mem handle mem handle change make working gpu opencl note set_data_handle unconditionally performs zero padding even called handle,,
4515,1107c80cc8dc5a8da94e73d552072e24f23923cb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-27 11:53:28 -0700, , benchdnn fix non compliant include guard identifier begin underscore uppercase letter reserved,,
4516,6cedb172c977f3b0562742e28da75d54c4074939,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-27 11:47:11 -0700, , benchdnn fix issue debug build window strncat_s fill whole dest destsz byte catch possible bug window debug configuration fname_copy least path_max byte avoid issue,,
4517,073297459296e3e01bc1912f31bfa42ee40e3489,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-06-28 14:41:10 -0700, , src cpu avx512 fix bug bound memory read,,
4518,0a2f8e140f58f4969aff8e8a6a78262c06d6a589,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-06-28 11:35:45 -0700, , cpu gemm initialize local matrix pointer,,
4519,80ed7e50b3caec4234c2888278a40b5842d2f57f,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-06-27 14:58:45 -0700, , cpu gemm change partitioning igemm bf16gemm improves performance number thread odd,,
4520,15951e51457f2e6046421b3bb4597dde1aa0c017,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-06-21 13:22:34 -0700, , cpu gemm add alpha support kernel alpha one avoid work improve performance case inner product primitive,,
4521,f579f458c1c3b98f3e478046958a9692c4ff514f,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-06-27 10:23:54 -0700, , cpu gemm fix partitioning,,
4522,83222865fc3c74840630ab2ab586d089f84dd377,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-25 00:27:43 +0000, , cpu thr tbb use static partitioner,,
4523,2ce6388a4bf5807b7575430cba2e209010f6862f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-25 21:46:08 +0000, , cpu thr async enable avx512 bf16 1x1 convolution,,
4524,ea0af293c638242a4eb76264f6a0b33deeb50e43,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-25 21:08:13 +0000, , cpu thr async enable avx512 bf16 convolution,,
4525,192d9378bcf1a0e0ffa51efa9fb0712e70b3ec9c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-24 20:47:01 +0000, , cpu thr async enable avx512 convolution,,
4526,1cf4c0968d8aa3e3c0e617626b035ec4edbdfd75,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-24 20:38:47 +0000, , cpu thr async enable avx2 convolution,,
4527,cc09e714fb8aef89800d4dccaaff7f299aad751b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-24 20:31:49 +0000, , cpu thr async enable gemm based convolution,,
4528,896384d0598ffb5bef510ac06f303b962f50f912,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-24 20:24:05 +0000, , cpu thr async enable reducer,,
4529,01206f3fc3eb9355d6a1d05cbd054f232306113b,eter Caday <peter.caday@intel.com>, 2019-06-27 10:15:46 -0700, , cpu gemm initialize nocopy partition type,,
4530,c7ec7519d3aea3faa5bcdec540dc61d0515c0f61,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-27 11:01:15 -0700, , gtests fill test_memory 0xff,,
4531,1b4d5c28442235f3b7226b07f4f22ce39f7570e2,lia Taraban <ilia.taraban@intel.com>, 2019-06-21 19:53:23 +0200, , src ocl lrn forward add bf16 support ref implementation,,
4532,2a4c90190b22c8966586b108622e6af8cfc06e23,lia Taraban <ilia.taraban@intel.com>, 2019-06-25 17:24:13 +0200, , src common bf16 add arch independent f32 bf16 convert,,
4533,546229722ad667680f640c29ac7733d54c43235b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-26 22:09:58 +0000, , src cpu pool bwd nchw pooling understands nchwbc workspace,,
4534,47e0cc458e86e68177ae823c0fbcbf2e5d0d14d9,"rimak, Tatyana <tatyana.primak@intel.com>", 2019-06-26 15:22:35 -0700, , doc add information bf16 support primitive,,
4535,697eacae930673311634ce134ae3105d2e34847c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-26 09:35:54 +0300, , benchdnn conv move input file input conv dir,,
4536,b0eb5adf24b2677f08879092bd26aa77c5b624da,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-24 22:43:07 +0300, , benchdnn doc add missing file minor change,,
4537,9097d75f70f2f958f1e953cdc6acbfd2bcae6fd8,eter Caday <peter.caday@intel.com>, 2019-06-26 16:03:53 -0700, , ocl gemm fix fp16 copy loop count,,
4538,11863bff941b9a5f187411628f96551842327497,lok Bakshi <alok.bakshi@intel.com>, 2019-06-10 12:38:25 -0700, , src cpu conv dilation support bwd_wt convolution bf16,,
4539,137a72713c8e61deb0f2a926c8f09416ed52d2d4,eter Caday <peter.caday@intel.com>, 2019-06-23 08:07:59 -0700, , cpu gemm pack threading fix,,
4540,e20d77856c4276412a44c80f990c3c1448554235,eter Caday <peter.caday@intel.com>, 2019-06-20 16:27:33 -0700, , cpu gemm use blocking pack threading,,
4541,9b12c68f1ae7643c66109704dbd7215447bb5e25,eter Caday <peter.caday@intel.com>, 2019-06-20 12:56:48 -0700, , gtests gemm add pack test blocking,,
4542,2115605b1ce7ec637849f524cb20cc5c08de1ea9,eter Caday <peter.caday@intel.com>, 2019-06-19 15:54:37 -0700, , cpu gemm implement blocking,,
4543,1008119398f54026279760b5dd19b97d7fe80524,eter Caday <peter.caday@intel.com>, 2019-06-18 14:21:32 -0700, , cpu gemm remove duplicate packing,,
4544,a3817c74bf11182dde8f41aa7f7e2c18f927eb33,eter Caday <peter.caday@intel.com>, 2019-06-17 07:34:20 -0700, , cpu gemm update pack threading logic,,
4545,18e30a61e11ef813dc7856b698dc73bf2a7a71dd,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-26 11:14:35 -0700, , src cpu rnn fix potential integer overflow,,
4546,3ea98373c66378c861e377e969361c497f1cb133,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-26 11:13:59 -0700, , benchdnn rnn check zero_md appropriately,,
4547,b11ac48e16c4bd2a0e475377580f5674d53dd9a2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-25 21:01:09 +0300, , benchdnn parser add method cfg,,
4548,faa649e25b382f7230502a29251fa7f152e48a6b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-25 19:53:03 +0300, , benchdnn parser use single constant instead else,,
4549,c04f1922c39b8e222b2738ea351f805e5136d2cb,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-21 23:52:04 +0300, , benchdnn lrn add primitive,,
4550,958e50f8631ba774096a4077da5a71229484b9ff,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-23 08:59:46 +0300, , benchdnn pooling use fwd_pd bwd,,
4551,80d98eebb4dca89057ccbd79efaeb912bfdb45bf,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-22 01:12:11 +0300, , benchdnn eltwise check err srelu negative value,,
4552,2609a2d6ad050fac4d4332e7a99460ec1af7c62a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-25 22:29:39 +0000, , benchdnn bnorm avoid creating unnecessary memory,,
4553,f20677ca6ca57ea382f3288bf4f4362022fd9e9f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-25 21:54:51 +0000, , benchdnn bnorm input test large case bf16,,
4554,6ee39e2e73a2512df6a91bfaad8f4edf1dc86068,"rimak, Tatyana <tatyana.primak@intel.com>", 2019-06-25 00:01:19 -0700, , bumped version v1.0,,
4555,59c32c7afbbea2f4530896ba358272a938fa4bfa,helley Goel <shelley.goel@intel.com>, 2019-06-24 13:12:03 -0700, , benchdnn fix default dir pooling,,
4556,81d18ad482e041eb82a3bc223316f28b025d5a8e,helley Goel <shelley.goel@intel.com>, 2019-06-24 10:37:12 -0700, , benchdnn fixup bf16 pool workaround avoid cvt non avx512_core,,
4557,76d5689c876ecf4cd68107d3a412adc84ab49131,rinivas Putta <srinivas.putta@intel.com>, 2019-06-17 19:16:05 -0700, , cpu pool jit_i8 avx2 fix segfaults due invalid access,,
4558,e8efa2579b9dd2003a83c621725ca0bba81a967e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-24 17:40:18 +0000, , doc update transition guide recent rnn change,,
4559,dbed4ee02e726b3e799ee8251a74bd2db5ac5c5d,enis Samoilov <denis.samoylov@intel.com>, 2019-06-24 00:00:03 -0700, , build install benchdnn,,
4560,fe7d5af6987c75814c42874430d2f65d603756b7,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-21 16:27:28 -0700, , api rnn renaming rnn primitive vanilla_rnn api,,
4561,282ba2d2c5ea0c76c694a68412c554fd394d7911,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-21 22:24:33 +0300, , benchdnn concat add primitive,,
4562,5bc398a069a81cf5558366ec5df0d756a9f139c4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-21 22:35:49 +0300, , benchdnn spit warning last cmd line arg problem,,
4563,4bc79e655ffe2bca7d5abe565c8482281ed381e8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-21 04:35:47 +0300, , benchdnn replace str2dims parser routine,,
4564,dd15f6f61b4ac1c4bf77fdf78f92b407ec3cc399,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-21 20:48:50 +0300, , benchdnn use const ref objs prb ctor,,
4565,26ea10f225cfbae70c41b80283990c65b501c39e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-20 02:51:17 +0300, , benchdnn reorder align data set name target,,
4566,6d7a29ffd45d9ea3c03ceecdc1163bd139184145,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-18 21:42:08 +0300, , benchdnn pool alg_kind2alg alg2alg_kind,,
4567,c9d160987ddbedcd6a4bf842d461ce8a1011ee14,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-17 19:48:10 +0300, , benchdnn bnorm add inplace mode,,
4568,10c48e08f0e6c81a669334a90b98f73dac395218,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-16 04:03:54 +0300, , benchdnn use get_default_tag,,
4569,7124cc51dea1b90066a1696556df67476dd2441c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-16 04:00:15 +0300, , benchdnn add query_impl reorder rnn,,
4570,1703245b367d67d8906b4d1e5763397755cbd138,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-16 02:16:12 +0300, , benchdnn introduce stag wtag dtag option,,
4571,e42f27557a9ff91ddd4b3592a31a6aecee2f2963,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-15 11:04:34 +0300, , benchdnn conv introduce stag wtag dtag option leave default value preserve current behavior,,
4572,70e1e85a882b1e6ebd80385fa7240ee3cfb9926f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-21 20:30:35 +0300, , benchdnn remove mkldnn_dims_t conversion,,
4573,6e293c65eb85e3aca092485b73dd6246130765a2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-21 20:43:33 +0300, , benchdnn rename itag stag otag dtag idt sdt odt ddt,,
4574,f1a2e4122d96c454caa85a3f7acae40aa25639af,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-21 20:13:25 +0300, , benchdnn perf introduce fix time per prb,,
4575,07edf07c2e75a83dbe81210993a6c0dfa4f4d1aa,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-15 02:05:17 +0300, , benchdnn deconv move measure_perf,,
4576,bdc8b42f87ac52a832503c3488102ee9dc6261be,eter Caday <peter.caday@intel.com>, 2019-06-21 15:57:43 -0700, , cpu gemm fix hang zero,,
4577,a2c12674a6b41d6bab64d6484d41c97ad641a755,rina Sokolova <irina.sokolova@intel.com>, 2019-06-21 15:48:07 -0700, , cpu rnn merge gemm iter bwd,,
4578,178d52c3bb0d5bf6abdb3a2d533810ba81b43d91,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-20 16:19:20 -0700, , doc mention transition guide main readme,,
4579,754d65501ee597c1548b0c54c489496ea72de5ee,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-20 14:22:08 -0700, , doc add transition guide,,
4580,c7586167ccfdd79d88d309d7020add44c4e507eb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-21 22:56:36 +0000, , doc style fix minor typo,,
4581,9f2b3e7c6b7b9f50ee67e8673b5a5b14e2cfd0cd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-20 14:20:36 -0700, , doc add missing rnn documentation,,
4582,e17fdd2d15030e5ac37ea58fb2f962b751736dd9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-20 14:20:12 -0700, , api verbose error memory desc init,,
4583,50e1c966d6b7db24a8984962cc4e1d8d44add2c1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-20 14:19:41 -0700, , api doc use format_tag instead format memory desc init,,
4584,dff75ccab42fe4046f16746aad3cbd83e1e3fefc,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-21 13:33:27 -0700, , src cpu switch generic transpose change default layout change tag based transposition based transposition make generic future proof also change default layout order minimize transpose gemm kernel finally allow transpose blocked layout introduces non generic blocked layout dim inner_block size padded_dim,,
4585,a8f45f4848fcbe571cd5c0f04f709a876d350bd9,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-06 13:19:25 -0700, , api add layout,,
4586,669d6aced6cc24924a434433091f494080c9bd44,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-18 12:17:28 -0700, , src cpu ocl check pas direction filling default mem_desc,,
4587,e1f5b412e4ec524fe97cfa32940e6c9a76582598,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-13 10:01:42 -0700, , src common cpu ocl split cpu ocl,,
4588,d6505e97750203a0c737937bc8a11243dd8ad755,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-12 16:38:11 -0700, , src cpu ocl innerproduct make transposition condition generic,,
4589,1ecbf355ed4a016b65de94f4c14de03e857207fd,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-21 08:57:03 -0700, , revert src ocl rnn add leading dimension control revert following commits src ocl rnn add leading dimension control src ocl rnn add debug workspace print src ocl rnn introduce conf structure,,
4590,0d433d5047ee8a7c5ada1e0da94330e6d018a07b,helley Goel <shelley.goel@intel.com>, 2019-06-21 12:35:58 -0700, , cpu bf16 pool benchdnn fixup testing,,
4591,98d6c1dbae959eef89f1c46831b2322e49266b0b,helley Goel <shelley.goel@intel.com>, 2019-06-21 12:35:27 -0700, , gpu f16 pool benchdnn increase inp data range,,
4592,16d4749566aa904e06ac56054bc8ae7c05e7d4ca,"adia, Haleema <haleema.sadia@intel.com>", 2019-06-18 13:13:31 -0700, , test benchdnn sum fix threshold fp16 enable gpu testing,,
4593,ec3db77869765924309e27895c8544007357cee5,"adia, Haleema <haleema.sadia@intel.com>", 2019-06-20 15:18:10 -0700, , test benchdnn sum fix bound access,,
4594,41bcfb8eccec98e8aed7d23a67e9974d4b37b97e,rina Sokolova <irina.sokolova@intel.com>, 2019-06-18 15:12:41 -0700, , common introduce gelu activation eltwise,,
4595,9ddb00e67b1ac8f9299178d2bfea2f3e2065b579,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-21 16:05:31 +0000, , cpu blas add missing symbol build intel mkl,,
4596,bf11e35e0b964f34507e161974e8cae90400968c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-12 20:32:56 +0300, , benchdnn eltwise add primitive,,
4597,718e856808e0e05ccef9262bbaa8607a433cac58,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-15 01:29:10 +0300, , benchdnn sum adjust scale avoid trh increase,,
4598,eafa275f3659302599d3f11452c623282c253f3b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-19 21:13:48 +0300, , benchdnn softmax compute ref always place,,
4599,05cb4e7f24c3a99e53b647fd0c20fe4839f9082b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-13 00:22:33 +0300, , benchdnn softmax check status impl query,,
4600,18b4d1e8b072a1d27c495c6265b073076d40bd77,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-14 03:57:24 +0300, , benchdnn memory fix incorrect nanning memory,,
4601,742e6fbdb313bd26651bc27b819a1b71047f23c3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-13 10:40:56 -0700, , src common math_utils fix logistic reference,,
4602,2175d3d6ba49414343c948f1c19db2e210b8534e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-12 23:45:16 +0300, , src common verbose eltwise dump alpha beta,,
4603,295bb6f07f9ee4e706669f322e9bc4801aed4cbb,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-12 03:24:18 +0300, , src common restrict usage integer eltwise except relu,,
4604,cfa6ff3cd409cecd50c2c6899fd99454676667d7,enis Samoilov <denis.samoylov@intel.com>, 2019-06-20 14:36:11 -0700, , build set environment mac example properly,,
4605,37b7b64a518f8f853b8818c96103bdf42b4e5d1c,helley Goel <shelley.goel@intel.com>, 2019-06-18 14:30:21 -0700, , gpu bnorm softmax extend benchdnn test bnorm add softmax add test,,
4606,dc239b26467a3325121481ee5b07f079bd9d5207,helley Goel <shelley.goel@intel.com>, 2019-06-18 14:13:16 -0700, , gpu shuffle extend benchdnn testing,,
4607,840408791345a36b8f274aa2f8e9c0097dbb60e9,helley Goel <shelley.goel@intel.com>, 2019-06-18 13:30:19 -0700, , gpu pool move f16 int8 testing benchdnn,,
4608,783f9241a0cdda501de62fb647aac142e26176ad,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-19 16:48:02 -0700, , src ocl rnn add leading dimension control,,
4609,18d0fdc24efbe21995669fbe432029b57677d13b,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-19 16:43:02 -0700, , src ocl rnn add debug workspace print,,
4610,50b6b528ef6d76fbd8bd6b4ca6859d89f67e94cd,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-12 11:53:05 -0700, , src ocl rnn introduce conf structure,,
4611,8db6b8396845c42a4c853b81475c8552fc5840ac,avel Evsikov <pavel.evsikov@intel.com>, 2019-06-06 15:09:34 -0700, , benchdnn reorder support f16,,
4612,286063894baee8a427294c509be22a91a3d77515,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-20 08:04:02 -0700, , doc minor fix style,,
4613,0746da8cd5d253c606ab82d44c31b922e646491a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-18 15:30:07 -0700,476, doc add int8 computation detail close 476,,
4614,7c946efcee27d573ef73a99ca970d560cdf6fea2,enis Samoilov <denis.samoylov@intel.com>, 2019-06-18 19:36:04 -0700, , build define bundle,,
4615,817bc9aa3c43cdebeb5c2e5fca7af71acd478305,enis Samoilov <denis.samoylov@intel.com>, 2019-06-18 19:03:26 -0700, , build install tbb runtime,,
4616,c0fb90a3d4843c4d1c7fc8d47e292924775b6773,enis Samoilov <denis.samoylov@intel.com>, 2019-06-17 15:40:01 -0700, , build iterate list installed example,,
4617,67568b4e4da3bc9b8f98785b761ea9be50b84464,tsai1 <louie.tsai@intel.com>, 2019-06-04 15:00:08 -0700, , example add new gpu example using opencl extension api,,
4618,af53f2645fd03dcb84f9de86be8e068b5723791d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-06-11 10:01:33 -0700, , doc cleanup adding bfloat16 documentation,,
4619,e0dbb971ebd1c7d122bcde0028540de63442f600,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-14 14:36:02 -0700, , consistently use f32 filename,,
4620,14cad0e4e5abdabb304a776329dbada069796b2b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-13 14:44:49 -0700, , src cpu int8 gemm extend jit version s8s8 case,,
4621,90c37e696f230ef3c86cc43144ef0d3dafd891ab,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-13 20:57:18 -0700, , src cpu int8 gemm faster copy sum,,
4622,cfe15558ae7b3b63a8eb3a8b51f61bbe9739ff7a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-13 14:44:33 -0700, , src cpu int8 gemm use zero extend compute sum col matrix need use zero extend instead sign extend,,
4623,d11bfc37660b39c40b2ec5080c2075ea83c4fa88,"adia, Haleema <haleema.sadia@intel.com>", 2019-06-18 13:13:31 -0700, , fix nan scale,,
4624,c59af416e0281fd399d8a96a191fd6ba7d3a1b5e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-17 23:04:03 +0300, , benchdnn perf_report change dump_desc_csv dump desc_t value depending ndims,,
4625,60d382f9d7f7a55a389591aa8e8cd1cc23a2b3c1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-17 22:50:47 +0300, , benchdnn pool split doit two separate path fix,,
4626,fdc7ae451e757b8227e14b8f9c4579545fe419c1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-17 22:49:33 +0300, , benchdnn fix potential zero division,,
4627,98978ebf37ca3cc77221300e558048ce573075d3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-07 13:35:28 -0700, , doc add opencl section,,
4628,c009bdcdf69aa193e47dbce7f1f39298d926d747,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-07 13:37:44 -0700, , doc remove outdated gpu note,,
4629,bda74fca4ab6d6ba0934368128130a3f37871175,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-14 15:09:17 -0700, , api add missing doxygen documentation,,
4630,2b74d17559ad3c06a9e90d5f7dab93be42224b1a,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-06 15:15:27 -0700, , doc add note performance map_data,,
4631,af96f41794c3774c7f2baed2107c8f3662f60531,rina Sokolova <irina.sokolova@intel.com>, 2019-06-18 16:57:19 -0700, , benchdnn rnn rename mean stddev,,
4632,fff8503c6a99dd7448df50c4db3b1eb272e4009c,rina Sokolova <irina.sokolova@intel.com>, 2019-06-18 14:04:23 -0700, , benchdnn rnn fix filling generate consistent data different num thread,,
4633,9d244eb74b571803119c40f446dd116fa1fe3a7f,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-06-18 13:48:58 -0700, , doc cleaned cross link annotation example,,
4634,20df9be7061221cfb25119d21be57c43c833949e,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-06-18 10:08:02 -0700, , doc fixed broken link contributor guide,,
4635,cfe8190e8908607f4354321a96466687023a9b95,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-06-18 08:17:21 -0700, , doc updated batch normalization flag developer guide,,
4636,f5b517d23f8f500eae163601d623c9b88b2aa579,eter Caday <peter.caday@intel.com>, 2019-06-18 11:38:25 -0700, , ocl gemm copy fp16,,
4637,616f585cbec0a23ae79dabbc3df1e3ec160f1b1d,eter Caday <peter.caday@intel.com>, 2019-06-18 11:36:14 -0700, , ocl gemm apply clang format,,
4638,c8064db9e7616fd489b048f0e4defc50eda3897b,helley Goel <shelley.goel@intel.com>, 2019-06-11 12:01:09 -0700, , gpu gtests extend testing inner prod test case shuffle concat complete test case pool test case reorder f32 test case eltwise ifmt ofmt test case lrn bnorm test case conv extend iface testing gpu conv check zero dim memory gtest batchnorm remove invalid test,,
4639,159a624d54b77dda3d83f9937291ceb18de90ba3,"afonov, Igor <igor.safonov@intel.com>", 2019-06-18 09:52:40 -0700, , test gtest extend gpu test coverage,,
4640,9ed5b3ed232cf904e61878ef2e04d6d0126e05c8,"afonov, Igor <igor.safonov@intel.com>", 2019-06-18 09:51:14 -0700, , src ocl ref use offset macro support format,,
4641,8553fdfc6eb09a64c3c97e014872e6c08a006c7c,"afonov, Igor <igor.safonov@intel.com>", 2019-06-18 09:49:08 -0700, , src ocl gemm add restriction weight format,,
4642,51b2d2ab4b868093a24f81182b1a9d801fb65eed,"afonov, Igor <igor.safonov@intel.com>", 2019-06-18 09:47:24 -0700, , src ocl gemm identify transposed format,,
4643,8d7639a1a84d1bbfe0ad80fca377677e7ffc989a,ntonand <anton.anders@intel.com>, 2019-06-13 15:48:16 -0700, , src ocl conv improve perf,,
4644,0d5ba0986ebef5eb423696284989d6d4e9aea0cb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-15 16:59:15 -0700, , build mingw implies defined win32 mkl dnn support window mingw cross compilation unix mingw supported,,
4645,d2f86520e47a7c82d5319f3b5645507fb8cd1e9d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-15 16:59:09 -0700, , build generate vcxproj.user cmake generator,,
4646,ad5a0f24d5fa1851c5649bbc273a8014bee0e912,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-14 12:37:27 -0700, , build fix cmake list example bundle set path ctest properly pas qstd msvc doe support option,,
4647,07c5b3554d34e79438e9aa7616ae974b213e4c36,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-13 21:10:57 -0700, , cpu rnn fix lnk4221 warning window explicit instantiation required since cpu_engine.cpp includes required header file recursively,,
4648,8d6a77872319faf394e1479ef45006e372bb86f7,rina Sokolova <irina.sokolova@intel.com>, 2019-06-17 10:48:34 -0700, , api replace mean var desc stat_desc batch normalization desc,,
4649,add7abb57d2968da8ae91c48e931f880fa3b5b99,rina Sokolova <irina.sokolova@intel.com>, 2019-06-17 10:08:34 -0700, , api rename fuse_bn_relu fuse_norm_relu,,
4650,f8b7ca001afa6823c0f29d80e5b8975de50c90c5,amsonov <ivan.samsonov@intel.com>, 2019-05-24 08:02:11 +0300, , example fix path issue,,
4651,2387990670d5eae7ab04a0d26915cbe15191d787,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-06 05:32:10 +0300, , benchdnn update documentation tear readme.md several standalone piece easier readability move piece separate doc folder leave readme.md entry point common thing,,
4652,0f4a252aaa8241976f458de95249f3a9a8ee6f3c,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-13 20:43:29 -0700, , build use imported target opencl,,
4653,ef263a0ddc260d02ab74ff70e621bb082262fb45,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-13 13:39:17 -0700, , benchdnn create engine already created,,
4654,d4554b953e753412747efaa727138374ab5ba551,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-13 20:32:29 -0700, , benchdnn output engine kind reproducer,,
4655,53d6f650302d38e17e4241bb320b93cb3ff63867,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-06-13 15:59:36 -0700, , cpu conv fix correctness case group,,
4656,aa23bcb1f2304a37d84ba2a420ddf099f1f05890,"aday, Peter <peter.caday@intel.com>", 2019-06-14 10:12:38 -0700, , ocl gemm fix,,
4657,d8b79380429707547588dff2517f19c33d1e5a2e,eter Caday <peter.caday@intel.com>, 2019-06-13 10:15:59 -0700, , ocl gemm use superkernel sufficiently new ocl runtimes,,
4658,84d2c03c4e5723264b34b1f4d6544cc5667e2be4,eter Caday <peter.caday@intel.com>, 2019-06-13 10:04:50 -0700, , ocl add runtime version checking,,
4659,8c02323ea00a66960d619ceb314be67719e020fb,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-14 00:59:49 +0300, , benchdnn pool fix uninit var warning,,
4660,69cdac5b5b39c4e24327127edfecb0afbd93188b,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-06-05 13:09:18 -0700, , cpu gemm add sgemv kernel sse41 avx avx2 add optimization sgemv relevant case sse41 avx avx2 using avx2 kernel avx512 brings similar performance mkl,,
4661,f6b9af6907f1100435747548a9f2eb352c50e0d8,esut Meterelliyoz <mesut.meterelliyoz@intel.com>, 2019-05-31 11:07:04 -0700, , cpu gemm add driver sgemv functionality add threading kernel driver around simple code kernel authored arthur mitrano intel.com,,
4662,d2438e827c536713cf0bcc98705daf3fb61e6875,esut Meterelliyoz <mesut.meterelliyoz@intel.com>, 2019-06-05 13:31:03 -0700, , cpu gemm fix return value integer gemv,,
4663,d3146c099052b2d2acac58356578cc0f34438d48,helley Goel <shelley.goel@intel.com>, 2019-06-13 10:41:40 -0700, , gpu pool benchdnn remove unnecessary test,,
4664,e48ecd145bb1e14ba83cd02d220709795e16cf44,helley Goel <shelley.goel@intel.com>, 2019-06-13 10:36:10 -0700, , gpu pool benchnn reduce time,,
4665,1dddd58e9c105cbebd16b98430b2988ef4bd6de5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-13 10:34:58 -0700, , style retab,,
4666,f3f99b9f58e6ed0661f998ab951a8ecd10022ff0,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-13 20:12:46 +0300, , benchdnn timer fix,,
4667,da618b17e834597fc67eade710b5021a16c8a548,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-13 19:50:26 +0300, , benchdnn pool fix,,
4668,2e327022c1c0fbbefb43c750750d55c1d8cd2372,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-06-12 14:40:32 -0700, , src cpu pooling removed dead code,,
4669,9ee78d1b3f121341da09e0728fd0f32de9dece2a,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-06-12 17:16:33 -0700, , gtest lrn fix compile error window,,
4670,8a4ec0cd21567b0d54000d9df5614d208610b51d,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-06-12 13:33:20 -0700, , gtests skip lrn testing depending data type,,
4671,026eb52b571d3e57c83441e41ddaf1c60752604c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-12 13:59:26 -0700, , build demote deprication warning info level,,
4672,a9ad9f644cb61277aa7090037f3c0099b1a95bcc,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-07 20:22:47 +0300, , benchdnn consolidate measure_perf function,,
4673,6357e297c6a7cd16c94b1f3b139361e636f7c9fb,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-07 11:19:00 +0300, , benchdnn shuffle add gpu dataset,,
4674,d1155e88a2832bdab38f5799f5080ab39a83c137,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-07 11:16:09 +0300, , benchdnn shuffle separated bf16 testing,,
4675,928ee4b25433b646d4689bca2757fe518f33c996,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-07 00:39:30 -0700, , benchdnn shuffle improve fill compare function,,
4676,eb953a739fbf07aaaad589919a50495b3c40d30b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-08 00:52:42 +0300, , benchdnn softmax add inplace outplace testing mode,,
4677,b5f98d263e83319db38e4caf1a40c521f79ee061,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-07 11:07:36 +0300, , benchdnn softmax style change,,
4678,fdd9d4297d7f74deaf886d768159e51b383d7a18,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-08 00:35:49 +0300, , benchdnn softmax use off2dims_idx compare,,
4679,1bb0188934f49a4ecb60490188af6437ffe3bbb2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-11 01:29:45 +0300, , benchdnn sum remove capture lambda,,
4680,ef9cd30f24fab6608b0ff4e200cd926bbdebf972,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-08 00:30:49 +0300, , benchdnn use get_elem function,,
4681,ef209c2e12eacb26ef19d0d39e81d137ebea7ca5,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-08 00:25:44 +0300, , benchdnn get rid size_t possible,,
4682,548314b7a3c9a455f8831adc634f068f5ee812b3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-07 00:25:36 -0700, , benchdnn parser resolve msan error,,
4683,3dc72afb05496c0c8e42593e4df308a6411d9fd2,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-07 07:09:15 +0300, , benchdnn conv update cfg test_conv_all,,
4684,56020db22268831e9dfa93c5d40241bd5b6d73ab,"adia, Haleema <haleema.sadia@intel.com>", 2019-06-11 16:46:14 -0700, , src ocl cl_device_info nitialized class attribute,,
4685,d56dc2987c1f121df929de30835557560baf344e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-11 14:36:46 -0700, , src ocl add missing assignment operator,,
4686,d9466f6a4b59b3ad443e46b795679f607a2e1fe6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-11 14:33:46 -0700, , src ref_sum fix cast size_t,,
4687,7a1dfa80d7d4adf8d69822e4621161e049b99d77,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-06-11 19:50:52 -0700, , bf16 pooling,,
4688,c03d69b8d5bb207130b0c8bc7f3e56544b495d56,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-05-30 16:07:18 -0700, , cpu avx512_core add lrn bf16,,
4689,a91ecc5cae67196b2170a67c4d2a98d47b03ce43,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-11 12:55:00 -0700, , remove unused status code,,
4690,ff98f3f784734ed07b1cd967bf78025dcd66ddd6,lok Bakshi <alok.bakshi@intel.com>, 2019-06-11 11:33:15 -0700, , src cpu gemm fixup verbose output gemm,,
4691,b24f296123ed62226ee70396da75dfa38fb7254c,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-06 15:24:16 -0700, , src ocl rnn implement bwd gemm primitive,,
4692,48c978c18b55a7a4afa1720d34396e8f7b69c95d,ntonand <anton.anders@intel.com>, 2019-06-04 09:42:48 -0700, , src ocl improve bwd conv,,
4693,388d64c850657eb5aecfc94abdca876685609a8b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-11 08:44:11 -0700, , doc update verbose.md engine kind,,
4694,585ff3a04821ad12d29564459b3c000a4355ff54,lok Bakshi <alok.bakshi@intel.com>, 2019-06-10 17:24:31 -0700, , src cpu conv verbose output avx512_vnni gemm,,
4695,e5b9675b172a71a1de1b4562bd063d3dead09426,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-07 15:58:54 -0700, , cleanup copy constructor assignment operator add missing assignment operator introduce  disallow copying assignment appropriate,,
4696,13abbef16084e6e67dcc96bc318417fb601c1dce,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-07 15:54:29 -0700, , src common,,
4697,9de05b2fb5479afb0498274c3da854dd0a87d01c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-07 13:29:58 -0700, , cpu rnn fix formatting issue,,
4698,c9daf7ca500c13c0b1e3e103e7d025b3ee8490dc,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-01 08:38:45 -0700, , benchdnn conv allow negative input size,,
4699,e2bfcdf94c234569c6c6f0ad2d57c2ac1bb0aa48,oman Dubtsov <dubtsov@gmail.com>, 2019-06-09 17:14:57 -0700, , src verbose note engine kind verbose output,,
4700,ed244cab45c6b28e07fb1f7a4a1d2bdf70cf0844,enis Samoilov <denis.samoylov@intel.com>, 2019-06-07 14:46:12 -0700, , build enable transitive dependency tbb,,
4701,6d49fbf0a0e769a95db56503d93a40f56d00924c,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-06-10 10:55:15 -0700, , doc fixed typo readme build option,,
4702,cf28f4d5f62d135e5cc518c08d823fcf11aa1394,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-06-07 15:48:19 -0700, , doc corrected wording readme build option,,
4703,79c125c21d391f7598419c6b0ec14b61895c6fbc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-07 16:48:09 -0700, , doc build option rewording,,
4704,f0f7d10bceb30bb73349b5e9864abf066373718a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-07 14:49:28 -0700, , api rename,,
4705,77b9dc187fd2aea08f715392b69fe21d47cbc1a5,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2019-06-07 12:58:08 -0700, , doc updated system requirement wording cleanup,,
4706,76b693b8f9813c7c027d83ebc355af02fdd0dc13,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-06 13:03:05 -0700, , build fix typo cmakelists.txt,,
4707,c4ec97a2d45c642c8020727477897234132ff89b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-05 18:58:30 -0700, , replace check,,
4708,8b30373633b35fea6a2cf0aa58d9e25a054102ae,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-05 18:32:49 -0700, , src common get rid mkldnn_thr defines remaining define mkldnn_thr_sync corresponds ,,
4709,da4e0864ad25365357b82c17b176322114bb7a36,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-05 10:23:25 -0700, , src include test remove reference backend defines required making another internal function public unifies way check backends,,
4710,16d97139077ef2908ed3ded5432734a0c8012c60,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-06-04 19:04:25 -0700, , build unify cpu gpu build option remove rename rename temporarily allow old variable break cmake script documentation updated,,
4711,9bcda315ebade63557e78ae808bc94ea7eead527,eter Caday <peter.caday@intel.com>, 2019-06-07 14:03:14 -0700, , cpu gemm pack support avx512_mic pre sse41,,
4712,8dadf306eddde16ed7e4e83468c023884418b95e,eter Caday <peter.caday@intel.com>, 2019-06-07 12:29:54 -0700, , cpu gemm pack remove row col offset computation revert threading change,,
4713,49d5bf79aab1271684b64921a055cf7bf2e82a32,lok Bakshi <alok.bakshi@intel.com>, 2019-06-07 12:28:07 -0700, , src cpu vnni instruction verbose mode,,
4714,eb4a15ee3ec48e88ade633df9a80ad13f968b6cc,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-06-06 16:29:24 -0700, , cpu avx512_core fix access padded area bwd convs,,
4715,9d14b0fbd4139d88b3819cd0d97c3f5db981dd33,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-04 10:40:09 +0300, , benchdnn memory init reference data nan,,
4716,07af02ec888610cc58f79e428e32b1097102d6c6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-07 01:27:44 +0300, , benchdnn add run line driver,,
4717,0c42298f01a90c1e6ca1935d426d4e8cd70d66f9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-30 04:58:49 +0300, , benchdnn sum add primitive,,
4718,0a219cbe5a7bcf886ac0e603fb50360e90b74b49,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-07 00:13:51 +0300, , benchdnn add off2dims_idx function dump index compare,,
4719,da4f76f4cc8382e0d666a104cdb75ac4e46149c6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-30 04:58:06 +0300, , benchdnn perf_report change idt itag vector type add stream support vector idt itag,,
4720,d13544e449ea7c26a5405cd1bfe3760f6e1c13d3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-28 04:15:03 +0300, , benchdnn parser add delimeter,,
4721,aaeb40a3f1dd5f36d7bfbd78d4fb9966165f9ca8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-30 04:34:14 +0300, , benchdnn dump non default attribute,,
4722,88c1d28501585e2634678eec8fe7ae7944e4767d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-31 20:40:55 +0300, , benchdnn reorder use saturate func,,
4723,1fe26b2bbe565996a7674cea8a452b12d4e62f1f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-31 20:42:25 +0300, , benchdnn use saturate func,,
4724,da9b76021fa86335d8f98e5f355e5243b2480bf4,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-31 20:39:02 +0300, , benchdnn conv use saturate func,,
4725,62946ede8490642bfe405bf53ff6c36a1afeb30a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-31 20:38:41 +0300, , benchdnn bnorm use saturate func,,
4726,ebbf40df6ae11be61d15d5e25a6dc67bd0dbde42,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-31 20:37:30 +0300, , benchdnn pool use saturate func remove diff_norm unused,,
4727,9ef5c3501d7654d05eefc50f1407d661c6aa9e35,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-31 20:36:07 +0300, , benchdnn consolidate saturate function,,
4728,f154822e05678a5a06b16ffdd31175eafa8ed38c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-30 00:20:48 +0300, , src common sum remove restriction data_type srcs,,
4729,24a0de0b7e4609481cda7bf706a653d041411fd7,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-24 19:38:07 +0300, , src sum fix correctness issue issue happened int8 dst data_type used int dst data_type fp32 input non integer scale used,,
4730,f59d4264bab3e3c7b6735f85dcc0187dd581984c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-30 00:52:16 +0300, , src common verbose add support multiple srcs,,
4731,4cc716da076227dbc033d457f71c24f4112ebb29,helley Goel <shelley.goel@intel.com>, 2019-06-05 13:49:55 -0700, , gpu add benchdnn deconv test,,
4732,9adacba06639e5c11a98438c28fbc47be434e49c,"adia, Haleema <haleema.sadia@intel.com>", 2019-05-22 15:56:20 -0700, , ocl adding fp32 bwd_d,,
4733,2efa796ea88af2b4b53d885dc476c8d82ff15546,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-06 14:29:19 -0700, , script remove prepare_mkl helper,,
4734,304915096d1def19999b963a60569ec46a882c16,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-06 14:26:50 -0700, , build remove actually hide option link mkl,,
4735,5c111a6217062228ba7c39ab5e678778b2d25a58,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-06 13:40:52 -0700, , build use compiler provided omp,,
4736,9c8ae5882db511ab4cb29a68328b63a3143712ae,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-06 13:05:08 -0700, , cpu gemm simplify rule use_cblas use_mkl,,
4737,58d647792a0eb1588770e187bc4db2efb0fac65d,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-06-04 15:57:42 -0700, , cpu avx512_core add bf16 bwd_wu convolution,,
4738,74823a25459bf11f9a655ef306e54eaf0bfe24e0,rina Sokolova <irina.sokolova@intel.com>, 2019-06-04 12:08:10 -0700, , cpu rnn replace cblas pack call internal api,,
4739,1a1e387e2479726c796910f5874c5d2cc2726346,rina Sokolova <irina.sokolova@intel.com>, 2019-06-03 16:10:06 -0700, , cpu rnn remove unused variable,,
4740,af3eeeac52d816f6e0ed8f58d18e296848822aa9,"reeneltch, Nathan <nathan.g.greeneltch@intel.com>", 2019-05-09 11:12:16 -0700, , doc add conv_relu profiling example cpp,,
4741,c0f074ccf8bbfa8445e48fe2254f4f0c8d84b869,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-06-06 09:41:48 -0700,485, cpu xbyak v5.80 close 485,,
4742,302891c02da95da197eef23659e99c00846c568d,helley Goel <shelley.goel@intel.com>, 2019-03-29 10:56:26 -0700, , src cpu bf16 non 1x1 fwd add conv,,
4743,63427575402925d4bdb9dc5a1a63fd20c9108875,ourad Gouicem <mourad.gouicem@intel.com>, 2019-06-05 11:41:24 -0700, , gtests prevent inf inf inf error computation,,
4744,78b38a05feab314c3bca75d8c2c0a2cdd68e3fd9,"aday, Peter <peter.caday@intel.com>", 2019-06-05 14:36:19 -0700, , add pack gemm mkl dnn internal api,,
4745,f872aa8ccffee920dc2ebfbb6b32be1a88609080,ntonand <anton.anders@intel.com>, 2019-06-03 13:18:08 -0700, , src ocl deconv fwd f16,,
4746,cecdb25cf9074cbab2ba36a6fa6696fbdcc4ba21,onstantin Arturov <konstantin.i.arturov@intel.com>, 2019-06-04 17:51:58 -0700, , fixup doc minor change example comment,,
4747,c04281ff1dd670d932d3af035502391da9ce2abe,eter Caday <peter.caday@intel.com>, 2019-06-04 15:41:34 -0700, , ocl gemm fp32 optimization,,
4748,1f09a3bc340b91c8ef44c2129a8e51ead6f85601,avel Evsikov <pavel.evsikov@intel.com>, 2019-06-04 17:14:35 -0700, , fixup ocl support bnorm pooling softmax,,
4749,da4ca4857c5396d07f66909e857483377b46bfa4,lok Bakshi <alok.bakshi@intel.com>, 2019-06-03 17:41:23 -0700, , src cpu conv backward convolution bfloat16 avx512,,
4750,66936045a4995ee877ff483caa2253dce15d9911,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-04 12:49:00 -0700, , benchdnn rnn improve f16 testing,,
4751,ef748efcb5d58a02d2b981db08d3c8f9f69a6686,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-04 12:06:54 -0700, , src ocl rnn compute f16 postgemm f32,,
4752,113861062305145acf488805dc5168114351690b,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-04 10:20:33 -0700, , fixup api rnn split hidden cell state lstm cell,,
4753,912bf51bb76e177cd58e9510b5360b8b076889be,ntonand <anton.anders@intel.com>, 2019-05-31 12:43:43 -0700, , test gtests add test case gpu conv,,
4754,4d6b3b48d38fca88d7b8fe860df0925ec938cb9e,ntonand <anton.anders@intel.com>, 2019-05-31 12:42:13 -0700, , src ocl conv introduce ref kernel,,
4755,f5e45aa7b0a9df4b5d12efe1165ef38440154304,"afonov, Igor <igor.safonov@intel.com>", 2019-05-22 14:42:09 -0700, , src ocl utils offset add support,,
4756,fdd71636828e4040032cf06f57498ac563bd3686,"afonov, Igor <igor.safonov@intel.com>", 2019-05-22 14:41:19 -0700, , src ocl utils add group support,,
4757,41239f41d1b3a1bbb3cff848b88f64f737eb150b,helley Goel <shelley.goel@intel.com>, 2019-05-25 18:01:08 -0700, , cpu add bf16 deconv,,
4758,01ba48971ba3a7d611383aeb315940cea564a2a7,avel Evsikov <pavel.evsikov@intel.com>, 2019-06-04 13:54:07 -0700, , ocl support bnorm pooling softmax,,
4759,ac37c4ad5037a619cb1f116cc78d1f52910d7570,avel Evsikov <pavel.evsikov@intel.com>, 2019-05-30 13:32:47 -0700, , common memory added missing tag trait,,
4760,62d9e45a00ba385c0d0f1d0f93393a35932269b5,avel Evsikov <pavel.evsikov@intel.com>, 2019-05-29 13:06:32 -0700, , benchdnn make dnn_mem_t movable,,
4761,0bb2f4c76301ea21c2c3a101fa66728f23f8fe19,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-03 17:13:51 -0700, , benchdnn allocate exact size correctness testing existing heuristic introduced minimize performance instability may hide possible bound access disabling correctness mode,,
4762,dcb4085458eae7ebfd43710fdc40f3b47fb1f1a4,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-03 10:07:19 -0700, , benchnn add memory protection correctness mode,,
4763,328fc9a5290e6cd36e5fb0ef163348ad278c0029,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-28 13:47:17 -0700, , benchdnn debug generate mkldnn_debug file,,
4764,658e2f1de684173e60edaf2de4c9235e6b4e04fe,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-28 10:32:34 -0700, , benchdnn make engine option work primitive context,,
4765,dd112995d128f0f63aca199436d0b1088fd18763,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-06-02 21:20:12 -0700, , build use standard,,
4766,c6fa419039b413332a5aca3e5fba7b98b9b3fd26,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-03 13:33:10 -0700, , src cpu bnorm_s8 softmax keep jit param struct pod,,
4767,fd335d0133fc80875c8ad38d3db38cc05677f901,enis Samoilov <denis.samoylov@intel.com>, 2019-05-30 15:13:25 -0700, , build fix path tbb.dll,,
4768,c0feaa709d005927319a668d67238c7acf945290,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-06-03 10:46:47 -0700, , src cpu fix incorrect usage vblendps avx2,,
4769,8daa0a828a58de4a023e4233aa36ef94a56341fc,ergey Kazakov <sergey.kazakov@intel.com>, 2019-06-03 10:38:39 -0700, , gpu rnn workaround fp16 issue,,
4770,f523631e418944fd5d7ee677aebb02c27cda7ece,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-03 10:52:55 -0700, , fixup ocl add shuffle reference implementation,,
4771,b6c226f38e5f6f44614946f15decc6e0ef4bd8b8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-02 18:45:44 -0700, , api int8 gemm change offset handling matrix two main change subtract offset instead add make offset type matrix,,
4772,f14fa2760b1851b4cf741df43abb094580de7825,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-06-02 18:10:19 -0700, , src cpu gemm style use explicit template specialization s8x8s32 gemm,,
4773,163344be850df201c28257bdd6fed8f759be15d3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-30 10:48:40 -0700, , api gemm user style row major matrix,,
4774,87fb25c64c5649b4b73e5a5210d79029d4411ec0,helley Goel <shelley.goel@intel.com>, 2019-05-31 13:53:16 -0700, , common regenerate mkldnn debug,,
4775,93cfb9304e56c8739298e7c72700a39dfe3740a6,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2019-04-21 19:35:20 -0700, , cpu add bf16 1x1 bwd_w,,
4776,bbcaecd0029490e8135dc776068bc8a1a8994206,helley Goel <shelley.goel@intel.com>, 2019-05-29 13:10:58 -0700, , src cpu bf16 add 1x1 fwd_d fwd_b bwd_d convolution,,
4777,a296e7d88f8426a314f70eccb79c496f3ba26b92,helley Goel <shelley.goel@intel.com>, 2019-05-29 13:09:33 -0700, , cpu 1x1 convs fixup rtus kernel,,
4778,c83ed53236c1e4dd6118da048c08d79d476f01c2,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-05-31 15:24:27 -0700, , fixup src cpu bf16 conv support gemm convolution fixed post ops conversion bf16 data type,,
4779,b6a1a7ffb0812e93db5afeb3c962bab5abed6f02,"adia, Haleema <haleema.sadia@intel.com>", 2019-05-22 15:56:20 -0700, , ocl adding fp32 bwd_d,,
4780,797615831643cca9960896f0200afcbd4135ff8a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-05-28 15:12:53 -0700, , build add hardening compiler option msvc,,
4781,3efbf5d2ded433425b35b4306c7f93b511385890,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-05-28 14:58:10 -0700, , benchdnn add missing field initialization,,
4782,1d80db8e2ca12635877057a93e633bef7224325c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-05-26 16:11:29 -0700, , build clang_format reflow comment copyright header,,
4783,bb93140db588fd9b97b02ab2125d547fdaf40021,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-05-26 16:10:21 -0700, , benchdnn reorder initialize output memory descriptor,,
4784,ca290707c83aeed480c4f9b4a4d2f866705f70f9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-05-26 16:08:57 -0700, , benchdnn conv bnorm clean problem parser,,
4785,bf5e71ad18f8ffa451bb4173c646c83d697ba7e8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-04-28 22:57:31 -0700, , benchdnn input enable bf16 test add bwd_wb conv test run bf16 f32 output writes fwd_d postops bwd_d bwd_w benchdnn input adding bwd_wb conv test change,,
4786,7619889afbdaaaf793a3db47ea310c0db80b18c1,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-04-28 22:56:09 -0700, , src cpu bf16 enable depthwise conv fwd_d bwd_d bwd_w,,
4787,fea4ea4cab2c935a0ec3ee49888b57f036be4ebb,lok Bakshi <alok.bakshi@intel.com>, 2019-05-30 16:24:50 -0700, , src cpu pool pooling fix uninitialized tensor,,
4788,192ac39ebc032ca5482728bba37f8993ba01b972,lok Bakshi <alok.bakshi@intel.com>, 2019-05-30 16:22:50 -0700, , test benchdnn pool test boundary case,,
4789,9061ba8aa5c9806d91a12e26717cd63f5eda9352,lok Bakshi <alok.bakshi@intel.com>, 2019-05-22 12:07:56 -0700, , test benchdnn pool addition boundary case,,
4790,cd04911674a97f74fca9afc5f3af034d8ec7670f,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2019-05-23 21:42:35 -0700, , cpu add bf16 non 1x1 bwd_wb,,
4791,7bb469b51b3b67a0dc306475af0d8e96c143e294,helley Goel <shelley.goel@intel.com>, 2019-05-30 16:15:48 -0700, , cpu bf16 conv minor fixups,,
4792,ce69325355c4b79825328589c23f6c5da5833d03,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-05-30 13:42:32 -0700, , fixup cpu gemm add bfloat16 support restored gemm kernel generation avx sse41,,
4793,5135feb314a60b5cfa1912979c52fcea5fe781a3,"ierschem, Keola <keola.wierschem@intel.com>", 2019-05-23 14:04:40 -0700, , src cpu bf16 add fwd bwd_d batch normalization,,
4794,bc2be36f2cc3594c160918d92fa4b3d6cca43226,rina Sokolova <irina.sokolova@intel.com>, 2019-05-30 08:13:12 +0800, , common gtest fix inner product,,
4795,dbc292d66ba7e64141e1b37f101479f0719b7ddb,rina Sokolova <irina.sokolova@intel.com>, 2019-05-30 08:12:27 +0800, , common fix layout consistency check,,
4796,ce9815556038477f72c346b3d249064af6000285,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-05-29 18:15:40 -0700, , cpu fix issue,,
4797,764bcf278b216cde05a832b247462e2a4a0c3528,ergey Kazakov <sergey.kazakov@intel.com>, 2019-05-29 09:35:35 -0700, , benchdnn shuffle extend gpu testing,,
4798,119fab7fe3192184c5b4386fa821a050e8d02565,ergey Kazakov <sergey.kazakov@intel.com>, 2019-05-29 09:31:11 -0700, , ocl gtests shuffle add gpu testing,,
4799,064b6b8154b59f2901adcf0e7143d882af6ad248,ergey Kazakov <sergey.kazakov@intel.com>, 2019-05-29 09:28:43 -0700, , ocl add shuffle reference implementation,,
4800,eab15f482689eadccdded0edf1f2a8ff5ce89cbd,ergey Kazakov <sergey.kazakov@intel.com>, 2019-05-29 09:03:37 -0700, , ocl add s32 support,,
4801,609cc59d144c954849c8639462de21f1be12ccaa,ergey Kazakov <sergey.kazakov@intel.com>, 2019-05-30 09:45:07 -0700, , src ocl fix,,
4802,a8eba2fb9565932998306e9d1575928ba94ad492,ntonand <anton.anders@intel.com>, 2019-05-29 13:11:05 -0700, , src ocl add post ops support,,
4803,0206e80ff97d5e06b2b1964b3a3bbebc8389e167,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2019-03-28 13:16:54 -0700, , src cpu bf16 add non 1x1 fwd_b postops bwd_d convolution,,
4804,b2716c82d1b9c1187a0efe4761644d48f1b26cf1,helley Goel <shelley.goel@intel.com>, 2019-05-15 22:49:27 -0700, , benchdnn conv fixup copyright,,
4805,0e6c9bd241f0df1c6b53e195235c0e156b8af145,helley Goel <shelley.goel@intel.com>, 2019-05-22 09:02:44 -0700, , cpu fixup bfloat16_t,,
4806,b882e0aeb0aab0a7b33507e39cc969fc8c7c7d1c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-30 10:01:47 -0700, , src cpu jit_softmax fix build issue icc170,,
4807,e24f157f6d4eae6bf4a26d002d5e7d7f6cd4195e,enis Samoilov <denis.samoylov@intel.com>, 2019-05-08 18:17:19 -0700, , benchdnn reorder support ncw4c nchw4c ncdhw4c,,
4808,3d425ad470753b1a3ccabb1a130df3eb410d52e4,enis Samoilov <denis.samoylov@intel.com>, 2019-05-08 14:44:09 -0700, , cpu reorder extend simple reorder support nchw4c nchw16c,,
4809,c4ddde8676dc55d2986fb2ce6eac4d50a73cd509,enis Samoilov <denis.samoylov@intel.com>, 2019-05-08 10:30:30 -0700, , benchdnn shuffle support ncw4c nchw4c ncdhw4c,,
4810,ffc42bcbaaf02598dfbe31a53d4ea546911f9eae,enis Samoilov <denis.samoylov@intel.com>, 2019-05-08 09:55:59 -0700, , cpu shuffle support nchw4c ncdhw4c,,
4811,c24527fe0234e353af226ab754b1b9bf6adf3372,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-29 16:58:35 -0700, , fixup src cpu bf16 conv support gemm convolution,,
4812,4ddf728a5f5b498e4ea0d0a57e64922dc59cee1f,ourad Gouicem <mourad.gouicem@intel.com>, 2019-05-29 14:07:25 -0700, , doc rnn adding note dimension consistency lstm,,
4813,063283a3c5cf271d89ba4c1ddd499a724cd9c616,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-05-22 12:08:26 -0700, , src cpu rnn fix bound access lstm postgemm,,
4814,73fcfd3e92a05d6e6b09518718bb0e7dfb21b081,ourad Gouicem <mourad.gouicem@intel.com>, 2019-05-29 13:22:13 -0700, , src cpu rnn jit dispatcher cleanup,,
4815,4002d79c96952506a054a8c78f13b7bcd7b0b39a,ourad Gouicem <mourad.gouicem@intel.com>, 2019-05-29 13:13:00 -0700, , benchdnn rnn improve acuracy gru reference,,
4816,9c82c5e59f6c37a0f70e61e49f0020e35dd80907,ourad Gouicem <mourad.gouicem@intel.com>, 2019-05-28 15:14:27 -0700, , doc fix gate order lstm,,
4817,c5bef6d715ee19512b9e97539d98007cf7af8ab5,ourad Gouicem <mourad.gouicem@intel.com>, 2019-05-10 15:29:05 -0700, , api rnn split hidden cell state lstm cell,,
4818,857e54e3f155374c2419287d3ee4f42098fcfcfb,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-05-20 17:39:08 -0700, , src cpu bf16 add sum,,
4819,748294106e3b6e44e6f212e01ca84d66e2119e16,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-05-15 14:40:58 -0700, , cpu bf16 add concat,,
4820,e40a2e163a62acf812c5b897aa4a739c6568e2f0,helley Goel <shelley.goel@intel.com>, 2019-05-24 10:50:03 -0700, , cpu fixup jit bf16 reorder,,
4821,ac26591675b4d4af3d5b3b9c2c47caeea013b511,helley Goel <shelley.goel@intel.com>, 2019-05-25 22:15:00 -0700, , common fixup bf16 operator,,
4822,de77401907bbcc21a9bdade7ce0a749eac0812ac,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-03-27 17:17:44 -0700, , src cpu bf16 conv support gemm convolution,,
4823,2f06126996112bbec11256e94b155e71715808be,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-05-17 19:14:43 -0700, , src bf16 add optimized method sum float array store bf16 used weight reduction,,
4824,33051136c3652a975926b5bd55075b763d0c36a5,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-05-17 19:08:01 -0700, , test benchdnn supported bf16 conv testing,,
4825,11eaf8e53e26bc3fdbde50ea4a5e1738689808ee,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2019-03-27 16:11:18 -0700, , src cpu bf16 add inner product using gemm,,
4826,426d79171b63e8f0f794fe15778ba516b16af91b,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-02-01 15:15:05 -0800, , cpu gemm add bfloat16 support add bfloat16 gemm functionality using template matrix data type support avx512_core bfloat16 emulation performance similation using vnni16 proxy includes simple functional test,,
4827,e96f63c506ccb77dbb75bf04dc9a1003f75dfde3,ourad Gouicem <mourad.gouicem@intel.com>, 2019-05-24 15:58:42 -0700, , doc update query return zero memory descriptor,,
4828,b20a0dffb9773179c5972fd4bbf82bbe866c5ae3,ourad Gouicem <mourad.gouicem@intel.com>, 2019-05-24 12:07:58 -0700, , api cleanup query always return memory descriptor query nothing return zero memory descriptor returned,,
4829,9e615e5814a9dc4eb728ea3301c72af07f0f08c4,ourad Gouicem <mourad.gouicem@intel.com>, 2019-05-24 13:19:46 -0700, , src common query return zero_md instead nullptr,,
4830,cf6e2ec1346a60b4e3cb562d988487fc4782f01e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-20 13:42:28 -0700, , src cpu ref_softmax remove mkl dependency fwd_dense case,,
4831,e5461ee7cdeb374bcb9f201733e96c6e36c0ddfa,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-17 18:36:33 -0700, , benchdnn softmax increase trh due sse41 exp precision,,
4832,54548a5a57f11db9c4f9dab3c42717ea603a4c92,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-20 12:57:12 -0700, , src cpu softmax add jit impl,,
4833,3cb48cb2753d0d2ee74f671df8916e9273b7a43e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-14 10:32:49 -0700, , src cpu softmax make reference parallel,,
4834,83136d7f1e1442de9108425d01e1e87faaefa2ba,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-17 16:38:21 -0700, , src common softmax add size calculation method,,
4835,e415e48dda64349f325e5048142b1358a196ad9e,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-17 14:10:39 -0700, , benchdnn softmax prevent potential cancellation error,,
4836,9fe6246c6025eeffbc91d1b2caa461aa00ef3aa1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-14 10:37:53 -0700, , benchdnn softmax add skip_impl feature add dump unit nice output,,
4837,50942245a096d60d340858aca9b32854623eed81,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-14 10:34:39 -0700, , benchdnn softmax add nlp dataset add problem,,
4838,15603fca291e9e4cf4db23579a8f07008411db30,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-13 16:16:57 -0700, , src eltwise expose eltwise_exp kind add proper testing eltwise_exp,,
4839,eb744853ff11ebe5b1396187f9d6fe9f2c1496a1,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-20 12:22:18 -0700, , src cpu eltwise improve jit exponential function precision changed temp register numeration compute_vectors relying exp accordingly mask value exceed log flt_max,,
4840,b2513ddef7188cb808aa770095f7ac9397fc275c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 23:46:12 -0700, , benchdnn common avoid using strcpy strncpy,,
4841,29e6adb0f9452a3530166d0033195fe54993237f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 23:16:59 -0700, , benchdnn clean,,
4842,8c07095a6f256080524792f55c74fad756fe7444,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 22:43:05 -0700, , benchdnn perf_report migrate ostream,,
4843,f06e3a667b67acc7b24e2b4c24ded573f193265c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 16:02:32 -0700, , benchdnn perf_report simplify report class,,
4844,73b50cc80cb74b020d8a2ede0bbdc6401224e253,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 15:36:50 -0700, , benchdnn perf_report style minor change,,
4845,4846a5414bb2e45ee3f92e9e7f2d8c82021eeeff,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 21:22:50 -0700, , benchdnn common move prop kind aux function rnn,,
4846,5beb0758e8ff42305dc2b29514d65f4c9ffb8803,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 15:18:48 -0700, , benchdnn rnn migrate ostream,,
4847,a0b6b45f7cc53ef214725c8ed17f17877543a2ec,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 15:05:49 -0700, , benchdnn softmax migrate ostream,,
4848,287dae320c0989e391ad05f2090d44e40fba7564,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 15:00:50 -0700, , benchdnn shuffle migrate ostream,,
4849,3f5659b7efd3c754ccf62587af8039478257c06a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 14:56:28 -0700, , benchdnn reorder migrate ostream,,
4850,9e5042d42fb16fc2da25080a6a5420ad0d101f10,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 14:21:02 -0700, , benchdnn migrate ostream,,
4851,874de9ac76554155a496a0a6e7356e1a8f814adb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 13:11:34 -0700, , benchdnn bnorm migrate ostream,,
4852,2ebdbf7bbfaf7356ec4f6df0d3a766e0d5dfdf26,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 12:34:31 -0700, , benchdnn pool migrate ostream,,
4853,7822b26feaabad542f5398801e01ef84c975eb1d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-24 15:13:54 -0700, , benchdnn conv migrate ostream,,
4854,83bfab84ecfc4f1adedcd7f64d683532bd66c20f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 14:47:22 -0700, , benchdnn common dims_t migrate ostream,,
4855,fa5a712cbedd4dbbd19c9bd87bfb3858d59e927e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 12:03:20 -0700, , benchdnn common attr migrate ostream,,
4856,bf310744febf54626e3361e4db8be40c9ef46ec5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 14:40:48 -0700, , benchdnn common introduce dims_t type,,
4857,1e2b39145fff978f73794a0c39b8e8f6b750b268,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-24 15:13:54 -0700, , benchdnn self align recent change,,
4858,ff7fbe25299af6f71d5cf86dc650cbcb7199bda4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-27 11:41:42 -0700, , benchdnn common style remove leading semicolon attribute,,
4859,7d1dcccbadda4c5efdddf8a2f79e37b17615602c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-24 14:31:08 -0700, , benchdnn parse result const char,,
4860,4c07ab851d0634315ca786475717f030de2601fb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-23 13:31:31 -0700, , test ocl use convert int string,,
4861,06e385d7c9efe1ae242af457db0389f092896561,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-23 13:21:31 -0700, , ocl ocl_jit_t avoid unnecessary code copy,,
4862,859c7fb4ccc6c9bdae314f2615b2a8a7f77ca710,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-05-24 13:39:33 -0700, , doc add contributing.md,,
4863,3a93cffa80f40cb1031f80fa612d9d6179300759,eter Caday <peter.caday@intel.com>, 2019-05-22 12:43:35 -0700, , ocl gemm use uniform workgroups opencl 2.0,,
4864,c58da7642dab2640043261c9bd958d87ca84b436,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-23 20:11:58 -0700, , example fix cmake list bundle,,
4865,f97210272bb6cacd3d7eb7daa51e8d6aca930bcd,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-24 17:09:17 -0700, , benchdnn bnorm reduce testing gpu,,
4866,eb92c75fa0696f75dd92e3179c2a1477d40d9e85,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-21 18:21:09 -0700, , ocl bnorm add fp16 support,,
4867,f5c2740d0a5b57dfc29908c568199377db283ca5,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-21 18:17:01 -0700, , benchdnn use nstl numeric_limits,,
4868,db122422ca385684968456afdca4ade5fe7ba822,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-21 16:54:06 -0700, , ocl use float_t float,,
4869,94624e33a0aa4eab7dfe3b1f979ee5280eabebf0,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-22 18:14:26 -0700, , doc fix minor issue,,
4870,4adea64faebc366242a8e29422defbb40cdb0195,enis Samoilov <denis.samoylov@intel.com>, 2019-05-24 13:14:57 -0700, , doc fix reference,,
4871,2a814d1ed8c6f0fe11734f00c8f08fa167d9592c,ntonand <anton.anders@intel.com>, 2019-05-23 16:45:14 -0700, , test benchdnn pool fix workspace bwd max pool,,
4872,e8a644d6c1761fe9a36be593210fe3143566c476,ntonand <anton.anders@intel.com>, 2019-05-23 16:44:01 -0700, , src ocl pool fix padding bwd pool,,
4873,670451775317269f8a0e561c0cd646d66e0eaa04,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-23 20:38:51 -0700, , fixup doc add comment gpu cpp example style,,
4874,d9d42b84ad30a643a527397b2cda133b04dac728,asargin <basargin.konstantin@gmail.com>, 2019-05-22 22:18:42 +0700, , src cpu jit pooling avx2 fix dst store mask average,,
4875,a0569d286e17153527cc967c72ea7f55f27af3b9,tsai1 <louie.tsai@intel.com>, 2019-05-16 16:41:15 -0700, , doc add comment gpu cpp example style,,
4876,f429cd64e63238ff0ecd2038fc552eca558faf72,ntonand <anton.anders@intel.com>, 2019-05-21 16:52:34 -0700, , src ocl dilation support gpu conv,,
4877,669b867997a51884f63951500a358d866ec22d12,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-22 18:58:16 -0700, , gtests sum extend test gpu,,
4878,dd0fd078cee7d764867ea44d682d6c3798a737a8,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-23 09:21:32 -0700, , common gtests extend trait class provide unsigned integer type every data type bit arithmetic extend nstl numeric_limits use gtests,,
4879,3547eb691bbfc9677604a3f4f1fbdb6d5efb4551,enis Samoilov <denis.samoylov@intel.com>, 2019-05-17 10:26:00 -0700, , build rename example cpu,,
4880,e7b5371899ffaf35110d81d103607a8e7df56908,enis Samoilov <denis.samoylov@intel.com>, 2019-05-17 09:46:39 -0700, , build install benchdnn input file,,
4881,07c3533aca37dfd2ba19c09a9055aaa27d2d925b,enis Samoilov <denis.samoylov@intel.com>, 2019-05-16 10:49:08 -0700, , build doxygen install doc bundle,,
4882,602cdeba3f26daf20e0190d344d725bf1334b947,enis Samoilov <denis.samoylov@intel.com>, 2019-05-16 10:02:25 -0700, , build install readme top install directory case bundle,,
4883,a95c2017b58e376191c7586e2cf54852abf46ed5,enis Samoilov <denis.samoylov@intel.com>, 2019-05-12 21:26:19 -0700, , build install tbb runtime bundle,,
4884,75852604ea2f7ff72bb8f3d3865faedf1e7ba2ee,enis Samoilov <denis.samoylov@intel.com>, 2019-05-10 14:30:46 -0700, , build remove bundle related code mkl.cmake,,
4885,cd9f2df2c3059ed4a2bbc8f1b65bebb81077dace,rina Sokolova <irina.sokolova@intel.com>, 2019-05-22 14:29:30 -0700, , cpu introduce support sum postop,,
4886,09125b05946bdd93e25250363042e9228fdf612c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-22 12:09:25 -0700, , api use template pas float variable,,
4887,936f205958787607edab950ec22a96988176e838,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-22 12:08:35 -0700, , api pas vector reference,,
4888,58954e4a730de909a22111ea94d0c272bb7927f1,rinivas Putta <srinivas.putta@intel.com>, 2019-05-22 12:46:03 -0700, , cpu fixup shuffle test case,,
4889,c1095b02578db05b6f10fb48c6da56247a94429f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-08 15:14:33 -0700, , api ocl remove gemm interface functionality provided gemm primitive later symbol mkldnn_ocl_ gemm still exported allow calling gtests,,
4890,5069b09b255b6778dc039ccf25e93375a9a0367d,helley Goel <shelley.goel@intel.com>, 2019-05-21 11:13:19 -0700, , cpu fixup bf16 eltwise naming,,
4891,1eaf28440ffdd5cace7d2ac6aac34bfe6b628a13,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-20 18:38:25 -0700, , doc add note synchronization map_data,,
4892,b761316138ff5c469b009d2a11ea8656e39c0d85,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-20 17:19:59 -0700, , ocl update supported opencl version make compatible opencl 1.2 opencl 2.0 inlcude window list validated gpu clean requirement opencl,,
4893,c9b5da957effb939bc6548f41f71e180d92c73b0,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-20 13:26:18 -0700, , api remove backend kind,,
4894,f4eae1b88334ed281f66782c4d07ad0a81c07f6c,rinivas Putta <srinivas.putta@intel.com>, 2019-05-17 11:51:19 -0700, , cpu add bf16 shuffle,,
4895,aa2c57d2cf080b1c60fd0b877c4899c6d0e5165a,ikolay Tyukaev <ntyukaev_lo@jenkins.inn.intel.com>, 2019-05-17 19:29:40 +0300, , doc new website design,,
4896,c424787dda417fd6dee2d1c3c6f7133877ce86bc,ndrew Senkevich <andrew.senkevich@intel.com>, 2019-05-21 18:13:29 +0200, , ocl enable ref lrn fwd f16 test,,
4897,97ac2215f4f20f3b3fdda658c20556916f5e9fb5,rina Sokolova <irina.sokolova@intel.com>, 2019-05-20 10:07:15 -0700, , cpu gemm fix single thread gemv,,
4898,e63b9ac09be9229f347a4089140198b326c7ab86,"afonov, Igor <igor.safonov@intel.com>", 2019-05-20 13:55:48 -0700, , src ocl conv remove unused option,,
4899,c31021e733b074cf99d721006f99d20d1a9f81a9,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2019-05-08 20:03:14 -0700, , cpu add bf16 eltwise add jit eltwise add ref eltwise add gtests,,
4900,35daad85d1062b4b67f004623bc28be01f163a32,"ierschem, Keola <keola.wierschem@intel.com>", 2019-05-08 11:57:38 -0700, , cpu add bf16 reorder jit reorder simple reorder benchdnn add bf16 support benchdnn test,,
4901,9c921c3e06b66c0a74d1827a01fe4daaecbea6b9,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2019-05-08 12:22:03 -0700, , api add bfloat16 data type src add bfloat16 data type,,
4902,7e42d8400a72a0b579b6f0c8a6561f6f2ef198b0,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2019-04-21 18:01:55 -0700, , cpu add isa identification,,
4903,14964626468f44334785875b648f88b6d04c7399,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2019-03-27 09:50:21 -0700, , xbyak add cpx bfloat16 isa support,,
4904,f3697f2035bbcb7bfa1c4f311eb65258ab38154e,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-11-01 16:58:33 -0700, , benchdnn input ssd mobilenet convolution,,
4905,757e1170811311157e1cb950671ab2bcdb09f5d2,"araban, Ilia <ilia.taraban@intel.com>", 2019-05-21 07:13:56 -0700, , ocl lrn add ref bwd implementation,,
4906,047ffc25bb205b8a7b58f299b14dd8113420ec77,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-05-20 10:14:22 -0700, , doc cleaned comment error message,,
4907,138f3a7e4f9d7bc385da0a8712f10025f209abdd,lok Bakshi <alok.bakshi@intel.com>, 2019-05-09 08:34:57 -0700, , src cpu pool handle corner case,,
4908,dfc819e860be91566d4a6b12c207bc2a64aa972d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-17 19:12:20 -0700, , benchdnn reorder fix invalid access compensation information set creating memory otherwise memory size doe include space compensation,,
4909,5e337617b9c54f514115bc86dd1d461fd7e28c8f,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-05-07 23:01:58 -0700, , cpu gemm add bias support copy based sgemm rudmentary bias implementation sgemm compute kernel support bias,,
4910,8aab14a0ed26e70dd171947f562e6d3b13bc3ba5,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-05-07 09:13:42 -0700, , cpu gemm add copy based sgemm sse41 avx add sse41 avx copy compute kernel sgemm,,
4911,d91baf4c69febb46a74cb02c953ea9f17987ca15,"adia, Haleema <haleema.sadia@intel.com>", 2019-04-30 16:34:54 -0700, , ocl implemented f32 deconv,,
4912,a8e5e3b75fc05cddb095ecf80149c372e78b9367,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-20 08:06:08 -0700, , benchdnn input dos2unix conv_gemm,,
4913,5926e6639303dbbe8216b07618fe2c20f5afc4b6,"utta, Srinivas <srinivas.putta@intel.com>", 2019-05-13 14:56:37 -0700, , cpu support post_ops int8 gemm based conv,,
4914,33f6c93fdab94d67c605397cd011a5ed89ef9da2,avel Evsikov <pavel.evsikov@intel.com>, 2019-05-15 13:34:51 -0700, , ocl conv fix asymmetric padding case,,
4915,67c911a50f998bd7821d9b3256013144ef003f6d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-05-16 18:54:46 -0700, , build default mkldnn_werror allow override via mkldnn_werror environment variable,,
4916,baf154ff9c5df4c443adea4c893a87cac4acbe58,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-05-14 22:04:18 -0700, , build silence icc cpu dispatch remark,,
4917,89ebd8e6003963863e7f7c1dce7d599e2aa61c5d,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2019-05-16 08:53:01 +0800, , cpu avx512_core int8 convs remove parallelization,,
4918,4055a6b6d5e039dd517055c9148efa8b7d2be0b6,"afonov, Igor <igor.safonov@intel.com>", 2019-05-15 10:28:12 -0700, , test benchdnn add shift filling generator different memory,,
4919,aef558c5e3481742fa5f4de0dd5f77b556a84aab,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-08 00:46:46 +0300, ," benchdnn consolidate driver option parsing ability specify benchdnn option value csv style e.g benchdnn conv dir fwd_b bwd_d 1,28,0 batch xxx line run cartesian product dirâ mbâ thus configuration problem batch file ability set common benchdnn setting driver max per prbâ setting changed behavior specifying value minimal 100 use minimal value default one reorder incompatible change dtâ tagâ option removed use idtâ odtâ itagâ otagâ instead dir tagâ dir dtâ option removed use idtâ odtâ itagâ otagâ instead runâ option removed ability run problem separated comma",,
4920,1d4ea5253447bd36d65c6b8a2b51e49c2609b3da,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-16 09:46:49 -0700, , build doc copy asset build documentation,,
4921,90e7532328444aa3561610f57e602e4adf23c4d0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-13 19:05:45 +0000, , doc concat sum add data type restriction,,
4922,e7fb20ef67ffdf6579b183543d2612240c29c47f,"afonov, Igor <igor.safonov@intel.com>", 2019-05-07 13:58:37 -0700, , src ocl rnn remove debug print,,
4923,c04321c7d8474bc08e0f9adb3540a7e94634889c,"afonov, Igor <igor.safonov@intel.com>", 2019-05-07 13:57:46 -0700, , fixup api remove rnn_cell_desc,,
4924,f2281c71ce4dc999ea3c4bd1f6acd05690cfdbea,avel Evsikov <pavel.evsikov@intel.com>, 2019-05-14 18:08:00 -0700, , ocl test temporarily disable dilated conv case,,
4925,bcdc75825d8602e3cd0609decab4b9a84c0af5c8,eter Caday <peter.caday@intel.com>, 2019-05-09 14:44:01 -0700, , test gemm add test odd size leading dimension,,
4926,694bfc6645fa4e828ef1d507b7d8691f47fddefb,eter Caday <peter.caday@intel.com>, 2019-05-08 16:27:07 -0700, , ocl gemm fix remainder bug copy sgemm,,
4927,7ef9b815be1f6b6eae782f17d78b737cfd540753,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-07 18:36:30 -0700, , common optimize off_l off_v integer division bit bigger latency bit switch faster bit integer division value fit bit,,
4928,4b549ad21ca9a41dc42794d0da5aa4fc148b0d47,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-05-06 17:41:41 -0700, , ocl pooling allow working different src dst format,,
4929,da286f258bb4294f9aad93ff936909b022965673,"amsonov, Ivan <ivan.samsonov@intel.com>", 2019-05-10 09:23:27 -0700, , build infrastructure change new,,
4930,19f4927c2e9afeb3f797c2dc7cb95c3b23229d67,rinivas Putta <srinivas.putta@intel.com>, 2019-05-08 12:54:10 -0700, , fix doxygen link readme,,
4931,dd1486756fe8783a188026dd1d148f48f0fabbe1,avel Evsikov <pavel.evsikov@intel.com>, 2019-05-08 12:37:14 -0700, , doc gpu update conv,,
4932,66fd7557845409a5abfa232b8b56b9ac259e0a6e,avel Evsikov <pavel.evsikov@intel.com>, 2019-04-30 13:05:34 -0700, , ocl conv support convolution disable dilation since supported yet,,
4933,cae7787ce820f152d2f2371a504433abdc100890,avel Evsikov <pavel.evsikov@intel.com>, 2019-05-03 10:31:44 -0700, , ocl reorder new tensor format conv,,
4934,d95c976eb0025438a15da2c518c916de037619c6,avel Evsikov <pavel.evsikov@intel.com>, 2019-05-03 10:31:00 -0700, , ocl added ncw16n16c iow16i16o giow16i16o format conv,,
4935,e9f5373fcaaf8b17db88fb0a3ae23cbf3c1fc7fa,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-05-06 21:17:05 -0700, , doc updated pointer documentation,,
4936,75cc3562aa508877f1d852946ee05e8d9e33bf6a,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-03-23 14:05:49 -0700, , cpu conv gemm f32 forward blocking,,
4937,dc5a56647fe69d8f836b997e8fb3ff620dd80fcd,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-03-23 14:01:38 -0700, , utils make balance2d common,,
4938,6b70e51fe8642a9689c21fd9b94a5d088405e2f3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-06 20:43:11 +0300, , benchdnn perf_report fix dereference null ptr,,
4939,f5b05015d45d466fe497190f4708374817f58012,"afonov, Igor <igor.safonov@intel.com>", 2019-05-06 12:29:58 -0700, , fixup api remove rnn_cell_desc,,
4940,4cfcc063875db4bb9cb31906a4364aa81a74462e,rina Sokolova <irina.sokolova@intel.com>, 2019-05-02 17:35:57 -0700, , cpu force transposed format weight use copy igemv,,
4941,9da9326c0970d6413c6bc4793cbd11e7c35d3e12,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-30 12:31:20 -0700, , gtests replace expect_ assert_ mkl dnn test little benefit continuing test execution failure quick return prefered allows reduce output size case every element big tensor tested,,
4942,65347c5a60174dfe801a7175c72bcfec4dec7a22,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-30 12:27:54 -0700, , gtests return parallel_nd test failed,,
4943,d81627582cfddeec6fc2ad0a0e4bccc2afc9b5d2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-06 14:42:42 +0000, , fixup example doc add memory format propagation,,
4944,e6b19e305bab4197cf6caf2ac68e1598d123dd49,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-16 20:32:17 +0300, , benchdnn move perf_report top level dropped one lettered option support option passed percent option aligned perf_templates use desc prb2str output though somewhere still comma separated added box support csv style report via perf template csv aligned stylistically primitive name enteties workflow prb2str ops descriptor reorder added engine_kind perf_template,,
4945,fe5ebfe0ed0f1c699f4ac6d8e4a45a9f3d669e3a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-04 02:46:41 +0300, , benchdnn pooling fix,,
4946,3eb019397763b05d59ba827158ca69ba601e3f30,"ierschem, Keola <keola.wierschem@intel.com>", 2019-05-02 21:04:13 -0700, , fixup src cpu jit avx512 add reduction bwd_w kernel,,
4947,132f44f9b541ee5bd8606f5c42ac2670e62c5f2b,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-04-24 15:11:32 -0700, , doc switched local mathjax,,
4948,776c10f038dc3690c8a2f4146444dfe4b97fa815,"itch, Benjamin <benjamin.fitch@intel.com>", 2019-05-02 04:42:25 +0000, , doc update documentation,,
4949,d4fc1ec7d09303194d24777985728e7526ed8f37,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-05-02 04:41:34 +0000, , example update unify example,,
4950,2a8a88510702ea9636138be03523677edffabbd6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-05-02 04:40:16 +0000, , example doc add memory format propagation,,
4951,a723caf619baf3078f741d10831e016e2e64923b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-02 04:39:55 +0000, , example doc add getting started,,
4952,63aaae6df9789fc9ab365b8dedb574b553fcbb77,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-02 04:47:48 +0000, , doc api update doxygen comment,,
4953,5d69007d29b1a6c9f7e62628414ecc9b003cb4d0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-02 04:47:07 +0000, , doc api use explicit memory desc query,,
4954,ab11841ca17537f68850c9765413ef9f3513ccc5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-02 04:43:35 +0000, , api remove,,
4955,761e9aa1304aff018f59bf4db989099021b04ffe,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-04-23 18:00:10 +0000, , api add memory desc init stride,,
4956,4f82ea1037b5134d9520fe234cf24de172b37d83,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-16 23:09:37 +0300, , benchdnn pooling add primitive,,
4957,eb9879b24d7909ad259829e12ea8e824784f223f,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-19 01:50:47 +0300, , benchdnn add ability parse faceless tag cmd line,,
4958,653aab9e3dfd06d2293358e79c1879ea4d93477a,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-05-01 02:59:32 +0300, , cpu fix pooling desired_fmt_tag typo adjust impl name,,
4959,4636ec6f85019dae578a867a6af08086204e755d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-25 03:06:29 +0300, , cpu ref_pooling merged two branched code,,
4960,92e656ef8fb555a7c648adfcb7a6af8529d3d13d,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-25 00:01:55 +0300, , src common fix pooling data_type identification previously always returned zero due auxiliary dimension,,
4961,31c01bea80906dc4f08dc7064ef34d672e7f6684,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-25 11:17:34 -0700, , api remove rnn_cell_desc,,
4962,6cf351725108cd7d7235da2e8691bcf31ef60ba7,ourad Gouicem <mourad.gouicem@intel.com>, 2019-05-02 10:45:44 -0700, , api remove boilerplate enum class operator add,,
4963,6b370e4da9da5b0ead707279f5b57eaf4fe0617f,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-25 11:18:15 -0700, , api rename gru_lbr lbr_gru name consistency,,
4964,33c21cb73ea4cfb27675ae89e3f471300e3fbf75,asargin <37044219+basargin@users.noreply.github.com>, 2019-05-03 11:42:12 +0700,467, src cpu jit pooling avx2 fix seg fault average close 467,,
4965,6fceb26badd2977c0d4646a93f5697dc71f1416c,asargin <37044219+basargin@users.noreply.github.com>, 2019-05-03 11:41:44 +0700,468, src cpu jit pooling avx2 fix src load mask average close 468,,
4966,0df8e169edc21536f6b43f5a9c24dba3428d0990,"adia, Haleema <haleema.sadia@intel.com>", 2019-04-19 14:55:19 -0700, , src ocl pooling move loop kernel,,
4967,951eba36e6bfbbea65d4185a6a9916f2ecd5ed68,avel Evsikov <pavel.evsikov@intel.com>, 2019-04-22 15:43:34 -0700, , ocl eltwise support tensor,,
4968,c0934a1feb164310ceea7d70f0c4f9c356b5a14c,avel Evsikov <pavel.evsikov@intel.com>, 2019-04-11 13:18:05 -0700, , ocl sum support blocked format fix test dimension,,
4969,6cf8223d34e18fe66d69b06caf170341c76e5b73,avel Evsikov <pavel.evsikov@intel.com>, 2019-04-09 11:57:21 -0700, , ocl reorder support alpha beta,,
4970,832c296658fecb7d2523af208e45a61873a245e4,avel Evsikov <pavel.evsikov@intel.com>, 2019-04-02 13:25:37 -0700, , ocl eltwise support blocked format padding,,
4971,ced2f7a24b3a6343d6a2a079fa9334629512545d,avel Evsikov <pavel.evsikov@intel.com>, 2019-04-12 15:54:12 -0700, , ocl fixed weight reorder,,
4972,72e1a67ac6c5f87028ce5f360db0093b96906d69,lia Taraban <ilia.taraban@intel.com>, 2019-04-05 16:29:20 +0200, , src ocl pooling fix wrong index value data_min,,
4973,a1c3057bbb34fd165e77235ef2cafdb337a2af6b,lia Taraban <ilia.taraban@intel.com>, 2019-04-05 16:28:01 +0200, , test gtests enable pooling forward test,,
4974,0fa4dcf118230e678c2ee11cabe107df9f55ee42,avel Evsikov <pavel.evsikov@intel.com>, 2019-04-01 18:20:25 -0700, , ocl support blocked format padding bnorm inner_prod pooling lrn concat,,
4975,01bb3f549274a0b4c3f71441b87997c913484050,avel Evsikov <pavel.evsikov@intel.com>, 2019-04-01 18:30:36 -0700, , ocl conv pad channel,,
4976,5ac0568965eec4ab8a65c576319600bea2c67a41,avel Evsikov <pavel.evsikov@intel.com>, 2019-04-01 18:29:56 -0700, , ocl reorder support blocked format padding zero fill padded element,,
4977,9af2d98f0211ed35664b7e1b34f10ca50c41da67,"araban, Ilia <ilia.taraban@intel.com>", 2019-04-04 10:16:06 -0700, , src test ocl pooling forward enable reference implementation,,
4978,53fedea1cffc6f6a1cb141a196a7fb0ee02e228c,"afonov, Igor <igor.safonov@intel.com>", 2019-04-30 13:55:52 -0700, , test eltwise use compare_data,,
4979,c5e5dcfae998619bcecbd61aa2cd5877b9236327,"adia, Haleema <haleema.sadia@intel.com>", 2019-04-01 15:40:08 -0700, , ocl extend eltwise primitive,,
4980,bc90bb530c49d131f0d015e1d4eedf96d60bf692,omasz Kalina <tomasz.kalina@intel.com>, 2019-03-07 16:19:34 +0100, , src ocl softmax added bwd impl fp16 fwd test,,
4981,b1371e3ae5e9139f5ea5d837c549a2bb9abe44e5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-02 07:40:39 +0000, , api remove padding_kind type ... ... always zero,,
4982,962c9d0de44f5e3a588fedb564d45d215030b248,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-02 08:49:07 +0000, , test gtests use shared_ptr possible,,
4983,7c79023571457d9be0e092de65edcb1676829013,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-02 08:48:38 +0000, , api throw error attempt use uninitialized object,,
4984,d4403b2c69f1ea9970e9acb4c94845c2d7ba1270,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-02 08:31:07 +0000, , api allow using empty ctors mkldnn object,,
4985,8fdb02bee26ae12afa526a0e131c7023df877fff,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-02 08:04:10 +0000, , api handle introduce empty constructor,,
4986,dabe8e234b92fefd1c4844e8a8c8301a83a8855b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-02 08:48:06 +0000, , api style move mkldnn error top file,,
4987,64f6bd0112ad1cc65dc8502d003c1c9967ffea2e,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-05-01 12:57:20 -0700, , benchdnn conv enlarge alignment fix huge instability avx512_core,,
4988,d37f74046dd79211d897f1c4f49797be362880ad,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-05-01 12:55:55 -0700, , cpu conv 1x1 use movntps avx512_core,,
4989,3b96d6320eb70377b383a1298accd63cc0a8f329,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-05-01 12:02:13 -0700, , cpu conv 1x1 fix unnecessary memory allocation,,
4990,5bce0c18f2af4c3640b9226cbdac25f92e3f8e14,"ierschem, Keola <keola.wierschem@intel.com>", 2019-04-09 10:52:37 -0700, , benchdnn add bootstrap style reorder testing compensated weight format,,
4991,188e74da4d85cb9e088e4052522b5cba70662a01,"ierschem, Keola <keola.wierschem@intel.com>", 2019-04-09 10:52:10 -0700, , src cpu enable reorder hwi compensated weight format,,
4992,b6ce2db8410ef9bd8a7ec30f2a7dc6490bc3446e,"ierschem, Keola <keola.wierschem@intel.com>", 2019-04-30 14:57:35 -0700, , benchdnn remove unused member routine dnn_mem_t,,
4993,fff05c7502dba37719d2e116fc847c550d38a462,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-05-01 16:41:13 +0000,469, cpu reorder use correct stride nchw8c nchw16c close 469,,
4994,dda8176fabe53186768779886d40f691f86fabe7,eter Caday <peter.caday@intel.com>, 2019-04-30 11:18:07 -0700, , test gemm fix test parameter incorrect position,,
4995,9ac0b9df85380e8cadd0f6a76e9f9c8875d93122,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-30 10:20:13 -0700, , ocl gemm add relu support fwd_d,,
4996,345462cb093882f8883134fe0e1d3f68e4fa2f23,eter Caday <peter.caday@intel.com>, 2019-04-24 08:47:34 -0700, , test gemm add transpose blocking test,,
4997,fef5725efc66b0a17588d802e6edd1d9e317b9ca,eter Caday <peter.caday@intel.com>, 2019-04-24 08:47:07 -0700, , ocl gemm gen9 copy sgemm,,
4998,0f9b9f4b6bb27b086f63a22e487eba215b9d4214,rina Sokolova <irina.sokolova@intel.com>, 2019-04-30 09:40:29 -0700, , cpu jited postops suppot arbitrary eltwise,,
4999,66fc1fe8cee9c8749b8cc0e803deba761d03f7e0,rina Sokolova <irina.sokolova@intel.com>, 2019-04-12 15:20:02 -0700, , cpu introduce jited postops fp32,,
5000,1cbd89b40cc2350349e4cc36d367faabcc838a05,rina Sokolova <irina.sokolova@intel.com>, 2019-04-12 15:18:46 -0700, , cpu move post kernel int8 utils,,
5001,4768a3ff409d85861415812fef1972b523f26d5a,rina Sokolova <irina.sokolova@intel.com>, 2019-04-11 16:56:11 -0700, , benchdnn generate floating point data,,
5002,e977185abeb0466460013d06f7772455e88c36bb,rina Sokolova <irina.sokolova@intel.com>, 2019-04-11 14:35:23 -0700, , benchdnn move function apply postops common,,
5003,6d919148f0469aa443589ed4eeb775114a446feb,ergey Kazakov <sergey.kazakov@intel.com>, 2019-04-25 06:39:55 -0700, , rnn support gpu engine backward,,
5004,da77adeb6b59b8ff969fabdfd7ef18797be20ca3,"ierschem, Keola <keola.wierschem@intel.com>", 2019-04-22 14:31:49 -0700, , src cpu jit avx512 style,,
5005,23e3c016c49535216fb90e2d2c21efdaef1ac674,"ierschem, Keola <keola.wierschem@intel.com>", 2019-04-22 12:53:03 -0700, , src cpu jit avx512 add reduction bwd_w kernel,,
5006,b870eea41c30f875fadb7f67f12ad12dfeb12bcd,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-25 18:37:52 -0700, , gtests restore mkl,,
5007,3d2640316227997a0b9245084109e855b59efbf3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-25 18:00:19 -0700, , ocl fix memory leak,,
5008,1df95ae58e2d65db0c11256cdbff23705b6488b9,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-25 13:52:22 -0700, , gtests call stream wait execute,,
5009,5e0ed69136732c911ad476b40389214d29b62d22,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-25 16:50:09 -0700, , gtests always use one gpu engine different gpu engine different context whose memory object may incompatible used together,,
5010,df4f4813fc32fa1e62505ae7c5fc83287858c0cb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-25 16:48:52 -0700, , ocl reorder fix compilation error,,
5011,2fb3a0238f71c667bc32be94834d7240003748bb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-25 16:48:17 -0700, , ocl skip enqueueing zero range,,
5012,425c2bfbb5aa40ae671dfe20a8c9083285385888,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-22 23:46:16 -0700, , src cpu rnn disable rcp based division sequence,,
5013,3d32df312b77febccedcc961c7a392945e44c916,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-24 12:24:00 -0700, , src cpu gemm fix issue forcing copy linking mkl,,
5014,bf78c646ed4e760dc09fda74f29dde8c6fe1965a,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-17 13:16:30 -0700, , gtests rnn fix data fill function,,
5015,96bcb94d97dacaeb1bd7c05ddff14c5b19bcec68,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-17 13:15:02 -0700, , src cpu rnn fix gemm dispatching issue,,
5016,926688ced0b7253f5cc538d3d6c6ae862e44a8c3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-19 19:10:52 -0700, , gtests eltwise fix uninitialized access,,
5017,244e9c44384ded59ea96ac7715d729f23ab417ad,ntonand <anton.anders@intel.com>, 2019-04-18 08:55:19 -0700, , src ocl fix pooling,,
5018,102733e4edf5b3fdc3014ae8e97c81f37268a788,ntonand <anton.anders@intel.com>, 2019-04-19 10:19:45 -0700, , src ocl add reorder,,
5019,d0f1feb480f8a70686a00e9af3932fb19aa999f0,enis Samoilov <denis.samoylov@intel.com>, 2019-04-24 00:56:22 -0700, , gtests use index generating integer value,,
5020,d50988536abf848f744a8311996b088c44ba43e1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-04-24 14:26:07 +0000, , cpu jit reorder proper conversion f32 s32 8x8 transposition,,
5021,b2451de2fe422722ea3025a38164ae116740cd44,enis Samoilov <denis.samoylov@intel.com>, 2019-04-20 01:31:09 -0700, , cpu softmax use vmsexp adjust vml error handling policy,,
5022,a248dc4f699b273c9c5cdec324fe28ea744ddb14,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-18 20:08:21 +0000, , includes update doxygen comment done preparation documentation update,,
5023,3b08de24170a4e1bfa82d2a6360d634315172120,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-19 05:35:59 +0000, , script update debug facility make script python3 compatible pep8 compatible change kind comment generates except copyright header remove macro redefinition,,
5024,2e4a40d6c9c7dfa956481c3afe4e357d5d445ed5,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-19 17:04:57 +0000, , test ignore warning cpp work around chatty default cpp macos,,
5025,96a374223a90528dabd965f9b5e735e0268a925c,ITSUNARI Shigeo <herumi@nifty.com>, 2019-04-22 14:45:16 +0900,452, src cpu eltwise fix rounding implementation avx512 close 452,,
5026,d3a768d023a76ff42ecf558447821dea98eaef6a,"rimak, Tatyana <tatyana.primak@intel.com>", 2019-04-20 21:10:58 -0700, , bumped version 0.95,,
5027,972bd208f507206a7d4dc239c04de735fe9efdec,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-02-26 17:20:51 -0800, , doc benchdnn update readme engine option,,
5028,31df9d38288a62d807b888eb006fdf27bad295e8,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-02-26 13:56:09 -0800, , doc update gpu support,,
5029,80f633ba6a3a57ddea38ef6557b296aae5607679,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-04-19 14:56:34 -0700, , doc added reference ittnotify component,,
5030,96ee54a06b4172e63fb384e83b8218fc975ff332,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-04-19 14:53:08 -0700, , doc updated list supported processor,,
5031,ba16e089831e3af7339620f41d767b9b77fb7269,"afonov, Igor <igor.safonov@intel.com>", 2019-04-19 15:22:41 -0700, , rnn suport gpu engine forward,,
5032,dea351f4a7f76fa025107c2cfd10b0d94fbe0c74,rina Sokolova <irina.sokolova@intel.com>, 2019-04-17 15:02:53 -0700, , api use scoped enums flag,,
5033,7706d1032158d8f734c781eb0a893592c65995cd,rina Sokolova <irina.sokolova@intel.com>, 2019-04-17 14:28:39 -0700, , api use scoped enums,,
5034,bfb1fb76f68c0a6fc75b0bba2de7d3cd103568b0,rina Sokolova <irina.sokolova@intel.com>, 2019-03-19 13:11:17 -0700, , api rename,,
5035,3b35e8e1bed670a92f9656b0946a50a032004c0f,rina Sokolova <irina.sokolova@intel.com>, 2019-03-14 12:29:34 -0700, , api follow mem eng order parameter _create function,,
5036,f7b1ce3082f3879b3c153482d8ad0aab896a8345,rina Sokolova <irina.sokolova@intel.com>, 2019-03-14 11:51:52 -0700, , api rename mkldnn_memory_,,
5037,554aaa16c2f1e10dda6a377aa0854639fed5b5f9,rina Sokolova <irina.sokolova@intel.com>, 2019-03-14 10:49:52 -0700, , src replace int,,
5038,d8a4fdd4e1649400aee90242e22252795c6acbbb,rina Sokolova <irina.sokolova@intel.com>, 2019-03-14 10:34:09 -0700, , api add attr parameter prim desc ctors,,
5039,3c2bc5de8a8a21821e9a107465a740e2da7a253b,ntonand <anton.anders@intel.com>, 2019-04-18 09:53:17 -0700, , src cpu fix critical issue,,
5040,e53513a122c6d8da64c5f9fd072f48ae5965b59b,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-04-17 12:52:45 -0700, , src cpu improved avx512 conv jit kernel input params processing removed unnecessary asserts fix mfdnn 1503 improved processing corner case value input parameter jit kernel added comment improve code readability copyright,,
5041,5b823415994ae4749a861cb5256aa773612956b6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-09 20:34:11 +0300, , benchdnn add softmax primitive,,
5042,24a0cd4c95469c52ba994f66ee137c814b6b0909,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-10 02:50:37 +0300, , cpu softmax fix offset data,,
5043,5bdcdf766835d9c56d98ad775116885918fd327c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-09 20:33:08 +0300, , src common mkldnn_verbose add axis softmax,,
5044,9779d66deb2a80c50db452c23de953b483f7e6c3,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-09 20:51:49 +0300, , benchdnn shuffle add default test target,,
5045,2664e9f6d911fe164f7512bd77b9680a12c87e7b,"afonov, Igor <igor.safonov@intel.com>", 2019-04-04 11:51:35 -0700, , src ocl add gemm based implementation,,
5046,2289325df040ee0eaf1bc7f3e4e194eaaca13055,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-27 13:54:53 -0700, , gtests add gpu test,,
5047,f5e05b7c1fcbd00bfe057443eaa511281cd44cf3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-16 17:12:31 -0700, , gtests api extend test gpu,,
5048,b3131ab896767e8e7641421e821857f45586ead8,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-15 18:56:04 -0700, , common benchdnn choose right engine reorder,,
5049,7351236cd6c202a4de776863a76bc30dcbd31d02,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-27 18:41:36 -0700, , benchdnn add gpu test split cpu gpu benchnn target add conv bnorm benchdnn input file gpu adjust bnorm epsilon,,
5050,81683c590dba59ff749c443e8c451b84fba4063d,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-25 13:42:34 -0700, , example add gpu eltwise example,,
5051,d3fb49ed86a3f3fc4ff9b6f4df2e37ce725601f2,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-02 00:22:28 -0700, , ocl add primitive,,
5052,dac71e8f92177711e8a313109c81412ad388b599,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-15 19:38:54 -0700, , ocl introduce cl_engine,,
5053,1b7398e2448f2e55d5cf2e0b38eb6a0937ad60e6,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-25 12:35:13 -0700, , add new format,,
5054,064da1eccda27cfc6bc9c992440bc6e2dd8840d3,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-01 20:04:02 -0700, , common fix conversion warning,,
5055,17e2b548510771f1fb0b2d0b10cda11a0060f41e,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-25 12:38:33 -0700, , common reorder add engine getters,,
5056,0d1133b73c272c47abe1214edfcb1323203f98fc,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-25 12:39:25 -0700, , common primitive add init,,
5057,eacfd1ddb6226a0c72580204f29d6d58ef866c7e,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-25 12:40:22 -0700, , common add macro extract memory storage exec_ctx_t,,
5058,424dda0c30e1aff0d28481ef11e7d686a18d668c,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-25 12:35:38 -0700, , common bnorm make init_default_ws virtual,,
5059,164019fe1891b39b47c5504ac7b49002ef32312b,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-02 17:56:52 -0700, , utils add max_div function,,
5060,c9c2f8d7aa24c1ee34990a917e789a0be0d602cf,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-02 17:56:31 -0700, , common add api wrapper generate v0.x stride,,
5061,9b3038c100922ebbb14e7c48c1f6a48fe5e80526,ntonand <anton.anders@intel.com>, 2018-11-06 09:34:21 -0800, , introduce f16 data type,,
5062,aa62d9387356395b59d23447b0daeb64ea83fa26,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-16 09:45:52 -0700, , gtests run mkl,,
5063,51e95b38d2909d90a0cc893d31d3538abf41fc6a,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-04-17 00:17:38 -0700, , cpu gemm improve igemm offset handling avx512 use better threshold parallel copy parallel copy improve performance offset handling,,
5064,f7a957e7ee3ed18f689a2e4cd265bf600b3bb4da,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-11 22:27:07 +0000, , src cpu remove weak symbol jitprofiling,,
5065,277a32284d86f2ce4c1035d393b82c9ad9833e36,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-11 10:18:31 -0700, , build always depend system threading library,,
5066,607b720f74330dd694f7a0e7b81b25331e912988,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-10 17:56:21 -0700, , benchdnn bnorm fix potential integer overflow,,
5067,b514ede1d5a1153f705b1154ef1bbc622906fc99,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-10 13:09:18 -0700, , src cpu conv gemm fix handling scale adjustment,,
5068,c89052eb1ecd39ca3c1d4b6dc19d5e9eb27c066f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-16 15:23:45 +0000, , src cpu x8s8s32x 1x1 access bias memory defined,,
5069,0b166ac388316bfe5545a7e6b9d2173afe6f70b5,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-16 15:20:13 +0000, , src cpu gemm unpoison output msan,,
5070,04febd18ce08d6d38b6c73f7d3106193c4e2c1b0,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-10 12:08:45 -0700, , src cpu reducer fix potental integer overflow,,
5071,532ce7c0fd8b7e7b256c7836ae12ed974575fca5,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-21 14:24:16 -0700, , gtests add opencl test,,
5072,860adb882a89b4c4069be43c3325fd4490d7fffb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-21 16:19:33 -0700, , api add opencl interface,,
5073,3e40e62ec05536dd7ca22fd9ed59604cbab33d90,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-25 23:34:28 -0700, , memory introduce memory flag,,
5074,6b83d02a0ad15e2732a253fb1f377806c6b3b3d6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-05 17:40:23 -0700, , cpu second part sse42 sse41 actually change logic,,
5075,4975951a0e69bc3d69d1feed0f23db0cea9d63ad,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-05 17:42:31 -0700, , cpu first part sse42 sse41 rename file,,
5076,d485a54ac2b07b7349dabd833961415315a18fea,enis Samoilov <denis.samoylov@intel.com>, 2019-04-14 20:11:33 -0700,456, cpu gemv fix unresolved symbol fix 456,,
5077,d8195c6c518863eaa47010cee9f94010fe8becb7,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-20 10:53:15 -0700, , ocl add internal service functionality,,
5078,75580f09d7120f7c2887141fb492be7751126f8f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-21 13:48:06 -0700, , api extend stream_flags specify order,,
5079,f0bc311bc96d19ad127bd290e515f9454924d9f6,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-20 09:30:12 -0700, , utils add downcast function,,
5080,5809a9ede373985f69cdbc04d9a9ef7aa20ed1db,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-19 23:45:46 -0700, , initial opencl support,,
5081,a1c5b346b50265d43d45461521f5aa58971ac1a9,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-28 19:15:09 -0700, , build set standard checking compiler flag otherwise cmake would try detect compiler feature support without required language standard may impact result,,
5082,f2cef869c8c431d05758aae3238c0216256b7cbf,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-29 15:39:57 -0700, , api add mkldnn error better diagnostics,,
5083,e65ebc1b4b687065c4b0ab1f673dc6ebfd591aa4,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-19 18:07:47 -0700, , example update support non cpu engine,,
5084,09c8e625130026e8733539487a0710a1b2694364,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-02 10:38:52 -0700, , gtests fix bound access,,
5085,38de36f9b44c2c4caeeabfc708f1a1f538897d0f,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-27 13:27:53 -0700, , gtests generalize reorder test,,
5086,06b3f0392fc088b853473889b42f25e70a157e05,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-31 21:02:30 -0700, , gtests generalize gemm test,,
5087,30fc9fcbc87037e5ab0731575561a6d880b4655c,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-29 15:41:48 -0700, , gtests report unimplemented status,,
5088,34ff4b00be765160d93e4b65cacaa76934eddea4,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-17 13:12:59 -0700, , gtests update support non cpu engine remove engine kind test parameter structure introduce engine command line parameter specify engine kind testing make test cpu instatiations _cpu suffix introduce map_memory api remove direct access mkl dnn memory,,
5089,7ca0289b205b782f327343a404d5677610accb00,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-27 18:21:40 -0700, , benchdnn make benchdnn target work window cmake,,
5090,47101ee5fbbadfd7f4888be724f19e0a1f69ad9b,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-15 18:34:27 -0700, , benchdnn update support non cpu engine introduce engine option pas engine kind testing introduce engine_ref use reference engine introduce engine_tgt use target engine use map unmap avoid directly accessing mkl dnn memory,,
5091,4d504d1c23eacf447b60b924f6f4b4af1aa770eb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-01-28 09:26:48 -0800, , benchdnn report properly fail due unimplemented,,
5092,9a0a4da2d360dfd3d37cf521a8eac520404b7bf8,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-12 10:13:56 -0700, , gtests gemm adjust epsilon fix unstable fails replaced empirically derived value slightly increased one,,
5093,7b178bfe1d16e36e43c9af92102288a544b4b5d2,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-04-12 10:12:22 -0700, , gtests workaround issue incorrect stack unwinding,,
5094,cef15ece10418d9601e5fc589ebc05320ffa8fd8,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-19 19:07:24 -0700, , api introduce refactor engine factory avoid global object doe work well shared library case non native backends new api allows create engine native backend engine used benchdnn reference engine,,
5095,be95d66285e5f92016486c2b31f29a8b952c7ceb,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-17 15:27:25 -0700, , api introduce stream wait add cpu_stream_t lambda caused multiple definition error intel compiler window,,
5096,3c9cafead04cbcfa645a16719d34c3480cc15d50,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-14 19:04:16 -0700, , api introduce backend kind,,
5097,ed589be3ad069b552af6607962ca0800a5669986,lia Taraban <ilia.taraban@intel.com>, 2019-04-09 14:51:05 +0200, , benchdnn bnorm fix vs2017 compilation error c4334,,
5098,7959e93869008f82c09b494df749d831cbb39c79,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-01 15:25:12 -0700, , benchdnn bnorm add support separate input generator glob_stats flag set,,
5099,2e0840a382c80cd2674caee3b6d37cc8e679228c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-01 15:09:40 -0700, , benchdnn bnorm revert check_alg alg consistency conv,,
5100,e3042231dc30bf670cf5cb2baea269bb89a507bf,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-01 15:08:51 -0700, , benchdnn bnorm revert add cfg support adjust input file well,,
5101,fd7d80298a7c135907f2165828a29dcde538f704,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-03-31 23:08:14 -0700, , benchdnn bnorm revert rename eps bn_epsilon,,
5102,99ecf63d593b5ff65937fe46a492540d0f9c6c7c,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-04-10 12:56:12 -0700, , cpu move bn_s8 instance separate tag,,
5103,0183895521d6960dc576885410b9ab29e4268368,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-03-28 12:32:04 -0700, , cpu jit_bn_s8 add avx2 support replace compile time unroll assembler loop,,
5104,2c02e0b08ea757ac5f68bd89ca53abd343570e36,enis Samoilov <denis.samoylov@intel.com>, 2019-03-27 10:44:52 -0700, , build add option,,
5105,2925e1435c122d15292f4e488df6b8beb7577296,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-17 21:22:59 -0700, , api add map unmap support memory,,
5106,b729b9b3f5e064a186fae6dd855e1abcb6bcaca8,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-17 13:38:14 -0700, , gtests add auxiliary macro,,
5107,6114625dc44a6d607e45c431f46c8ab1c2e13c11,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-18 18:51:14 -0700, , memory introduce memory storage,,
5108,9b1ab116a49dc4ff5f252f16d5b3f36af35f29ea,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-04-05 02:25:51 -0700, , cpu gemm enable force nocopy kernel dispatching requested gemm_driver force nocopy kernel dispatching sgemm,,
5109,7f3c76b509aad4d4dd7a3c0b3f8a113091b72685,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-03-07 21:33:49 -0800, , cpu gemm style change,,
5110,3067ab69497c88b459dd06a30503bb3dd92cb109,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-03-11 14:03:36 -0700, , cpu gemm change max code size needed copy kernel need space compute kernel move is_windows macro sgemm_kern file,,
5111,9f0fdc667a2071f6c52409a1206604ba0587afd0,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-03-08 22:38:10 -0800, , cpu gemm address copyright year range,,
5112,81f8a31bbe851340cbbd88cecad49b6fabe3614b,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-03-15 10:16:47 -0700, , cpu gemm add nocopy dispatching improve threading add dispatching sgemm nocopy kernel improve threading avx2 avx512,,
5113,05c4636f373dfac006c9b330d8374b1c21bd3c93,ouise Huot <louise.huot@intel.com>, 2019-03-06 14:24:19 -0800, , cpu gemm add readable sgemm kernel avx2 avx512 add handwritten copy based sgemm kernel generator avx2 avx512_core authored arthur mitrano intel.com,,
5114,b8db6cc541bde94719a2c7975d29d0b0dd017f2b,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-02-01 15:15:05 -0800, , cpu gemm add sgemm driver avx2 avx512 add kernel threading driver used integer floating point data type copy based gemm algorithm support avx2 avx512 extended isas data type commit also add xbyakized sgemm kernel,,
5115,5f9cd0d86506c811ec7c84bf1d2368e185bf55b0,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-04 22:23:49 -0700, , test benchdnn set ftz avoid denormals test,,
5116,7b7bfae470a017cd06813e9468fa8b6f09a2801a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-04-08 23:47:47 +0000, , cpu s8s8 gemm spawn thread zero small vector,,
5117,baa1def0844c26dc5dd33be66856f880c0e97096,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-05 10:50:36 -0700, , bnorm fix incorrect usage anonymous namespaces,,
5118,983e097a93a47ad3ffa0815c9c9b6eb7c610b732,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-03 23:03:37 -0700,432, common utils fix potential string truncation getenv fix 432,,
5119,4fcf988b7710c5e3cdbadfb3704d809c4c21e533,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-05 16:51:28 -0700, , cpu rnn instantiate template header file,,
5120,ac294b9ca74ebadc0c5002799d288e5956f1ab8c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-07 15:08:56 -0700, , benchdnn conv fix memory leak need switch smart pointer,,
5121,05441242f8ab5b4846a382ac7902edb3c8cd5d90,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-04-03 23:34:07 -0700, , build add mkldnn_werror remove,,
5122,72faf015f2fe8d7a02f44d049fd00fcad51bc2b9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-04-08 15:49:58 +0000, , style cpu rnn chmod,,
5123,4cb1bd556b0fc563d2c902d32ad9e7474ff2bbe3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-04-05 18:58:17 +0000, , cpu softmax use dense algorithm blocked format,,
5124,1b96a0169c3b4cf8344fc1a0748c191507bf322b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-04-05 17:20:20 +0000, , test gtest softmax compute offset correctly,,
5125,9319ad12c51470b798eed3d80e202a2f68c026c8,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-04 11:25:49 -0700, , src cpu rnn simplify parameter unpacking,,
5126,8ba683396272cc152a450390334adb928b0ec58b,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-04 11:25:12 -0700, , src cpu rnn gru unify naming part add comment,,
5127,88cbd06c987a3baa354116c2819ff338f2e777ef,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-04 11:05:06 -0700, , src cpu rnn refactor postgemm handling dedicated dispatcher,,
5128,5ef173680c6bb929071166030312fd939c6a8837,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-02 15:28:43 -0700, , test benchdnn rnn fix memory leak reference code,,
5129,cf1ae984484160f85318458985492306c5191e77,ourad Gouicem <mourad.gouicem@intel.com>, 2019-04-02 15:17:42 -0700, , src cpu rnn fix memory leak postgemm jitter,,
5130,1eae5ca37393bd96e26aa5e6900aca20abd3a998,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-26 10:11:49 -0700, , src cpu rnn fix memory leak,,
5131,c6739906e2f8dfab226a03bda4c51918c3dfcdd2,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-26 09:54:03 -0700, , src cpu rnn add jitted gru postgemm operation,,
5132,b0f9a8cab4895ad2011b1e3076ffbf58b146ac17,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-25 13:16:39 -0700, , src cpu rnn add jitted gru_lbr postgemm inference,,
5133,43a6238a9966637163290bdd341495d153f63e6b,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-25 12:49:27 -0700, , src cpu rnn change ws_cell acc_data_t,,
5134,61edf10963eb0e825c3fa7b4da26cc0716f1d95e,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-25 12:47:33 -0700, , src cpu jit add scalar instruction uni variant,,
5135,c9179216915b912f19f7c33fed04e88991a6864f,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-25 12:51:29 -0700, , src cpu rnn make jitted postgemm driver generic,,
5136,16727c94baafda07c74ecb83a9361407822c2cce,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-20 14:32:29 -0700, , src cpu rnn add jitted postgemm vanilla rnn,,
5137,db6b4d5b63089b0ac1f30dbd8ec172cc2a74e528,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-20 14:22:52 -0700, , src cpu rnn pas instead attr postgemm jitter,,
5138,73fee0c6d05b7e2490661f86298ed507061f9d38,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-20 14:46:11 -0700, , src cpu rnn fix tail processing lstm postgemm jitter,,
5139,f019e7f48cbfde8dbc2a64860257e440831ab09f,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-25 15:46:14 -0700, , benchdnn rnn reactivate lstm bwd small test,,
5140,b54846c3994875f512039072effe76e8a5cf5c73,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-26 10:56:15 -0700, , src cpu rnn dispatch lstm jitted postgemm inference,,
5141,b463a65b709929cce07e7fadc70bf184d583f4df,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-22 16:16:01 -0800, , cpu rnn jit cleanup,,
5142,f29a5ba60b72bdb82fd9feb4965b338268dbae13,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-01 16:19:13 -0800, , test rnn let library return unimplemented int8,,
5143,0eebea70b040da95449bfe33eb0c6cd123b95621,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-01 12:34:40 -0800, , test benchdnn add count driver,,
5144,8dc1632b4cedcd4e3d3f5919c569f47b1b9cb40b,ourad Gouicem <mourad.gouicem@intel.com>, 2019-03-01 09:45:19 -0800, , test benchdnn rnn add flop count rnn driver theoretical count post gemm operation tanh sigmoid ... use gemm ops,,
5145,2bb16e0546c24e0bbfec766872ed33e0b0ab8e1a,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-26 13:20:34 -0800, , src cpu rnn changing pack nopack dispatch condition,,
5146,dd963e5a0f2ff4099b9442e50c38c9cc9bfac29b,"rimak, Tatyana <tatyana.primak@intel.com>", 2019-03-29 15:49:42 -0700, , build corrected trademark use build message,,
5147,8ea2028fdc085c60091affce774ea8b622d7c520,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-03-25 19:24:38 -0700, , benchdnn bnorm add topology inference also moved _topo file _all consistency primitive added densenet_121 infile,,
5148,f6b50f12a89d7c9310d34236934a705aa72649f8,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-03-25 19:17:21 -0700, , benchdnn bnorm add cfg support update bnorm documentation,,
5149,5369845ee270b9844a7785d0cdab5a412af691a6,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-03-25 19:09:01 -0700, , benchdnn bnorm check_alg alg consistency conv,,
5150,9a798d3c33e3754ad3003d9f001a108f0274bbf9,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-03-25 19:08:15 -0700, , benchdnn bnorm eps bn_epsilon separate arg err check,,
5151,da3b040ffc436dae8a067f0ce17fac0490133164,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-03-25 19:02:11 -0700, , cpu jit_bn_s8 add new instance jitted,,
5152,174d452b1b26ce963a1b2552d8af512c01ab3952,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-03-25 18:01:44 -0700, , misc fix couple typo,,
5153,594b8fbc2c6140be279d22632fb321da102d9c04,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-03-20 18:20:12 -0700, , doc fix typo fix 426,,
5154,e35da48e4a00fe1ae2fa079f877a78a98df6bf6a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-03-20 18:19:11 -0700, , build mix plain keyword signature,,
5155,7da6d88ddb6f934023992517eedf6b67597b8f5c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-03-20 18:17:23 -0700, , api test fix reference,,
5156,7679ae36a146913b0c7631eb5d3f64d6d5e610d1,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-13 17:19:49 -0700, , build require minimum cmake 2.8.11 mkl dnn already feature 2.8.11,,
5157,372f4e40404dc6bfd2bccc56b7d528153dc86738,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-12 18:36:51 -0700, , build remove cxx_standard property cxx_standard introduced cmake 3.1 std already set manually cmake platform.cmake,,
5158,5ec065cc0610850c5a1c2088700678dd41a7e715,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-12 17:10:47 -0700, , build add nested cmake list cpu common,,
5159,e6c730483d03ad7f2f5ce0ec206ad335da7c38fd,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-13 00:01:18 -0700, , build set tbb include directory explicitly alleviate project splitting object library support imported dependency cmake 2.8 inherit dependency parent library also aligned mkl include directory specified,,
5160,d4d40ec7ed897a754e13179b15217784f0f67f33,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-12 15:31:17 -0700, , test symbol pas include directory properly,,
5161,b2ff2c84737a3e28e135b9074436f0bf5595eec9,"hereshnev, Eugene <eugene.chereshnev@intel.com>", 2019-03-12 14:22:51 -0700, , bulid add mkldnn_config.h backend macro,,
5162,e35877d25f0d1d652ade669c2efa066c0d15c0d9,helley Goel <shelley.goel@intel.com>, 2019-03-11 11:14:18 -0700, , benchdnn fwd bnorm improve testing catch case potential catastropic cancellation issue,,
5163,260913edbb1bc8fb430557ddf0b3d529074b90e0,helley Goel <shelley.goel@intel.com>, 2019-03-11 10:59:42 -0700, , benchdnn bnorm add missing compiler flag,,
5164,d2039879cb9f9f7283746002f4d6c500ca5d7d10,helley Goel <shelley.goel@intel.com>, 2019-03-11 10:54:37 -0700, , src cpu fwd bnorm use accurate division scaleshift,,
5165,a8565bf92e716771f7d4f294db6e6e2f609df3f2,helley Goel <shelley.goel@intel.com>, 2019-03-12 15:24:54 -0700, , src cpu bnorm use dim_t offset computation,,
5166,e8ab373e9008a9239c4a0d1ab23bc829cec54245,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-01-16 17:01:40 -0800, , benchdnn add vnet conv_3d,,
5167,d5e5a1d7399062cb1a8c56cd071d545bdcf40eee,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-01-16 16:58:33 -0800, , cpu avx512 enable non unit stride convs weight update,,
5168,d9ae3382b24ecd2e6fcfea0c9ef083b8180de367,enis Samoilov <denis.samoylov@intel.com>, 2019-03-12 19:55:30 -0700, , cpu gemm allow call pre avx512 system,,
5169,224835a2ca1669a30b6e6847dfb54dd08b74a9ca,rina Sokolova <irina.sokolova@intel.com>, 2019-03-13 10:57:05 -0700, , cpu int8 add check post necessary,,
5170,7663e019acfd1db131f1ad9bde1846f241267758,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-03-12 13:06:23 -0700, , cpu fix potential deconv double delete,,
5171,2cdf792d64fb498ed44e082fd9369fdf7c57369b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-03-12 16:33:26 -0700, , benchdnn avx2 add regression test boundary condition padding,,
5172,a99548fac4ffecda15de0d6e2ab385deb2503350,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-03-05 18:01:37 -0800, , src cpu avx2 conv add boundary condition padding,,
5173,2cb122cd297aed4e3a25735b4573f15186befd85,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-05 18:34:52 -0800, , src cpu remove dependency vtune jit code profiling remove dependency sdk vtune allows profiling box disabled setting cmake option incorporates source code http github.com intel intelseapi ittnotify,,
5174,1b6ec93042352db7b114c520f9ed5d2a40da2bec,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-22 17:04:12 -0800, , src common clean jit dump control function environment variable behavior consistent documentation,,
5175,fb0ea913ce324dd1ffe9519beecbf48c2ad62e82,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-21 21:37:24 -0800, , src utils clean definition add documentation getenv,,
5176,19e07b2e1d252f8aa453daeb9ac9379d17537043,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-01-27 19:46:45 -0800, , src remove redundant mkldnn prefix,,
5177,0ae5d0942c2e4ae9e09b7243d23090b4ef12a0a4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-03-11 17:53:25 -0700, , build break transitive linking used subproject,,
5178,97adf78d093d54150a6a5c6c7d739ea3ebfd2224,"ierschem, Keola <keola.wierschem@intel.com>", 2019-03-11 20:04:23 -0700, , conv jit avx512 fp32 improve small minibatch heuristic,,
5179,6f5ef44e429ee8accd2137f0a913f7b45c31d307,"ierschem, Keola <keola.wierschem@intel.com>", 2019-02-14 09:16:48 -0800, , cpu conv int8 depthwise enable dedicated harness,,
5180,78c4504e086a6dc1a093579647015a244bea0591,"ierschem, Keola <keola.wierschem@intel.com>", 2019-03-05 15:27:51 -0800, , cpu conv int8 depthwise enable fewer load kernel,,
5181,396b3eb31d6f5313094c59df32b3808083d64013,"ierschem, Keola <keola.wierschem@intel.com>", 2019-02-13 10:26:23 -0800, , cpu conv int8 depthwise enable nb_ch_blocking mobilenetv2,,
5182,fc41fb246a62a3e1d480009c1fb2751a32f612a6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-11 00:55:03 -0700, , test gtest gemm test correctness based sub matrix significantly reduces testing time,,
5183,df7b079a9f7f5d74b6732914d6e629f68661dced,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-11 00:52:44 -0700, , test gtest gemm style minor cosmetic change,,
5184,a2c010e2b4c4946c4cd04ece30b142295179ed40,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-11 18:52:20 +0000, , test gtest gemm faster exit expect failure,,
5185,9b56bbb40c59f94e22a20839cf8ed74bfa5eff49,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-11 00:43:05 -0700, , test gtest gemm faster int8 reference gemm,,
5186,368c36dcb21903ca9013e7c6ed06b70ac3a1266f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-08 09:50:54 -0800, , test gtest conv reduce testing time spliting dilated case simple case stay gtests heavy one benchdnn,,
5187,cbd2c35aa8725cb1fca4c36b7deef0470c86d58f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-08 09:04:58 -0800, , test gtest conv rename file,,
5188,7b305d5288f46831dc9fe72626722ac7bcc1c864,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-08 09:02:32 -0800, , test gtest conv remove unused file,,
5189,0ec86f0de30f0c1262fe13d071498329dc12e1d4,"ierschem, Keola <keola.wierschem@intel.com>", 2019-03-05 15:39:58 -0800, , doc update example output verbose mode,,
5190,e454404db8afa09a1394aa2219312f818473cd4e,"ierschem, Keola <keola.wierschem@intel.com>", 2019-03-05 15:30:49 -0800, , clang format break ternary operator,,
5191,d5e4f86c0994a2dfb17d1fbe78587ba860a5f48b,mitrii Zarukin <dmitry.zarukin@intel.com>, 2019-03-11 20:32:25 +0300, , src add bnorm support scaleshift source put space data type put space function parameter put level added indentation clause width line moved check function class use class member modified fill able work two data_types added default flag value forward backward fixed nailing backward forward relying last call forward training added explicit bnrm_desc training removed code duplication renamed variable aligned src name created common separated f32 part added new instance ref_bnorm restrict init stats provided externally change common bnorm_desc cpu ref_bnorm reflect f32 data type scaleshift mean variance use explicit f32 data type entity ref_bnorm body except input data added branch round saturate result test modified test work data type added new test changed fabs std please clang compiler due integral input,,
5192,002d23b36d96a9150acf57df6a8cfcb89a7debc1,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-03-08 15:18:57 -0800, , cpu conv int8 gemm fix bias conversion,,
5193,de4a90561396a7dc356126462b0ed0f87b8471ef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-07 13:20:16 -0800, , api remove unused format,,
5194,06764c44505c848083ebb05e7bfdc50711fc3fb8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-07 12:21:42 -0800, , api remove int16 support,,
5195,d51923be8ab2b3693137547b4294e6ba2873573a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-07 09:50:10 -0800, , api remove rounding mode,,
5196,1b9e48ef4343417090f34a8d78e3cfaf95eabd66,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-07 14:39:27 -0800, , src cpu style move cpu_engine memory_create cpu_engine.cpp,,
5197,7e298d37d6cef9252910327ae37c4e36c230b5f4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-06 14:54:35 -0800, , api replace stream kind stream flag,,
5198,ac20a8c9ac0c95e16530c92a74cb8b27b3e64b8c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 15:03:48 -0800, , doc api use int64_t instead ptrdiff_t,,
5199,ee0b39107d7970d08b234e2a2322f3bc8a080726,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 12:41:29 -0800, , example style clang format example,,
5200,569a5e6564c337c6215e831439df5a43dc903d7b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 12:39:06 -0800, , doc remove mentioning memory primitive memory primitive desc,,
5201,1cb4a8eed4a1d13bda302e4847a08751f1f08537,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 02:39:16 +0000, , api remove unused primitive kind,,
5202,6305d629c98c30dd4969de43737184bb88aa1592,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 02:36:59 +0000, , doc style add missing period,,
5203,ed5d63f482ba0b74307378d44c9ecd946253b0a8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 02:34:59 +0000, , src style update copyright banner mkldnn_debug,,
5204,ca48d7ef2c586868c61caaf02779a35971a4d5a2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 02:33:19 +0000, , src style rename prop_agnostic prop_invariant,,
5205,5df2ca3baa8d2bb56bb228127945e1171e0c62c8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 02:14:34 +0000, , benchdnn input conv reduce amount testing,,
5206,fa3375dd28aef82d624b73d035cc027ad2c20254,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 02:14:07 +0000, , benchdnn conv speed reference code fwd bwd_d,,
5207,b8d271bf4ed4ee8ab0f1845963cbcda4cf4613f2,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-03-04 14:18:24 -0800, , test gtest work around false positive warning icc 19.0 window,,
5208,abdebe1522a1d07761b360be83d49c48e528d4ce,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-03-04 14:17:44 -0800, , test cmakefile formatting,,
5209,92d9b4fce048ecb753fb8e02257f7a792343f277,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-03-04 09:28:26 -0800, , test update gtest framework direct copy db9b85e,,
5210,07e2843185afdf50703a3b41cb04685ff5457a8b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-01 12:48:57 -0800, , test pooling style minor clean,,
5211,0ebdda4d6e8ab653ddeb18e1be6c2d2bedba7302,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-01 10:17:07 -0800, , example test use library managed scratchpad,,
5212,0f8df6f2e705594f94b0499f09d5e9e64d43facb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-01 09:51:16 -0800, , api make scratchpad provide user optional commit make default behavior library match originally v0.x,,
5213,2666f87bf0068085c8b9344969b6db3282856b42,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-22 09:22:51 -0800, , api style rename wino rnn_packed related structure enums,,
5214,dadb381fa4391c63f88c166e08ac4160a4a886cd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-22 08:51:55 -0800, , common style use proper name wino rnn format descriptor,,
5215,2a011ff02ea2a4e2594c2f8450a1ca095eb22107,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-22 08:45:19 -0800, , build add mkldnn_ prefix cmake option,,
5216,75f52f629717fdd828d0318179cccab0bcbda925,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-22 08:21:58 -0800, , api simplify mkldnn error,,
5217,e9f7946a0e39d3028e8a657ba5be231fc719b070,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-20 14:19:27 -0800, , verbose get rid header based implementation,,
5218,8222d6546c044e7125dcd119e8a185331b2554f8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-20 13:35:26 -0800, , verbose informative verbose,,
5219,62086d2ae223fc63a68e087dfb5e813f4538dd13,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-20 12:40:25 -0800, , debug add memory desc str function,,
5220,ae03287aa32538303df7c9267cd56e50779814c5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-20 12:35:52 -0800, , debug mark auto generated file,,
5221,9ae6dac562f3ab46958b0b364e06cb6623512414,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-20 09:56:55 -0800, , common utils introduce utils,,
5222,541598ce25b206ec7b7a2da2288f205adecca840,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-20 09:56:36 -0800, , common reorg utils nstl header,,
5223,718fe8645dfceabe742590e86340b5ea9a5672ed,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-19 15:25:47 -0800, , api style rename tensor_max_dims,,
5224,4f53963b7576b6932e3a94f051c46995cab47f31,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-19 15:21:14 -0800, , api style rename query eengine query query_engine,,
5225,2df8859afc6ca7af016007eee496caf8c2aa8f56,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-19 12:45:27 -0800, , doc update header doc,,
5226,f201e39a0da5fa83dadc3980271207d054e9375c,rina Sokolova <irina.sokolova@intel.com>, 2019-02-19 08:45:03 -0800, , api rename md.layout_desc md.format_desc test example,,
5227,014c13e0607cc078e027aadff8db54cd87c76708,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-04 12:28:06 -0800, , api rename md.layout_desc md.format_desc src,,
5228,cde83356a2930ef3e309ba6ec87aad3698fcae00,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-19 00:47:43 +0000, , src cpu int8 deconv reduce memory footprint,,
5229,99e4258846f942291900868b27a4fdb9bced6023,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-19 00:47:17 +0000, , src cpu int8 1x1 deconv remove unused member,,
5230,aefc6103aee8a34ba7ddce6646c48c12e014ec2f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-19 00:46:45 +0000, , src cpu int8 deconv use right output register eltwise,,
5231,7983f4b0c6bce9ac66bdae8e396e79eeced8201e,rina Sokolova <irina.sokolova@intel.com>, 2019-02-05 14:01:14 -0800, , common introduce explicit scratchpad,,
5232,c38d0eb9619870f51a25313678e63a1509dfad5e,rina Sokolova <irina.sokolova@intel.com>, 2019-02-06 17:04:21 -0800, , gtest fix crash pooling bwd win,,
5233,e14fd8b55903bf3371ffd85edbeb82fe495333c3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-04 08:46:44 -0800, , api move padding info memory descriptor structure,,
5234,043b5a587bf7a04afc1c6be91485bfd1b5f2b43d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-21 03:22:05 -0800, , api make dimension type int64_t mock,,
5235,ca28fcc6cef42b9a704e1067448e3cb81d5bb3cc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-18 08:13:36 -0800, , api introduce internal memory allocation,,
5236,c24e57548c24bd90807e4bce3db7f24dd0bb9766,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-18 02:21:58 -0800, , src common conv rework default format,,
5237,afaf70414fe6e359a90a518b39312546ee998a0b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-16 01:28:42 -0800, , style src common remove redundant,,
5238,78a58be4ee7cdfd78f76c5400c5bf9ea71f8b971,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-16 00:37:14 -0800, , src conv make consistent check data type,,
5239,4a0e28c5629558de9f07685e7d0455b667aca50e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-15 21:42:27 -0800, , style src common remove code duplication,,
5240,e6befa30d55e2d3ca1bf2ece4c50f699a7265a30,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-15 21:24:04 -0800, , src common conv rework default algorithm,,
5241,ba1f080396b92d46de28e6596fc6dfeb61fb7c9d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-07 03:27:05 -0800, , api getting rid memory_pd example test,,
5242,798efb6896fe8da0df43d06b5b972bbd9aeb5ecb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-02 04:24:04 -0800, , api getting rid memory_pd src cpu,,
5243,522a73fad4aaf805dd71530edb13f78e0f2898aa,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-11 02:46:01 -0800, , api getting rid memory_pd include src common api,,
5244,6f3266a2ff8acc40fc2474ec6f4633feaf1302a1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-26 00:41:21 -0800, , api getting rid memory_pd include src common,,
5245,51586ea5d64ac60d6e68b82ce342a37202415f43,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-27 03:02:51 -0800, , api sum concat take attribute creation like primitive ...,,
5246,28679c5d8260c13cad36b6ed1ee4bebb86c77c9b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-27 02:28:55 -0800, , style common remove dead code,,
5247,6d90977b80e4e251ffbe5d27eb6fc5b6c7cd69d4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-27 01:41:23 -0800, , api clean ups take object reference possible,,
5248,00d8c446e4587addef553f6d582f443810b0f113,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-27 01:25:39 -0800, , api get rid _v2 function,,
5249,23de132575c43a8d9037a45b83a9b3dc48a2ee8e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-26 01:53:17 -0800, , api replace view submemory_init,,
5250,7ed6c25c9853c6f67157a9fa2be0c19e928457d4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-25 23:00:52 -0800, , api introduce mkldnn_memory,,
5251,d1994ff3ccef94783513797ce9cdc153aa9a4b5a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-25 23:13:35 -0800, , api enum rename memory tentative make smoother memory introduction eventually primitive_kind memory gone,,
5252,bae185de2067e90486e6e2559cb56b7d0d1a8db5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-26 02:35:47 -0800, , doc order input output matter anymore,,
5253,dc005ca01d0024acc0115ea7349ce27161434ccc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-25 00:44:47 -0800, , api src clean removed primitive_at remove input output primitive creation,,
5254,a68331784a69f139c35d3f88aaeb4f63c7744798,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-21 06:50:49 -0800, , api execution model pas input output memory primitive execution,,
5255,9731fd83758014d397c10be1276b48b2fdbeabee,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-17 04:03:30 -0800, , api execution model pas input output memory primitive execution added  arg_usage return given memory used input output unused primitive use ctx get input output,,
5256,783718eb6b42e44fc4c414c9abd56400172ee007,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-14 05:05:12 -0800, , api execution model stream primitive execution,,
5257,daf289217203d164194af8bd207b66da52f10336,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 12:06:38 -0800, , bumped version v0.90,,
5258,a2ee5112a54a3ca31b6e6196bb727a4749e8c238,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-03-07 13:13:35 -0800, , cpu conv gemm int8 fix conversion warning,,
5259,078e11d25642f799e8d2ef82c69188f33534e095,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-03-01 12:51:26 -0800, , cpu conv introduce blocking spatial forward int8 gemm convolution,,
5260,ca08088f8ff432f5b8140b720f8a6acf456d2fc3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-03-05 10:14:00 -0800, , build cmake locate intel mkl library according header,,
5261,45e7cd419dc135c074552885dcc4cd3a2bf2846e,arrysummer <harrysummerxr@gmail.com>, 2019-03-05 14:05:47 -0800, , build cmake better handling full mkl mklml check 420 change limit searching mkl_rt lib path corresponding include path mkl_cblas.h found change make distinguish intel mkl intel mkl reliable system installed different location,,
5262,4cfed5bf82f1339d7c8c7f622fda02dc00ec8ad8,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-02-27 12:05:56 -0800, , src int8 conv blocking improvement 1x1 jit conv performance improvement int googlenet_v3 mobilenet_v2 running clx soket,,
5263,eb56e419ccf78856c176e0b88475e2bc85aa7cd7,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-02-27 11:58:53 -0800, , src int8 conv nb_oc_blocking improvement non 1x1 jit conv performance improvement int8 googlenet_v3 resnet_50 running clx socket,,
5264,0958081d139abb80d4ae8b26b426c0f5d2e3d7ca,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-03-01 13:00:18 -0800, , benchdnn fix wey format,,
5265,614c2e89e1859e8aa9d44c9772854c7094ad702e,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-26 14:49:41 -0800, , style avx512 int8 conv use switch loop_order,,
5266,3d79eff2949434fa08fd31a7eb1b7a701826204f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-22 15:26:39 -0800, , cpu ref added support inner product,,
5267,27356fd18d76f1a535a1f1c95d49e6cacbf3708b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-22 13:42:05 -0800, , cpu ref deconv added ncw format support,,
5268,c24a9f309b12e1d126f1cda243b6fa21938af51b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-03-01 16:28:07 -0800, , benchdnn added test case,,
5269,136b1dcfa59696f302ed34bd52120f0c88eae094,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-20 14:49:30 -0800, , cpu avx512 support int8 inner product,,
5270,175277570f31159926d17d3e0f702125386dd0bf,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-03-01 16:41:27 -0800, , benchdnn deconv added case,,
5271,427b27f741ab7503ed06c306d21c0cd6b404a079,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-20 10:34:24 -0800, , cpu avx512 support int8 deconvolution,,
5272,979b320511bc5fc60eb9c99a50fd1888f1c7c7a5,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-13 19:08:12 -0800, , cpu avx512 support int8 convolution,,
5273,608db2c33eab8b7912128c5193783ebbec8365e3,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-20 14:49:00 -0800, , benchdnn support int8 inner product,,
5274,bff0fa25c389cab473ef936c2f28b327f786cab5,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-20 10:20:32 -0800, , benchdnn support int8 deconv benchdnn,,
5275,70bc055d035d8bdc58315ddc575e2d63971c8a6f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-03-01 18:06:02 -0800, , benchddn conv add depthwise case goiw16g format,,
5276,286f9514d8e1621e91acf6aae04d9d123f7012fd,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-13 19:07:08 -0800, , benchdnn conv support int8 convolution benchdnn,,
5277,5a64cdb5446613109a93f7e773720009d32b8527,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-13 19:05:29 -0800, , cpu simple_reorder support format,,
5278,2efda841f7e961364508ed8aedd373c469c5d9c2,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-13 19:02:43 -0800, , common memory support blocked format,,
5279,fbd237f0151c205671f7507a7ea919ad95178586,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-03-01 13:33:35 -0800, , build updated small library version,,
5280,bba29a0b0d1e64bc37719fcbba0b3a7cbe7b61a7,enis Samoilov <denis.samoylov@intel.com>, 2019-02-28 15:10:35 -0800, , cpu xbyak workaround smt identification commit partially reverts remove division number smt unit may incorrect getnumcores setnumcores function checked fixed number core sharing cache identified incorrectly configuration,,
5281,b4b72a05a64628c14cc748831270ccc111131153,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-02-27 11:11:19 -0800, , cpu conv int8 gemm fix dangling pointer issue,,
5282,5b5113cd5b81f36df2e25612e616a2ffd7d4ff6e,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-02-26 16:01:17 -0800, , cpu conv avx512 int8 fp32 forward fix memory leak deleting kernel,,
5283,9457d2ffbf00e30a07c8e6e9e509eff56a18522c,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2019-02-26 12:45:14 -0800, , doc updated list primitive include eltwise function,,
5284,1eddc6efb35b8f7f15d805133142dcd528955bd9,enis Samoilov <denis.samoylov@intel.com>, 2019-02-22 10:39:05 -0800, , cpu sum fix bound access,,
5285,ab126cddf6499576ffe697c0cc25b21d198389c8,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-17 19:29:39 -0800,408, build clean cmake package file generation also add missing include path information close 408 409 authored alexander grund alexander.grund dresden.de,,
5286,25959d16918e9ca119b1076a5f8dbd524f2e0aed,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-17 11:48:48 -0800, , build separate public public link dependency,,
5287,bf1c6addad45df8944194100d07deac97b29d8c8,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-17 19:29:24 -0800, , build minor cmake cleanup,,
5288,ce347d7362d920ee25de2cb4ee32c6b7f25e577f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-17 19:28:58 -0800, , build remove superfluous special case clang openmp.cmake take care removing openmp flag link line,,
5289,69ba4a0cecf1d3ea7c11f31ff15461645e202008,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-17 19:27:36 -0800, , build use append macro sdl.cmake,,
5290,9783e332c7f480e83bda490967023b4e056970a9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-17 19:26:50 -0800, , build add missing cmake includes,,
5291,56aa21a18b186eb0e0f125769b3295756d266939,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-17 19:24:45 -0800, , build use proper install path,,
5292,59ffa0fc4cbc3a18dcd33d225f4e4bc56c87954b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-17 11:15:47 -0800, , build overwrite linker flag openmp.cmake,,
5293,98d1b73168beabab59a2df9dfbd2d5ab54874826,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-19 08:23:14 -0800, , src nstl fix formatting,,
5294,abd001419efde6ff5a96a238e8865fb170ab80fc,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-17 10:47:08 -0800, , doc require least msvs 2015 update window,,
5295,4b74a3e35901efcc645ae0cad44a71316bb95e5f,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-02-22 13:45:18 -0800, , cpu conv gemm fp32 bwd_d fix inner outer threading cross point,,
5296,2e31ebceb863870de2d8366da25926269d3dc544,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-02-20 17:41:48 -0800, , cpu conv gemm fp32 limit spatial blocking applicability,,
5297,7de193ce9a4f1a302a93d0d30bd9a940646ffd95,uillaume Klein <guillaumekln@users.noreply.github.com>, 2019-02-23 00:33:25 +0100, , cmake allow linking intel openmp runtime without mkl 397 authored guillaume klein guillaume.klein,,
5298,82af236257ae0f8250134d235d65183ace0ff679,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-12 15:27:37 -0800, , benchdnn rnn disable small lstm bwd test need disable benchdnn ref backward implementation assumes forward pas return output tested impl ref impl however introduction jitted eltwise mkl dnn rely compiler libm forward pass differ fix backward testing benchdnn enabling test,,
5299,87abd8c03ad38e3c6ddd6c41efbf94f5a77999c6,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-07 09:26:03 -0800, , src cpu rnn add jitted lstm postgemm ops,,
5300,68701bee12c82ade3d8e418c9a28e9b76810b290,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-19 15:10:30 -0800, , src cpu rnn move rename macro rnn utils sharing,,
5301,7f8cd99fde07002da2c68dfa0b4e20ecf776a775,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-08 09:04:17 -0800, , src cpu eltwise add support sharing injected table,,
5302,730504c9ad7996c2db8d57992bb5f2ad278bb548,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-07 09:15:35 -0800, , src cpu eltwise make vmm type public,,
5303,725917389a1c0b2f6250fb473b08ab4899a6032d,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-06 14:03:15 -0800, , src cpu eltwise improve jitted tanh accuracy implement cody waite algorithm tanh,,
5304,c45a2ae0c30befb06964b5471147b3d1309eb922,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-06 17:06:16 -0800, , src cpu eltwise add potential extra register jitted kernel,,
5305,292a5699e3afcfaf83257db335700abfa36985c4,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-01 14:44:05 -0800, , src cpu eltwise fix accuracy nan issue logistic,,
5306,e4fc5f592296e5a52aee78c727e7466329ca20b1,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-07 09:13:25 -0800, , src cpu jit add abi_param system calling convention,,
5307,8eb81f8e82ed536a32bf2c5ce870b5d76f2307c4,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-08 09:03:09 -0800, , src cpu jit add uni variant movss rcpps packssdw,,
5308,9d50b5b0b6ea0b3298974031e9d593e292546c0f,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-06 17:05:13 -0800, , src cpu jit add uni version vcmpgeps vtestps,,
5309,c11db5bbbc6f2424ddee5a334a9a0ca9cdaa7658,ourad Gouicem <mourad.gouicem@intel.com>, 2019-01-30 12:15:58 -0800, , src cpu jit add assert uni_broadcast implicit mask xmms uni_vblendvps blendvps instruction take mask xmm0 assert check indeed mask xmm0,,
5310,03ca72a96176797edd4271e18c81b61991b3738b,ourad Gouicem <mourad.gouicem@intel.com>, 2019-01-17 12:47:11 -0800, , src cpu verbose rnn add type information rnn,,
5311,bd6c3c7fb2587c98fd8482632cdad7692c580de3,ourad Gouicem <mourad.gouicem@intel.com>, 2019-02-01 14:44:50 -0800, , test benchdnn rnn make logistic accurate,,
5312,abe6ca71d31371666eb4d7f6a2da6ac8484811a2,ourad Gouicem <mourad.gouicem@intel.com>, 2019-01-30 12:20:07 -0800, , test benchdnn rnn put partitioning parallel region guarentee parallel region spawn maximum number thread put partitioning inside parallel region get effective number thread,,
5313,e7c7f41b784eeb4a329cf2689ab52be7e025d040,ourad Gouicem <mourad.gouicem@intel.com>, 2019-01-30 12:19:08 -0800, , test benchdnn rnn add verbose option,,
5314,830365dff43d1251fb1f02d20c673968c21be401,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-02-15 16:05:46 -0800, , cpu conv xmm based jit kernel fp32 grouped forward convolution,,
5315,ba8f6994a6b11673f7555a6f0aa7b2db227fec89,aitao Feng <haitao.feng@intel.com>, 2019-02-20 12:52:17 -0800, , common guard specific code mkldnn_x86_64 macro 393 allow building library non x86_64 architecture course reference code would used,,
5316,2742e804fccc897846450faf94d992f12445b6f1,enis Samoilov <denis.samoylov@intel.com>, 2019-02-19 16:25:38 -0800, , cpu softmax style fix compiler name,,
5317,6000ca178aacf4ef5791694b484bc36391997493,enis Samoilov <denis.samoylov@intel.com>, 2019-02-18 19:13:07 -0800, , gtests softmax extend initialization cover corner case,,
5318,f9d36e0251463ed8b657dd7d33c3cda724366339,enis Samoilov <denis.samoylov@intel.com>, 2019-02-17 19:56:07 -0800, , cpu softmax fix max search performance loss,,
5319,be263a8168f8716f1ce9eca88f2f3ae6804e3205,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-14 18:24:05 -0800, , src cpu update xbyak 5.76,,
5320,55218c441d92a924d21699c554eea2a306d81806,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-02-19 09:24:45 -0800,412, doc added note gemm matrix format close 412,,
5321,d5d7c3bd815a4a6731152bc3bd00929c541f6ead,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-15 10:17:43 -0800, , fixup cpu concat workaround performance issue gnu compiler,,
5322,cd6505876494317ca630c703280f75776dce47d7,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-02-08 15:29:01 -0800, , doc removed preview status rnns,,
5323,b88908909240bdab10f1cb7c256caa264fc15067,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-08 16:09:26 -0800,405, build quote cmake macro argument fix 405,,
5324,e409951509f6fe99892b264a8395ae5b3532c510,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-08 15:13:07 -0800, , api version make public,,
5325,0b6a35b16b52aec903036b7b9d805f132fdfafbc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-08 15:08:07 -0800, , api version style use unknown git hash,,
5326,6545053dc0a202c8492060bf3c74207987407a5d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-08 15:07:31 -0800, , build move version template include,,
5327,6682b017acd486bed10e84eda8945113a34361d6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-08 14:56:39 -0800, , api verbose use one line version info,,
5328,ace3e91990fa344c063b3bc4642a8324d5098a26,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-02-08 14:53:15 -0800, , build cmake put version related stuff separate file,,
5329,7c0e55a16cb679d196b510ff0cf335d12d89de5b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-07 12:03:51 -0800, , benchdnn deconv input fixed parameter entry,,
5330,022cad1e1682ba7064a0977a686e2a864373e341,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-02-01 15:50:32 -0800, , benchdnn correctly configure input sized padding,,
5331,2caea7095b732b254a1ccac442bc8cf56e614333,helley Goel <shelley.goel@intel.com>, 2019-02-07 11:24:15 -0800, , cpu int8 conv add ymm xmm support block channel grouped conv multiple,,
5332,08bd90cca77683dd5d1c98068cea8b92ed05784d,"rimak, Tatyana <tatyana.primak@intel.com>", 2019-02-07 18:28:44 -0800, , bumped version v0.18,,
5333,466179659b5423a0013645b7545c875b5d8ecf1d,rina Sokolova <irina.sokolova@intel.com>, 2019-02-06 10:27:40 -0800, , example rnn fix incorrect data type int8 example,,
5334,b5f1f92fb1d414bd38fb28dd5ecf8d1ffa2f4349,ouise Huot <louise.huot@intel.com>, 2019-02-05 12:46:37 -0800, , gemm fix potential deadlock sgemm avx,,
5335,8ab1696aa512acbe9216b332a26d51925c1f7589,ouise Huot <louise.huot@intel.com>, 2019-02-01 10:07:17 -0800, , gemm fix potential correctness issue copy based gemm change parallel parallel_nd gemm code computes work division outside parallel section remove barrier parallel section,,
5336,cd71435e60b07e3db49f5a16698977be6aa9220f,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-02-06 09:03:03 -0800, , doc fixed doxygen warning,,
5337,bd9d831a506cb137f55d4c6a88bddc6fec0d4a66,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-02-05 18:23:41 -0800, , benchdnn note repeated convolution input file notation chosen suffix convolution name number repeat suffix mean repeat,,
5338,37f7e40fc2e59590c2d81bfe4bbb529e771751a6,enis Samoilov <denis.samoylov@intel.com>, 2019-02-06 12:42:18 -0800, , cpu use thread post processing small size,,
5339,f74abe7f99b4169e8f9cef91fe7d5777bbefe67c,rina Sokolova <irina.sokolova@intel.com>, 2019-02-01 13:26:06 -0800, , rnn cpu use reorder pad weight good lda,,
5340,188710752c155bc73c3d146f16199ed6af35cd24,asahiro Sakai <masahiro.sakai@gmail.com>, 2019-02-05 00:51:40 +0900, , common use mingw 404,,
5341,3c2602785a5f5ef85056e13e8d5cddec0506ef9d,inghai Lu <yinghai@fb.com>, 2019-02-04 07:50:17 -0800, , doc add pytorch user 403,,
5342,f4b9fdac65ff38ea9140588b82393044f5504e8f,"ierschem, Keola <keola.wierschem@intel.com>", 2019-01-31 19:42:39 -0800, , cpu concat check needed reorder created,,
5343,5a18c7e070236b27c3ceb89ac1cde1b9d9076878,"ierschem, Keola <keola.wierschem@intel.com>", 2019-01-17 08:53:03 -0800, , benchdnn bnorm fix corner case bit byte detection,,
5344,ef57b6da5f76e1226801dc886a2af886d024565f,"ierschem, Keola <keola.wierschem@intel.com>", 2019-01-17 08:43:32 -0800, , benchdnn enable query nelems padding dims,,
5345,8c880c872d53acdae22faec43b9e4d1df697a382,"i, Qing <qing.yi@intel.com>", 2019-01-08 16:43:05 -0800, , api mkldnn version support,,
5346,9c5604ddc7ee4110850835a81e2086aa5028f080,rina Sokolova <irina.sokolova@intel.com>, 2019-01-31 12:02:40 -0800, , cpu rnn never allow packed format training,,
5347,ff7cb3425ab4117921fc69df81f32c1374f3341a,rina Sokolova <irina.sokolova@intel.com>, 2019-01-31 12:01:36 -0800, , example rnn fix crash case different memory format weight,,
5348,675d1e3581d750feee55c20546bcc1be64570ec2,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-01-30 20:04:49 -0800, , cpu conv f32 gemm add height width blocking,,
5349,47ce92a78552bb0eb0610ea2525642cb1472be93,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-01-04 18:26:08 -0800, , cpu gemm s8x8s32 reduce number mallocs call using larger buffer improve performance gemm_s8u8s32 small problem size since reduce amount malloc call also remove blas_buffers_t since necessary anymore,,
5350,86086b8e0a595b8f1e3a487ca7140330f7782be5,"sai, Louie <louie.tsai@intel.com>", 2019-01-30 12:24:00 -0800, , update readme.md benchdnn related bnorm rnn deconv shuffle reorder harness,,
5351,06e305eb5dd196c309f7a5fa8d80121d95d47e28,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-01-29 16:24:05 -0800, , cpu conv int8 gemm fix correctness,,
5352,5158e6de5a02860f7131b08fbac2a7495dec8b33,rina Sokolova <irina.sokolova@intel.com>, 2019-01-24 15:17:35 -0800, , include fix typo rnn description,,
5353,5325cc99b468b2fa80c1c864010d20f454e7514a,rina Sokolova <irina.sokolova@intel.com>, 2019-01-23 17:22:58 -0800, , cpu rnn improve performance rnn int8 weight reorder,,
5354,7d436a43721ab26955528c7d00ecb521f2798077,rina Sokolova <irina.sokolova@intel.com>, 2019-01-19 05:18:59 +0800, , cpu rnn update packed gemm usage condition,,
5355,223692ff4e0b78cc1187a69105188386406c8ede,rina Sokolova <irina.sokolova@intel.com>, 2019-01-19 05:18:23 +0800, , cpu rnn remove packing rnn primitive,,
5356,a3cb44234fe0705b3f48cba61cdf0a16867e874c,rina Sokolova <irina.sokolova@intel.com>, 2019-01-18 09:13:02 -0800, , benchdnn rnn add driver option change,,
5357,1499858c3521ad09b0a371fc312a06f529ee7658,rina Sokolova <irina.sokolova@intel.com>, 2019-01-18 07:06:39 +0800, , example rnn add reorder gnmt example,,
5358,01ce9643f759c09f376b4ece9632403a8265531e,rina Sokolova <irina.sokolova@intel.com>, 2019-01-15 16:54:39 -0800, , example rnn introduce rnn int8 gnmt example,,
5359,a0a40b595077868b13edf48420668717cbb7f8b0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-29 16:56:18 +0000, , cpu int inner product fix accuracy issue dst type,,
5360,811faea4279ee10c1af0a7bc593fd1fb7d880fce,"i, Qing <qing.yi@intel.com>", 2019-01-11 09:03:54 -0800, , api common add verbose control support,,
5361,5f9778fb72af28a9568151e45e74ef237c5826c0,uslan Baratov <ruslan_baratov@yahoo.com>, 2019-01-26 05:07:00 +0700,358, build install cmake config close 358,,
5362,7e393bc952ca2425f23a4d7432752365ad515eca,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-02 06:17:32 -0800, , benchdnn bnorm use flag perf report,,
5363,c4214154fd590898f7f0b7dbb788586e198c3135,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-03 04:30:06 -0800, , doc perf_profile fix xed usage,,
5364,390b1c9cb0b4278c5bcaa0f9e641e5318a342286,ouise Huot <louise.huot@intel.com>, 2019-01-09 22:07:29 -0800, , gemm add gemv optimization gemm_s8u8s32,,
5365,b21f006f657179cc4c70cda927b53de017e63805,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-01-23 23:11:01 -0800, , cpu conv int8 gemm fix correctness jitted postp,,
5366,23cfcb1276b06fd9642b72f92b2114e942477d01,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-01-22 12:24:33 -0800, , cpu gemm s8u8s32 use local variable use local value case value changed place else,,
5367,78b7855303c8052fa0c2971d42b24a58d88f8bad,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-01-22 12:07:49 -0800, , cpu gemm s8x8s32 check unroll range value check unroll value within exceptable range,,
5368,b4afa238ea1d6fea6b9a57dc060fd8e1a70d6fc7,"irogov, Vadim <vadim.o.pirogov@intel.com>", 2019-01-18 12:06:30 -0800, , doc added list third party component license file,,
5369,d36a2f5d27aa9d544d5effd8ea2d1123bfed0d67,enis Samoilov <denis.samoylov@intel.com>, 2019-01-21 01:53:42 -0800, , cpu softmax improve performance dense case gnu compiler,,
5370,e1268a121e2c61139b95d6dfed42fa7ef8009e4f,enis Samoilov <denis.samoylov@intel.com>, 2019-01-19 20:44:51 -0800, , cpu concat workaround performance issue gnu compiler,,
5371,f361217d5ef41c0269688b2b2b7f55d1f3d4f4e4,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-01-11 18:59:05 -0800, , cpu avx512 enable signed deconv support s8s8 post_ops,,
5372,f7d73deb2095a03bf708f23e9c6d7afd11ef3d7b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-01-11 18:43:50 -0800, , style avx512 fix deconv upcoming change,,
5373,ddb6af4273b6f302b9ae400c98ad919b507bbfb3,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-01-11 16:19:55 -0800, , cpu avx512 minor comment signed input convolution,,
5374,c6de4a80d622f1e455c867b8873e5f9814bd0be1,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-01-18 15:23:55 -0800, , src use optimization flag igemm copy kernel copy kernel igemm build reasonable amount time optimization flag used need workaround build system anymore,,
5375,a4627e666a53e0812d700ea59b33af6a3876fc7f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-01-18 13:00:11 -0800,389, common add missing verbose mode stub shuffle fix 389,,
5376,a9e27c1a16c72021d7e61ee591cdad9b09dfeb99,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-01-14 14:32:36 -0800, , cpu conv gemm update inner outer threading cross point,,
5377,025cd6556202f235b8bb155eaa74f96a4d7411e5,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-01-04 17:39:28 -0800, , cpu gemm s8x8s32 use pre post amble function use preamble postamble function copy kernel bit igemm,,
5378,c0ed490aa98e507456468f9fe97c71728124642d,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-01-03 18:05:11 -0800, , cpu gemm s8x8s32 erase igemm unreadable kernel remove compute kernel since readable kernel,,
5379,8766faf664f7ff6df68b7b523daa85431fa6cca4,eter Caday <peter.caday@intel.com>, 2018-12-20 10:49:31 -0800, , cpu gemm s8x8s32 add readable igemm kernel integrate readable igemm computational kernel authored arthur mitrano intel.com,,
5380,c3de5bda6865c664bd67c38ead080c7f4a704d17,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2018-12-03 21:28:32 -0800, , cpu gemm s8x8s32 optimize non zero offset add kernel s8u8s32 better performance non zero offset,,
5381,241c542060812e5eb579b1db6910642b3af567c8,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2018-12-29 01:04:02 -0800, , cpu gemm s8x8s32 add parallel copy threading use parallel copy algorithm better performance,,
5382,2d61f14bd632429fd780be3a1d97b3abf1b61d95,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-01-02 15:24:33 -0800, , cpu gemm s8x8s32 use static inline function using static inline function instead function like macro,,
5383,5eb9a87e642a6b78110659abb3dfa8b5da1b94e0,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2019-01-02 13:35:01 -0800, , cpu gemm s8x8u32 add driver quick exit add quick exit kernel driver,,
5384,e68a7d1d73f6e1d9232bac754caab4a9e234bc86,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2018-11-27 00:12:37 -0800, , cpu gemm s8x8s32 add thread checker thread checker improves performance small problem size need threading typically,,
5385,2ea9a1a09562b1414c835f9f2e9715a9971d424a,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2018-11-26 23:59:32 -0800, , cpu gemm s8x8s32 use cache wisely small dimension small need save copy since overwrite next iteration,,
5386,3323a11be99c86eae246a5adfe41ce826a0b4f61,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2018-11-14 10:44:26 -0800, , cpu gemm s8x8s32 undef forgotten macro,,
5387,0e55d8c7ea776464727a9581643a97af6b4678c0,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2018-11-19 22:38:57 -0800, , cpu gemm s8x8s32 use stdint type matrix matrix int32_t instead int,,
5388,5f3708d89153f78b1569d7c302de6b0ecb5c72a1,"itch, Benjamin <benjamin.fitch@intel.com>", 2019-01-15 15:42:34 -0800, , doc edited doxygen comment public header,,
5389,7d39f3888955221076bce191bd3637a72db94f61,ndrey Kalinin <andrey.kalinin@intel.com>, 2019-01-17 15:58:53 -0800, , cpu conv gemm int8 fix potentially dangerous typo,,
5390,a78ca08ab9ec5b81de7fca10a9b01ed052015246,oman Dubtsov <roman.s.dubtsov@intel.com>, 2019-01-16 19:54:05 -0800, , cpu fix bit bias,,
5391,3439371cb7ca17456f0962f288dd17086aed0560,asargin <basargin.konstantin@gmail.com>, 2019-01-09 22:46:39 +0700, , cpu reorder jit add avx support int reorder,,
5392,fb4e365c96f5f59215836c340151abc57da4be62,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2019-01-17 01:44:00 -0800, , cpu reorder jit remove redundant vbroadcastss,,
5393,8395a169e07e2beeabf18832a5c79cd53e2462a8,rina Sokolova <irina.sokolova@intel.com>, 2019-01-03 09:20:54 -0800, , rnn cpu introduce support int8 rnns,,
5394,445b471cb24d50f07be355d3cf71d385f6e3f12e,rina Sokolova <irina.sokolova@intel.com>, 2018-12-20 13:54:15 -0800, , cpu rnn enable packed input format,,
5395,9c9d12ad4c5c20c251e4aec06f5e10333206c33b,rina Sokolova <irina.sokolova@intel.com>, 2018-12-20 13:44:53 -0800, , cpu rnn codestyle fix remove dead code,,
5396,d2a79f758033e7422e12e45c2ab5192f5c7a1510,rina Sokolova <irina.sokolova@intel.com>, 2018-12-20 13:47:59 -0800, , cpu rnn fix incorrect offset packing function,,
5397,abdec57fc09440162f65cb956a5481dc20051c72,rina Sokolova <irina.sokolova@intel.com>, 2018-12-20 13:33:44 -0800, , common cpu add check rnn desc consistency,,
5398,a6c8d142bb1a9ae40409805b95834055c249e63c,rina Sokolova <irina.sokolova@intel.com>, 2018-12-20 13:26:50 -0800, , cpu introduce rnn reorder,,
5399,6c6afa53ffb739b4d88f723657f2240e2706e59d,rina Sokolova <irina.sokolova@intel.com>, 2018-12-20 13:25:36 -0800, , common introduce rnn_packed format,,
5400,4f16bd8216eda55b0425306ca2f942073281045b,rina Sokolova <irina.sokolova@intel.com>, 2018-11-29 16:37:36 -0800, , benchdnn rnn extend testing int8 configuration,,
5401,e2c984e2815000680a90ba99cd4b369c18332455,rina Sokolova <irina.sokolova@intel.com>, 2018-12-04 13:08:38 -0800, , benchdnn rnn code refactoring split copy fwd bwd,,
5402,8b8c4edf4ae4bbf2bccf6503572f916351a105f9,rina Sokolova <irina.sokolova@intel.com>, 2018-11-28 16:06:19 -0800, , include common introduce attr_set_rnn routine,,
5403,3834e88065fcf7a1473d397671071e9583dacf9f,rina Sokolova <irina.sokolova@intel.com>, 2019-01-10 15:44:52 -0800, , benchdnn rnn fix ref bwd lstm formula,,
5404,669578a02032411b2370da2b978d4e7fa034ca31,ourad Gouicem <mourad.gouicem@intel.com>, 2019-01-14 10:18:20 -0800, , example rnn fix incorrect decoder destination memory descriptor,,
5405,3780d68f54f92b13f411665c66a74b7a847f4753,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-01-11 13:10:33 -0800, , benchdnn add dilation int8 deconv test,,
5406,27926b57760a373c3d3eab70449dbd77c5c4e62c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-01-11 13:09:48 -0800, , cpu avx512 fix dilated deconv_u8s8 bug,,
5407,94c4e9151c3aa285e7f907713de30678380c2d92,ourad Gouicem <mourad.gouicem@intel.com>, 2019-01-02 14:38:19 -0800, , test gtests introduce gtests rnn primitive,,
5408,5b9342da40d85c18d1e60c21bc5744deb4300f0e,ourad Gouicem <mourad.gouicem@intel.com>, 2019-01-02 10:12:51 -0800, , common cpu rnn improve consistency check put common,,
5409,117ffa43c528e0c0f48f632c23c35f54d8cb6c24,ourad Gouicem <mourad.gouicem@intel.com>, 2019-01-02 10:29:40 -0800, , cpu ref rnn check layout internal mpd user provided one,,
5410,9185d79fc1d9f05de12a948aeae4cd16a85d9b81,ourad Gouicem <mourad.gouicem@intel.com>, 2019-01-02 10:25:48 -0800, , cpu ref rnn remove redundant check,,
5411,bde487bd4b68ebf6cfb940dd2dc8203c03022c9b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2019-01-10 22:41:37 -0800, , cpu avx512 fix segfault deconv_1x1 due bias,,
5412,45569e4c0f3ae3c4ef7528fd97711118e346679c,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-01-02 14:32:09 -0800, , cpu gemm fixed offset avoid segfaults f32 version large spatial kernel size overflow possible int data type offset,,
5413,560ad1a826da9ae51a356be56937756c9faf36ff,enis Samoilov <denis.samoylov@intel.com>, 2018-12-20 16:58:13 +0800, , benchdnn input add size,,
5414,73f4f43609fc0773af08f46a5f7636808d108813,enis Samoilov <denis.samoylov@intel.com>, 2018-12-20 16:57:34 +0800, , benchdnn input style,,
5415,278d021fa402ec02a4d4b034e4a5f2574147cfb7,enis Samoilov <denis.samoylov@intel.com>, 2018-12-20 17:00:05 +0800, , benchdnn enable,,
5416,b200337ad7b24e6789fbffd1a5780fd45844149e,enis Samoilov <denis.samoylov@intel.com>, 2018-12-20 14:02:15 +0800, , cpu support,,
5417,74bb8e02d04d67bc6ec76069f7b206be4be2b348,enis Samoilov <denis.samoylov@intel.com>, 2018-12-20 16:32:20 +0800, , cpu extend verbose output gemm conv,,
5418,f3b36b1dcd8741a79304a5182ce10629e9139e5f,enis Samoilov <denis.samoylov@intel.com>, 2018-12-19 14:53:52 +0800, , gtests gemm extend test coverage igemm,,
5419,2bd1840177b0130102e50418a04fa954dfa3dfab,enis Samoilov <denis.samoylov@intel.com>, 2018-12-19 14:49:08 +0800, , cpu add gemm_s8s8s32 based gemm_s8u8s32,,
5420,673acc0639396b4ac2e9e342e7fcbe4741365e26,enis Samoilov <denis.samoylov@intel.com>, 2018-12-19 14:49:59 +0800, , common add atomic operation fetch_and_add,,
5421,0407353bc4f7272f307aa89c39dfb8327306e0c6,enis Samoilov <denis.samoylov@intel.com>, 2018-12-16 17:50:20 +0800, , gtests gemm style correct offset name,,
5422,3c37789eadbed891315d14af2e8771d4dd141cb6,helley Goel <shelley.goel@intel.com>, 2019-01-08 15:02:38 -0800, , src cpu int8 conv make logic shift consistent minor style refactor remove alias,,
5423,a690407620fac9e227b982c3f7f7075e8ef3206e,helley Goel <shelley.goel@intel.com>, 2018-12-27 12:11:16 -0800, , src cpu int8 depthwise support signed input add reorder goihw16g_s8s8,,
5424,79a714824c611f9dbfa0e4581ee31621e5cd3b54,helley Goel <shelley.goel@intel.com>, 2019-01-03 14:01:02 -0800, , src cpu int8 depthwise disable unnecessary code,,
5425,1f96b3b99a0069280299dc26105a55b805f01eed,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2018-12-27 16:34:29 -0800, , cpu conv gemm outer_threading crosspoint changed f32 bwd_d disabled outer_threading problem large spatial big kernel size allows get performance improvement case reduce chance memory run,,
5426,4bdffc2cb1c3d47df9604d35d2c7e5e47a13f1a6,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-01-04 15:30:44 -0800, , fixup test benchdnn fixed number operation count deconv fixed initialization order,,
5427,42f0a7f5fb63b0d7d0775c72578c845a900baf0d,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2019-01-03 10:35:57 -0800, , test benchdnn fixed number operation count deconv,,
5428,3456dd6ed124dadd5e988dfa63fa1d085299e53d,enis Samoilov <denis.samoylov@intel.com>, 2019-01-03 22:30:34 -0800, , common verbose print group group format,,
5429,fb94fedaa7877a526dc22d2322757dfda709b8ef,enis Samoilov <denis.samoylov@intel.com>, 2018-10-22 01:35:38 -0700, , benchdnn deconv fix option skip_impl allow_unimpl perf_template,,
5430,bd59ec54089de1a48783b2f4470c7ebe2659aef6,enis Samoilov <denis.samoylov@intel.com>, 2018-10-18 13:35:58 -0700, , benchdnn support non group format conv deconv,,
5431,00dc131ea8d69800e86b5766095f4faa17f60137,enis Samoilov <denis.samoylov@intel.com>, 2018-10-21 01:46:29 -0700, , benchdnn deconv style,,
5432,cc3e18c4bca8f7a64e70dc5f7ebc28c511258f8b,enis Samoilov <denis.samoylov@intel.com>, 2018-10-18 10:52:45 -0700, , benchdnn conv style,,
5433,d5c4eb5eb874955099ffb63b15370a37ee52b48b,ourad Gouicem <mourad.gouicem@intel.com>, 2018-12-28 10:42:47 -0800, , cpu ref rnn improving performance data copy,,
5434,f9d1f91e5e7482a16d40ef0e4b2f038e29ab0742,asargin <37044219+basargin@users.noreply.github.com>, 2018-11-27 15:40:57 +0700, , i8i8 pooling avx2 support implementation,,
5435,1687299a987d1217fe80253a3b3bddc6fcf4a487,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-27 02:33:58 -0800,365, build clean window specific path handling test close 365,,
5436,6bc2e5eea0b49ad3647da89af90c219e81bdbd4f,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2018-12-13 16:28:46 -0800, , cpu conv jit avx2 bwdd support parallelization,,
5437,c9716226d48abd2dae5e14368f7087d75931fb0c,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2018-12-21 10:03:03 -0800, , cpu conv supported arbitrary oc_block reduction jit avx2 bwd_d kernel,,
5438,6cc8eb226c9a1c9a61f6ae9ff379abb16fab9cb8,ndrey Kharitonchik <andrey.kharitonchik@intel.com>, 2018-12-13 16:25:23 -0800, , cpu conv jit avx2 bwdd support non unit stride,,
5439,f79efefd373a079f460e309837caa776feb1f939,"ierschem, Keola <keola.wierschem@intel.com>", 2018-12-21 13:19:25 -0800, , cpu conv int8 depthwise use bool true false flagging,,
5440,0ae350ca2a79e95e93394992e95c6fb8855616a2,"ierschem, Keola <keola.wierschem@intel.com>", 2018-12-21 13:06:00 -0800, , cpu conv int8 depthwise add typedef block enum use enum pas flag tracking whether block last one whether end spatial row commit add typedef prevent passing invalid flag value,,
5441,cc8fc67ce8d0e8052f2749d1ec463f5813f5fddb,"ierschem, Keola <keola.wierschem@intel.com>", 2018-12-21 10:02:49 -0800, , cpu conv int8 depthwise avoid buffer read ngroups multiple,,
5442,fa5f6313d6b65e8f6444c6900432fb07ef5661e5,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-12-28 10:10:23 +0800, , cpu avx512_core optimizaitons int8 1x1 convolution,,
5443,fe4d8a1ae583553b8700861d3cc031623daf40ce,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-12-28 15:45:58 -0800, , update small intel mkl library,,
5444,7bba985eb3c948e9ace13b584f0936d84ed01aaf,helley Goel <shelley.goel@intel.com>, 2018-12-17 14:51:51 -0800, , benchdnn doc add auto algo,,
5445,9cd37cc3acd7712b44ccd708eb06e9ac10656893,helley Goel <shelley.goel@intel.com>, 2018-12-05 12:06:25 -0800, , doc winograd auto algorithm,,
5446,4b213ff76a6b200a96ae3a0d271ba1c6f315fe49,helley Goel <shelley.goel@intel.com>, 2018-12-27 13:32:32 -0800, , benchdnn conv use right cfg alg auto wino,,
5447,df144340f9416680a39e2fe23f9834df665fc833,helley Goel <shelley.goel@intel.com>, 2018-11-13 15:50:25 -0800, , api support auto dispatching conv algorithm break abi w.r.t previous commit,,
5448,a6e933a25a599472ea35669bc07b0a9bd3f9f7d3,helley Goel <shelley.goel@intel.com>, 2018-12-03 11:56:57 -0800, , src cpu xbyak util add getncores,,
5449,321bdf8638f36d3172827ca2093be48f23de084e,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-12-20 16:39:27 -0800, , cpu conv gemm fp32 optimize post ops,,
5450,908c6c5df0699b636a5fcf453d260b7456527f55,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-12-20 12:26:33 -0800, , cpu conv gemm int8 forward jitted postprocessing,,
5451,f2c4992c5e76aee598c02bdf6461315c3ee58d8f,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-12-20 11:58:40 -0800, , cpu conv gemm improve performance im2col_u8,,
5452,8500219ae400314cd9ba29281a820c27a72ca33e,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-12-20 11:54:20 -0800, , cpu conv gemm improve im2col threading,,
5453,107c292c75feeb0dcc06cbc8ee12e24f7a9e4104,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-12-20 11:44:29 -0800, , cpu conv gemm improve perfromance im2col col2im using __restrict,,
5454,906af7a8b668e0b59e2adfd71a49d7849abdbedd,helley Goel <shelley.goel@intel.com>, 2018-12-26 16:07:45 -0800, , src cpu conv fixup conv fix bug 4fma introduced 9746bc94df,,
5455,82e26c6bffa7b48d295b00172989a07d67df2272,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-12-21 11:18:20 -0800, , fix benchdnn removed skip ref added allow unimpl benchdnn deconv_1x1,,
5456,9436eead4f5ef1f254cd54642a16b2044084cb8e,"ierschem, Keola <keola.wierschem@intel.com>", 2018-12-20 17:50:36 -0800, , cpu conv int8 depthwise add fast path vnni enabled cpu ngroups multiple,,
5457,b5bfaec31f624b2724f9162c537c12a085c8f945,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-21 09:50:55 -0800, , cpu deconv int8 remove redundant instantiation,,
5458,e290b6f2d58906dc078edb240cc4a7b9655cbdeb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-21 03:22:15 -0800, , benchdnn input deconv allow skipping reference code,,
5459,e798f8c50447cd6a54b76c007f4893e15833de8a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-21 03:17:58 -0800, , cpu deconv via conv inherit conv impl name,,
5460,2438d425ec2558d347229a08c8562565338b0d04,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-21 03:17:29 -0800, , benchdnn input deconv remove redundant case,,
5461,95a23d97bd4a3b04af86e294d28d5d7188f8fbd4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-21 02:43:24 -0800, , benchdnn input mode deconv separate dir,,
5462,5233e6a1e7bbb596ba4cf345069514307dd937d2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-21 02:37:51 -0800, , common use s32 accumulator s8s8s32 deconv,,
5463,e790f4ef4423dd782fc518f93fa00df1c1d10b42,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-12-21 10:22:13 -0800, , fix cpu avx512 missing const overwritten function,,
5464,ed707b9731d564849f39c98f96bce05b4f3b26dc,helley Goel <shelley.goel@intel.com>, 2018-12-10 19:06:28 -0800, , src cpu deconv conv bug fix int8 deconv fix bug small spatial fix bug kernel size smaller spatial padding minor cleanup add test case fp32 conv fix bug,,
5465,9746bc94dff3e624d50edaf49eeabbf6fb7e27bd,helley Goel <shelley.goel@intel.com>, 2018-12-19 14:50:12 -0800, , src cpu avx512_common conv code style refactor,,
5466,2962b421bd9b0fb14b61d39ff3a8609d6bec2352,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-12-07 13:30:15 -0800, , benchdnn input add explicit deconv_1x1 entry correctness test,,
5467,352d93f02b1a0a5bd5575b2fb18cb8fa0ffdaa99,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-12-07 13:28:27 -0800, , cpu avx512 add support int8 deconv_1x1,,
5468,e477d88079e8033b1aa2d1371dbbb9e94c683508,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-12-20 15:43:55 -0800, , cpu moved jit declaration macro shared deconv_pd,,
5469,8a69ceb06aae061cedf259c6be7f30292d897d41,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-12-07 13:26:48 -0800, , benchdnn deconv add support post ops reference bwd_d,,
5470,2293924bffd81b38c3c44e8a088c75ab53a6c1f1,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-12-19 17:26:30 -0800, , gtest added grouped small convolution test case change,,
5471,261adc670679364c2cb8d8f847381a8e9f210172,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-12-19 11:43:01 -0800, , benchdnn added grouped small channel conv regression test change,,
5472,c502e5f45410d9b2bb2155cb99364eaf2360c6db,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-12-19 10:55:46 -0800, , cpu avx512 support grouped conv non blocked format,,
5473,b312301980674d107461aa818dd74fecf00ea699,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-21 02:14:40 -0800, , cpu conv int8 gemm check int8 correctly,,
5474,0ee0a0a4583659c5e8f3b86b9d34bf9d4540e59b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-14 01:38:59 -0800, , common primitive execute const,,
5475,1c990832619d11df1c516c33fa14fc42d1efcf8b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 08:27:58 -0800, , cpu rnn use memory tracking scratchpad,,
5476,8cc3c82680e315497cda6d9d82ec4ae6db578a3e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 07:28:44 -0800, , cpu concat use memory tracking scratchpad,,
5477,9840261801f65d3a946abb8a5a05b53fd84b31c0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 06:18:45 -0800, , cpu int8 inner product use memory tracking scratchpad,,
5478,2d7e16f44a77a39d582ba5aa7037984b3f733e6a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 06:04:05 -0800, , cpu softmax use memory tracking scratchpad,,
5479,c66a63cbac2b914352f0071d9d335d6539d77848,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 04:58:41 -0800, , cpu wino reorder use memory tracking scratchpad,,
5480,ab163f8a8784c163932cf1470eceb852a042cb1a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-05 09:47:18 -0800, , cpu non jit bnorm use memory tracking scratchpad,,
5481,5e0f76adbce45af0a93183f4b56ba8ce57fb8a92,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-05 08:45:21 -0800, , cpu jit bnorm use memory tracking scratchpad,,
5482,3b540454b04911df431c7e59628d82fd94ffc598,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-11 02:41:10 -0800, , cpu reducer use memory tracking scratchpad,,
5483,c98f2fa316d69fd68cfba085a68f3229dbd8c63d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-09 22:59:22 -0800, , cpu conv wino use memory tracking scratchpad,,
5484,1cc08e411f243e9e591a60fd98601e8d1f79d471,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-07 02:47:55 -0800, , cpu conv avx512 non 1x1 use memory tracking scratchpad,,
5485,6539f4bd5b1ca8c6fa9b9e62c786516458e5e1a6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-07 01:01:18 -0800, , cpu conv avx2 non 1x1 use memory tracking scratchpad,,
5486,a934b7964ba3fd6388466cf4b9ce92c45208d458,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-07 01:38:02 -0800, , cpu int8 conv non 1x1 use memory tracking scratchpad,,
5487,77a01e1ac6c7b17f4bf1c5d485e0749d7670ad5b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-05 05:17:24 -0800, , cpu conv use memory tracking scratchpad,,
5488,3f6c43f48535ef5d8a3e17afd58676530033ea4e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-03 07:32:59 -0800, , cpu conv 1x1 use memory tracking scratchpad,,
5489,3e609b4f793345222c8b67b1947a14cf0deda4ce,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-03 02:32:33 -0800, , cpu conv gemm use memory tracking scratchpad,,
5490,fe9c14d01a671b9ce5dc20df9b14da3e898c3f91,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-05 06:21:15 -0800, , cpu introduce scratchpad cpu primitive tentative solution allows reducing amount copy pasted code hack would gone v1.0 scratchpad would provided user,,
5491,3e39bf78db3298d757352f02dce99ba164d45442,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-05 02:01:58 -0800, , common introduce scratchpad registry primitive desc bonus primitive desc finally queried internal memory consumption right would still return primitive migrated scratchpad registry use everything work box,,
5492,186ddd892af405b1b22562510b5e49d6a3141095,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-02 22:16:10 -0800, , common add memory tracking capability,,
5493,c00e0bde26c71e57fede63b586e1bdca4bad7823,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 07:10:17 -0800, , style cpu concat minor reorg,,
5494,3083b7dbcaba4a57c5e1adeecf5c282cb5aed6e1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 05:54:34 -0800, , style cpu softmax minor change,,
5495,6497464292a75fb6f82c3c17dd6293029b5d6b92,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-07 03:15:37 -0800, , cpu conv avx512 non 1x1 bwd_w balance creation,,
5496,86000c549c0590fb0d1d8b11daec811ff4f01764,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 05:05:30 -0800, , cpu jit int8 1x1 conv remove unused variable,,
5497,070471be3d4be93c7e1350a977e276e234687541,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-11 02:37:48 -0800, , cpu reducer remove unused functionality,,
5498,31c8d85d859c0dcdc7c735520ebed6dcc08b2f60,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-11 07:00:52 -0800, , style cpu conv avx512 non 1x1 fix indentation,,
5499,45fea2ea4e0f8ffbd341668e1a0097d38ab10b5d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-11 02:19:03 -0800, , style cpu conv sse42 1x1 remove redundant header,,
5500,1bff24f0eb00c46097b325939a385b8e289eecaf,helley Goel <shelley.goel@intel.com>, 2018-12-03 13:36:36 -0800, , src cpu wino avx512_common remove dead code path,,
5501,f3f7f5005e99e895fea5d03042567f15eeb05fc3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-20 00:09:51 -0800, , api sum remove unused method,,
5502,4d97b4aee21825ce9cef412a3e66242fac986ed1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-18 21:27:25 -0800, , style benchdnn shuffle follow name convention,,
5503,1509fe0e4510f429a3adcd3705668f0b924f5a0a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-17 03:32:55 -0800, , common softmax compute put correctly,,
5504,d4298ccf326f09a391a71de678cb1f76d8fcff6d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-19 01:39:05 -0800, , cpu bnorm jit refer primitive descriptor,,
5505,f3e5290197a65403e5592e7dc2b2eb896a6f13c7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-19 21:07:45 -0800, , fixup cpu conv jit int8 depthwise add channel group blocking depthwise kernel,,
5506,9ed31492169b16c1a117735924ec5d16d1ce4767,ourad Gouicem <mourad.gouicem@intel.com>, 2018-12-19 14:58:01 -0800, , test benchdnn rnn remove flacky test,,
5507,e5a46071eb307e3ac9a76c49ffe93692abc36b75,ourad Gouicem <mourad.gouicem@intel.com>, 2018-12-18 13:31:06 -0800, , verbose rnn make benchdnn mkl verbose match,,
5508,02e4271c60e4446f4f73c97f66b69dc063fe8b9e,ourad Gouicem <mourad.gouicem@intel.com>, 2018-12-17 22:29:53 -0800, , test benchdnn rnn add perf template option rnn driver,,
5509,82a7feac8de2c6c66ff09bb41fe28930797b9bfe,ourad Gouicem <mourad.gouicem@intel.com>, 2018-12-18 00:41:55 -0800, , test benchdnn rnn add test cell wise exec large batch,,
5510,a1191125fd9eb398b2564dd0e4afac5fee8afb8d,ourad Gouicem <mourad.gouicem@intel.com>, 2018-12-17 21:48:48 -0800, , cpu ref rnn fix condition dispatch nocopy gemms,,
5511,e0c84cb80ae1275187d6c78d9fccb741f303142e,"ierschem, Keola <keola.wierschem@intel.com>", 2018-12-18 14:39:44 -0800, , cpu conv jit int8 style cleanup register usage,,
5512,83689256edfb553c75481c7788c16f190494b208,"ierschem, Keola <keola.wierschem@intel.com>", 2018-12-18 13:28:37 -0800, , cpu conv jit int8 depthwise add channel group blocking depthwise kernel,,
5513,0f1d152dbdb45b6754798872754d9558615218da,"ierschem, Keola <keola.wierschem@intel.com>", 2018-11-30 15:51:04 -0800, , cpu conv jit int8 add nhwcg loop ordering small batch grouped convolution depthwise convolution help avoid false sharing thread grouped convolution help keep data access sequential,,
5514,0bff5080a4fb6139aa4da740fa9d2b95f9875db6,"i, Qing <qing.yi@intel.com>", 2018-12-14 14:08:57 -0800, , gemm apply restrict qualifier improve im2col perf,,
5515,603858cb6fe94e21baaba6beca8c3ee9cc64e072,rina Sokolova <irina.sokolova@intel.com>, 2018-11-29 13:47:27 -0800, , benchdnn fix incorrect rnn target,,
5516,072114eef1b229852f49a15a450990a137572f04,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-18 15:06:50 -0800, , example hide openmp pragmas openmp enabled,,
5517,be36e5c042e78dc5f5b49affe8eab14df1e72815,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-18 10:40:02 -0800, , build win icl warn unknown pragmas,,
5518,f7b909318e379e2d1cfd0d23d316db0fb8f25f2d,ourad Gouicem <mourad.gouicem@intel.com>, 2018-12-11 12:12:59 -0800, , cpu ref rnn split bias part like weight,,
5519,b7d36cee1aacde78c7b148183d0f289f3e210af4,ourad Gouicem <mourad.gouicem@intel.com>, 2018-12-06 15:27:31 -0800, , cpu ref rnn use new version intel mkl pack api,,
5520,932acc654033e1314cb67da9ee300b0c78437835,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-16 14:41:37 -0800, , example rnn fix gemm call,,
5521,40c2375d5fcf841c964179b87d5756228301381a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-13 21:29:23 -0800, , cpu gemm cleanup f32,,
5522,ab42d86d7fc0f60b7c49b24eff3fe101cf25213f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-29 17:26:42 -0800, , cpu gemm clean s8x8s32,,
5523,1ddd59bfde1fc12ad073b41cf2002f4f413fe310,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-13 21:04:01 -0800, , cpu gemm clean reference implementation,,
5524,ba0d0f8af374e6a6785a69f29f5c6ff648ecac78,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-13 20:02:04 -0800, , cpu gemm error handling style,,
5525,e32745773f5e815b6833cef8bf2e7c7aa2f1fa32,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-29 14:32:15 -0800, , cpu gemm fix include path,,
5526,2cc962cc045841f62f6df6fd19318c2db1e6674c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-14 13:05:32 -0800, , example enable rnn example unconditionally,,
5527,d19438f53e5ab7b7c3745196b4f35316be038f5e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-14 15:14:45 -0800, , cpu better support seq,,
5528,21fd4983bed4e24ff6fe987e916bcaf83688822e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-17 20:16:52 -0800, , common add portable pragma_macro,,
5529,deb25f13d797c7cb126b1bef21f2ba1b713fad94,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-17 15:57:41 -0800, , common fix deconv bwd_data ndims,,
5530,f5900661fe6df28c7506fc6ca3ae7072150038af,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-17 10:52:54 -0800, , common verbose fix valgrind complaint clean,,
5531,a29e4015ed1337c78b78f37a1ac35ceaed2d78e1,helley Goel <shelley.goel@intel.com>, 2018-11-29 14:47:31 -0800, , benchdnn remove spurious reorder,,
5532,ae2d7e2f41ef4f1b2e570859243ecfb22e498461,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-04 08:27:31 -0800, , cpu gemm always use mkldnn_gemm_,,
5533,d75c0876083340070d7aba5afb8f23a166866c8f,rthur Mitrano <arthur.araujo.mitrano@intel.com>, 2018-11-29 17:26:42 -0800, , cpu gemm jit s8x8s32 gemm,,
5534,fa1325bbd765058aaaae10150ef7335520893c8b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-29 19:03:29 -0800, , cpu gemm style,,
5535,d2ace8579306309e391edbd71683565eb2863bc4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-29 14:32:15 -0800, , cpu gemm change directory structure,,
5536,405b4bc3c85c1222ea70c2aa2787c4bebb128eea,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-04 23:15:41 -0800, , cpu require avx512_core isa int8 inner product,,
5537,d57673eb4c54142a1d159c42d852a639524eb537,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-04 18:03:50 -0800, , cpu conv x8s8s32x gemm allow non zero negtive slope fused relu,,
5538,67393d999591c88f03d5b09d545b1bf19c46f836,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-12 18:39:36 -0800, , src cpu update xbyak 5.751,,
5539,6981e2ae734b6abf6a917a33aeb0f87c4f6bbc3c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-12 18:40:34 -0800, , src cpu remove dead code,,
5540,cd8d16405cfa25abfb0dbb48bf53dd7cfb4c7fcf,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-12 18:40:23 -0800, , src cpu access xbyak cpu field directly,,
5541,90ca6130ed8fc7fe1f51f70bed4e534dfef4b529,"i, Qing <qing.yi@intel.com>", 2018-12-07 08:12:02 -0800, , benchdnn adding gemm regression test,,
5542,608ae87cb4ffe935a4712254ce593912d83e79b4,"i, Qing <qing.yi@intel.com>", 2018-12-07 08:11:19 -0800, , gemm improve perf gemm convolution,,
5543,41470de17b0e675f4e44c0ecd3c3837e0689874b,enis Samoilov <denis.samoylov@intel.com>, 2018-12-05 14:08:16 -0800, , cpu remove check work amount softmax_fwd,,
5544,c0e5d95b4f7d58a7993f7c10cad5d1f8ec0a61c7,enis Samoilov <denis.samoylov@intel.com>, 2018-12-05 14:07:12 -0800, , common avoid creating parallel region work_amount,,
5545,53ae59570dfc82653d9ebeba4bb44e8ac90841a7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-05 23:08:02 -0800, , common clone inside base primitive_t previously child class responsible coping input internal field typically code like  struct base_pd_t apd pd_ apd save reference  private base_pd_t pd_ reference child internal  struct struct pd_t base_pd_t pd_t apd base_primitive conf_ base class copy ref conf_ conf_ apd child class doe clone apd  pd_t conf_ storage internal   new approach assumes base class would clone incoming i.e new code  struct const base_pd_t apd pd_ apd clone base class owns   delete pd_ need clean const base_pd_t const return pd_ private const base_pd_t pd_  struct struct pd_t base_pd_t const pd_t apd base_primitive apd base class would clone  const pd_t const overriding covariant type return const pd_t   hence patch mostly replaces conf_ luckily almost always use name conf_ main reason change constructor base primitive class nothing time return pointer uninitialized child internal primitive desc inconvenient moreover new approach enforcing primitive descriptor constness inside primitive,,
5546,1515d30992f56cadfbcb31d9e698a8273030bc58,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 01:19:16 -0800, , cpu sum concat fix missing clone,,
5547,c82143c6f5f434aff884f6e033c5f261dda24f5d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 00:35:49 -0800, , style int8 minor change,,
5548,6a05fb4bd9cc2ebc4470b1b92d2ac1849cfda993,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 00:31:32 -0800, , cpu gemm conv respect const qualifier,,
5549,2dd255532694ea0c93d521e3716ad64d18531a27,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 00:25:48 -0800, , style cpu follow standard name convention primitive creation,,
5550,8953fd7496c3d4386782f05f4365802a9cca8daf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 00:03:52 -0800, , cpu concat respect const qualifier,,
5551,7383c17922b22f1c43bb4bb962fe61df1063dd70,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-06 00:00:33 -0800, , cpu rnn respect const qualifier,,
5552,b25ce824f01c680dfa75cbae891b86656acb2807,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-05 23:51:50 -0800, , cpu jit reorder respect const qualifier,,
5553,224a1a2ce409810c59b1443810d2d7b37ecbae61,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-05 23:46:39 -0800, , cpu jit conv remove redundant method,,
5554,debfadaafb0370394fa2701fe71db46196e9d549,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-05 07:27:27 -0800, , cpu jit bnorm style,,
5555,636653bc4c3c0242e157716ff08bf6bd6f07a7e0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-03 00:08:10 -0800, , cpu gemm conv call init_conf init,,
5556,cd703ad678aaacf6fe8d39f39b824243471689f1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-02 23:35:21 -0800, , cpu gemm convolution style,,
5557,9afe0bc84ed33bb2a56dacd45bf549e456a0bd67,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-03 07:30:46 -0800, , common new auxiliary function,,
5558,29e5e45241d88369466b310a830dd556859bcd3a,"itch, Benjamin <benjamin.fitch@intel.com>", 2018-11-26 11:43:29 -0800, , doc update readme.md,,
5559,e154241f56e1f6e2dd31bcda57daa873ded50c7d,"i, Qing <qing.yi@intel.com>", 2018-12-06 23:22:03 -0800, , gemm remove redundant,,
5560,72953e1a1379f4abeb9bbf5983a62bf0930ca265,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-12-07 15:32:20 -0800, , gemm fix integer overflow,,
5561,46803fc3bffdf14e1d6872d7d7784aac99dbb062,ugene Zhulenev <ezhulenev@google.com>, 2018-12-07 02:02:19 -0800, , cpu gemm fix data race initialization 363 fix data race gemm.cpp use std call_once gemm lazy initialization remove redundant header,,
5562,14c9682a21842c3c49a42db62fc6da49b5108b62,acek Czaja <jacek.czaja@intel.com>, 2018-12-07 11:01:13 +0100, , cpu softmax optimize forward pas 360 optimized softmax forward mkl asum omp simd reduction,,
5563,26421310ab8766d7521a67ca91b75dd0d4619201,enis Samoilov <denis.samoylov@intel.com>, 2018-12-05 00:17:00 -0800, , gtests add case softmax_fwd dense,,
5564,ecbab8491bb217672b02d3edef849abb941fdda6,enis Samoilov <denis.samoylov@intel.com>, 2018-12-05 00:15:06 -0800, , cpu softmax improve softmax_fwd dense case,,
5565,b9a60acadc659dec063584629b0bdc2f694ee61f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-03 03:37:26 -0800, , fixup cpu conv introduce fp32 leaky relu int8 conv,,
5566,655f75d7f56cce2547e859f78d62fc00c9525ee2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-12-03 04:15:22 -0800, , cpu fix zero_pad generic memory format,,
5567,b9d819f0d973fb0e28e5679e96252cc9cf7bd2aa,rina Sokolova <irina.sokolova@intel.com>, 2018-11-27 12:51:30 -0800, , benchdnn rnn fix incorrect bias offset lbr gru,,
5568,3e164f686939593af0dad7d054aafa3c095cd3bf,rina Sokolova <irina.sokolova@intel.com>, 2018-11-27 12:49:37 -0800, , benchdnn rnn fix incorrect gru implementation,,
5569,5473b6a0b4efd8ba37c8bbdaea8c60c92bc5a7e3,"i, Qing <qing.yi@intel.com>", 2018-11-28 14:53:20 -0800, , cpu reorder improve reorder blocked data tail,,
5570,8d87ea962a34e7c2f975879e2260383cf5242f6a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-11-28 03:13:53 -0800, , api add iohw giohw format format useful user weight format deconvolution instance pytorch weight convolution kept oihw goihw format group group case respectively weight deconvolution kept iohw giohw format group group respecitively close 352,,
5571,46f378fa48494279b27244f6b25344e0a2e4a33c,rina Sokolova <irina.sokolova@intel.com>, 2018-11-28 15:22:46 -0800, , common fix possible return address local variable,,
5572,05b9248bfaebd2ac06e702c75bda150205127e8b,rina Sokolova <irina.sokolova@intel.com>, 2018-11-21 09:08:50 -0800, , rnn cpu use uniform naming weight layer iter,,
5573,99942be3289c7240ecbf0205d4abd0acb8ec05c2,rina Sokolova <irina.sokolova@intel.com>, 2018-11-20 13:48:34 -0800, , rnn cpu introduce common cell array offset calculator,,
5574,e135a7e8b692080e0e31b0f26739ea560f77aefa,rina Sokolova <irina.sokolova@intel.com>, 2018-11-20 15:12:24 -0800, , rnn cpu set offset depending format propogation,,
5575,114817abefd002bdf35243573f2086e8c7bb3285,rina Sokolova <irina.sokolova@intel.com>, 2018-11-20 11:46:27 -0800, , rnn common cpu cell computation use rnn conf array dimension,,
5576,7f8321409858133a3f021e53e2d12b86d1b600dd,rina Sokolova <irina.sokolova@intel.com>, 2018-11-20 11:40:46 -0800, , rnn cpu introduce rnn conf struct,,
5577,2f392fd996ba9dec5e6ea265404b4210708cbba1,rina Sokolova <irina.sokolova@intel.com>, 2018-11-12 15:59:15 -0800, , rnn common cpu move frequently called function common,,
5578,329382f6f199b8835d2df927dbe1d65ab4a1d11d,rina Sokolova <irina.sokolova@intel.com>, 2018-11-12 15:02:16 -0800, , rnn cpu split ref_rnn.cpp smaller file,,
5579,7fc10dc9f5c338d84820bba50ccab3b740144b02,rina Sokolova <irina.sokolova@intel.com>, 2018-11-12 12:31:29 -0800, , rnn cpu move rnn file separate folder,,
5580,81a8fd8710b355dcace4d0ca845b3c4e398ea369,rina Sokolova <irina.sokolova@intel.com>, 2018-11-12 12:28:30 -0800, , rnn benchdnn replace unsupported configuration test,,
5581,b4e2c377bd34abee4ee9f1953aba8a213b3025f7,uslan Baratov <ruslan_baratov@yahoo.com>, 2018-11-28 11:20:01 +0000, , build unify install command 346 install .dlls window bin directory consisted cmake unify install command put libmklml.dll libimp5md.dll bin well,,
5582,44b09b847edb320246bd51307b1f4d5f823e0888,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-11-27 10:26:28 +0000, , cpu reorder tentatively turn ref direct copy code gcc rationale jitted code typically faster reference code compiled old gcc 4.8.3 however jitted code requires significant creation time someone always creates reorder prior execution jitted code might become slower simple reference code commit tentative intel mkl dnn team need find way make jitting expensive ... especially auxiliary quite popular stuff like direct copy reorder,,
5583,547e3f90a3c75579d076f52938744302f24a8fd8,"i, Qing <qing.yi@intel.com>", 2018-11-19 12:33:34 -0800, , cpu conv introduce fp32 leaky relu int8 conv,,
5584,913c6a9d04b78c4255b9070001ab821c1e09f6d3,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-26 14:29:43 -0800, , src gemm int8 use proper ifdef around mkl integer gemm call,,
5585,43754d7bba33d481d28eafb2e7c2ec81fab8883b,"i, Qing <qing.yi@intel.com>", 2018-11-20 18:27:37 -0800, , test cleanup deprecated negative slope test_relu,,
5586,84b2a5ae025c2730bb02e41b2fbf2f7b132f655c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-20 01:19:47 +0800, , cpu s8u8s32 inner product add jit post processing jit implementation support avx512 architecture use fallback path,,
5587,a489ece6b08c7b823142d81de3c182e0b58f78ef,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-20 10:05:38 +0800, , cpu unify bias application jit reference gemm based ops old way cast bias s32 consistent jit based implementation always cast bias float,,
5588,3e6664c0e5e7063d4e16e3200f6b9fab04ef4961,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-31 09:18:23 -0700, , build add option default warning error warning warning,,
5589,9689ce0f7955b91ba007a88b3466c76d7c9f05e3,"ierschem, Keola <keola.wierschem@intel.com>", 2018-11-19 16:40:54 -0800, , cpu int8 wino add blocking small harness,,
5590,dfceb76ff4f699bdee28d1dd51df78e674de12b1,"ierschem, Keola <keola.wierschem@intel.com>", 2018-11-19 14:20:45 -0800, , cpu int8 wino add mask version src transform kernel inner tile,,
5591,b444b6d8d52e676a56a957e8f664cfd577d37ed3,"ierschem, Keola <keola.wierschem@intel.com>", 2018-11-19 14:17:47 -0800, , cpu int8 wino declare local variable used,,
5592,86a091154b6af4853b1803751c102d3908e9c3af,"ierschem, Keola <keola.wierschem@intel.com>", 2018-11-19 12:08:54 -0800, , cpu int8 wino use evex encoded version vector instruction src transform,,
5593,f06ac479191032c31321e44a2a744dcfa2b0c4fc,"ierschem, Keola <keola.wierschem@intel.com>", 2018-11-19 12:04:49 -0800, , cpu int8 wino use named variable register access src transform,,
5594,ee6f0f4312256f59099673248cf155dea584f90b,"ierschem, Keola <keola.wierschem@intel.com>", 2018-11-19 10:55:34 -0800, , cpu int8 wino consistently use uint16_t transform mask,,
5595,376881ddeae4192797355fbcef2940217af28dcc,"ierschem, Keola <keola.wierschem@intel.com>", 2018-11-19 10:45:05 -0800, , cpu int8 wino fix stack overrun dst transform kernel,,
5596,c757526f00c6d4bc19ce99c11557ce7a63c64c8e,"ierschem, Keola <keola.wierschem@intel.com>", 2018-11-19 10:41:25 -0800, , cpu int8 wino remove unnecessary code,,
5597,99e45e00ee4ccd6b305206050e2f51809cc4ed34,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-11-16 10:58:18 -0800, , cpu conv 1x1 update load_dim blocking,,
5598,04c430338ac1d839a6c4d46605ea5580b281f8b4,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-11-13 16:01:11 -0800, , cpu conv 1x1 update thread balancing,,
5599,49871d92ec226a05b7a56237336f95ad7cb98224,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-10-16 15:43:17 -0700, , benchdnn input added ssd_mobilenet topology change,,
5600,d29a0bb4be4dd034b7116764e0f92525508356ba,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-10-16 15:42:40 -0700, , cpu avx512 enabled jit support padding stride,,
5601,a37aa08a313475e60cb65fb0f812b7e09eb8ba39,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-20 14:07:38 -0800, , src cpu fix typo jit fp32 winograd,,
5602,3b55757e6733eacc09515b29521cf1801b161d55,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-20 13:33:12 -0800, , src math_utils never return reference type,,
5603,89d757e644c8bfc7b3fa306ec252b17b2a581b23,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-20 10:55:59 -0800, , src always use thread local specifier,,
5604,32628dcc00195acf000c14c1e859439809d5ed33,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-11-20 16:52:35 -0800, , cpu reorder enable reorder plain blocked format,,
5605,1431c0baf63c43f2eca5ea6287c134d4455ef570,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-16 11:56:46 -0800, , test move benchdnn regression test separate input file,,
5606,bb3849a486ad7c0a96cfa62bd5b4ed2ef8fb3256,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-16 16:01:12 -0800, , cpu fix compiler warning,,
5607,4bbbc8ce90fd0b3fada06916123f616716275e7f,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-11-08 10:13:05 -0800, , cpu conv update oc_blocking init_conf inference,,
5608,daa5dff4a269adc79930cecbb8b1e1bf9c13b8bd,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-11-08 10:04:23 -0800, , cpu conv enable blocking convolution update blocking strategy,,
5609,9ec7b2b8a06b645c84f12fba936619d910ba250e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-11-16 01:29:33 -0800, , test check library subproject,,
5610,93a18b03a027d119deec7158abd446486015745b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-11-16 01:16:58 -0800, , build replace,,
5611,511b346bc41390f7d8ff1d78ec4efa53bb756d99,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-11-13 03:07:29 -0800, , style src rename,,
5612,a1eaecffb57aff602e731eed677f1a393ac87c44,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-11 03:26:42 -0700, , cpu wino slightly faster conv relu,,
5613,d66939d28218d55a8cc5282cd22f75c6bc407bf4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-15 02:13:57 -0700, , cpu jit eltwise extended applicability,,
5614,988e37f8387630f0f985e3e3d99c7ff237d618d8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-15 05:46:21 -0700, , benchdnn add non relu post ops support,,
5615,c6a0bf03ba0eeb00d0a050f112eed3b842fad675,mitry Gorokhov <dmitry.gorokhov@intel.com>, 2018-07-31 16:04:26 +0000, , cpu conv eltwise fusion,,
5616,10fa5e5e1e92ecdac846a6ed29e76fb41fab37d5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-15 05:54:45 -0700, , cpu add cpu_primitive,,
5617,643a98ed3679878ac58db444b87c9e660832f3e9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-15 05:53:26 -0700, , cpu make cpu_memory zero_pad public,,
5618,d0b9575364e57ee027a1ce4dc452767a8857a3e0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-12 09:55:10 -0700, , math add,,
5619,689a84764ef993866a65c3ed07fbd50298b2484d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-11 09:58:13 +0000, , cpu jit generator make uni_ work,,
5620,cb04a097c1e692f954702d02211defe986a3b65a,"i, Qing <qing.yi@intel.com>", 2018-11-06 17:26:57 -0800, , conv_relu remove conv_relu api clean related implementation test,,
5621,979f3ff7cec2450d0a039ee0acf36f54cffb0744,"i, Qing <qing.yi@intel.com>", 2018-11-12 09:30:35 -0800, , rnn remove deprecated rnn api change backward_pd hint class,,
5622,b7ab4a7b5985f98eb593cde9bdb7cee78f86bfa2,"i, Qing <qing.yi@intel.com>", 2018-11-11 21:43:03 -0800, , batch_norm remove deprecated omit_stats api replace impl,,
5623,b0a16ed853e14d9b8e78285134423b74f36792c5,"i, Qing <qing.yi@intel.com>", 2018-11-11 18:32:43 -0800, , api eltwise remove,,
5624,5c5d20869f9e7a22f525ecc3f7caef29684fefd2,"i, Qing <qing.yi@intel.com>", 2018-11-11 17:57:25 -0800, , api sum remove double precision scale,,
5625,628e29f043dfc53307b1efae58a4c64ea05eaf49,"i, Qing <qing.yi@intel.com>", 2018-11-06 16:21:17 -0800, , api remove relu,,
5626,195169c704d8dc16b681c07ffcbfb0e9123f5661,ourad Gouicem <mourad.gouicem@intel.com>, 2018-11-13 12:06:25 -0800, , cpu common rnn prevent weight copy case iteration,,
5627,f0e137e3759b4573ee97adc6ce2ed6ab4922d78f,rina Sokolova <irina.sokolova@intel.com>, 2018-11-09 12:36:27 -0800, , common rnn fix incorrect offset size workspace,,
5628,ae14bc2762e95a079fc87b09b954483b0c4b9d8c,rina Sokolova <irina.sokolova@intel.com>, 2018-11-09 12:11:40 -0800, , benchdnn cpu rnn fix incorrect formula bwd gru_lbr,,
5629,733fc908874c71a5285043931a1cf80aa923165c,"i, Qing <qing.yi@intel.com>", 2018-11-08 17:59:09 -0800, , cpu lrn fix msvs warning,,
5630,6d73087d1fd5628ab2724aa440a7de6a1d16a547,ourad Gouicem <mourad.gouicem@intel.com>, 2018-11-08 09:43:55 -0800, , src cpu gemm cleaning nullptr handling,,
5631,d009f3d1da7d52b76b027e449e545df6f1528f08,ourad Gouicem <mourad.gouicem@intel.com>, 2018-11-08 09:38:55 -0800, , src cpu gemm reduce memory footprint ompstatus arrray,,
5632,af280290dc063a8f45fc14cabd3871984fd6123b,ourad Gouicem <mourad.gouicem@intel.com>, 2018-10-22 21:00:11 -0700, , src cpu make mkldnn_sgemm thread safe,,
5633,c0c2d89223c3609833e4db862e9a8ebef165ed3f,"i, Qing <qing.yi@intel.com>", 2018-10-31 23:13:31 -0700, , gtest lrn add test case nchw tail,,
5634,5f19317b56ce8259aae603e658f820bb2d12fb46,"i, Qing <qing.yi@intel.com>", 2018-11-05 11:35:59 -0800,267, cpu lrn fix nchw data ascross channel lrn failure sse4.2 close 267,,
5635,f408dbdf220f2647dd5c19eeb0dfec39504f653e,"afonov, Igor <igor.safonov@intel.com>", 2018-11-05 17:54:18 -0800, , fixup cpu ncsp bnorm fix potential race condition,,
5636,9edabbd65aaee3378c7b466986290f4ac7bb3366,enis Samoilov <denis.samoylov@intel.com>, 2018-11-05 14:48:10 -0800, , gtests lrn add test cover weight format lrn,,
5637,c9e8f1e6edfb14e2a1779191e3b28ffb067927ed,enis Samoilov <denis.samoylov@intel.com>, 2018-11-03 02:25:14 -0700, , cpu lrn fix compatibility 0.14,,
5638,9910b480296a0d1496db466531e56729b3922bbf,"afonov, Igor <igor.safonov@intel.com>", 2018-11-05 18:43:51 -0800, , api primitive_desc add,,
5639,18fd3ef0d0e66801e70980cd820ddf59aceb8750,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-05 13:49:02 -0800, , benchdnn deconv leak primitive primitive descriptor,,
5640,eaa4d374e97c095985c333a20ab0b94cc939ad46,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-05 10:03:26 -0800, , test fix memory leak,,
5641,bcdf2e6be217578723ca8b63f6ba723114dd539f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-05 09:53:54 -0800, , cpu conv avx512 fix memory leak,,
5642,74ebc8c8a8ab1a307002b240bffde89b509dd631,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-05 09:52:58 -0800, , build add suport clang lsan,,
5643,85efd72124b49332ca9a1703ac2992aaeab566ef,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-02 10:59:00 -0700, , build add suport clang tsan,,
5644,3d494b272e744da93e5a314b14f221601f3eaffb,enis Samoilov <denis.samoylov@intel.com>, 2018-11-02 02:41:40 -0700, , cpu lrn improve accuracy,,
5645,21fb5f2af1dd14e132af4f1b79160977ee487818,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-11-01 15:32:41 -0700, , bumped version v0.17,,
5646,ff47bc1909ba2e0890bc91c9bc7a12051fbbeb50,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-11-01 14:29:42 -0700, , doc updated set supported application functionality,,
5647,06b02fc5bc228ff577d35184509b8910abd7b0fa,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-01 15:17:24 -0700, , cpu jit relax avx2 restriction uni_vbroadcast,,
5648,7092d292c9624528b3d2b917446d5c6dbe2f899e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-01 13:01:26 -0700, , revert cpu jit remove superfluous avx2 restriction uni_vbroadcast rationale test superfluous turned ... reverts commit,,
5649,836ce4555e940725f6f1a04455580379a2b3254b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-11-01 12:55:52 -0700, , cpu jit reorder use vmovups,,
5650,406114071a648e0466de687f69a111b7a3de2cd0,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-10-31 20:07:41 -0700, , common correct trademark use comment,,
5651,b6bb5fc567fef6ab425c0945fb738802424c9e00,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-10-30 17:26:52 -0700, , cpu disable reference reorder wei format used s8s8,,
5652,faa6e40f3b8a487f2f3e82568660508b53d66629,rina Sokolova <irina.sokolova@intel.com>, 2018-10-31 13:13:36 -0700, , cpu benchdnn rnn fix incorrect eltwise formula bwd lstm gru,,
5653,60888dc1d8eb101794634f89a9eb07f909bdcc11,rina Sokolova <irina.sokolova@intel.com>, 2018-10-31 13:09:33 -0700, , benchdnn rnn fix crash deleting unitialized memory,,
5654,09e3240a9d126de0035a30c27714d18c04e36ff5,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-26 17:23:15 -0700, , cpu int8 wino use page intra scratchpad alignment,,
5655,35358bc6c6ace0e21d817e6b00a6b597e3c4bcde,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-24 12:44:52 -0700, , cpu int8 wino tuning clx free regs coefficient,,
5656,5cd5bd35880d6adbde4516a95bf6401ab87350e9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-31 17:30:50 -0700, , cpu jit reorder use vbroadcastss,,
5657,6b6bc71ca0e2aafc7d55e64c41a53e4f8d57db88,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-31 17:30:00 -0700, , cpu jit remove superfluous avx2 restriction uni_vbroadcast,,
5658,79f9126529b8419c0f7d593ffa01a281fb922578,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-10-30 09:49:11 -0700,316, doc added optional dependency readme close 316,,
5659,ef9993c254ff08a9e9370ed8928a548745bcb685,enis Samoilov <denis.samoylov@intel.com>, 2018-10-31 01:48:18 -0700, , cpu conv fix f32 1x1 gemm based convolution padding,,
5660,24c1aa9ef6088797daaee4ded667937adac064f5,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-10-30 12:25:52 -0700, , cpu avx512_core fix register blocking int8 convolution,,
5661,8a01bb02e71934850d90097d9db75a30a3f7fa66,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-29 15:32:45 -0700, , benchdnn add regression test possible division zero,,
5662,e240020ff119128e84d14876e119af0164505cdd,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-29 15:31:48 -0700, , cpu use div_up avoid possible division zero,,
5663,6a15a44704bb00cbfbf66ee821a96070b8cbdc73,enis Samoilov <denis.samoylov@intel.com>, 2018-10-17 15:26:58 -0700, , gtests add test gemm_s8u8s32 gemm_s8s8s32,,
5664,075a92a9ae8405ea961fcac1ce8e583e486405ce,enis Samoilov <denis.samoylov@intel.com>, 2018-10-17 15:24:54 -0700, , cpu introduce reference gemm_s8u8s32 gemm_s8s8s32,,
5665,956c144652d8d552a24d481c11fba5b726099771,enis Samoilov <denis.samoylov@intel.com>, 2018-10-17 15:10:28 -0700, , common add out_round saturate double,,
5666,35dc9b0e86979351a723d619926e0d9cf8deb5b9,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-10-29 10:58:38 -0700, , cpu added comment format fix bwd_w,,
5667,71ea06beba06032ce671c8aec79b8bbb9d37ef01,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-10-29 10:58:25 -0700, , cpu avx512_common enabled padding support depth dimension conv patch affect bwd_w doe support stride_d dilate_d change,,
5668,4c456d55ba468cdbcbaf5e875b872f6037f3119e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-21 04:58:38 -0700, , benchdnn reorder leak scale temporary primitive descriptor,,
5669,748b1399d1bb68dc8e5c7e80b11ab3317489b79f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-21 04:29:25 -0700, , benchdnn bnorm leak post_ops handle,,
5670,e3e99c51f8463be996d09403c2cb55622052896c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-21 03:19:09 -0700, , benchdnn fix asan stack use scope,,
5671,2e68d1ff581f68adab2ce813306f9f20da1bac16,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-02 02:36:53 -0700, , test leak memory error,,
5672,1dffd0115b0f55decee74f0f1815ab4dbc71acb1,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-02 01:34:55 -0700, , test test_gemm leak matrix error,,
5673,0921a1d5196b774e888a5886fd39bcbf8ab93ea6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-30 12:13:27 -0700, , test use shared pointer array,,
5674,3afc1706536adc436ccd724dc832af3f77db808f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-18 09:42:01 -0700, , test use vector instead new delete memory management,,
5675,9802944ffdd66ea01391968d8703083190fa94ab,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-21 05:12:35 -0700, , cpu ref deconvolution copy field copy constructor,,
5676,ca033a9f4b67c5d506c72fdaf064ef278cd66f35,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-02 01:16:56 -0700, , cpu ref deconvolution leak convolution,,
5677,51a7ee7ba25a53c9e231b14178d5cdc725bc9032,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-19 02:56:27 -0700, , cpu simple_concat fix access uninitialized memory,,
5678,b54bc8763b9a160d9967bc3c0e17076b0ab72765,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-18 09:40:41 -0700, , cpu conv avx2 add missing deallocations,,
5679,ce7e39013ce3eefbd3fd05c40c9b310b828c6713,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-17 03:55:06 -0700, , cpu disallow chart based label completely,,
5680,0d631b8797753500a7fd3994b7a9493667d3f08c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-17 06:01:28 -0700, , cpu eltwise remove char based label,,
5681,4150d66bc093ee3d1bfe516deabbedabebba1c47,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-17 05:50:39 -0700, , cpu gemm avx2 remove char based label,,
5682,c4ffc0111e37c72f419792a75d88facaeb0d9d8a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-17 05:40:34 -0700, , cpu gemm avx512_common remove char based label,,
5683,64d9543e561f4a4e60f37fb77a5cdbaf784fc7a6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-17 03:54:52 -0700, , cpu conv sse42 remove char based label,,
5684,5788e824e9f0a46f8bf3ee635c02590f76c36482,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-17 03:42:23 -0700, , cpu conv sse42 1x1 remove char based label,,
5685,735fb0af419b37deb1a50751b24aec1bd3070a0c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-17 03:33:37 -0700, , cpu lrn remove char based label,,
5686,5281e30222d89f4054058a2ac5570857d9caab54,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-17 03:29:41 -0700, , cpu conv avx2 1x1 remove char based label,,
5687,d9a578544fa4e8dd8ffe44158ccdee4605bb2970,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-17 03:15:36 -0700, , cpu conv avx2 remove char based label,,
5688,8cd3cddd258f33e1e9107b5832a300ad3a660a34,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-29 10:18:01 -0700, , src utils change implication macro,,
5689,012e1e4ebc298a67be1d1ce788e5617fba8d9a4b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-28 14:51:26 -0700, , src add basic msan support unpoison primitive output execution big hammer msan usable unfortunately make possible detect individual msan issue esp jit primitive,,
5690,49509a595c7516fb4e678034fc2822f428ea6777,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-24 10:36:13 -0700, , build support clang sanitizers,,
5691,59cb47db3c0bfa644204addb13d11e673612f906,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-10-19 03:31:24 -0700, , build clean threading configuration,,
5692,a3e8e7f35d22869b290f4d5b77f52360a823d8dc,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-10-25 13:06:00 -0700, , cpu conv 1x1 redirect bwd_w avx gemm implementation,,
5693,45afa4a14fc934ed4adc2184be118ee4c9d84c21,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-10-24 09:16:29 -0700, , doc updated link openvino toolkit added bigdl,,
5694,c1bbfbd66afce6686a000213e1b1789f735bec16,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-10-24 08:54:07 -0700, , doc removed url change notice readme,,
5695,ea92ee1d74c4df4b552349a7d3792f719b305abc,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-10-24 14:59:03 -0700, , cpu conv fix dilated forward convolution correctness,,
5696,3fa016f9c79353c79d3726b22a5c41c4bcf594b6,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-10-24 14:07:32 -0700, , benchdnn fix convolution condition,,
5697,afce6be1f275c5218ed2ee5f2ab9904214da17cf,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-10-19 18:02:06 -0700, , cpu conv fix fwd_d dilated 1st convolution correctness avx512_mic_4ops,,
5698,4d54d39d7f7aaf320645d6b00323cc44221e1443,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-10-24 16:21:08 -0700, , benchdnn added allow unimpl inner product change,,
5699,cf4e726f01c3f3ae655e18d043145489dfd393f8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-10-24 16:11:09 -0700, , benchdnn added allow unimpl regression test change,,
5700,856042830285cbac537ff84a8ce19b9691daebaa,ourad Gouicem <mourad.gouicem@intel.com>, 2018-10-19 15:59:17 -0700, , benchdnn rnn fix spurious false positive failure change data distribution tensor avoid accumulation large value gemm overflow exp,,
5701,fd77e5411bd20985938eeef2c502d18b129ea021,helley Goel <shelley.goel@intel.com>, 2018-10-18 16:52:55 -0700, , src cpu jit int8 deconv,,
5702,f8b64486b838168634d46e0015a6f023bc942dd1,ourad Gouicem <mourad.gouicem@intel.com>, 2018-10-22 20:37:42 -0700, , build make tbb build independant dll path making tbb build independant dll path enables build flow independant tbb installed machine work whether tbb downloaded prepackaged binary github part parallel studio,,
5703,d100b65b468e7312662a164db8d22e82c1eac34a,ourad Gouicem <mourad.gouicem@intel.com>, 2018-10-12 11:07:56 -0700,298, example fix use stream training example close 298,,
5704,ef1c13859086fb150370b6f7f9afa19cc90f2d85,"i, Qing <qing.yi@intel.com>", 2018-10-12 18:16:44 -0700, , gtest klocwork scan critical issue,,
5705,59e07d12eef426d6917c6d914d1efe6c4d1893ec,rina Sokolova <irina.sokolova@intel.com>, 2018-10-11 14:16:05 -0700, , gtest shuffle add testing data type,,
5706,f8fd7520c34a6690ae9bb1d84f3b6f7fec6f0e62,rina Sokolova <irina.sokolova@intel.com>, 2018-10-11 14:19:23 -0700, , gtest sum add testing data type,,
5707,00fec9f8abfff6dba912e4fe73d116f418298924,ourad Gouicem <mourad.gouicem@intel.com>, 2018-10-19 12:07:37 -0700, , doc add intel tbb version requirement,,
5708,840acc147bdaa4003133eb3f3423142b5df31187,ourad Gouicem <mourad.gouicem@intel.com>, 2018-10-19 11:47:01 -0700, , build add version check tbb,,
5709,5f6cf503da5223900bb67eab83c7311b80d101d9,ourad Gouicem <mourad.gouicem@intel.com>, 2018-10-19 09:50:52 -0700, , build add check available tbb library version,,
5710,76e8ed13b669ee9e8e16b325dd5c17dbaec91b75,ourad Gouicem <mourad.gouicem@intel.com>, 2018-10-19 13:51:37 -0700, , common fix compatibility tbb 2017,,
5711,a7b741d10cd6a485a3d94e679e20ef05b9ebefef,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-18 22:15:23 -0700, , cpu int8 wino remove unnecessary comparison generated code,,
5712,4c267f9b2c144bfde0ee5d866ba2da7d3d107a70,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-16 19:10:12 -0700, , cpu int8 wino enable better sharing weight thread thread start different gemm independent gemms winograd weight brought llc faster,,
5713,f200bc091ed9416ddc2496ba912b7c0bec953fb1,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-16 10:59:15 -0700, , cpu int8 wino add new heuristic register blocking,,
5714,e2bf7dabf3b44190601d85249d2f170ad26d8a5b,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-11 11:09:00 -0700, , cpu int8 wino choose unrolling since,,
5715,fff1962b3f6125db0886ee68bfccf7267154f788,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-11 10:51:47 -0700, , cpu int8 wino fix bug multiple src transform requires gemm requires latter condition checked initialization added check former well,,
5716,fb67a95ebb94fd12b3ecd8d3c2b6a8ad26baee0c,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-11 09:57:24 -0700, , cpu int8 wino align wino dst transform huge page size wino src dst transform share global scratchpad aligns huge page size ensures src aligned dst commit allows aligned,,
5717,fed1b02253087a69d645a1425ab0be5ce29e28b4,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-10 11:55:00 -0700, , cpu int8 wino cleanup use private member variable,,
5718,5d10c58b73c7b7002e50118e79325255a275b27c,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-10 10:44:11 -0700, , cpu int8 wino enable use global scratchpad,,
5719,0d4753204d5a2d95689a4f9aac62bb826cc81006,"ierschem, Keola <keola.wierschem@intel.com>", 2018-09-20 03:47:07 -0700, , cpu int8 wino reduce memory use small harness,,
5720,600d181cf0c3570fe4d7e6cbb4dbce210003a253,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-10 13:25:45 -0700, , cpu int8 wino style remove unnecessary bracket general cleanup,,
5721,a57367fc60395cb547ec6504a9d9713362cf8a52,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-10 13:24:20 -0700, , cpu int8 wino generalize m_block loop gemm kernel default choice use m_block always optimal better solution support valid blocking selection generalized loop structure,,
5722,7a28e01648647971506a4332683f4acffdc6078e,"i, Qing <qing.yi@intel.com>", 2018-10-17 10:41:07 -0700, , gtest sum adding test unmatchng scale number,,
5723,1758376249b0e284993c1b723ce29bc3928b9cb9,"i, Qing <qing.yi@intel.com>", 2018-10-16 18:12:05 -0700, , api sum consistency check sum scale number,,
5724,cacaa22d48752e7d4bdac811239d298dc619afbc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-18 08:55:28 -0700, , cpu ref reorder respect q10n parameter,,
5725,0f5509448461fa94a9f5bbcada420508fbbf8ca6,"i, Qing <qing.yi@intel.com>", 2018-10-18 17:18:32 -0700, , benchdnn readme add new int8 cfg info fix typo,,
5726,3200c10ce45187f5c992bcb16dd404e4cc867ffb,"i, Qing <qing.yi@intel.com>", 2018-10-18 17:42:24 -0700, , cpu conv minor fix jit x8s8s32 header,,
5727,5ec6f1d5573a3de995d3e3ae1d07762efc363761,enis Samoilov <denis.samoylov@intel.com>, 2018-10-18 14:34:24 -0700, , benchdnn add regression test gemm convolution,,
5728,04615a183529a504253a2e1554bd8c6224ef4931,enis Samoilov <denis.samoylov@intel.com>, 2018-10-18 14:33:35 -0700, , cpu conv fix stride initialization gemm convolution,,
5729,3d482ec7d9e73b852065ffad4071622200948c44,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-10-12 15:18:07 -0700, , benchdnn delete primitive primitive descriptor execution,,
5730,0faad0339d564a83f09d475803df2eeb1750a56e,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-10-12 15:15:24 -0700, , cpu conv wino2x3 fix crash uninitialized pointer free,,
5731,22dd44e216265425bdd7c4030fe76387287e9756,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-18 14:08:39 +0000, , cpu ncsp bnorm fix potential race condition,,
5732,81d1a01fda3366c6cd5821bdea24536d6aeb0dcb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-17 15:44:10 +0000, , cpu opt concat support arbitrary number input,,
5733,20b8cd6f4dbf3e2e6678b67e7982903c32bd4964,"ierschem, Keola <keola.wierschem@intel.com>", 2018-10-17 09:13:22 -0700, , cpu use abi_not_param1 instead rcx rdi avoid potential conflict,,
5734,b181648be2cba67778aa48f061dfebc8ca7a44fc,helley Goel <shelley.goel@intel.com>, 2018-10-16 15:22:49 -0700, , cpu fp32 wino return unimplemented non blocked format,,
5735,710f1ead9e42c2f601d4e4bcb178380058986413,helley Goel <shelley.goel@intel.com>, 2018-10-16 15:22:21 -0700, , cpu fp32 wino 2x3 move param check one place init conf,,
5736,3f02edb40a0943e9a7f29345185b70d940102d7c,rina Sokolova <irina.sokolova@intel.com>, 2018-10-10 12:32:14 -0700, , cpu introduce signed input gemm convolution,,
5737,3689771f2958144e1a1ba216d0d1b714d0b3677e,rina Sokolova <irina.sokolova@intel.com>, 2018-10-09 14:24:27 -0700, , src include introduce memory format gemm convolution,,
5738,51737f32ce3ef7059fcccb257896489999f1a398,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-12 14:55:30 +0000, , build use omp default threading commit return previous behavior case user build intel mkl dnn directly source custom building system normally happen though ... use cmake build library,,
5739,c1611f694fc7fa248cf94d1baf225be944cf763f,rina Sokolova <irina.sokolova@intel.com>, 2018-10-10 14:28:22 -0700, , cpu rnn fix warning rnn window,,
5740,ec872ffdb48e6cf998757980c2f8e074f195077e,"i, Qing <qing.yi@intel.com>", 2018-10-03 16:02:14 -0700, , api error change string type error handling improve latency,,
5741,b70a8bbb4fb41ef4ac94611a1e41811883a5abda,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-05 17:28:27 +0000, , test align warning suppression icc msvc disable warning unsafe function,,
5742,4a4c91809b537e13f847c83fe9bc96e792beef6d,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-10-09 10:20:15 -0700, , cpu conv int8 non1x1 ow_blocking improve threading small height minibatch,,
5743,fac0abc6a24e10103c46047bb0dfccfe2fc55c65,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-10-09 10:17:55 -0700, , cpu style distinguish int8 convolution implementation,,
5744,268e7002bb445d530a0203efb38e1faef2de9f78,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-10-09 10:13:08 -0700, , benchdnn conv int8 convolution jitted implementation instead reference,,
5745,10db9f2a7e4f8090fc0dc9cf93345f3181915269,"i, Qing <qing.yi@intel.com>", 2018-10-08 14:38:46 -0700, , cpu conv variable initialization issue scan,,
5746,66870a4a79d4606441faaa2069fceb02f4ae01aa,"i, Qing <qing.yi@intel.com>", 2018-10-07 22:55:28 -0700, , test gtest pooling prevent div zero scan,,
5747,117dae87026329ad7daff062ed34c66735008e74,"i, Qing <qing.yi@intel.com>", 2018-10-05 16:25:19 -0700, , test benchdnn shuffle change addressing scan issue,,
5748,f4509dc2261cf79cd23d07fee56362aa37cac727,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-08-24 14:36:29 -0700, , cpu int8 winograd internal scaling input weight bias output,,
5749,45668714288f9e840f13a7fae3b54b96bdfbd2f5,rina Sokolova <irina.sokolova@intel.com>, 2018-10-03 16:56:23 -0700, , cpu benchdnn rnn change gate order lstm cell,,
5750,6f7e9ed2afeb49ce712e17b2111eb21b06f68663,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-09-28 15:32:56 -0700, , cpu conv jit_avx512 improve prefetching fwd 4fma,,
5751,8aa59a5fc8bd8d3d7fb3548be5ba1772115b3fe2,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-09-28 15:31:38 -0700, , cpu conv jit_avx512 improve register blocking fwd 4fma,,
5752,4408a5d13bc9a4d7156f46db879888c8cae1d19d,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-09-28 15:30:05 -0700, , cpu conv jit_avx512 add threading fwd path,,
5753,b2cbeaa7685efe2ee0f808dc9ed9591b1f8c6f74,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-09-28 15:19:54 -0700, , fixup cpu common support convolution avx512,,
5754,f6ad1b3c576390df843e203eda8822ce5dc34bc1,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-10-05 14:08:24 -0700, , cpu avx512_core fix warning s8s8 convs window,,
5755,22e52bb3964c55026238ac5ea620d8cc89468bd8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-05 02:12:49 +0000, , build pas platform specific flag required package found fix issue intel compiler 18.0 due static intel passed findpackage openmp happen cmake decides required library libiomp5.a used hence put platform.cmake find openmp library add static intel flag compiler,,
5756,86820070a59d42542a4b39a959e74742a1d710ee,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-05 20:34:04 +0000, , fixup src cpu wino_reorder simplify code,,
5757,b2e938d29b46a231bc943d4c72d2146731daec6c,enis Samoilov <denis.samoylov@intel.com>, 2018-10-05 01:02:17 -0700, , doc add conv1d list supported primitive,,
5758,48f6d8038be25b6190b638e92d84cdb7177812a8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-03 19:38:56 +0000, , build use new style interpret cmp0054,,
5759,1045ebb6c17e0735a346b748a9c7e23183ffae1c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-03 19:34:06 +0000, , build use new style version handling cmp0048 ... ... suppress warning cmake 3.12,,
5760,4344d817a8a6e972c8f92f840d6a8624c0cabd4b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-03 07:26:27 +0000, , build allow building static intel mkl usage dmkldnn_use_mkl full static option might save significant amount space ... library becomes optimization come intel mkl,,
5761,ba5b41c1ebce88e73d3e224db3571f68c2938ec0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-02 20:22:31 +0000, , build skip full intel mkl user asks intel mkl,,
5762,58f5d670a937fe050fec9efe6aaa973d43da9f33,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-02 20:21:48 +0000,312, build allow specifying intel mkl use pas dmkldnn_use_mkl def none full cmake finally close 312,,
5763,a17db4aae2cf91de82a645f46e59cd1c78a0b3b3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-02 17:36:05 +0000,312, build allow using compiler openmp pas omp comp cmake one step required address 312 issue chance fix 313 reason used undocumented cmake flag prevent linking compiler omp apparently flag stopped working recent cmake version new workaround needed gcc full path libiomp5.so clang tricky ...  build allow using compiler openmp,,
5764,72dcfe80bcd39681e601aaec902afbca6e50f2aa,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-02 00:22:17 +0000, , build compile openmp whenever possible even compile tbb able use pragma omp simd,,
5765,e36588d95c344daa8effecb3d65e1956db48321b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-03 00:14:34 +0000, , build style clean,,
5766,fe938ac0cdf77b0323d98ef18a4df598979d57cb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-03 00:13:17 +0000, , build add helper cmake function namely append append_if set_if set_ternary,,
5767,36d204d0e8e7dad5fe4b5d4d0c147690e0a5ee66,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-28 19:00:11 +0000, , build remove explicit link libdl mklml originally workaround older mklml see 232 starting v2019 mklml explicit libdl dependency remove workaround,,
5768,5daead94452bfb919ee89b8587ca56037c907447,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-28 17:09:43 +0000,321, doc add warning arch_opt_flags close 321,,
5769,d642e419d8b1ee93da19148a80e1fa6b7129ecde,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-27 21:51:44 +0000,315, build guard build non bit platform close 315,,
5770,8c7a6428a3cfbbcbb6e598705ca057d34c0766ff,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-10-03 00:07:39 +0000, , benchdnn driver enable mode option,,
5771,17c33b596670123f8cf74afbdcc722b7ec1e01a2,rina Sokolova <irina.sokolova@intel.com>, 2018-09-27 15:25:37 -0700, , benchdnn rnn codestyle fix remove trailing underscore public member use method applicable,,
5772,ae5c999fd53a58be8086a50f9079169800d3c69c,rina Sokolova <irina.sokolova@intel.com>, 2018-09-25 11:53:16 -0700, , cpu ref rnn support fused gemm bwd,,
5773,fdade2cec1970ac61e357e8a5eb0041c83a42f0a,ourad Gouicem <mourad.gouicem@intel.com>, 2018-09-17 15:50:52 -0700, , cpu ref rnn bwd fix bug,,
5774,4e1aba80faff78866600be3cb1d5f95748c25d05,ourad Gouicem <mourad.gouicem@intel.com>, 2018-09-18 13:45:33 -0700, , cpu ref rnn use good matrix leading dimension weight,,
5775,1bd691e28818000bac7f3014b3c3ae2f40408a05,ourad Gouicem <mourad.gouicem@intel.com>, 2018-09-17 15:01:47 -0700, , cpu gemm add paremeter enable force dispatch jit sgemm,,
5776,94f2a47f4b2e955832eb0672bd3b806dc612ba09,ourad Gouicem <mourad.gouicem@intel.com>, 2018-09-20 09:57:56 -0700, , common rnn introducing new function get leading dimension enables clean reading leading dimension good leading dimension,,
5777,c4cf914a2b5cc9d21e94ef89308de3354051cc80,ourad Gouicem <mourad.gouicem@intel.com>, 2018-08-17 14:13:25 -0700, , cpu ref rnn support fused gemm_layer,,
5778,bcfac151b30f5504ffd10f6fcf2e09cf559dcfc5,ourad Gouicem <mourad.gouicem@intel.com>, 2018-08-30 14:59:54 -0700, , cpu ref rnn swap state iter dimension workspace enables future gemm fusion authored irina sokolova irina.sokolova intel.com,,
5779,6424a4648b068171b0d2932bbd2705b2eb12552b,ourad Gouicem <mourad.gouicem@intel.com>, 2018-08-29 16:28:47 -0700, , cpu ref rnn use good matrix leading dimension gate authored irina sokolova irina.sokolova intel.com,,
5780,507dbcd81a25b3d645011b7d147ed9e737385be8,ourad Gouicem <mourad.gouicem@intel.com>, 2018-08-15 16:44:13 -0700, , cpu ref rnn remove unused wavefront execution code,,
5781,2b28cdb7143d0fba26998e112e1658c142a22488,ourad Gouicem <mourad.gouicem@intel.com>, 2018-08-22 16:48:06 -0700, , common cpu ref rnn use good matrix leading dimension state avoid aliasing effect make wic leading dimension state multiple byte divisible 256 authored irina sokolova irina.sokolova intel.com,,
5782,464753227cb8d934e81fe4bf818cb0e2af5b19aa,ourad Gouicem <mourad.gouicem@intel.com>, 2018-09-12 21:39:13 -0700, , cpu ref rnn fix right2left backward execution,,
5783,4fa1398e6cff87e12ea53f6e5514f03d3d266947,ourad Gouicem <mourad.gouicem@intel.com>, 2018-09-13 22:08:17 -0700, , benchdnn rnn fix computation dtanhf reduce cancellation,,
5784,7d42cb74725d417d242117a7c7e572877fd212a1,rina Sokolova <irina.sokolova@intel.com>, 2018-09-26 10:36:39 -0700, , benchdnn rnn fix correctness refernce copy,,
5785,b32e770ad73df7324573f0e44148411c3bc45e27,rina Sokolova <irina.sokolova@intel.com>, 2018-09-18 23:03:50 -0700, , benchdnn rnn fix reference gru gru_lbr correctness,,
5786,ef26f056a5db71b6e38d6214a218b96bdd98a266,ourad Gouicem <mourad.gouicem@intel.com>, 2018-09-18 14:34:33 -0700, , benchdnn rnn fix reference bidirectional correctness,,
5787,2a8a67a3d37e5dd920b7ef133cd222893afaa6aa,rina Sokolova <irina.sokolova@intel.com>, 2018-09-13 20:30:30 -0700, , benchdnn rnn reorder weight appropriatly bwd,,
5788,3ced2c71fdb06fe4546fe95054d1e766a8addfa7,rina Sokolova <irina.sokolova@intel.com>, 2018-09-20 14:35:21 -0700, , benchdnn rnn improve benchdnn driver work batch ... run small unit test benchdnn rnn batch input rnn test_rnn_small run large test case benchdnn rnn batch input rnn benchdnn rnn batch input rnn,,
5789,7063d31339423f97a3745f5f61bce1eb3082c16a,ourad Gouicem <mourad.gouicem@intel.com>, 2018-09-25 16:28:58 -0700, , cpu ref rnn add support rnn logistic,,
5790,68b07d4eedceaba83578ebc930caacea7d575bb2,"i, Qing <qing.yi@intel.com>", 2018-10-01 16:29:34 -0700, , cpu shuffle fix build issue win mac,,
5791,65644e7d4724d1c0abe64faf8c3103f5fc62be34,helley Goel <shelley.goel@intel.com>, 2018-09-27 21:03:45 -0700, , src fp32 winograd bwdw fix reduction,,
5792,c33983f279603c1aec4f7e057c64160924f751d0,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-10-01 17:39:10 -0700, , example style rename variable fix typo use defines size,,
5793,dfbc444da38b17cd39a8d1bd7146854fd0b62cac,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-09-13 13:02:46 -0700, , example fix crash channel divided simd width,,
5794,bbb891d0a0635cf69da9cfffc7414667c7f2657f,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-10-02 09:54:35 -0700, , benchdnn allow unimplemented s8s8 convolution,,
5795,4e6f8e5bfe025c102bfeed4438ff2a80cfac70c7,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-09-21 00:18:19 -0700, , cpu concat concat support format buffer,,
5796,5cb84584e3daed0cec3434097dce20c8428e3858,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-09-11 00:33:39 -0700, , benchdnn extend benchdnn support s8s8s32x convolution,,
5797,539f12807c5055fd30c228d80a32beb00bd41381,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-09-11 00:32:32 -0700, , cpu avx512_core optimized s8s8s32x convolution,,
5798,3a4f6c131aa3018c280db086057bbf0af4dc5433,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-09-11 00:31:31 -0700, , cpu reorder weight format s8s8s32x convolution,,
5799,9dcaa908320ddadd7d1844a98e490304d172f21a,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-09-11 00:30:56 -0700, , cpu new weight format s8s8s32x convolution,,
5800,d1e0b03803258e124e02f3d1d6127d67177eb88c,"i, Qing <qing.yi@intel.com>", 2018-08-10 13:50:30 -0700, , api common introduce shuffle primitive,,
5801,169a90a630c8f12f9d4d3110e9d8cde3df7d419d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-27 00:08:50 +0000, , api deprecation disallow rnn backward creation hint,,
5802,d711f52a1bd3d62245535056c667ed05006702a2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-26 23:34:03 +0000, , api introduce next_impl primitive descriptor next_impl analogue primitive descriptor iterator patch also unifies primitive descriptor add query implementation string add missed mpd query remove unnecessary mpd query,,
5803,340f8f3ecd25e402c4d2a92c24f5a7ec86f21905,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-26 21:04:38 +0000, , doc add memory dedicated section,,
5804,e571846f122e1281ce1247333877785576834e8f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-26 20:53:30 +0000, , api add generic op_desc query primitive desc,,
5805,6727efef2e191e29f54d9aa65d982e3d9ff458ff,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-26 20:52:06 +0000, , common add rnn desc op_desc union,,
5806,64b5f4e52ff634d3ba2436cec239340e4c8f799b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-09-26 11:13:15 -0700, , fix avx512 explicit nullptr struct init change,,
5807,85412934c9e9563e712866f359fb76eb70c708e1,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-09-18 17:50:16 -0700, , cpu avx2 sse42 added jit depthwise bwd_w bias support change,,
5808,41bcaaa097995d770e798652e3a4f188b323e474,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-08-23 11:46:41 -0700, , avx512 fp32 added jit depthwise bwd_w support see note note contains trivial heuristic thread parallelization performance tested nthr change,,
5809,7552da7f919aefb52b09d7e7f0a2819c9389a070,"ierschem, Keola <keola.wierschem@intel.com>", 2018-09-27 12:24:24 -0700, , benchdnn add regression test large padding fpe,,
5810,9a65f52694bf54b0a59d184987b538464fd049df,"ierschem, Keola <keola.wierschem@intel.com>", 2018-09-26 15:51:23 -0700, , cpu conv jit_sse42 take stride account adjusting ur_w,,
5811,ea4606807807be78057e6b5a8705b04767c7b11d,"ierschem, Keola <keola.wierschem@intel.com>", 2018-09-26 15:49:55 -0700, , cpu conv jit_sse42 fix possible fpe large padding size,,
5812,3544fe1009992e4d001326c4ba7ce473286ba050,"ierschem, Keola <keola.wierschem@intel.com>", 2018-09-26 14:50:02 -0700, , cpu conv jit_avx2 take stride account adjusting ur_w,,
5813,c57c45a6d03b6f6d1bce4dfa3f08b790170d375d,"ierschem, Keola <keola.wierschem@intel.com>", 2018-09-26 13:32:11 -0700, , cpu conv jit_avx2 fix possible fpe large padding size,,
5814,f216896aafc97dacb40d05144766c2cc84ba5c85,"ierschem, Keola <keola.wierschem@intel.com>", 2018-09-06 16:08:09 -0700, , cpu conv jit_avx512 fix use uninitialized padding variable,,
5815,95fd4f35a484b39d8455d851f35df14b77b050aa,enis Samoilov <denis.samoylov@intel.com>, 2018-09-27 10:25:24 -0700, , cpu sum fix output format deduction blocked format,,
5816,2cb666276b4e12cae2a42b77a81bd8d23fe76dc7,enis Samoilov <denis.samoylov@intel.com>, 2018-09-27 10:23:33 -0700, , gtests extend sum primitive test cover blocked format,,
5817,d5b95233cbf352eff9da310d1be64e091e71d71f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-26 00:58:23 +0000,320, cpu reorder add plain blocked reorder close 320,,
5818,b840a6a058f18f87a56a94e82d3dee557bb1cf14,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-26 00:11:11 +0000, , cpu reoder use format trait simplify code,,
5819,cf7b83134cddbafee576a98a7e9693708d42c78c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-25 17:50:33 +0000, , cpu memory use format trait simplify code,,
5820,90c3ee32ccf231e43d9255597aafad5e98267f5c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-25 17:50:07 +0000, , common introduce format trait,,
5821,f25c97df4b53327aa1e02ee134579b855d314aa8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-26 00:08:43 +0000, , common introduce md.is_plain query,,
5822,208d2e9663b224fd441e127309815dc94645132c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-25 17:03:03 +0000, , cpu reorder remove rare conv related reorder,,
5823,166a6514b82cee1c74bd8315f6060d6b93ffd5c4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-25 16:25:58 +0000, , cpu reorder remove unused implementation,,
5824,ec489bc0ce24a5674c5b8e62783789e0fbdd0904,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-25 16:48:30 +0000, , cpu reorder real support tail int reorder,,
5825,f1d94090cafab89203d80d85a450b8cda0080ad6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-24 22:18:50 +0000, , api doc format reorganization,,
5826,bb653561033a2d4c4f704249ffeade494a351953,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-24 20:58:04 +0000, , doc style fix typo,,
5827,e559ee76daa02c64d41c67d479f20cf33baef2fb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-25 21:55:07 +0000, , cpu bnorm workaround clang issue,,
5828,ab6920ce020582999d1c76498fd2536378e1e09b,enis Samoilov <denis.samoylov@intel.com>, 2018-09-26 21:49:21 -0700, , cpu conv jit_avx512 fix format initialization,,
5829,20d9b44411848c59a0636270c7b581f1cbfbd786,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-09-26 01:21:47 -0700, , cpu gemm convolution remove needed initialization,,
5830,d0b49cf8fb57432a4b2f8bbe0eeaa3129b9cfcb7,enis Samoilov <denis.samoylov@intel.com>, 2018-09-20 21:51:00 -0700, , cpu conv enable gemm based f32 convolution,,
5831,413265905960e814d46494ddd5fd514605c97b77,enis Samoilov <denis.samoylov@intel.com>, 2018-09-19 13:49:45 -0700, , cpu memory style,,
5832,f5da17b43404a0da5cefb112b29aefff39559650,enis Samoilov <denis.samoylov@intel.com>, 2018-09-19 09:41:19 -0700, , cpu conv fix data corruption bwd_d reducer,,
5833,db75d4ccbdbceac37881adb851636f6c295e8621,enis Samoilov <denis.samoylov@intel.com>, 2018-09-10 14:01:20 -0700, , test benchdnn add wavenet size testing,,
5834,131bba2d5858f4e0fbb284d35af0d7ee533cd51e,enis Samoilov <denis.samoylov@intel.com>, 2018-09-10 12:34:10 -0700, , common memory support format 1x1 convolution,,
5835,f7b7330e4c8d13505a80acb15b4d90a5c9aff4b3,enis Samoilov <denis.samoylov@intel.com>, 2018-09-10 11:59:55 -0700, , cpu simple_reorder support format,,
5836,2c798eaae49a1403cbbaaa40ad28c2f0e56a338c,enis Samoilov <denis.samoylov@intel.com>, 2018-09-10 03:32:14 -0700, , cpu conv support reducer 1x1 convolution,,
5837,623d46a3fed33b1b88737a81d0b3348714fd8ae6,enis Samoilov <denis.samoylov@intel.com>, 2018-09-10 03:15:45 -0700, , cpu conv support 1x1 convolution sse42,,
5838,4feec25c99c12a3b84a04750b089baf202b0f0bc,enis Samoilov <denis.samoylov@intel.com>, 2018-09-10 03:08:48 -0700, , cpu conv support 1x1 convolution avx512,,
5839,1e554070012abb1c4a83475ed2734fefb03922cc,enis Samoilov <denis.samoylov@intel.com>, 2018-09-10 02:46:05 -0700, , cpu conv support 1x1 convolution avx2,,
5840,fec9be8a78d397805996b8a9ad29af0d511eeb86,enis Samoilov <denis.samoylov@intel.com>, 2018-09-06 00:40:10 -0700, , cpu conv support convolution sse42,,
5841,d4d7685327e7ad1f955c4611ed2064ddf47c55fc,enis Samoilov <denis.samoylov@intel.com>, 2018-09-05 20:06:31 -0700, , cpu conv support convolution avx2,,
5842,ff741782d05a241aa90abce66265411e381c2053,enis Samoilov <denis.samoylov@intel.com>, 2018-09-05 19:33:42 -0700, , common memory support blocked format block size,,
5843,83189b17cc9455a2435ddf377c473a1e57fbeb76,enis Samoilov <denis.samoylov@intel.com>, 2018-09-04 04:18:29 -0700, , cpu conv style,,
5844,b5a72f776ea2e44968c567ce922f2e96e01a774d,enis Samoilov <denis.samoylov@intel.com>, 2018-08-31 05:53:09 -0700, , src common utils introduce aux function pick,,
5845,a585a1f85a9b764cb3f7bd6f2100dcd99c2dcde3,enis Samoilov <denis.samoylov@intel.com>, 2018-08-27 11:41:53 -0700, , cpu add reference convolution,,
5846,34ec422fbd6a7ffb322714de3952c9e8118ba2fe,enis Samoilov <denis.samoylov@intel.com>, 2018-08-27 11:33:21 -0700, , cpu common support convolution avx512,,
5847,128554508d676fad9e01d668b8419b2da9ebc540,enis Samoilov <denis.samoylov@intel.com>, 2018-08-27 12:43:08 -0700, , benchdnn support convolution benchdnn,,
5848,a1204e41d177c0117f129cfaef92dc81d030ef4e,enis Samoilov <denis.samoylov@intel.com>, 2018-08-27 06:24:11 -0700, , include src common introduce format,,
5849,00857fd6cea8408269d533e4ebe04f30c6d39c12,helley Goel <shelley.goel@intel.com>, 2018-09-17 14:07:39 -0700, , benchdnn winograd fix false positive biasu,,
5850,190dad3aa57ffe91492d9e3645aca022fae6f20e,helley Goel <shelley.goel@intel.com>, 2018-09-17 14:06:16 -0700, , benchdnn winograd test norm avoid false positive error,,
5851,c0c3054ff69f103a2e92efc21b0f03f78f37fd2f,uta Okamoto <okapies@gmail.com>, 2018-09-11 19:40:17 +0900, , avoid downloading mklml twice,,
5852,8a4b93f1ac65f85e1e43e930114b8f2bca9e317e,duardo Gonzalez <wmeddie@users.noreply.github.com>, 2018-09-13 13:12:36 +0900, , add dl4j readme.md deeplearning4j framework also mkl dnn default use nd4j native platform backend dependency see http github.com deeplearning4j deeplearning4j pull 5622 commit,,
5853,a00823ec7ac4903cb6e576b7dc49c972743445c6,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-09-10 16:40:31 -0700, , cpu jit_avx512_core h_blocking non 1x1 convolution big spatial,,
5854,37525ffc5cc017ea75faab6f55485d0cdc85b8e3,rina Sokolova <irina.sokolova@intel.com>, 2018-09-12 09:49:21 -0700, , benchdnn rnn fix ref implementation bidirectional layer,,
5855,72a8d3a1843648afededd86c153362e233e9fcd3,rina Sokolova <irina.sokolova@intel.com>, 2018-09-11 14:30:11 -0700, , common fix produced icc nan vectorized sigmoid function,,
5856,2174a6bc97e32f950be31f949f0daddd67d9b624,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-09-04 15:09:02 -0700, , src cpu pool fix use maskmovdqu window,,
5857,19588d1484911a3dc7933b32ce71d2f1b9bbbb78,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-05 20:38:59 +0000, , build initial tbb support,,
5858,038c4f559ebfb6d442d35bb30c6a34cce8b9cf89,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-06 17:14:58 +0000, , benchdnn use mkldnn threading parallelization,,
5859,ecc7a49c8a0616a555d7e423b44bc65823cec881,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-11 05:27:22 +0000, , test add test mkldnn threading,,
5860,7af72fb5359ae10f08531cd1c163f0119ad0ec85,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-06 16:28:31 +0000, , test use mkldnn threading parallelization,,
5861,8581199732174da2c19460e9341230a86b54d1cc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-05 04:17:06 +0000, ," cpu workaround several gcc 4,5,6,7 compile issue using nested lambda gcc might somewhat tricky without patch one observe ice gcc unless special workaround done instance consider following snippet code  const bool do_relu ... auto fn0 auto fn1 ... do_relu ... ... var1 ... ... var2 ...    gcc 8.1 compiles code fine however gcc got ice unless special completely unrelated workaround applied like  auto fn1 var1 ...  single reason var1 captured reference ice whatever ... issue workarounded gcc 6.1 got ice workarounded removing const bool do_relu finally bug gcc 7.3 maybe version messed visibility symbol triggering compilation error see bug info http gcc.gnu.org bugzilla show_bug.cgi 80947 long story short better workaround reducing amount nested lambda hence introducing boilerplate code though",,
5862,8aa2e15772022e2070faaf44723756b917ff7720,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-31 18:55:50 +0000, , cpu thr replace pragma omp parallel parallel,,
5863,2ec347b032d1a03376e4a32d689e5777b0908742,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-30 22:23:06 +0000, , cpu thr replace pragma omp parallel parallel_nd,,
5864,b7366a9fc9ff7987025938c5915f2ed265dd4097,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-30 18:21:13 +0000, , cpu thr avoid using possible,,
5865,55df451b85a879f89c648f3295897618fd5a1b9f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-30 18:29:33 +0000, , common thr add case parallel _nd,,
5866,ffadf455abcbb9365cdd3064bea02ed9e31f07b7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-04 20:12:17 +0000, , common thr introduce for_nd,,
5867,0865cf17a87c01f920c43668d500c0fdc2d5aed8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-29 20:22:55 +0000, , common thr replace omp_ mkldnn_,,
5868,fb9c54894b671eb9f10c77007d1ad4684a8ce445,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-08 22:12:39 +0000, , test win propagate whole path test,,
5869,49617e0838c20fe6c320a3a127d100f09f6d9f44,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-07 01:58:20 +0000, , build style apple unix,,
5870,c1f5e25958ea63c89dd361c1f9eb96cd667d2008,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-07 01:49:40 +0000, , build introduce register_exe test binary,,
5871,613bdcb851693be70d248baa7f624ff1560ae4e9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-06 16:45:10 +0000, , test remove outdated test,,
5872,aa8a0f3c87ab2ffcff0385089cc9973a3708e964,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-03 20:58:49 +0000, , style jit bnorm field tail underscore,,
5873,43f3375249150ede08ba99443230300ba2ea4b0c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-09-08 19:58:11 +0000, , benchdnn allow adjusting problem runtime usage example benchdnn conv max per prb 1e3 ... conv params ...,,
5874,aa3a0eff17fb12c0fd3f00ed8e8ce72657a26d09,ourad Gouicem <mourad.gouicem@intel.com>, 2018-08-31 11:56:56 -0700, , doc api rnn add gate order supported mkl dnn,,
5875,7f629dd1a38367b096d10b7dfe6cb7ef6b6a465f,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-08-27 09:42:56 -0700, , src cpu 1x1 fp32 reduce cache aliasing impact spatial size equal high power,,
5876,b9558fd7871ee21885d45bb6e45397aa37cecb02,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-31 17:29:18 -0700, , benchdnn add regression test fpe bug fwd convs,,
5877,a14fe383286f0b93b44f2f2baa06092080f109bc,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-31 16:55:25 -0700, , cpu jit_avx512 fix floating point exception bug,,
5878,e492d2f04b7f2354b0e94623cc97216bdb3ffec8,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-31 16:32:10 -0700, , benchdnn add regression test fwd convs large asymmetric padding,,
5879,edb3a724ed087bbd523c6ff845caa05ad132c72a,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-31 16:52:30 -0700, , cpu conv fwd fix bug large asymmetric padding,,
5880,25dd4dee796c04cd92a9d44a21c041e179273ad5,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-31 09:14:36 -0700, , benchdnn add regression test bwd_d dilated convolution,,
5881,67c2de976fa33629e09802b5b204c5a51a938c3d,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-29 16:53:50 -0700, , cpu bwd_d fix bug dilated convolution,,
5882,34f28d62d2cd8c10ade9552602b6d85c07af1692,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-08-27 13:37:37 -0700, , cpu conv 2x3 wino support padded channel,,
5883,5bf042aea37722e1470813335e8224b495d9724d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-27 20:33:55 +0000, , doc preserve header file declaration order,,
5884,6797de63b804c90e152d2492244b2779b74cb848,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-27 19:42:48 +0000,217, doc api extended memory description particular describe memory zero dim 217 issue,,
5885,65f7c90d422173158ed6c89c84fca3340b800bd3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-25 02:10:56 +0000,307, doc api declare exact order input output primitive close 307,,
5886,5a5a3d89e9e480ad2244996753c483ca3d5ee5f5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-25 02:10:26 +0000, , doc api minor improvement rnn,,
5887,7faee69d58d02eac069283f7ae651b38d4153557,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-25 02:09:40 +0000, , doc api minor improvement batch normalization,,
5888,40fcba73af4765e64509aec3d7a456a5a7dac7d6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-25 02:03:45 +0000, , doc api add note workspace pooling lrn,,
5889,fc909b227b5c1eee264c299b92c7314c05eb4f8f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-25 02:01:49 +0000, , doc api style,,
5890,41bc0b7d4f97a65e6b9ab9b98843f81620b7e4f4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-25 00:01:28 +0000, , doc api improve various query description,,
5891,357364d3824b82168362dbcf510182bbc7d76359,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-25 01:23:50 +0000, , common rnn fix input_pd output_pd query,,
5892,798008f88fcee5e762a30300d3e5c9dc687dd061,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-24 22:30:48 +0000, , common softmax fix input_pd output_pd query,,
5893,c4a0c967e45fe5176a35d2c7191f76975423d27b,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-28 14:13:35 -0700, , cpu jit_avx512_core style,,
5894,aa7b91f4487efade467771188b3e30ff5a68561e,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-27 12:31:52 -0700, , cpu jit_avx512_core speedup non 1x1 convolution,,
5895,7e3986daade503ed25b5a9acdd321fcdd15f6cad,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-08-28 13:26:03 -0700, , cpu int8 conv improve kernel,,
5896,c2ca8f006e7579efbbafeb856037e1e7d4e02efe,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-28 19:22:31 -0700, , cpu jit_avx512_core use vnni depthwise compute step clx,,
5897,8b998243537242db07e6bbbf485b42ffec9c4c0c,mitry Baksheev <dbakshee@yandex.ru>, 2018-08-29 06:01:40 +0700, , cpu optimize conv pool avx 302 optimize conv pool avx made suitable vector load use fewer register 1x1 conv vpxor vxorps credit shall evgueni petrov espetrov yandex team.ru make pooling avx primary instantiation avx2 make conv avx2 avx unimplemented nonzero fix review comment issue revert change fix avx branch pooling use avx_ function isa avx mayiuse avx2 add avx_pmovzxbd avx_pcmpeqd function pooling fix signature avx_ function redo change reduce code duplication remove redundant check mayiuse avx2 init_conf update license banner use declared vmms guard unused function assert undo whitespace change comment instantiation uni_pool_kernel avx undo unnecessary split avx avx2 conv kernel compact avx avx2 split uni_pool kernel use right name avx,,
5898,04b30519db5c56899b008cdd7d807fb618bda215,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-24 17:47:47 +0000,106, cpu softmax initialize max flt_max instead fix 106,,
5899,03330ff03ba1d4e811658c4b4ff803e46487a9d3,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-24 07:16:39 -0700, , fixup benchdnn add target test deconv reorder rnn bnorm,,
5900,8dc4568d791ce3959401227b134153b36717869e,"nders, Anton <anton.anders@intel.com>", 2018-08-24 12:48:12 -0700, , fixup src cpu int8 conv fix crash,,
5901,3e54c1430b380345e1f325d71aca5179c34d3fa6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-23 23:42:10 +0000,217, common concat support memory zero dim finally close 217,,
5902,f5da76baaf8aff8772a60b26cb6d5974063e150b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-23 21:38:11 +0000,217, common sum support memory zero dim see 217 issue,,
5903,7232fd6282cbebb50c396a146efed13fc74ed80d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-23 21:11:39 +0000,217, common reorder support memory zero dim see 217 issue,,
5904,4a7d2a72694c4b298311c71806433113fde061a5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-23 20:28:14 +0000,217, common softmax support memory zero dim see 217 issue,,
5905,463d2577d33499b8a2eb3c9b3d4dc0747a9eb96c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-23 19:48:27 +0000,217, common pool support memory zero dim see 217 issue,,
5906,2a2b62832a84c3946c648d1836ca21ba1cb9b526,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-23 19:38:48 +0000,217, common lrn support memory zero dim see 217 issue,,
5907,114c821686a64822eb7415af95806bdd6b0f8469,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-22 23:48:33 +0000,217, common eltwise support memory zero dim see 217 issue,,
5908,ea703504659c57f5708b89309256032af3c6689f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-22 23:16:50 +0000,217, common bnorm support memory zero dim see 217 issue,,
5909,036dec577ddfcc317dffaa81ffc6dbb89ef5b2b8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-23 15:06:18 +0000,217, common support memory zero dim see 217 issue,,
5910,ccc4e01dce11e25245f5828f06d7c2a34de9d228,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-22 19:46:49 +0000,217, common conv support memory zero dim see 217 issue,,
5911,1fda9b14296d8a632a047c07cd13ad4b58b5113c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-22 19:41:11 +0000,217, common memory allow zero dim first patch bigger set address 217,,
5912,91b7ac93b30fddc89c330ff90fc78d3875c2c35c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-23 19:34:39 +0000, , common parallel_nd support zero work,,
5913,067369e791c133e074fad779fa5ccd327537c687,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-23 14:53:14 +0000, , cpu ref inner product respect layout described,,
5914,e36521fe935f7c277396de6d5478c6555ea7bdb5,ourad Gouicem <mourad.gouicem@intel.com>, 2018-08-24 10:48:15 -0700, , test fix build issue,,
5915,208dfc595443900eb97fe3351265a731f0342995,ourad Gouicem <mourad.gouicem@intel.com>, 2018-08-24 10:34:23 -0700, , test fixing build issue msvs2015,,
5916,b87382dc4e5ddd812eae9c4f8a878483c23d2001,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-24 00:04:38 +0000, , fixup cpu rnn fix accuracy sigmoid function,,
5917,fb13fdaf392ebcff7c28660bbf4aad02dde67474,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-08-23 12:13:39 -0700, , common memory fix formatting size,,
5918,ade490a106bbd827e280002b4117f80c582d2a82,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-08-23 12:12:54 -0700, , cpu bnorm fix memory allocation bit width relu mask handling benchdnn,,
5919,f7820daf6cb6fef67e4d52a31991f8f688d6361b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-08-22 17:32:27 -0700, , cpu bnorm fix asserts,,
5920,5e00323860eaf78df8dd9f9eb933cd4a161cea51,"nders, Anton <anton.anders@intel.com>", 2018-08-22 12:31:12 -0700, , src cpu int8 conv fix crash,,
5921,dfaf5adb41db0379f685e1dc552e474ca2edf19d,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-08-17 03:51:47 -0700, , cpu avx512_core improve performance non 1x1 int8 convolution,,
5922,52700efdf26160c2c651d3ed1f21067342c4f0b1,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-08-17 03:47:04 -0700, , cpu avx512_core improve performance 1x1 int8 convolution,,
5923,eb96e68f2fb670beb5f2ad532feacdddf2bc3ae1,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-08-22 06:27:21 -0700, , common correct trademark use comment,,
5924,c1600fd26cdd9d95b9bf485e4a5ad5f88f0ddc9c,ourad Gouicem <mourad.gouicem@intel.com>, 2018-07-27 08:34:37 -0700, , test benchdnn rnn randomize test,,
5925,6d2c9fb11b2beff2546ad7880be8276ded21b41f,ourad Gouicem <mourad.gouicem@intel.com>, 2018-08-08 13:46:52 -0700, , cpu rnn fix accuracy sigmoid function,,
5926,e8b3bdcbcf9fbb2706efbbb0714fed9d86c6d568,"nders, Anton <anton.anders@intel.com>", 2018-08-21 14:46:36 -0700, , fixup src cpu bnorm support padded format avx2,,
5927,5aa2a8f435ef4a45d36e9efd5d314f3c6250b6a6,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-06 09:39:02 -0700, , benchdnn add target test deconv reorder rnn bnorm,,
5928,2dd9d58b5632ab5a67a989056bab4ed32ed215e0,"nders, Anton <anton.anders@intel.com>", 2018-08-20 14:22:59 -0700, , src cpu pool fix sse4.2 bwd max pool,,
5929,80253567fac93f7a2a6e5ab884a7ed6dd4fb95fe,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-30 05:58:44 -0700, , test add test case padded blocked format,,
5930,c67f75ecc986b83f410ff5937e432b58ff691353,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-30 05:55:03 -0700, , src cpu bnorm support padded format avx2,,
5931,89350ffaaddd12f97480a651ee95b122daa88ed9,"nders, Anton <anton.anders@intel.com>", 2018-07-24 10:35:03 -0700, , src cpu conv support padded format avx2,,
5932,f51304ad8087c0a3982ac023edd899db9f28baa3,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-08-20 14:23:34 -0700,291, gtests start relying mayiuse detection cpu feature close 291,,
5933,d1873bb13e4eaecec4eecab18210496c98e1520d,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-08-13 17:56:14 -0700, , src cpu split mayiuse isa trait dedicated header,,
5934,6d3821b61d85a261c4420f3a4ad6e5f00bb9671f,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-08-16 17:29:14 -0700, , gtests fix softmax fwd test rely realistic error threshold,,
5935,7504cc6f088952331fcb411fd6acdd8cd73d2213,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-07-27 13:26:08 -0700, , example rnn training lstm variable length sequence,,
5936,3c0ff94588d948111289c8153714c26f36768ee9,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-08-10 15:00:22 -0700, , src fix warning type cast,,
5937,a75c017f1ba7fa39d694363f48e053ed8ac05254,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-08-10 14:59:09 -0700, , fixup api fix warning int forcing value bool,,
5938,07982b3d74ec5cd52448afbdd7f7d0145f33e2d0,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-08-10 10:38:03 -0700, , cpu ref rnn gates_reduction workaround parallel simd collapse runtime issue seen icc17,,
5939,304835cb48de33acbd7c938002f023896dd4da15,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-08-09 13:49:37 -0700, , cpu rnn fix backward,,
5940,ecd2b0c54cf20c552b129d30098ffc9e3dd3f168,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-07-27 10:10:08 -0700, , api rnn fix error message,,
5941,aa4cfcdcefe6c8adadea476eb211b64ec6e38121,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-07-27 10:03:49 -0700, , cpu ref rnn backward execute_ fix parameter passing,,
5942,902a67585f21cdeafee4712ec1ba726eada1b806,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-15 08:12:22 -0700, , cpu benchdnn add relu support inner product,,
5943,ae973bcd73cda9a110f82b646c669341979a0c04,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-09 09:05:42 -0700, , benchdnn implement benchdnn test inner product,,
5944,de7a2fe3b8f8c192cfd466807100175b03f8b269,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-10 06:57:28 -0700, , cpu int8 gemm implementation,,
5945,2d2d222250e0589de35aeb39010526cfa1ba2271,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-09 07:42:41 -0700, , cpu int8 ref implemenation,,
5946,cc31d298642f3132c4d94c42498af17523fa2585,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-10 07:56:34 -0700, , cpu gtest fix incorrect result nhwc format,,
5947,e7f60f8d7f7e6d254df28d1c355032ec724bbbf2,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-14 10:19:07 -0700, , common fix msvs warning saturate routine,,
5948,a147082ce98243af386cc7d6498fb6ab11fb98ee,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-17 00:36:50 +0000, , build allow building static library use cmake static,,
5949,ddd5abaf93f7b33763bebec69343f790efd8e530,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-16 20:46:13 +0000, , build introduce special place building option,,
5950,5e1d4f8ad46805b37a926d02edcb24a14da8716e,"nders, Anton <anton.anders@intel.com>", 2018-08-17 10:43:35 -0700, , fixup src cpu non conv support tensor avx2,,
5951,7c2ac4eadb8a55030b4fecea573fee692d43f62b,"nders, Anton <anton.anders@intel.com>", 2018-08-06 12:33:25 -0700, , src cpu conv fix bias conv paddded,,
5952,feadcedef9eece0bc28a02160eff254f754fb46e,"nders, Anton <anton.anders@intel.com>", 2018-08-06 10:13:37 -0700, , src cpu conv fix integer overflow offset,,
5953,a1ae707658868e336e8f9d7e724f838d16ba38eb,"nders, Anton <anton.anders@intel.com>", 2018-07-25 16:57:49 -0700, , test add case blocked format avx2,,
5954,949001799f1c6009f5576a8556395d39adc95681,"nders, Anton <anton.anders@intel.com>", 2018-07-25 16:49:31 -0700, , src cpu non conv support tensor avx2,,
5955,422206ea4a0fa30859326c760f11ec5544e5a1d0,"nders, Anton <anton.anders@intel.com>", 2018-07-25 13:57:31 -0700, , src cpu conv support tensor avx2,,
5956,aea108f0c316b936a6967b468b52ec96e737d7e9,"nders, Anton <anton.anders@intel.com>", 2018-07-25 13:56:36 -0700, , common introduce blocked format avx2,,
5957,1f9ecdcba79f52c95c6c4fe411a9f46b075e4899,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-10 19:39:12 +0000, , src cpu gemm jit enable avx sgemm rename avx2 avx,,
5958,0146c80d71b43544f8de9bd822cf49f1103d34ad,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-10 19:34:34 +0000, , src cpu gemm jit implementation avx enabled yet,,
5959,c13069cee303a738c5b3cfdf976c885884e635ee,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-08 02:42:05 -0700, , common gtest improve accuracy tanh,,
5960,79cfe3d54c5f8f642b3c044e13019bb8de056468,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-07 09:37:55 -0700, , eltwise use log1pf insteag logf accurate result,,
5961,23f45a2e4cb4158e6111d3e59d91b66038636edb,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-03 03:44:16 -0700, , src gtest fix float overflow eltwise,,
5962,5d74615bc435facb1b61bb58eded7466dfcbdbc1,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-08-09 12:30:20 -0700, , cpu replace omp collapse parallel_nd,,
5963,cc2e053a33ce25b43c8851fd1781eb4a314d6643,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-08-09 09:59:01 -0700, , common introduce parallel_nd threading,,
5964,4e333787e0d66a1dca1218e99a891d493dbc8ef1,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-08-14 13:11:23 -0700, , bumped version v0.16,,
5965,84d1f81ababf4c38db04cf2bfa18ddf0931bcb99,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-08-14 13:09:09 -0700, , doc extended set supported application functionality,,
5966,c53ff1e79ccc1f68a92fdee0f9a3801872a854bd,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-14 09:17:16 -0700, , benchdnn add int8 regression test conv right padding ur_w_tail,,
5967,9b240ec8fe6121712a070ad9216f91ffabf4b6cc,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-14 09:09:55 -0700, , cpu jit_avx512 apply bug fix right padding int8 kernel,,
5968,8461ecce00a9e76928e15798f89635b0a2e2322f,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-13 16:10:16 -0700, , cpu jit_avx512 remove unneeded local variable parenthesis,,
5969,0d5884261217496cda7787ecc47d2be3355ab1e5,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-13 16:05:00 -0700, , benchdnn add regression test conv right padding ur_w_tail,,
5970,a2fccd5a35997513ae3d916092516ca4f5718d41,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-13 15:58:13 -0700, , cpu jit_avx512 fwd bug fix right padding incorrect kernel generated right padding larger tail unrolling factor,,
5971,1276878691d983f40fbf8608e3f50b0639cc4a94,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-09 09:37:39 -0700, , cpu deconv improve perf bias computation,,
5972,c9d6e8527094aad5562d34a58c44d988d59c5f25,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-08-07 00:11:52 -0700, , test benchdnn add regression test,,
5973,83b5c091891df9ffe982e94010d0dfa30c670d4e,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-08-05 23:46:30 -0700, , cpu avx512_common fix div zero simd_w,,
5974,e2ee8bc547ed015fbf1e0d6c60c0834b78f322eb,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-07 09:23:11 -0700, , cpu jit_avx2 enable optimized kernel support 1st conv,,
5975,76af70b58f75c7a7a7415dd89813cb12fdee0a72,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-08 11:03:51 -0700, , cpu jit_avx2 reduce size generated code,,
5976,a2d50869adfbe73860403433e0057b1c7d75c753,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-08-07 02:39:58 -0700, , test benchdnn add regression test,,
5977,365e8272c818eaf0351a37c2ab8ca3dc53d9ee17,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-07 12:47:07 -0700, , cpu avx512_common fixup handle negative padding ur_w,,
5978,3f58c162468e8fcda7404f578632ba71719decb4,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-08-03 07:17:29 -0700, , src cpu wino_reorder simplify code,,
5979,1a16b62d5d992e0f652b046f7a4fe3555c81fa21,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-04 13:16:21 -0700, , fixup src benchdnn deconv introduce ref gemm based int8 deconv,,
5980,c69b285b25427970ae0265a52562aa4a8eb70e94,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-01 06:34:46 -0700, , cpu conv enable u8s8s32f32 ref convolution,,
5981,c1298f0d66522f31a7c56d8aae7a9ee0c5a4e2c2,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-27 06:13:07 -0700, , benchdnn deconv add input file int8 deconv testing,,
5982,d06d5ff3a2af57910c036cff0f7db3b1b13b732f,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-13 07:12:34 -0700, , src benchdnn deconv introduce ref gemm based int8 deconv,,
5983,85e49e775e7e0b20701c0edac769fab4d9a1f3d5,"okolova, Irina <irina.sokolova@intel.com>", 2018-08-01 04:30:55 -0700, , cpu avoid using prop kind backward conv deconv,,
5984,1a97cbb6ea691bc5b8850efd46de805b06cea2a8,"afonov, Igor <igor.safonov@intel.com>", 2018-08-03 10:36:13 -0700, , example fix initilization float double,,
5985,e0ddfb74191cafe17866f4a7aeae181f21bd9c38,"afonov, Igor <igor.safonov@intel.com>", 2018-08-03 10:05:18 -0700, , build remove suppress warning flag example test api,,
5986,7570be09d34dd7e390ac6fd1c60a2ce2ccd84793,"afonov, Igor <igor.safonov@intel.com>", 2018-07-30 10:44:02 -0700, , api fix warning int forcing value bool fix 272,,
5987,0f6a5881f70c1fce4f9110c50863149d0c9efbb4,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-08-02 17:48:10 -0700, , src cpu wino_reorder fix compile warning,,
5988,b3b766764274adb7b866edd85ef8739dd43b7405,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-01 14:25:50 -0700, , gtests add new instance dilated convolution test extend test coverage,,
5989,2ccb1604b18b4a65ec795590d46d94fd3ff07a02,"ierschem, Keola <keola.wierschem@intel.com>", 2018-08-01 13:17:32 -0700, , benchdnn extend dilated convolution batch testing,,
5990,c584ee55bba76efea0f6d1146cedcc6cd7d610b3,"ierschem, Keola <keola.wierschem@intel.com>", 2018-07-30 13:02:29 -0700, , gtests add dilated convolution instance bwd_w f32 test,,
5991,6218a221d3303de81256f8245d1b55e657721ddc,"ierschem, Keola <keola.wierschem@intel.com>", 2018-07-30 12:57:39 -0700, , gtests rename dilut ion dilat ion,,
5992,e3f2538091249e82d6c167d5d400527ee5bae1eb,"ierschem, Keola <keola.wierschem@intel.com>", 2018-07-30 10:57:31 -0700, , cpu style,,
5993,a3631bd2db6bc6595646c868355b3123d9e08e43,"ierschem, Keola <keola.wierschem@intel.com>", 2018-07-13 16:13:54 -0700, , cpu conv jit avx512 bwd_w enable dilated convolution,,
5994,dd0487c6c4c06c90847c951ccc671e5694cc41f4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-02 21:30:56 +0000, , src reorder clean implementation list,,
5995,087455d28d7f21556fc3393ce0f3dabb9c9f0c52,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-26 20:23:43 +0000, , src reorder jit direct copy special case,,
5996,029f4ab7bad970ef9a386e00597800b69f22cfe2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-30 20:26:57 +0000, , src reorder jit faster transposition,,
5997,9e9d78e6baac25a90f0523fd96322d791576837d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-30 20:03:47 +0000, , src reorder jit aggressive vectorization load cvt store,,
5998,a41760dc6f674bbfa0a8c46513f5a4d4072fb632,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-30 19:13:43 +0000, , src reorder jit faster load stride,,
5999,e8388d1f8b3709b15e3bcde7fdd4ff922a15a014,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-30 19:08:43 +0000, , src reorder jit improve blocking cache,,
6000,debbe264419dc00c9a351ab32d83e8909cfe0454,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-26 19:38:59 +0000, , src reorder jit aggressive parallelization,,
6001,792b9e53e1e31599ec152ef2b535670374019ed9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-18 19:34:18 +0000, , src reorder jit initial support multiple scale,,
6002,8b1df22367c1dbe8e6835db1e00b03e3bd6fd268,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-19 21:32:04 +0000, ," src reorder jit initial int 8,32 support",,
6003,e8d7ead1219edf973b8f9124fa99ddb841b1d095,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-18 23:12:05 +0000, , src reorder jit omp driver data agnostic,,
6004,357920831bb942b5081cec887a4668f2d3d26970,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-18 17:46:09 +0000, , src reorder jit style use scale instead alpha,,
6005,8134d346cdb7fe1695a2aa55771071d455fae0bc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-18 23:52:29 +0000, , src reorder jit prb_simplify handle contiguous folding,,
6006,d6d107efd5e9989af1689092bbdaaa3a74d404d3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-18 17:34:33 +0000, , src reorder jit use swap whole structure,,
6007,cc8f358171efa864fb3df02899959162780242cf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-27 19:54:30 +0000, , src reorder ref better mask support case like 0x001100 0x001111,,
6008,74dea1de5efbc25ad8601912f05d749e10fa1137,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-20 17:45:04 +0000, , src common utils introduce round mode set restore,,
6009,046c70451929d5962f43b5069c0c0ad241f327e1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-20 17:44:26 +0000, , src common utils introduce thread_local macro,,
6010,6b2a1096509ea0203280c04f010475762d36868b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-26 01:12:32 +0000, , benchdnn reorder check arbitrary memory format,,
6011,7b7831d1c207d5b234a7da754a9c1b6e69379b44,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-25 21:15:40 +0000, , benchdnn reorder enhance driver add command line processing introduce testing input file improve perf report make copy paste reproduce line,,
6012,5d6394f0ab4117ce4d913d1e45fae7449280030d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-24 20:43:58 +0000, , benchdnn reorder style minor reorganization,,
6013,54ea5fd33577d57f7aa9fac3644ed28915e39781,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-19 22:06:29 +0000, , benchdnn common use mkldnn debug possible,,
6014,df64aade316e31e8cad07dd514c5c7c836676f7c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-19 22:04:47 +0000, , debug make symbol visible update,,
6015,27dd876d67c93cf92c388a2ba98dc54c7552bd7c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-19 22:02:16 +0000, , script debug update mkldnn_debug.h generator allow others use debug function,,
6016,c10d50860e0e2340c9f96d7f06e47a4f9998a162,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-23 21:04:39 +0000, , src common saturate correctly,,
6017,92fb9a3a2741f0b7ff3cb7d4e48266ad4cc5022d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-26 20:22:21 +0000, , cpu jit add vmm trait cpu_isa_traits,,
6018,6c30475369aedf57f9706b1d78b043adb2f5939b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-08-02 00:33:06 +0000, , cpu reorder wino style reduce type redefinition also fix build msvc 2015 unrelated bogus error,,
6019,85cbc29ca5e09490e2d47c57330f39c8e47411cb,"nders, Anton <anton.anders@intel.com>", 2018-07-26 10:25:06 -0700, , test benchdnn int8 test case tail,,
6020,d31322c013fd0cbf1c68844605af82915c8a1108,"nders, Anton <anton.anders@intel.com>", 2018-07-20 12:44:29 -0700, , src cpu int8 conv support padded format,,
6021,787a1544a5536a289a9d54abd72b149bb53e7204,"i, Qing <qing.yi@intel.com>", 2018-07-31 16:26:36 -0700, , test benchdnn change dilated deconv test case zero dilation,,
6022,3cfb6641e2032b83f6680d8cf7ba7c3b1792ba8d,"i, Qing <qing.yi@intel.com>", 2018-07-12 07:20:14 -0700, , test benchdnn adding test dilated deconv,,
6023,ffeca7947a083f04582a729cf16e2c53a8516e33,"i, Qing <qing.yi@intel.com>", 2018-07-11 00:19:17 -0700, , cpu deconv enable dilated deconv,,
6024,5b7512edca6cb8ad69e94d2be2a8503a28b2b296,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-25 12:18:45 -0700, , cpu conv wino int8 inference move requested weight layout logic init init_conf,,
6025,2d869402f61b3e44a2ed3fa05c69f1df88364026,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-24 19:06:40 -0700, , benchdnn explicit call forward inference fwd_i,,
6026,67f90b06f3eb3a3145b7223a7ccb7f621aa27c9d,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-19 19:28:20 -0700, , cpu conv wino rename,,
6027,39e062e5cd78b10fdcccb1c05d8ebd87ee992f40,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-19 18:16:48 -0700, , cpu conv wino winograd 2x3 fp32 inference,,
6028,8d4cbe12abf2e9e0307800f956d5da7cf5dbe7c2,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-19 16:50:20 -0700, , cpu conv wino style rename,,
6029,0d59b8ae84e473800dcafda035e4f48068d7c6ed,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-19 16:43:23 -0700, , src conv wino 4x3 f32 winograd convolution use saved weight inference,,
6030,73ca6727d8a7b052b63e9f4c39ec2b07b9d3e094,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-19 16:16:44 -0700, , cpu wino reorder support different layout winograd weight,,
6031,3516af95ce13e614b897d6b45f58a5afef595461,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-27 12:48:39 -0700, , benchdnn add minimal verbose output see testcase running useful segfaults,,
6032,49c3d3708c200f36cf4f1d528cd020110de8de56,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-27 16:01:18 -0700, , cpu conv 1x1 remove obsolete structure,,
6033,d8898de26e79f0af3947c687a6cd3d1d1af7970c,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-27 15:56:43 -0700, , src conv 1x1 fix datatype load bit register,,
6034,48f9b1dd6ae7f058b5286d1a479fef8a7d17d002,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-07-27 11:59:28 -0700, , src conv wino fix uninitialized variable case,,
6035,51b7cc997fac010b66f9262175ed9ebd369b5b12,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-07-27 14:25:46 -0700, , cpu common fix scratchpad usage gemm convs,,
6036,d352e0db707cb943b151407353d0d6ed0286a226,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-26 14:14:17 -0700, , src cpu ncsp bnorm bwd keep threading params date,,
6037,ba6a99de9b60e5e14b3259c3a8c08f871cdc2560,"nders, Anton <anton.anders@intel.com>", 2018-07-17 10:00:49 -0700, , src cpu pooling dispatch ncdhw nchw bwd pooling,,
6038,649092a1e09d82f5a39fe0ad690b6da070b5588b,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-26 08:56:30 -0700, , fixup cpu gemm add internal extended_sgemm routine,,
6039,05f91855b4502efeac119d29b50c840f707a3bcf,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-07-24 18:33:43 -0700, , build add build option disable scratchpad,,
6040,06cb3dbb443296096a8a6bd1c2631d3ed2a3a70e,"hustrov, Nikita <nikita.a.shustrov@intel.com>", 2018-07-24 18:33:11 -0700, , cpu conv via gemm use scratchpad reduce memory footprint,,
6041,2dc3d2d7caaa251de1796ba0222b1db4287a437d,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-07-18 13:46:10 -0700, , rnn backward api fixed,,
6042,4b6ea07eeb685773168d8f9223dde271aa90494f,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-07-23 15:41:47 -0700, , src conv avx512 winograd use preable postable jit kernel cherry picked commit,,
6043,cb9ee347a03b9eb125f79250ab9d778990c60cae,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-07-20 10:53:05 -0700, , src conv avx512 common winograd fix integer overflow transpose jit kernel,,
6044,0e16a9e26417b53dce6ef3e553f498d7588caad7,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-07-20 10:48:33 -0700, , src conv avx512 common winograd fix integer overflow scratchpad size,,
6045,ff6b9f559997a392472c3293224633b3bac96efd,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-07-20 10:46:29 -0700, , src conv avx512 core bwd_w winograd fix integer overflow,,
6046,a46b870cce30fdef186be4105ab1566fa902c499,oo Rong Jie <loorongjie@gmail.com>, 2018-07-20 23:15:25 +0800, , build add clang msvc support 275 add clang msvc support minor fix add missing option intel compiler used fix older cmake,,
6047,36abbbf72109707eb8ad46d50e5d560ec3462f23,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-12 05:19:37 -0700, , benchdnn replace reference gemm mkldnn_sgemm,,
6048,3502ce62069126a177a8fce26a5e7d563cdff5c6,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-18 07:24:26 -0700, , cpu rnn replace jit cblas sgemm call mkldnn_sgemm,,
6049,2c4e8ae6020715cc1e83d9ea791e79bd7c473894,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-11 09:18:47 -0700, , cpu gemm conv replace jit cblas sgemm call mkldnn_sgemm,,
6050,8423e3ebea8b7519f53b81aebc4920fe2975627d,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-10 09:13:06 -0700, , cpu inner product replace jit cblas sgemm call mkldnn_sgemm,,
6051,5fcf79b007c20427682265cf89d5c325a1fad99f,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-10 02:27:24 -0700, , cpu gemm add internal extended_sgemm routine extended_sgemm performs gemm add bias output colmajor order call either cblas_sgemm daxpy jit kernel avx512 avx2 ref code,,
6052,31f712bd79f7cc131bae0d66cc2b8f816bb058c2,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-11 09:15:58 -0700, , cpu ref gemm fix incorrect result called parallel region,,
6053,0c1cf54b63732e5a723c5670f66f6dfb19b64d20,"ierschem, Keola <keola.wierschem@intel.com>", 2018-07-18 12:39:35 -0700, , cpu avx512_core fix bug bwd_d convolution sh1sw2 stride,,
6054,038ab866a53e0940ceace9458895705631b8745a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-07-18 10:43:22 -0700, , github update issue template,,
6055,499ea1c7c488c34d05df709cbe93bb4f033736b1,"ierschem, Keola <keola.wierschem@intel.com>", 2018-07-17 10:22:23 -0700, , src test fix style tab space,,
6056,d38adc1cd9732810a688898b3645d918c4de4a22,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-17 00:02:56 +0000, , src cpu jit reorder fix style,,
6057,9804253f4270965b3ff2191e8ba04e68cfdbce09,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-12 00:17:10 +0000, , doc design understanding memory format,,
6058,8764297b6feb1665d8e641595741fa4a71922737,"ierschem, Keola <keola.wierschem@intel.com>", 2018-07-16 12:10:25 -0700, , build bumped project version v0.15,,
6059,a069c869b3326daa1fc73e49bb4a3c1629b9b0d3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-15 03:30:16 +0000, , benchdnn exceed max number cached path,,
6060,5b135f0f70feb161ed1327e73c88894c42086d42,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-15 03:05:15 +0000,278, benchdnn reduce buffer size avoid truncation similar 278 make gcc 8.1.0 happy reason warning appears debug build,,
6061,27e50ac39ead9019083d6ae9409ce23e700a3e20,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-15 03:03:29 +0000,278, src common verbose use correct length buffer close 278,,
6062,d6d75cddebd62f498c57270befaacad7717d5de6,asser Zamani <yasser.zamani@live.com>, 2018-07-16 01:38:50 +0430, , benchdnn fix stringop truncation 277 fix compiler specified bound equal destination size werror stringop truncation warning error message,,
6063,8b243391c77ed5c37be146dec6bcf5d9a5aa46f4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-13 19:31:12 +0000, , src cpu sse42 1x1 conv guard padded case,,
6064,d7daf58caa5a698701e049f600f81762f6c0f83f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-13 14:57:33 +0000, , src cpu memory set zero padding generic blocked fmt,,
6065,88caf42e1cfb8947c740ffc8b63264bfb5392415,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-13 19:22:43 +0000, , src cpu deconv support padded format,,
6066,e72b662cb139d6a62d41353d762f6ab8a360007d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-13 17:59:22 +0000, , src cpu deconv style,,
6067,e58f34a4e41cb83a314755452c29bb7f3a633122,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-13 14:57:29 +0000, , src cpu deconv proper check non blocked format,,
6068,666fe2e66570b57d76bdcde282f6e7981c2e7412,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-13 00:34:18 +0000, , src cpu deconv delete temporary object,,
6069,44affb17e5ed02cd77e8710f00360b2c8d89cdfd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-13 00:40:56 +0000, , src common fix aux function,,
6070,64e03a1939e0d526aa8e9f2e3f7dc0ad8d372944,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-07-10 18:05:44 -0700, , build bumped version v0.15,,
6071,ff0da2c455e3275bfc8f0a1f8741f6d45702852e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-07-10 17:01:10 -0700, , fixup cpu ref pooling dispatch ndhwc nhwc pooling,,
6072,7fc1e7a7abab51f76ade63963b0a4dd00c1a78d9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-07-10 17:00:50 -0700, , fixup cpu ref pooling dispatch hcdhw nchw pooling,,
6073,a5e6fc51e51a683fcba7508310165eae7d7360ef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-10 00:06:26 +0000, , benchdnn input conv add tail testing,,
6074,c96c61ca55b5ae4b7ba82a955b3ca814b3466529,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-10 18:44:34 +0000, , src conv depthwise support padded format,,
6075,322cb9c2f3cfe70d1cb249c00386a0c824ecc406,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-09 19:34:43 +0000, , src conv wino support padded format,,
6076,454a705a1194401929a07ee2f17a3376cf80cc7a,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-07-10 06:03:55 -0700, , build bumped version v0.15,,
6077,a00d97ff14f31c5843e5e91982b6a91c66c2be05,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-07-09 14:15:10 -0700, , cpu ref pooling dispatch hcdhw nchw pooling,,
6078,1b4f1640e533ae58c28b420f6448dae617cdabdf,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-07-09 14:13:11 -0700, , cpu ref pooling dispatch ndhwc nhwc pooling nhwc pooling implementation already support ndhwc format dispatched,,
6079,5a86a781ee4bb529d596ad33e6d7d5dfd5a51f5e,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-09 13:50:46 -0700, , cpu gtest gemm introduce mkldnn_sgemm api,,
6080,440391b9d47f3ce122bdc09d5a3465e7096ff42c,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-09 13:48:40 -0700, , cpu gemm move aux gemm routine gemm_utils.cpp,,
6081,050b17a73c7178bee24bf70239135998c1a45ec2,"okolova, Irina <irina.sokolova@intel.com>", 2018-07-09 13:39:32 -0700, , cpu gemm move jit gemm cpu gemm folder,,
6082,5ef806754532adc27ed1a428eb40cafa72f632c6,"nders, Anton <anton.anders@intel.com>", 2018-06-28 16:49:16 +0000, , test gtests support padded format hopefully tentative commit would replaced appropriate one currently testing done hack ...,,
6083,fd22379c489de5882488ce45ebf7a5307a29eb37,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-03 17:48:38 +0000, , src conv support padded format,,
6084,1475c5ec648d0ff86978e0613ae04bf03e4d7418,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-28 20:28:34 +0000, , src bnorm support padded format,,
6085,96b170eb1be9d6c2cd2fb914b1d2f1d5c6e81e5a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-03 04:15:13 +0000, , src concat support padded format,,
6086,2026a369be793c6bc0201603d2a30a0694ef6c1e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-28 21:31:43 +0000, , src lrn support padded format,,
6087,88c4882a040d53c45908f93251c0235a3e8791c1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-28 20:28:41 +0000, , src pooling support padded format,,
6088,7ee562bc0b72c15a4eb49043baf7644068b806f4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-28 20:22:48 +0000, , src inner product support padded format,,
6089,a6152fa0697ff044bc6a533de8ea734ae2764cf5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-28 16:49:08 +0000, , src eltwise support padded format,,
6090,da744db9548139cdad60f999d78acfe9175dc9e4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-28 20:27:44 +0000, , src reorder support padded format,,
6091,88fb8ce5c34343b87fec62c279547364a2e319ff,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-28 16:50:39 +0000, , src common memory desc wrapper add only_padded_dim,,
6092,28df745f3ccd6ddab9e85e79c4f196711334a6dd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-03 04:19:51 +0000, , src zero padding set data handle memory,,
6093,eab9687a369a5a8fc979a00f2e0789857ba671f5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-29 17:01:16 +0000, , test reorder rely mpd.get_size get memory size,,
6094,00db340ce94c2bcda8ff20dd4f3cb609f9d760e0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-03 04:13:56 +0000, , src common type helper add,,
6095,2ca0d8d0bec64866dd2bd88f00dfef3ab6a8460e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-07-01 01:28:07 +0000, , src view make view creation safer return error view created due one reason another previously either assert caused abort simply library undefined behavior ...,,
6096,d7fce7f6e2f1ede69e6d2ec228e89a75b6b2e6ca,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-30 19:17:59 +0000, , common remove unused memory format oihw8o,,
6097,76217450ca9d0afc4f9d4b38d96937036522a729,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-30 19:05:52 +0000, , common remove unused memory format ohiw16o4i,,
6098,e4cab5db141914866e848ff445e81f9f7200148e,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-07-05 21:06:53 -0700, , benchdnn rnn cover fwd inference training want cover fwd inference training handle workspace way patch fwd inference covered testing dir fwd_d fwd training covered testing dir bwd_d change,,
6099,ecbb79bceb476b78cabaa83b9ccc06ed6adda7f7,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-07-05 21:00:54 -0700, , cpu ref rnn accept workspace training change,,
6100,16527439fad9663df24d2034e6e8c47899a0de49,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-07-05 11:29:19 -0700, , jit reorder fix support unaligned address sum postop non vex instruction allow unaligned address parameter fix adding movups addps vex instruction issue conditionally use addps vaddps order save register avx machine also add test case sum raised issue initially change,,
6101,045d8d0d0f75bcabc65b579ac14168d21cc544ec,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-06-29 15:03:15 -0700, , cpu sum adding verbosity support change,,
6102,951806d05d666e42dc79dee2e338d3abec031657,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-21 13:34:53 -0700, , style correct excess missing space,,
6103,077d0307c1343dc0462ba513b03471eb5b799c2c,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-04 10:50:27 -0700, , cleanup remove unused variable,,
6104,9d15b38f3259e0bb758c88fb6d94c866c1e81121,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-01 14:00:53 -0700, , src cpu jit_avx512 enable dilated convs direction fma kernel bwd_d stride,,
6105,4c1c4a1f089e4e7cfaf997dcbe29f76830e4916d,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-23 15:39:01 -0700, , src cpu jit_avx512 enable dilated convs direction fma kernel bwd_d stride,,
6106,55300f456e13188de2df462847e5d5a5bf1a05b8,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-21 13:36:12 -0700, , src cpu jit_avx512 enable dilated convs direction fma kernel bwd_d stride,,
6107,873285bd43013aa110cde7a443b98034a6dcc6bc,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-07-05 15:39:31 -0700, , cpu avx512_core fix performance fwd convolution,,
6108,8f4931b5653fb7d20edd8743aea1315e3fd12a6a,"ierschem, Keola <keola.wierschem@intel.com>", 2018-07-05 11:45:40 -0700, , gtests use common calculator right padding convolution,,
6109,7f159ff33971a3dae270d47e092b5b600b172ded,"ierschem, Keola <keola.wierschem@intel.com>", 2018-07-02 16:01:37 -0700, , gtests define common calculator right padding,,
6110,1d56b57a5b7cb94a879f1d33cd542de1e4b19da9,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-29 14:34:25 -0700, , gtests pooling fix padr calculation associated test,,
6111,2c758b37b7c36da37f0fdc8f1bb9197115da66b6,enis Samoilov <denis.samoylov@intel.com>, 2018-07-02 01:17:16 -0700, , test gtest lrn bwd add regression test case,,
6112,be66574205287bdb70351d610b27c411169bd987,enis Samoilov <denis.samoylov@intel.com>, 2018-06-29 10:57:13 -0700, , cpu lrn fix kernel loop range bwd issue discovered caffe lrn unit test,,
6113,05a51457124ab4c0deedfff2f37f07705019f919,rissman Loomis <crissman@preferred.jp>, 2018-07-01 07:40:18 +0900, , doc add chainer list application using mkl dnn 266 add chainer software product minor style fix,,
6114,ad83a52afb5e34f6073182d9b4162dd3ff91970f,.okada <kokuzen@gmail.com>, 2018-07-01 07:36:13 +0900, , doc add menoh list application using mkl dnn 265 preferred network recently released menoh http github.com pfnet research menoh inference engine running onnx model using intel mkl dnn,,
6115,cfee61bf81322b1ca315d5ed6cb9a9419618426b,"okolova, Irina <irina.sokolova@intel.com>", 2018-06-19 03:08:15 -0700, , common doc rnn introduce gru cell linear reset,,
6116,876a204edad2db6de1ec2407c0e045e71beeb9b5,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-06-27 17:22:22 -0700, , test pooling cover max pooling full kernel padding area,,
6117,418481026366ee59ffa05cc04dec59d1332a875e,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-06-27 17:20:25 -0700, , cpu pool ref nchw format fix full kernel padding area bwd max_pool,,
6118,92a54f476b4de345a6fddde75145100be795c1f0,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-28 10:02:54 -0700, , gtests convolution relu split negative slope separate test,,
6119,94feab3d55ef4fa107272ea7f6db2bbaea62681e,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-27 17:05:11 -0700, , gtests move regression test case correct instantiation list,,
6120,6d8e9189a3fed9921e1335911eedd08a00bc37f3,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-06-26 18:48:39 -0700, , test input file convolution supported topology,,
6121,de6d1999c0ab6fb525bb6652268e5ba4413c3d47,enis Samoilov <denis.samoylov@intel.com>, 2018-06-21 18:06:04 -0700, , cpu xbyak add uni_vdivps take buffer version uni_vdivps avoids limitation 1st 2nd argument must equal xmm,,
6122,927f7d7ef69660caeefabdb3193f8c380f35e61b,enis Samoilov <denis.samoylov@intel.com>, 2018-06-25 14:28:04 -0700, , cpu xbyak add uni_vsubps take buffer version uni_vsubps avoids limitation 1st 2nd argument must equal xmm,,
6123,661b47bbd009060c9e0ef89b6b2db673e5ef9214,enis Samoilov <denis.samoylov@intel.com>, 2018-06-20 14:01:33 -0700, , cpu jit bnorm add sse 4.2 support bwd,,
6124,6fbe60f2b2efe998b0c6f30f8d7da2cda23d06cb,enis Samoilov <denis.samoylov@intel.com>, 2018-06-20 12:09:06 -0700, , cpu jit bnorm split bwd separate function,,
6125,9435fd174725ac3547ba6b9469143ef43a79041d,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-06-22 14:30:10 -0700, , src bnorm workaround segfault caused clang 6.0 pragma omp simd,,
6126,1ce0f0bd341cf8942437d50b29a85253197402c4,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-06-20 15:14:42 -0700, , cpu bnorm jit fix github issue 245 data race rbuf,,
6127,5234bf5ca75d0b334b80001fde05d310ff8289d3,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-06-14 10:48:08 -0700, , src bnorm ref ncsp nscp shall use training relu fused,,
6128,effaeda681fb036cfb3b6e9e1d36856cb21f7327,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-06-12 13:42:35 -0700, , cpu bnorm fix inconsistency spatial threading decision logic,,
6129,245427663ade8c6c532603a4041167e792117695,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-06-05 18:00:14 -0700, , benchdnn bnorm fix stack corruption,,
6130,b48b155d2814dd9e34442ff01d5456ade7208538,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-05-29 18:08:50 -0700, , test pooling large size fixup,,
6131,56cd07f20c85ec3bb74e5bacaa70b98169bffea3,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-25 09:21:03 -0700, , gtests style consistency padr initialization convolution test,,
6132,c25c4124b7428c92dc6b40d6f49226ccda38249e,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-25 08:10:52 -0700, , gtests workaround icc 17.0 segfault due vector initialization ... ... issue appeared commit,,
6133,03f7d4516f05a9a24fbfd618b71abf561b739de0,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-06-24 16:10:25 -0700, , fixup src conv gemm fix integer overflow,,
6134,43ba0d4d602c0bc92f10f243bd152572482fe289,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-06-22 17:09:19 -0700, , fixup src conv gemm fix integer overflow,,
6135,0003a5c247b3448fa978f0ee4187c59017faf57a,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-13 11:57:35 -0700, , benchdnn rename input file since side effect ... ... way conv_ file contain convolution descriptor change benchdnn parameter e.g pas dir bwd_w batch conv_ name benchdnn know run bwd_w,,
6136,afbe21764db0935149f4991de247c12eae6a27bf,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-11 13:38:59 -0700, , cpu conv jit_avx512 bwd_w add logic extend applicability ... ... special case occurs dcgan topology,,
6137,e4765a9bdc838c50f0265588b21c4c02c162ded7,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-22 10:44:41 -0700, , gtests convolution add regression test case bwd_w zeroing bug 4fma vnni,,
6138,e764407c5cd72f7c0406b5407b2e97c9b9613d67,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-20 17:25:56 -0700, , gtests convolution add regression test case bwd_w padding bug 4fma vnni,,
6139,4c31e1e3f623570f68911aca2430ba5d5de6c9cd,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-20 16:12:00 -0700, , gtests convolution fix padr calculation,,
6140,e1075e73609f6d12305992a75b7845b8eef2ba39,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-21 11:07:57 -0700, , cpu conv jit_avx512 bwd_w fix padding bug 4fma vnni kernel ... ... using exact ih_block_size instead assuming t_pad b_pad,,
6141,b8b17345d6bd870698f11c96c0422bc94a75f938,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-22 08:49:55 -0700, , cpu conv jit_avx512 bwd_w fix zeroing bug 4fma vnni kernel,,
6142,4fcea357ba1599182a86ff2cb6f3415aeb184191,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-06-19 10:15:10 -0700, , src cpu jit pooling fix threading bug,,
6143,46112e853da1999e03ef772f628a47bc022a8977,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-06-18 17:11:42 -0700, , src cpu jit transpose utils fix whitespace char label,,
6144,d61bac9967ab698eda82a8e745a2cc189d560a39,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-06-18 17:10:14 -0700, , src cpu jit pooling remove char based label,,
6145,5cc26433475f0b0541457faa9c75a5f5d5df966a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-06-18 12:58:55 -0700, , src cpu style,,
6146,e79ea7f6d9ef4bc25ca2b24a75681b05424ab4f2,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-06-04 13:24:57 -0700, , src conv gemm fix integer overflow,,
6147,d34df2bbc805354f869332dcf33a54e1f610b2e0,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-06-02 14:31:48 -0700, , src remove outdated todo.md,,
6148,a848d27ced72e8a83a3a4d4b57c67f2e43bb2397,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-05-29 10:24:14 -0700, , src cpu jit add vzeroupper ret,,
6149,2e1b1567bb0d802500650813f9c641c0a52ca677,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-06-21 13:03:32 -0700, , doc added link openvino,,
6150,dae437dd6289ba1798983747930b2d1a70dcfded,esse Nicholson <info@technikempire.com>, 2018-06-19 18:40:44 -0400, , win enable openmp msvc 260 patch introduces new macro pragma_omp_simd clause ... defined nop msvs support omp 2.0 start using thread_local keyword instead openmp pragma enables openmp building contains following sub patch enables openmp support msvc replace straggler omp simd new macro fix formatting fix header various fix clean mkldnn_thread fix gcc7.3.0 test enable omp msvc revert scratch pad portable solution scratchpad experimenting unified solution unified pragma simd another style fix fix macosx rnn example fix collapse benchdnn use thread private buffer instead private clause make msvc14 happy,,
6151,a3572b13967ee9e0f9cbe3038f0d374532f67ca2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-18 17:16:22 +0000, , cpu concat ref add create verbosity concat,,
6152,8faf2825eb9f7c4abaaa37318ce41c81ef2d71cf,hejan Wijesinghe <thejanwijesinghe.14@cse.mrt.ac.lk>, 2018-06-18 19:55:12 +0530, , doc fix minor repetition readme 256,,
6153,4fc9fa14d68bdeb650e4b2a3bbe36a4b720bbd8d,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-06-14 18:40:07 -0700, , cpu avx512_core improve perf non1x1 fwd convs stride,,
6154,04558b6fe32f7981137f4af6517c56ed051a9c90,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-15 19:07:09 +0000, , cpu softmax enable forward pas training,,
6155,401b0c92f0939c30e2950f0e0979eaf140a4372a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-06-11 23:56:35 +0000, , cpu concat add create verbosity concat,,
6156,aa51e480d432c338f0a931c056dc732845040c83,"ierschem, Keola <keola.wierschem@intel.com>", 2018-06-13 07:40:33 -0700, , src cpu jit_avx512 int8 add logic choose ur_w l_pad enable ssd fc6,,
6157,a29d8487a63afca3d5b8c5bbdbb473cf8ccc6e51,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-06-08 14:49:45 -0700, , src cpu conv1x1 fix regression forward small minibatches,,
6158,0bbdf23de15c6be73b876e703e204ffc2ccba5ca,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-06-06 14:34:17 -0700, , src cpu conv1x1 fix integer overflow 1x1 bwd_wb,,
6159,ec3b670b709b529b230f2f62e333bdf44b2fc7fe,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-06-05 07:27:43 -0700, , src cpu fix ur_w fwd conv big prime,,
6160,4bd66cc97ce5e1f1c3abf7729310f2bf5d9d6b56,"oel, Shelley <shelley.goel@intel.com>", 2018-05-31 10:36:18 -0700, , src f32 winograd fix int overflow bwdw,,
6161,1d7ba736722b329cef23316bb30db69ce85fdcc5,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-21 15:52:11 -0700, , src common convolution add sanity check padding stride dilation,,
6162,44b04166520eba28a6e52bbb081cab2d78a8b818,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-24 10:29:30 -0700, , benchdnn conv add sanity check stride,,
6163,e41e94ac2b9ecd92ce58b311172654e3d943153d,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-24 10:29:59 -0700, , benchdnn fix typo xception net,,
6164,a0e2d658be8c05ad10cad313b8b053039ee9f771,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-05-25 16:14:12 -0700, , nhwc pooling offset computation fix large size,,
6165,cbd5f8ffe6fbb874012a35abe75c719193ae40b6,"stafiev, Nikita <nikita.astafiev@intel.com>", 2018-05-25 14:20:00 -0700, , pooling optimization nhwc format,,
6166,e482f4eb69685e14356edd728b38a74eb0a716b3,"i, Qing <qing.yi@intel.com>", 2018-04-30 13:37:30 -0700, , cpu lrn improve performance ref lrn impl fmt,,
6167,e07e0ea1a8b1bc4cc38d264d775d2f2e445cbcab,"i, Qing <qing.yi@intel.com>", 2018-04-25 16:37:14 -0700, , cpu lrn blocking jit impl within channel lrn code size error,,
6168,0282e6b26fae3be47aad6996a611cbcf99b29949,"okolova, Irina <irina.sokolova@intel.com>", 2018-05-16 14:46:15 -0700, , benchdnn cpu rnn gru introduce gru cell,,
6169,df7b5f14bfe87b1851e97071addd8815fe265b34,"okolova, Irina <irina.sokolova@intel.com>", 2018-05-16 14:35:11 -0700, , benchdnn fix crash copy routine rnn cell,,
6170,72236df2da36d2c73ce1c719c6e9fa04a2f6bdc7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-21 04:07:44 +0000, , benchdnn bnorm check inference,,
6171,75d522cca53149576223570e53e89ef80dbb2d95,uomas Karna <tuomas.karna@intel.com>, 2018-05-10 10:05:53 -0700, , cpu conv vnni fwd convolution,,
6172,214362069382eb279bea4aa6654b5dd5edea3669,uomas Karna <tuomas.karna@intel.com>, 2018-05-08 10:20:10 -0700, , api add oidhw8i16o2i data layout,,
6173,13db22026910e163a0d657f356aae2057e03cee3,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-15 14:07:05 -0700, , test benchdnn use safe_v check error snprintf,,
6174,05630bc78ad6ac7e0570dcc8d2fdfecad61a07b1,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-14 15:01:30 -0700, , fixup replace unneeded enumeration integer variable,,
6175,a19215c864f40fa6784e8b80d0703b51b78f5937,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-05-07 13:54:31 -0700, , verbose fix swapped time batch rnn,,
6176,f052231c2df36163330a0f6a94a3b817cb50e5dd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-15 19:42:38 -0700, , test allow using deprecated function required test deprecated functionality like conv relu also unify place linux window flag propagated test,,
6177,98913b4c1e12f2452988831a4b13bdbee1cf526c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-15 16:32:59 +0000, , src jit ignore result fwrite ... ... least compiler point view system old glibc 2.15 fwrite function attribute make mkl dnn build fail starting glibc 2.16 attribute removed ala regression test implemented close 236  bug http sourceware.org bugzilla show_bug.cgi 11959 release note 2.16 http sourceware.org libc alpha 2012 msg00807.html,,
6178,7047bb75e21adaa178fa55e6aedcb52920a1958e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-14 21:40:44 +0000, , api deprecate favor convlution post_ops done earlier ...,,
6179,293f88da8f4f356d28b224cc6dd134232d8ac3b3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-14 20:41:14 +0000, , doc refer api corresponding api,,
6180,62dcd708bf95d917cbf77c3a5aa83d61974643ed,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-14 20:23:41 +0000, , doc style minor clean,,
6181,da84f24d1f692a8c004d2bc2679343b6476269c1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-14 20:14:08 +0000,233, doc note eltwise bnorm support place operation close 233,,
6182,979f4dfcf44961732956e3bf0679cb36f628f8c4,acek Czaja <jacek.czaja@intel.com>, 2018-03-22 10:58:17 +0100, , api introduce backward propagation softmax,,
6183,db3424ad44901513c03a1ea31ccaacdf633fbe9f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-14 16:40:31 +0000,238, omit initialization field close 237 also close 238 extending suggested solution mostly required gcc 5.0 gcc might paranoid partial structure initialization e.g struct int however behavior triggered wmissing field initializers prevent warning user side use library turn warning let use applicable library source interface test currently rely fact heavily,,
6184,d853288a827d81dd81ba8f319a95a64999bcd745,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-14 16:34:41 +0000, , build introduce domain specific compiler flag src example test,,
6185,f4be77bf4e624ca7c2e28754938522baf13496eb,"oel, Shelley <shelley.goel@intel.com>", 2018-05-14 09:56:31 -0700, , avx512_core fp32 winograd bwdw jit transforms,,
6186,f3948060c87f5836326368b28523d6e540bf9ca9,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-05-07 10:31:53 -0700, , doc updated list supported primitive,,
6187,3e6acc0d988b5239a70782683dbc6537e3968755,"nders, Anton <anton.anders@intel.com>", 2018-05-10 14:50:17 -0700, , src common fix verbose mode conv,,
6188,c7dfdedc1b9abb84b0799e2a6c59ddfb1a172688,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-10 14:16:19 -0700, , test benchdnn add dilated convs rfcn test fwd_d f32 int8,,
6189,77a0c1f2ce8395ed0cd8a244efe02adf064e1633,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-07 08:43:36 -0700, , style clang format space spelling,,
6190,a27589716238bd7c2c3a0abc78abdcf10731a03b,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-08 12:13:00 -0700, , src cpu enable dilated fwd convs int8 jit kernel,,
6191,ac79e5cbd673d2e09e74e27d8a6cf5564509458a,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-04 11:05:41 -0700, , src cpu enable dilated fwd convs,,
6192,c0095ec26c215970b9b94915963b59e76398265e,an Balioglu <cbalioglu@users.noreply.github.com>, 2018-05-11 19:11:50 -0400, , build link libdl case mklml used 232 build link libdl put change mkl related cmake part note temporary fix away mklml explicit dependency libdl,,
6193,c2dad84d31a97109e6f90cae48bc7a0339a9cceb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-11 16:55:13 +0000, , benchdnn dispatch reference winograd case f32 previous logic broken cause reference data type always fp32 need look cfg instead,,
6194,6e4f4a2c9372c7b7b2334ee4f46552e93371a282,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-11 16:47:22 +0000, , benchdnn compute diff bias accurately,,
6195,4a7e98c8a4020575d84bf09ae7fab16406ae74bb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-11 07:38:36 +0000, , fixup benchdnn added wino reference native gemm,,
6196,ebe6853d46ff9a2392b2a6c2ea04a69a1c8c4ee0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-11 05:46:09 +0000, , benchdnn style minor clean,,
6197,6fc05c4b23349df6c7718dca472a1b7a5cdfa91b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-11 05:44:08 +0000, , benchdnn surround macro parameter parenthesis,,
6198,08b2eed71d6a1172b288fde6d2409c7c5672cea1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-11 05:42:13 +0000, , benchdnn use standard max2 macro,,
6199,1ff34ce8ed4e61becbb4f7bfb1a737a5b528693b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-11 05:41:31 +0000, , fixup benchdnn added extra param guard,,
6200,0f5f451b189328f23d05a9357c5565add0aaa197,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-05-10 15:53:16 -0700, , src cpu conv 1x1 fix warning,,
6201,52da5ff9052e8164cf45aa1faff1e14b2f338efd,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-05-09 13:20:55 -0700, , benchdnn added extra param guard change,,
6202,90502991c7cb868781d5e85ac4f85694d0d30bc1,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-05-08 11:39:01 -0700, , src cpu convolution fix scalability issue limiting number thread,,
6203,e306dba7ad2d7fe3331d20526124aba72dff9f54,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-05-07 17:24:49 -0700, , src cpu conv 1x1 improve parallelization,,
6204,b39a3effa517591440e7d1d305ef7d81a18cd7c5,"okolova, Irina <irina.sokolova@intel.com>", 2018-05-02 10:29:04 -0700, , cpu bnorm use appropriate int data type nchw nhwc,,
6205,3738f96d4f6b885893bcdc48ac380c34bf9fda95,"okolova, Irina <irina.sokolova@intel.com>", 2018-05-08 05:37:56 -0700, , src bnorm use precise division sqrt reference code,,
6206,cfce3c5326cb4d9fa6712d00f8f3ebe84c538227,"okolova, Irina <irina.sokolova@intel.com>", 2018-05-09 05:57:46 -0700, , benchdnn cpu bnorm use float sqrt stable result,,
6207,68ab1bc34b9729f1bc781e4c66caa96aadf4ab82,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-09 16:05:47 +0000, , cpu avx512_core avoid block size mostly satisfy static analyzer,,
6208,fd9f1bd781f3d8695a79741536d8a1fb6161ad06,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-05-08 17:06:35 -0700, , src common remove superfluous alignas scales_t,,
6209,a292f2519a19dfa9487dbf3ba593a1a0d7ec0057,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-05-08 13:45:08 -0700, , cpu avx512_core optimization int8 wino conv small,,
6210,311cf077a2ff64f133c2014b8079dc5eca3980ae,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-05-03 13:31:49 -0700, , benchdnn added wino reference native gemm change,,
6211,3420ed68e77600397cb7685aac0fbcd93d57abe8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-04-17 14:53:13 -0700, , benchdnn implemented flip_coin data fill change using flip_coin result precise probability distribution previous code,,
6212,8412688a828e333b3f376adcf371e3b3f901f88b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-04-17 13:07:55 -0700, , benchdnn changed wino direct_conv cfg change lowered arithmetic bound direct convolution reduce overflow resulting convolution int_max_exact using maximum float value bound winograd convolution also introduced negative value relu test,,
6213,f9368b9643f3fd19b15a99ea15dd1ebf0a563240,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-05-02 16:49:25 -0700, , doc extended set supported application reflect new feature v0.14,,
6214,af492f04210422c1c637630a6a3fabb5a764db68,"okolova, Irina <irina.sokolova@intel.com>", 2018-04-26 10:12:39 -0700,207, api check correctness input lrn close 207,,
6215,1d7e35426a7f4c1cd51c1b0c04f319618fa70876,"okolova, Irina <irina.sokolova@intel.com>", 2018-04-26 10:13:28 -0700,214, example report message int8 supported close 214,,
6216,7e82bb66cc2f2adb2eee4aacc216be583f12350a,"okolova, Irina <irina.sokolova@intel.com>", 2018-05-04 02:41:33 -0700, , cpu rnn deallocate memory used packed gemm,,
6217,ccc4ee4f6d2da4ea2c3b38f555a0fa3bdc1de678,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-01 19:35:33 +0000, , cpu pool use appropriate cmp unsigned value,,
6218,62fb8c5d465330585c4e3c9fa5ab294cf9bcf0a2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-05-01 19:31:23 +0000, , style correct spelling,,
6219,53604fc4c2aa9fd659d426b9cdf6ceb5be224164,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-01 16:46:54 -0700, , test benchdnn input add padding 1st conv mobilenet,,
6220,2b65196b7b97bea1ce728c41fe7f9f0ba704bb65,"ierschem, Keola <keola.wierschem@intel.com>", 2018-05-01 12:28:57 -0700, , src cpu run clang format previous commit,,
6221,f493c0ac86a34e623387b37c09aba7d78e4a961b,"ierschem, Keola <keola.wierschem@intel.com>", 2018-04-27 15:36:04 -0700, , src cpu enable depth wise convs int8 jit kernel,,
6222,b1bb208149417d8761985551ecbb1af43cf39027,"okolova, Irina <irina.sokolova@intel.com>", 2018-05-01 05:36:31 -0700, , benchdnn fix incorrect padding compute conv,,
6223,7de926d22f8368837031d064781bb4db559715e4,"okolova, Irina <irina.sokolova@intel.com>", 2018-04-24 06:50:32 -0700, , cpu conv fix jit gemm based conv,,
6224,6981e55f91659fd424855f07869aae9ad23aaf84,"okolova, Irina <irina.sokolova@intel.com>", 2018-04-23 10:54:57 -0700, , common deconv introduce deconvolution,,
6225,c617a978acc5ef870cec0f77eea9ddeb7adc110c,"nders, Anton <anton.anders@intel.com>", 2018-04-04 13:59:55 -0700, , common jit bnorm extend benchdnn bnorm,,
6226,d3835f4df25c3d33a7a2f968c3c9ef26434bfe91,uomas KÃ¤rnÃ¤ <tuomas.karna@intel.com>, 2018-04-30 13:08:22 -0700, , api add dhwio data layout 231,,
6227,86b712989c82dffdd8742aa49ee1c7d883fc838b,asahiro Sakai <masahiro.sakai@gmail.com>, 2018-05-01 01:29:51 +0900, , build support mingw msys environment 224 fix build error mingw msys environment cmake msys makefiles generator fix installation directory mingw environment revert wrongly changed calling convention mingw,,
6228,f4448063a34b43a6d62675dc16945fec5a9635d7,uomas KÃ¤rnÃ¤ <tuomas.karna@intel.com>, 2018-04-29 15:16:24 -0700, , api add query src diff_dst pooling primitive desc 229 add pooling_forward primitive_desc add primitive_desc,,
6229,4aaa7b622a862bd47d1bb75f2394c436d03bdf18,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-04-27 15:33:40 -0700, , cpu conv performance fix ur_w setting avx512_core,,
6230,93f4e0932c607b2b785e9c67e7914445fc72f7af,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-04-27 15:31:42 -0700, , cpu conv widen 1stconv avx512_core,,
6231,058a533b82bd1538c200ceb07d21052132e12781,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-04-27 15:22:41 -0700, , benchdnn fix due mobilenet input renaming,,
6232,3ba85f2331c844537f72ae3658f25daeb776b3e4,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-04-27 14:44:00 -0700, , benchdnn add new input,,
6233,b3c2c58b855befd7d7764f524daf69684a05a3de,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-04-27 14:24:56 -0700, , benchdnn rename mobilenet convolution input file,,
6234,0e7ca738866d22cc700aa33b8de120b938f910d0,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-04-26 23:26:52 -0700, , build bumped version v0.14 readme,,
6235,3cc189ea766a6d3e49ec3e32243d0e5660e90e87,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-04-26 23:22:46 -0700, , build bumped version v0.14,,
6236,0d2565a7e5cd1fcdd0a8f229aaf791ae32106d80,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-25 17:40:23 +0000, , cpu reorder start using jit uni 8x8 transposition,,
6237,2ad1c6ecbad850dab30372d4b35d7c53a69e1048,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-25 17:16:38 +0000, , cpu reorder jit uni add 8x8 kernel,,
6238,3552b4575e8d4cfec6c9fcf8f010c236fb8528c6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-25 17:36:25 +0000, , cpu reorder enable jit uni reorder,,
6239,577c9a01ff5e97d0bd8bfadc3dd9411029345d21,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-25 17:08:25 +0000, , cpu reorder jit theory reorder added jitted reorder f32 f32 conversion,,
6240,2d0aef9e2f674e949a55c05342db3320debe1455,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-25 17:38:27 +0000, , cpu jit generator class virtual dtor,,
6241,344afd5fa875cbde87da5026db2b44d1c582a39c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-25 17:48:27 +0000, , cpu concat remove unnecessary cast,,
6242,595637018c3f5a9f402bae5f01e94c77610f549b,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-04-26 10:55:40 -0700, , cpu avx512_core int8 winograd fix bias processing,,
6243,bb4252560628f24e3324713349aebeab654e6d60,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-04-26 10:52:59 -0700, , cpu avx512_core int8 winograd wei reorder add scaling channel simplify code,,
6244,c12db204071087a620ed5d42576d004abc9313e5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-25 21:56:18 +0000, , benchdnn compute padding accurately,,
6245,35816e00509d02012d645866da05996710a72c2a,"oel, Shelley <shelley.goel@intel.com>", 2018-04-19 13:34:09 -0700, , winograd bwdw avx512_core performance improvement add explicit broadcast add unrolling better blocking simplify parallelization,,
6246,29bffbd5db3e196804e5f11d8cf9b541995a5ccc,"okolova, Irina <irina.sokolova@intel.com>", 2018-04-24 07:36:58 -0700, , cpu concat fix possible loss data warning warning c4267 msvs,,
6247,2bf4f104744a60f706ac3d472f1649a6e84bb629,"okolova, Irina <irina.sokolova@intel.com>", 2018-04-23 10:48:01 -0700, , fixup common concat fast path arbitrary concat dim gnu compile error,,
6248,50d5dc49e0a0e4be581722e99bec9a9c3c8b4e53,"okolova, Irina <irina.sokolova@intel.com>", 2018-04-18 02:57:34 -0700, , common concat fast path arbitrary concat dim,,
6249,7a7a16db3b548d2544910cc218dd4de928b6164c,"okolova, Irina <irina.sokolova@intel.com>", 2018-04-23 03:36:15 -0700, , common broms fix,,
6250,216e6d69a88d8234eea743e79c9da90d7a13995d,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-04-23 11:54:10 -0700, , cpu conv optimize avx512_core wino transforms,,
6251,d7b04d5c0a96f204540701d0a5a58c4659aa3f56,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-04-23 08:55:22 -0700, , benchdnn rnn adding possible dump v50,,
6252,62b1e714a1a50ae00a63a3580e4b4035a96611de,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-04-17 09:28:26 -0700, , benchdnn rnn adding support non uniform feature size,,
6253,06756116c92202d48c372c6371113fa988a1bf19,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-04-17 09:29:14 -0700, , cpu ref rnn fixing non uniform feature size support,,
6254,6e925c801bdeeb74d26b9be7220b9a52b7bfbbb5,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-04-22 10:54:34 -0700, , fixup cpu avx512_core int8 winograd wei reorder gnu compile error fixup,,
6255,e09342107a1187e24aea9da0327de65e38acba92,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-04-22 10:33:17 -0700, , cpu avx512_core int8 winograd wei reorder fix performance,,
6256,8d99d8bc4067ec1f629ce70d03f17cd7547a3ba9,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-04-22 07:55:50 -0700, , cpu avx512_core int8 winograd wei reorder fix oihw layout,,
6257,219daa6cb799bdf7dc0c261ab00dcb422b7da93c,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-04-19 12:57:26 -0700, , cpu winograd memory descriptor fix assertion debug mode,,
6258,e3509bfc2d26c48069f4f41fef2a4766bc9b9b19,"ierschem, Keola <keola.wierschem@intel.com>", 2018-04-20 12:47:04 -0700, , src cpu parallize depthwise convs ngroups int8 gemm,,
6259,bff85160101a31b93ce3ab6f42e4b7653d9f4911,"okolova, Irina <irina.sokolova@intel.com>", 2018-04-20 01:24:58 -0700, , common bnorm fix,,
6260,575b7e860d824a2d3fe901f36f22b00faeaf037f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-19 21:58:36 +0000, , fixup src bnorm ncsp depend config instead pointer value fixup close 223,,
6261,3e6b29778b5dadc579b99f612765107a575e1353,hong <zhong.z.cao@intel.com>, 2018-04-20 00:20:39 +0800, , src bnorm ncsp depend config instead pointer value 220 signed caozhong zhong.z.cao intel.com,,
6262,07fcf3a2e751ab25528be5e1959be64dd9c618d3,inyuChen <xinyu1.chen@intel.com>, 2018-04-18 05:22:50 +0800, , win use single _win32 macro fix bug window building 216 origin wording fix bug window building 216 fix bug window building fix _win win32 _win32,,
6263,1dc38c132a749069a28214085c4ea4aca7c152c2,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-04-17 13:30:16 -0700, , benchdnn reduce testing time int8 wino convolution,,
6264,3de46c50c97400ff47d546458b3e0425ed561751,"okolova, Irina <irina.sokolova@intel.com>", 2018-03-21 10:26:07 -0700,197, common bnorm fast path nchw nhcw format close 170 197,,
6265,5ec52c621b511f1e2ca6924e4b1e859a95999fb0,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-04-16 13:22:12 -0700, , benchdnn bnorm fix stack corruption,,
6266,032d6e2d8d4e2a5e7b3925b3ef99dac14ea0fda4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-14 22:48:48 +0000, , example rnn avoid simd collapse omp directive together fix compilation issue gcc 4.8.3 runtime error icc 17.0,,
6267,44c4b0f19e07f72e81154ea16e2115c884ab4060,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-13 14:17:13 +0000, , api disallow memory zero dimension,,
6268,22093c5b86b15bc211dadba5e3ddbf0b83da4ad7,"ierschem, Keola <keola.wierschem@intel.com>", 2018-04-11 16:00:07 -0700, , src cpu fix regression f32 bwd_w knm,,
6269,ab5741c00e623b670fafb3b1c20d7b15b92541a6,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-04-11 15:10:34 -0700, , ref rnn add support slc sic dic,,
6270,1f611dae604ab0d65489b4090fc3a4cb6a63e790,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-03-30 13:48:13 -0700, , example rnn topology match tensorflow tutorial changed topology match implementation tensorflow tutorial increasing feature size 512 1024 scaling output first encoder layer bidirectional layer 2048 1024 fist unidirectional layer,,
6271,f9c0447519aba1e1bd0b37bd2445adcd4487e6a1,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-04-12 10:59:29 -0700, , src cpu fix crash bwd_w 1x1 convolution big prime spatial size,,
6272,3a977db6c76e09604db1b377cec3ac867fb670e3,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-04-12 09:34:19 -0700, , cpu avx512_core int8 winograd wei reorder fix gnu compiler,,
6273,f5399472c6df0005a28da228ac923fbd3843e4f2,"nders, Anton <anton.anders@intel.com>", 2018-04-11 16:20:44 -0700, , test gtests fill dst diff_src nonzeros pooling,,
6274,29e4dda5a85500f67e9c59c17c4f15167b185286,"nders, Anton <anton.anders@intel.com>", 2018-04-11 08:32:15 -0700, , src cpu fix ur_w fwd conv,,
6275,8529a8dfc7e6560e273040c89e307a7177d20411,"nders, Anton <anton.anders@intel.com>", 2018-04-04 11:38:54 -0700, , extend jit pooling space,,
6276,4f3bfcfc58105c6d5d21a203a17ba6398971b783,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-04-11 17:05:33 -0700, , benchdnn add support int8 wino convolution,,
6277,13ab88e838d5b5f86fb4e57873d56f89ef82c12b,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-04-11 17:04:00 -0700, , cpu avx512_core fwd int8 wino convolution,,
6278,dde47adcad3e6fcf51b35b51bc919c4f4f9be681,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-04-11 17:03:23 -0700, , cpu avx512_core int8 wino new data layout wei reorder,,
6279,8117a53a7d48afce07f5734f51f99f4e44037c47,"i, Qing <qing.yi@intel.com>", 2018-04-10 10:54:16 -0700, , benchdnn bnorm improve testing stability big problem,,
6280,cfa1a93dcee9272524e42d9dcfc30619473dc9cf,"i, Qing <qing.yi@intel.com>", 2018-04-10 10:39:32 -0700, , benchdnn bnorm use appropriate integer data type,,
6281,28cd8d6c723bdf8e2c783de074a78959ee844c2b,"i, Qing <qing.yi@intel.com>", 2018-04-10 10:29:00 -0700, , benchdnn bnorm offset return size_t,,
6282,5717571285efde7bca096b106f855167efc3d365,"i, Qing <qing.yi@intel.com>", 2018-04-10 13:09:15 -0700, , common allow avoiding overflow,,
6283,c7f17eb55feabf183234a928878c3e0f2034981d,"i, Qing <qing.yi@intel.com>", 2018-04-10 13:08:10 -0700, , cpu bnorm fix potential overflow,,
6284,1327c3404c4624cb6170950131db5b01d2644a7e,"i, Qing <qing.yi@intel.com>", 2018-04-10 13:07:00 -0700, , cpu jit bnorm use appropriate integer data type,,
6285,0faacfda2c8add7c8e8a987cf0c721c66d1953df,"nders, Anton <anton.anders@intel.com>", 2018-04-09 16:09:38 -0700, , src cpu fix clang fail jit convolution,,
6286,da98a46bfe77d8f70c06f78f209abd0245b4bc74,"nders, Anton <anton.anders@intel.com>", 2018-03-16 13:08:30 -0700, , src jit fwd bwd_d bwd_w convolution,,
6287,a5f607723cde3d188ee4ba6de9e2ece978d2fcc9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-04-06 09:31:21 -0700,208, cpu xbyak account potentially zero 0xb leaf parsing cache topology via cpuid close 208,,
6288,8daede3395b74d328d69fdf344e35c09e0785a83,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-04-06 00:19:29 -0700, , cpu xbyak pulldown version 5.631 a816249 main repository,,
6289,915cd66bc6a187bfaf24c1ce1d25a40d5aa979fa,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-04-06 15:51:47 -0700, , doc updated issue template,,
6290,fde1e3b4ea7108ad6ddc9e175692c9bbf0e05243,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-03-30 14:34:01 -0700, , cpu conv optimize winograd gemm skx fwd bwd_d,,
6291,49b0e2e241fba93ffdc25c5e08008a8b7a1f85ef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-04-02 17:45:30 +0000, , cpu eltwise fast path reference relu,,
6292,81c278ec87859081777feeb0446dbd093bed6345,"nders, Anton <anton.anders@intel.com>", 2018-03-20 10:37:37 -0700, , src cpu extend gemm based conv space,,
6293,220c7dde45b783337fd0f31ffab873ab7b38c37d,"nders, Anton <anton.anders@intel.com>", 2018-03-20 12:14:45 -0700, , src extend ref conv,,
6294,b4137dfc88e3bf5c6b62e833121802eb8c6696da,mitrygo <dmitry.gorokhov@intel.com>, 2018-03-20 16:27:33 +0300, , src cpu jit uni depthwise convolution fwd bwd,,
6295,c71dd6eea14700e6b8c6d95b73478c0aeb61809d,mitrygo <dmitry.gorokhov@intel.com>, 2018-03-28 13:09:49 +0300, , revert cpu conv avx2 jitted depthwise conv reverts commit,,
6296,0e5f1f41db46fdca6fd11831523fc3b3cc8dee1b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-03-29 20:30:38 +0000, , doc style match curly brace,,
6297,3fc6ffffa0d7dcf7dc5020014564fedf59475b4d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-03-29 18:18:33 +0000, , benchdnn compute padding accurately,,
6298,4c86c7b3ad056606ca074b61c18596aedb18bdca,"i, Qing <qing.yi@intel.com>", 2018-03-26 16:50:43 -0700, , benchdnn add bnorm prim back,,
6299,e72643dbff3d2d916486615a7ae6f70f61250038,"i, Qing <qing.yi@intel.com>", 2018-03-16 12:02:46 -0700, , conv gemm improve bwd_d performance,,
6300,60b879d277afe1ae6d5557892e7b5ab3afc436d1,"raynyuk, Maria <maria.kraynyuk@intel.com>", 2018-03-23 13:19:04 -0700, , script add prepare_mkl window,,
6301,fa5d2e57f412b8a683fb171e532d6e52781c68e7,"i, Qing <qing.yi@intel.com>", 2018-03-16 14:57:10 -0700, , build build icc library statically except iomp5,,
6302,8758fe6ec8a1695b6ac1570b749818a188d0ad66,ao Lv <tao.a.lv@intel.com>, 2018-03-23 13:54:41 +0800, , api add sentinel enum type 203 add format_end enum type style,,
6303,62905977062a0cef23a581d100a5579c14dc2ac8,"okolova, Irina <irina.sokolova@intel.com>", 2018-03-19 11:32:42 -0700,193, api common introduce deconvolution close 193,,
6304,a789a6b3f2380d536759c1c41f331e8a880d64b9,onyWang <tonybestrong@gmail.com>, 2018-03-22 07:25:13 -0700, , doc update ex_simplenet.md 202 fixed discrepancy example code,,
6305,2df65197f1c841473144a6fa7e3118628baac773,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-03-20 16:03:47 -0700, , ref rnn removing spurious null pointer check,,
6306,539a0d9bd139f06303d813f37be22cd4e78d341f,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-03-20 15:56:39 -0700, , benchdnn rnn fixing potential access uninitialized variable,,
6307,593e47a303b16e88a20e54fce8d9c87fa2e07dc4,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-03-20 08:23:28 -0700, , doc removed license badge readme,,
6308,75ce1fc405ce90603cf81fdefff0869cd9996df7,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-03-20 08:22:09 -0700, , doc extended documentation link,,
6309,ba74d37d4cc2a462a5ea5aec1a6de9ea72f0569e,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-03-20 07:44:17 -0700, , doc extended list preview functionality,,
6310,b1dd83c085a12ef8dae0ed4e352e743f433eef55,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-03-19 15:49:55 -0700, , example rnn fixing index issue attention scoring,,
6311,d62500720147b6ada3fe2f11666c1b8835aec78c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-03-19 16:28:05 +0000, , src remove unused variable,,
6312,0fc5711160026e0097c6a4d0a1869d37d4a7cd17,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-03-19 16:27:47 +0000, , src make msvs happy remove warning,,
6313,80c468ee70cd12d2fe615716a4d52c371393b064,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-03-19 16:26:55 +0000, , test benchdnn use value correct type,,
6314,aac9535f9c8745a8f53ec0b8280b0f4ecfab015e,"ierschem, Keola <keola.wierschem@intel.com>", 2018-03-16 09:24:14 -0700, , src add check sum 1.f f32 post_ops_ok routine,,
6315,a5807ceec164e351472107d55e538e7d4c39dd7d,"ierschem, Keola <keola.wierschem@intel.com>", 2018-03-08 10:27:22 -0800, , cpu wino add post ops sum support benchdnn test,,
6316,945d9b4c453c324a0b87797d74a03468e44f5df4,"nders, Anton <anton.anders@intel.com>", 2018-03-13 08:57:38 -0700, , gtests extend test_concant data,,
6317,c434f480b13d49b0ca434c3c3441f0bbab0183d5,"nders, Anton <anton.anders@intel.com>", 2018-03-12 14:14:41 -0700, , common introduce batch normalization,,
6318,c4ec290d2d9cd8cc2c03977bedc4c29f924648df,"nders, Anton <anton.anders@intel.com>", 2018-03-12 13:03:36 -0700, , common introduce inner_product,,
6319,1186301ebadb6a04816cc448059abe9c4507866a,"nders, Anton <anton.anders@intel.com>", 2018-03-09 15:46:35 -0800, , benchdnn update readme,,
6320,544a793a898f52712dbf77540e0d408747d2ef5a,"nders, Anton <anton.anders@intel.com>", 2018-03-08 10:10:17 -0800, , common introduce eltwise,,
6321,4a5cb4c9f161c67ba550a7353449df1bdce5ee01,"nders, Anton <anton.anders@intel.com>", 2018-03-07 12:23:10 -0800, , common introduce pooling,,
6322,fa7b0bdcdca15c543ee12cdba504ffb2590fd7f8,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-03-09 08:47:02 -0800, , example rnn adding google nmt example rnn api,,
6323,ddd39f91c1d3da1b9c05fc5f37a013336ec80d4a,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-03-09 08:46:16 -0800, , test benchdnn adding support testing rnns,,
6324,f35779d62a0b3a2e0f6be79a647b1e3acf02129b,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-03-09 08:39:19 -0800,46, api rnn adding new rnn api experimental close close 154,,
6325,8186564bb86558b62aecacbe4ecd51a0cf39dcc2,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-03-09 08:44:46 -0800, , api fixing bug view,,
6326,25f6e3f35260198f8165cae3e88c0590e4b11585,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-03-09 08:43:32 -0800, , api adding support zero_md null_memory,,
6327,da65ce6295abbc6c0d98071479efd3a92ff3d2a8,"afonov, Igor <igor.safonov@intel.com>", 2018-03-09 08:41:42 -0800, , cpu moving elementwise common math_utils.hpp time fixing nan returned tanh logistic function 127 dur overflow exp using accurate expm1 instead exp,,
6328,2dfa05c5b0c78d3e8673e4884e8e2f4737a86040,"afonov, Igor <igor.safonov@intel.com>", 2018-03-09 08:40:35 -0800, , cpu moving array offset calculator common utils.hpp,,
6329,ee5e2dfcdcc06009c8e30f632425924e9ef3719c,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-03-08 13:37:35 -0800, , updated copyright year,,
6330,e03af2c21500cebf8559468594e3e9bf80a420d5,aniel M. Weeks <dan@danweeks.net>, 2018-03-16 15:01:24 -0400, , build add support custom suffix lib directory 200 add dlib_suffix cmake use lib64 directory library instead lib,,
6331,e3539258b1585396cb05360a00a0897963fdc7af,ensor-tang <jian.j.tang@intel.com>, 2018-03-16 23:53:12 +0800, , test gtest conv u8s8s32x fix weight format typo 198,,
6332,779112eff79600cbb8647d9920aba9a3f651300b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-03-14 23:52:11 +0000,190, build optionally disable test example one pas dwith_test dwith_example cmake disable building test example respectively close 190,,
6333,f5218ff4fd2d16d13aada2e632afd18f2514fee3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-03-13 16:44:10 +0000,196, api delete move ctor close 196,,
6334,79b3dfedd7669002a6382d86c66a0cf0a4f51e2a,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-03-07 09:46:12 -0800, , src cpu conv 1x1 fix improve performance big spatial,,
6335,1a4d45d90a3889a08a857d5896f61e23be5a50b4,"nders, Anton <anton.anders@intel.com>", 2018-02-27 16:46:32 -0800, , common introduce convolution,,
6336,af0c11b1e45c78e0d2edf816dc09deaae4544e50,"ierschem, Keola <keola.wierschem@intel.com>", 2018-03-07 12:17:32 -0800, , cpu wino add post ops relu support,,
6337,01bb83ec132127f9fd7ce5a1ef4c954bfeffcb83,"afonov, Igor <igor.safonov@intel.com>", 2018-03-05 14:48:01 -0800, , test gtest eltwise support dims,,
6338,d49bb3ae902df3eca2a26840e88119cf06ea1fdb,hong <zhong.z.cao@intel.com>, 2018-03-06 15:33:24 +0800, , common fix input output query inner product 195 inner product change fix input_pd query bug signed caozhong zhong.z.cao intel.com fix output_pd query error signed caozhong zhong.z.cao intel.com,,
6339,dfe8f6def8832d4cbd15f07ee5607b9b66f85ea7,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-03-02 10:16:46 -0800, , build bumped version v0.13,,
6340,894331ae2740561601aacaf18ae9d065803c7a8e,"afonov, Igor <igor.safonov@intel.com>", 2018-02-28 09:29:01 -0800, , src cpu conv u8s832x init ur_w,,
6341,464c268e544bae26f9b85a2acb9122c766a4c396,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-02-24 19:07:11 -0800, , fixup cpu conv enable avx_512 kernel fp32 xeon,,
6342,dfb7ecd60559d8e9d8f49a260aea4dc71a026964,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-02-23 17:40:57 -0800, , cpu avx512_core fix stack usage 1x1 u8s8s32x fwd convolution,,
6343,e76564913ad30759bf71f9b6779f4877fe1bfbf1,"afonov, Igor <igor.safonov@intel.com>", 2018-02-23 15:13:59 -0800, , fixup doc perf_profile jit profiling,,
6344,09c614ffd883983e8bf8e4dcb57b0d3baaa34829,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-02-23 13:55:57 -0800, , fixup cpu avx512 bwd_w convolution msvs warning fix,,
6345,486fe5bdd7876da432ea1e696c5397d705738c5a,"i, Qing <qing.yi@intel.com>", 2018-02-16 10:58:07 -0800, , test benchdnn added mobilenet conv fwd test,,
6346,92a64923c6cc4ad8e3ee51c5f5bb7fbe8cc16b56,"i, Qing <qing.yi@intel.com>", 2018-02-14 11:44:53 -0800, , cpu reorder added optimized reorder goihw8g,,
6347,3edac9623bf5cc0b811ed14208f58619c69f20e0,"i, Qing <qing.yi@intel.com>", 2018-02-12 09:44:48 -0800, , cpu conv avx2 jitted depthwise conv,,
6348,191b10f6244e175baad3c3cc28c35ab855dbf212,"i, Qing <qing.yi@intel.com>", 2018-02-12 09:43:48 -0800, , cpu conv add filter layout goihw8g,,
6349,9368cbb3fb5bae73d69475fb957ca71cb25844c6,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-02-20 15:02:30 -0800, , cpu conv add 4vnni vnni bwd_w,,
6350,84a6270f780bd6d47029bdb563cddd025625eb89,oman Dubtsov <dubtsov@gmail.com>, 2018-02-21 15:10:39 -0800, , api fix includes,,
6351,ed8099965eb45e69b096c2de5f7c11d292f4b605,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-02-21 20:58:43 +0000, , cpu os_blas define gemm packed gemm guard case,,
6352,c00680d5f35d72a4f58f5e86fa1855eedc8039f3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-02-21 19:46:04 +0000, , cpu remove dead code,,
6353,9529c142da966da9bb8f36d75c414684e5e0082a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-02-21 18:49:03 +0000,191, win use collapse pragma intel compiler somewhat affect 191,,
6354,953b9ca47e8e9a064279758c98319827efb5cfc7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-02-20 23:13:54 +0000, , cpu os_blas check mkl packed gemm availability,,
6355,9e1871f47d56d294a94b2a186c55e8a220822d0a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-02-20 23:12:33 +0000, , cpu os_blas check mkl_igemm availability,,
6356,e15ab81dbc309d285669a603ae8b0989fc396d06,"i, Qing <qing.yi@intel.com>", 2018-02-16 17:16:32 -0800, , cpu gemm assign workspace exec init,,
6357,ded7308923ac227fd0c72ae3934d5d13746a87ac,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-02-16 16:37:33 -0800, , doc added mxnet cntk list enabled framework,,
6358,ce7dc22b28406474f23771dd044175dd097e7499,atricZhao <peng.c.zhao@intel.com>, 2018-02-20 07:50:45 +0800, , doc add mkl dnn based deep learning framework 192 add mkl dnn based deep learning framework,,
6359,c6a3f1d4fbe786d758de81da0ae3da9beb69a56a,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-02-16 10:42:09 -0800, , gtests add test 4vnni vnni bwd_w conv,,
6360,40eb4d898e4caf7f23fdd25b348915134e878080,"i, Qing <qing.yi@intel.com>", 2018-02-12 14:16:09 -0800, , test benchdnn fix typo xception,,
6361,c87d6c2e5a8558f8a83971da749a9586d06ee8ba,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-02-15 10:58:47 -0800, , doc added list third party component,,
6362,4f5ddc921bb97d7d320ac6a4e62a563a835928bb,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-02-15 10:48:13 -0800, , updated copyright notice,,
6363,91329b9d9f33f7f28b5950cc0b494ae0ebc515ad,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-02-14 09:37:06 -0800, , doc fixed broken image link doxygen,,
6364,c5e2ac6de62a0e4f9054e06fbf9def3c2f86e406,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-02-13 16:03:36 -0800, , cpu xbyak fixing build issue clang 3.9 prior version 3.9 clang requires user provided default constructor const default constructible,,
6365,ad810441c25c60d94fadd232732dfd8bb5ce2ef2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-02-13 12:36:58 -0800, , doc make link work generated doc break github reference ...,,
6366,5bad707a618f57591d67db0d8c9d7668d409dc11,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-02-13 09:20:18 -0800, , cpu xbyak pulldown version 5.63 c0f885a main repository,,
6367,c4461d440ae4e6ffe0d826760575d71a7b739392,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-02-12 12:11:56 -0800, , benchdnn add new regression test,,
6368,ccfbf83ab489b42f7452b6701498b07c28cdb502,"ouicem, Mourad <mourad.gouicem@intel.com>", 2018-02-10 13:57:45 -0800, , jit return default cache size instead crashing querying cache size supported query cache size return default value instead failing exception,,
6369,03df5ffcf8a5e7848a7f566db63d6f1f741abe1c,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-02-12 10:32:13 -0800, , cpu avx512_core u8s8s32x convs fix register allocation skx,,
6370,3063b2e4c943983f6bf5f2fb9a490d4a998cd291,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-02-09 16:03:33 -0800, , test benchdnn clear attribute using,,
6371,863bab37da6a0fba84dcf73528c883557c05d126,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-02-08 14:53:48 -0800, , fix rewording ipldt scan change,,
6372,5d07d619840454c8089c21be7fc7c606f79c40a9,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-02-08 16:06:54 -0800, , src cpu conv 1x1 fix assertion forward relu,,
6373,6c39dcd252f645ceeb0ae1a7978f1883b7f4ab72,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-02-08 10:34:44 -0800, , fix use explicit float declaration change,,
6374,420bb9398268da1e45ba836fc50ba6093fe83f9d,"oel, Shelley <shelley.goel@intel.com>", 2018-02-05 13:47:52 -0800, , cpu winograd move static variable one place,,
6375,dcef9c798123c25e9e5c721fd46880a82d7f7db5,"oel, Shelley <shelley.goel@intel.com>", 2018-01-23 17:38:31 -0800, , cpu winograd merge fwd bwd data,,
6376,e357376b1bfa365ed213b04f03a51cc8445c3264,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-02-06 15:46:48 -0800, , example updated simple_net.cpp inference specific config change,,
6377,699c80ffe969628086444f599d181d257380f31f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-01-26 16:07:35 -0800, , doc restructured mainpage added int8 documentation change,,
6378,8365021dd4060aec1ba294be9bcff3678a0e16bb,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-01-09 14:15:15 -0800, , example cmake added int8 simple_net example change,,
6379,d9f1400ddc27f1b145613152a2169066490b330f,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-02-06 17:04:06 -0800, , src cpu conv 1x1 fix assertion backeard weight,,
6380,8aab74ca315e5d6217f9824f444ffa67f21129ae,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-02-06 14:20:26 -0800, , cpu avx512_core minor change post_ops detection,,
6381,57714d762005befa1968a3721ebb15a59d02062a,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-02-06 14:19:22 -0800, , cpu avx512_core minor fix use free instead delete,,
6382,823a4063772c42c1c40636c3b916ea4a57961a0e,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-02-05 14:34:27 -0800, , cpu avx512_core add u8s8s32x fwd convolution optimized avx512 vnni,,
6383,dcf920057d4785e0096ee76ceccf8df8d6c377c2,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2018-02-05 14:33:40 -0800, , cpu avx512_core add new blocked data format wei u8s8s32x convs gtests,,
6384,ecbe1e13e6560ce90553d97b593561aba636a8f9,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-02-05 11:52:24 -0800, , src cpu conv 1x1 fix correctness case inference,,
6385,283c4a8c24b4e1dea05fbc7941594a7375babad1,"afonov, Igor <igor.safonov@intel.com>", 2018-01-29 15:54:14 -0800, , src cpu jit remove duplication,,
6386,e1e42cf8b5fe38bcc9c4250cbab70d2d8ce9c24d,"afonov, Igor <igor.safonov@intel.com>", 2018-01-31 14:31:43 -0800, , src common utils move implementation malloc free utils.cpp,,
6387,62caeba3dd4c2196af1b5afb28997e866c5545bb,"afonov, Igor <igor.safonov@intel.com>", 2018-02-01 09:22:03 -0800, , doc perf_profile jit profiling using intel vtun amplifier dump,,
6388,81331e46cb6f492302e10642072830328754802a,"afonov, Igor <igor.safonov@intel.com>", 2018-02-01 10:02:17 -0800, , src common utils mkldnn_getenv use static array,,
6389,e2c035159f5d9fed1c619ba7b6c6925c57ae482b,"afonov, Igor <igor.safonov@intel.com>", 2018-01-31 14:25:05 -0800, , src cpu jit_generator check dump jit runtime,,
6390,c92c9385d6287cde6b63ffb1a8d2937f736aabcd,"afonov, Igor <igor.safonov@intel.com>", 2018-01-29 15:50:19 -0800, , build src add jit profiling support,,
6391,69a1963af24c3db464cfc51398f6ac774a72eac5,"afonov, Igor <igor.safonov@intel.com>", 2018-01-31 14:23:10 -0800, , src common move mkldnn_getenv utils,,
6392,3768fb22a2b87fcd3e3c9050be2a8b7f484a7ddb,"i, Qing <qing.yi@intel.com>", 2018-01-25 13:39:08 -0800, , test benchdnn add mobilenet xception convs,,
6393,967d7bf799c8d26b9b37dad2147bd71f7452367c,"i, Qing <qing.yi@intel.com>", 2018-01-16 17:15:52 -0800, , cpu conv gemm based depthwise conv,,
6394,49951729bf34107882c3531223fbfca5e498b544,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-01-31 15:59:39 -0800, , cpu conv implement vnni bwd_d convolution,,
6395,fe27dbf5146937b7af8143423218e719a8413b91,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-01-31 15:58:04 -0800, , cpu conv implement vnni fwd_d convolution,,
6396,38f860d78d1138c019b020f494f4d9337721f9b1,"azakov, Sergey <sergey.kazakov@intel.com>", 2018-01-31 15:52:02 -0800, , cpu jit add vnni dispatcher,,
6397,d48a0e4e8210014c3c7d501dffc8c8ca9d76dedb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-31 20:41:16 +0000, , common verbose dump bnorm flag,,
6398,a24f45a93fe341b9ae10e10747eccf4007bb5a28,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-29 21:54:08 +0000, , cpu bnorm jit add fused relu support,,
6399,9b8f68fab5968147d099468c0918474e7060650f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-31 08:15:55 +0000, , benchdnn doc add bnorm flag readme,,
6400,6e77e8e4af3933da43dd8a8aa37584ec47d5189d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-29 20:15:29 +0000, , benchdnn bnorm add fused relu support,,
6401,f93c33654342c8bf2261b70a839cfc1e9a5607cf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-29 20:14:24 +0000, , api bnorm introduce relu fusion ref implementation,,
6402,628ec80f724913c7198da5d85c68b60cb5f21a0b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-30 01:00:30 +0000, , benchdnn bnorm test positive negative data,,
6403,c4f90ed141da837bafef70d665828569e0505076,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-31 05:35:01 +0000, , benchdnn input bnorm add topo name,,
6404,46dce7fd8bef384fa0bb1972c5a965b144eea94c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-31 08:12:56 +0000, , benchdnn bnorm add flag perf report,,
6405,e50379944e150e47a2b051f89cd8dbd536ada170,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-30 21:49:00 +0000, , cpu bnorm jit remove unused variable,,
6406,e3eb40238be40323061acd87e8b367b8eb723363,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-31 10:12:59 +0000, , cpu jit introduce cmp predicate enum,,
6407,54ba2594ef458d156692dc7f36c597da42b5b2b7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-31 00:54:11 +0000, , xbyak regrip accurate propagation,,
6408,e8d990f9b9e7fca32604a18f266c24e5ee29e7ad,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-31 17:16:07 +0000, , doc clean doxygen warning,,
6409,927a4cdb43e196b3c45511cb4ef82f072baf566d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-01-29 16:23:58 -0800, , cpu pool fix s32 index handling ref nchw pooling,,
6410,e225181f9923c92cae4342c93060242b0cf9a749,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-01-26 17:07:45 -0800, , doc updated link,,
6411,91ee4104787dc2bef6401f916185b6a3926ac47a,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-01-25 15:46:45 -0800, , doxygen including missing text change,,
6412,bc7ff368cc6cf665a88a585ea13b5d307590c3e5,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2018-01-25 13:24:21 -0800, , doc update link new github domain change,,
6413,88b6a91c7cfe11a9bfc669e17393d09bf9baea9c,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-01-25 08:28:17 -0800, , doc updated repo migration notice,,
6414,349f3b4d9b969c491312b8e181d7f9264c7dc187,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-01-24 13:59:51 -0800, , src cpu conv avx512_core fix performance regression,,
6415,2021a50ebe42fba8633e0f9bd2c6b4e47e5e52c2,"afonov, Igor <igor.safonov@intel.com>", 2018-01-22 17:13:12 -0800, , fixup cpu eltwise optimize new algorithm sse4.2 avx2,,
6416,91849c36ed8ea55f100da0c00bf5dd7315f8275a,"afonov, Igor <igor.safonov@intel.com>", 2018-01-22 12:27:04 -0800, , test gtest test conv lrn unaligned memory,,
6417,b9e3ab5d8a0a94039e7ede1db2044b4b8ca1be1b,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-01-19 17:11:48 -0800, , doc added repo migration notice,,
6418,74b8ee8be48d9ba214d7a04b022dc18371d44e31,"afonov, Igor <igor.safonov@intel.com>", 2018-01-19 14:17:36 -0800, , src cpu conv avx512 detect 1st conv identically,,
6419,142d9d87b84c5062d41fb738fe73968b14b0118f,"afonov, Igor <igor.safonov@intel.com>", 2018-01-19 10:10:23 -0800, , fixup src cpu check poiner use movntps,,
6420,806c2f0a3b876733b92e1f087afdadcf96575873,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-01-18 18:35:52 -0800, , cpu bnorm better performance socket,,
6421,ff6319815df8e723679ef11a52ce562237fed554,"rimak, Tatyana <tatyana.primak@intel.com>", 2018-01-18 17:13:41 -0800, , test fix benchdnn batchnorm test,,
6422,3baa1507050a5acf757b805d55624809bb042983,"afonov, Igor <igor.safonov@intel.com>", 2018-01-16 15:02:29 -0800, , src cpu jit remove duplication,,
6423,ab027cd03b48b7eb0773dc08188b53cc16783162,"afonov, Igor <igor.safonov@intel.com>", 2018-01-16 13:14:44 -0800, , src cpu check poiner use movntps,,
6424,3e1f8f53f6845dce23abf8089501c2eb45420b9e,shok Emani <ashok.emani@intel.com>, 2018-01-18 12:02:52 -0800, , script check curl wget availability prepare_mkl 182,,
6425,86f152b614c947b87633062a182c57775856a348,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-18 16:36:32 +0000,184, src add missing return statement close 184,,
6426,78f2ebf349363522b64a52129febd65b72f6e1b9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-12 17:59:45 +0000, , api verbose introduce,,
6427,b953a3fadc972f0f2fca0ee196854430ec3b3247,"afonov, Igor <igor.safonov@intel.com>", 2018-01-12 10:47:37 -0800, , cpu update xbyak 5.60,,
6428,a12dd2ceb5890716befb94054bd4e5bbb3417825,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2018-01-10 09:04:42 -0800, , doc added list application using mkl dnn,,
6429,eb98a8083f6043a8d337d45cec751f5a52834cdd,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-01-10 11:53:48 -0800, , cpu gemm conv generate jit kernel correct beta,,
6430,dfcd7578bfb79c6c7bd26088e588f7d0822a58b9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2018-01-09 14:32:05 -0800,175, common check empty tensor close 175,,
6431,1ae27e5d5b480ed254a2e4543c6d1f334e3a9664,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-09 23:20:10 +0000, , common verbose add implementation name,,
6432,f6172b18bbdd65473789a897987f8f8da0137c98,rik Kruus <ejkruus@gmail.com>, 2018-01-10 12:13:03 -0500, , benchdnn workaround ice 176 ice workaround 176,,
6433,df9daade839b45c2b44a43dd90a2a46828d98d4a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-09 19:46:11 +0000, , benchdnn minor fix max time,,
6434,9676807536be3817cb794f7beac4cef8b9c64141,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-07 21:05:09 +0000, , build msvs allow using unused func warning disable c4551,,
6435,a623b032c85eaf82ddd23c6c2873cce710054548,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-05 23:10:56 +0000, , doc add basic profiling information,,
6436,857f144ea6e4a0b0ce827ceac5f26bceaac1c559,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-03 22:20:41 +0000, , common add runtime verbosity mkldnn_verbose a.out,,
6437,7b984697c2b800d4350887a13faf614f3a735bfd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-03 00:38:59 +0000, , debug generate mkldnn_debug.h,,
6438,7e9f6eb2de0d97d66432678784f027a94a9a6da8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-03 00:38:07 +0000, , script debug add mkldnn_debug.h generator,,
6439,853e9a0615cb47ef44a54a9e724a77fa31aa6890,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-05 23:33:04 +0000, , doc minor correction,,
6440,ae00102be506ed0fe2099c6557df2aa88ad57ec1,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-01-04 16:43:10 -0800, , cpu conv 1x1 bwd_w fix assertion,,
6441,636910eaea809aef5f3045a117eea674f926aa92,ndrey Kalinin <andrey.kalinin@intel.com>, 2018-01-03 15:24:43 -0800, , cpu avx512_core revert convolution behavior,,
6442,a96ea0feaca77faf2156820ffc88bee6898254a9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-02 22:09:15 +0000, , cpu conv via gemm minor style perf improvement,,
6443,e29166e2fcfccd128eb4bf8fc16692fcb0e8c7a2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2018-01-02 21:51:56 +0000,174, cpu conv via gemm use proper beta sum post ops fix 174,,
6444,a1ff4ea20d9dd6f02af49ab6944b67972fc030c2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-29 23:16:33 +0000, , build win suppress loop vectorized report,,
6445,f38b85906e9c4604d3cba6c4305785f4b80605f6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-29 22:26:36 +0000, , cpu jit msvs warning hope tentative solution ...,,
6446,0a8f385b1757df155cfab8e184f254620fba7166,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-29 22:27:30 +0000, , common fix incorrect data type propagation,,
6447,0ca38356478daa850c003f4eaa741ee769b4aa71,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-29 22:26:02 +0000, , src msvs warning,,
6448,b4a267bb483ce46ed33adcaf0619d45ad13623b4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-29 14:16:04 -0800, , benchdnn msvs warning,,
6449,ede1e332a0d32cbac02f5522334e6128e7d6988e,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-12-28 15:37:51 -0800, , build bumped version v0.12,,
6450,ee083b864409059a5a62219b6dbf67406a638b7c,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-12-28 14:00:46 -0800, , build bumped small library version,,
6451,d19425b3110a55cacc2fb575266b73f8ca003bd7,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-12-28 16:35:59 -0800, , cpu conv 4fma fix threading bug,,
6452,f0d6ba044111ee0227e0baa09c548526a5d93fc2,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-12-28 16:09:48 -0800, , cpu avx512_core fix performance degradation,,
6453,f20dc84f6500db6bff5c32be9bb2d63a32faaf1e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-28 22:00:38 +0000, , benchdnn use variadic array ... make msvs happy,,
6454,0713991a747d314d40f3129d05d4e8b059b32ea4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-28 21:41:15 +0000, , common avoid implicit int float conversion ... make msvs happy,,
6455,f6862596b144ee76472b0d4b4237038fc7c648f6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-27 22:13:40 +0000, , benchdnn input use oscale exact representation,,
6456,5ec8f1d7f37163bf3d66b26290ff5ee4408f4742,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-27 21:03:03 +0000, , cpu conv add mkl gemmm int8,,
6457,765c61c4efbd038f5a7f9cf0b08b8270fa242d22,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-21 20:36:33 +0000, , cpu conv via gemm split preparation function,,
6458,e9fb1285334e696ee496a0980179477b7c9df548,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-20 21:51:13 +0000, , api add hwigo grouped hwio format format used convolution group,,
6459,d815ee2f34fad7c4302f1da4e86b8b55e13e393a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-27 20:05:26 +0000, , common nstl add is_same type trait,,
6460,fec817c2d05cf88cd1c58f7b4cca29d37972ffc6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-21 23:39:53 +0000, , common math well defined saturate f32,,
6461,6dc8f17520b2016306aaa8562eaed4f0c47b8453,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-27 17:06:10 -0700, , benchdnn make ref code slightly faster,,
6462,34df3eb1ed7d52902f399952623d7129b8a9c4b9,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-12-27 13:26:29 -0800, , test reduced amount testing,,
6463,958b10bbf876d601e78f278b5bd6c0aa056d2b91,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-12-26 16:03:15 -0800, , cpu avx512_core 1x1 convolution use explicit broadcast inference,,
6464,e0bfcaa7fcb2b1e1558f5f0676933c1db807a729,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-12-26 09:40:59 -0800, , doc updated support matrix latest data added clarification compatible architecture,,
6465,e0a8ed4fa9b456b58a217cc750a52c1dc69d9c69,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-12-22 13:42:40 -0800, , doc corrected linking instruction added explicit warning mixing openmp runtimes,,
6466,76d940ab007e9d29b995300a51c14500405f32b4,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-12-22 13:31:43 -0800, , doc removed int8 functionality list experimental feature,,
6467,b1467901b591010122a81c0cbabf448e3f3e4cda,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-12-22 13:19:09 -0800, , doc updated list supported topology,,
6468,73a4f28d0b7a825da107079a5722563108ebac1e,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-12-21 12:15:52 -0800, , style consistent use trailing underscore,,
6469,21370490254778a15413134a50a342d2a788c81c,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-12-21 12:13:34 -0800, , cpu avx512_core 1x1 fwd convolution optimization,,
6470,0d3c46f25ccb261bf960b139d1605639c59458b7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-20 21:37:31 +0000, , common replace rintf nearbyintf,,
6471,598e8213c0c42faa51acfbb382e354e3e7af0438,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-20 20:23:48 +0000, , cpu reorder add non trivial scale mask support far outermost dimension scale,,
6472,d361be9bae3333adfb350838ba535d735bf3642e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-20 17:05:27 +0000, , cpu reorder simplify reference reorder,,
6473,53b06f8805f3468e5ab21ff8102c543f227c4840,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-20 16:58:28 +0000, , cpu reorder per implementation attribute check,,
6474,912031da1ee38888d491bb1526f6f4f990f8062a,"afonov, Igor <igor.safonov@intel.com>", 2017-12-19 16:58:36 -0800, , src cpu use common memory page size,,
6475,a2d76fcb89d56163773b8a33fc4e68417a5a8584,"afonov, Igor <igor.safonov@intel.com>", 2017-12-19 13:43:52 -0800, , src cpu gemm use heap enough stack,,
6476,669542496967cb38a97f692c413cf5aae3df1f68,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-12-18 17:55:59 -0800, , cpu avx512_core 1x1 bwd_w convolution optimization,,
6477,82cf37f626a0998d38f99c30e5a08a0dd5e49bc0,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-12-13 13:36:02 -0800, , fix changed bit logical operand change,,
6478,d8783d3c8351433f1cac298d20a78443151f3af9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-13 15:57:10 +0000, , api bnorm support attribute,,
6479,acfabc4f9035be2037cdf61e8a2304663dcc2e0a,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-12-12 15:47:44 -0800, , fix cpu uninitialized variable error missing break change,,
6480,55d03b300a17085e7a8ecdba2ffb611cbeb1b69c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-12-11 14:56:24 -0800, , cpu gemm added postops feature change,,
6481,dac62bced5067e8a3a1ef0e93f2732426105af89,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-12 06:02:19 +0000, , common define acc data_type s32 input output,,
6482,353d4d48ff94531c0e8647a909069bed7cdcbbea,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-12 01:44:21 +0000,160, cpu gemm stop usign std to_string fix 160,,
6483,e7e1499e9ddda8c86f379910f111b200b577f338,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-11 20:06:04 +0000, , cpu pool avx512_core add s32 nhwc pooling,,
6484,99901739e4c740a7b71604a6b2ef4985ba3fe0c2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-11 20:05:48 +0000, , common add data_type_size helper method,,
6485,8a43c2863bc4757d7db9cdced8e684318f85d855,"afonov, Igor <igor.safonov@intel.com>", 2017-12-09 11:24:54 -0800, , fixup src cpu jit_generator add size saved register,,
6486,ea480227bb2bd669fdf1ad38afb6341794e897cc,"afonov, Igor <igor.safonov@intel.com>", 2017-12-08 14:13:08 -0800, , src cpu gemm use common preamble postamble,,
6487,d1a32f3b45f36853e9890af8c82c7ada5c1b7d20,"afonov, Igor <igor.safonov@intel.com>", 2017-12-08 14:11:27 -0800, , src cpu jit_generator add size saved register,,
6488,73633bb3246cf0b5e3a384c5632ffc3370f98692,"afonov, Igor <igor.safonov@intel.com>", 2017-12-08 14:09:18 -0800, , src cpu jit_generator remove rsp abi save register,,
6489,10440c3a065c292ece01cd9b3bd6aa5bb74b6eb3,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-12-08 17:00:31 -0800, , cpu avx512_core minor fix initialization u8s8xx,,
6490,c36a3b8e0df825d9f039fca667c6e6fe5f7a81e4,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-12-08 16:59:47 -0800, , cpu avx512_core optimization 1x1 fwd bwd_d convolution,,
6491,ced9a41921100467503183ba4034721e4f2110bd,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-12-08 16:59:14 -0800, , cpu jit generator get number core one socket,,
6492,c1fb2ff8e3bc4dc1279846eb1183ed4e297fc67e,"nepper, Sarah <sarah.knepper@intel.com>", 2017-12-08 21:32:35 +0000, , cpu avx512_core improve jitted inner product performance modify avx512_mic gemm perform better skx system avx512,,
6493,518c91705e694aec2455a12f96c3b5f055932499,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-12-08 06:40:45 -0800, , cpu conv improve avx512 bwd_d skx,,
6494,80a68defe849fd036ef1aa2408e41d9ccf20d60f,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-12-08 06:34:05 -0800, , cpu conv avx512 bwd_d minor fix,,
6495,1c1cb05dcd73c55706042f5d35e3b48dc4c41786,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-08 17:54:36 +0000, , cpu int pool use round nearest,,
6496,81b327d52eb624e86cc29fd79d6390faeaaac12f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-12-07 12:39:31 -0800, , cpu syle added prim check attr def value added primitive check initialization default value attribute clang format added minor format fix change,,
6497,38575736f58b17c895141791aad744090b7fc5f3,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-12-07 16:28:01 -0800, , cpu bnorm fix gnu warning,,
6498,305a0b42ff8a98accc18f8e7e1659923741dadd1,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-12-07 08:22:00 -0800, , cpu gemm preserve xmm register win,,
6499,5bdd6e7c4ef311aab4897e018473ed21f5347b2f,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-12-07 08:17:58 -0800, , cpu bnorm introduce cache blocking,,
6500,fdf59bed0ca80a01d599c3f1b434bfc199affb74,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-07 17:17:43 +0000, , fixup cpu bnorm enable relu post ops,,
6501,aae702dfe839904a6f5e54c36299f4a9f8fb0368,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-07 17:10:20 +0000, , fixup benchdnn bnorm initial commit,,
6502,48f3226f50286eb4416b093db68562f2bc788474,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-07 17:05:17 +0000, , cpu pool avx512_core use round rearest default,,
6503,c4d92cd59417c7ec3cefef073c48f1882e96dc31,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-11-29 15:46:25 -0800, , clang format added entry enable _clang format change current clang format version ignores _clang format file style input specify disableformat false,,
6504,2048277a5d900c94e8a9e98fc1cc425d6ed42aaa,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-12-05 13:55:41 -0800, , cmake platform removed icc180 condition diag 15552 flag condition including diag 15552 flag icc180 causing compilation error building debug change,,
6505,d107a311c72dba363e333ff9cb68a2dcc2e52323,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-06 17:58:09 +0000, , cpu bnorm enable relu post ops,,
6506,950f841f68e65652b5ff122ae5cc20401d6f43e4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-01 22:32:55 +0000, , benchdnn input add bnorm problem,,
6507,393a79269818f109eed114766ffbc14c315b211f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-21 21:13:36 +0000, , benchdnn bnorm initial commit,,
6508,81b7fb9273fb26ee59b11653f04332d235976298,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-04 23:20:37 +0000, , benchdnn perf report summary,,
6509,6048a34fd584fbe7bc1d39e3a2f84c4d825e6b58,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-03 19:29:30 +0000, , benchdnn aux maybe_impl common function,,
6510,0fa9f299ab9cba337192e36a221530aec2d4ab7a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-01 19:54:38 +0000, , benchdnn aux introduce data_kind_t,,
6511,fd1804a2771121d206ffb6a971d931c590139d8a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-12-01 21:49:08 +0000, , benchdnn aux add str2fmt,,
6512,f47afaf48e608b4ee770d2d1e3ccede4eb053a6c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-21 21:13:06 +0000, , benchdnn aux add str2dt,,
6513,ad6d084d6c664b97c513d03a37474399f08f8704,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-20 21:02:18 +0000, , benchdnn move batch processing common space,,
6514,1d20a89cde8c0aa2d682d451f8d6799edadb757d,"afonov, Igor <igor.safonov@intel.com>", 2017-12-05 16:59:41 -0800, , test gtest extend sum test,,
6515,d5efa4858e0b31df8391713a04f594ddd471b734,"afonov, Igor <igor.safonov@intel.com>", 2017-12-05 16:29:33 -0800, , test gtest sum remove duplication tensor size,,
6516,4d51f8765a31f7ee0e667296c8798631d81043e0,"afonov, Igor <igor.safonov@intel.com>", 2017-12-04 16:29:21 -0800, , src sum add implementation list separate implementation,,
6517,8909f88bf72ae1e1af12f07a5d33f62cd9e6fb95,"afonov, Igor <igor.safonov@intel.com>", 2017-12-05 10:49:21 -0800, , style clang format,,
6518,0a1efb05ec63c655d96e5b733057529e735f39a7,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-12-05 05:59:48 -0800, , cpu conv improve fwd avx512 core non 1x1,,
6519,23e610fcb6bb1e0293991b4c0705553d31ade80d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-11-30 17:58:47 -0800, , cpu conv fix several memory leak,,
6520,a17c4f32034bf4e9f42386313fdb5ecf04ef074f,"afonov, Igor <igor.safonov@intel.com>", 2017-12-01 12:21:24 -0800, , src common primitive_attr fix memory leak,,
6521,bf4f0ea2b326d90621991f08f5f80ec54152c835,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-30 15:53:52 +0000, , cpu conv accelerate initialization,,
6522,49b0c04eef6a7edc27d6059952235e70852e44a9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-11-30 18:17:13 -0800, , build disable cpu specific flag gcc 5.0,,
6523,bd2db73b93a3cf529e5235b57fd5014e676ef7b7,"afonov, Igor <igor.safonov@intel.com>", 2017-11-30 16:57:14 -0800, , src concat reorder add check attr,,
6524,8625b52162dec93326c2d26c873e4111afa1c13e,"i, Qing <qing.yi@intel.com>", 2017-11-29 18:27:32 -0800, , benchdnn conv add testing dilated convolution,,
6525,37dff0261e2444eac990b7bd7dc97c1f3072d33b,"i, Qing <qing.yi@intel.com>", 2017-11-28 18:30:18 -0800, , cpu conv turn dilated gemm convolution,,
6526,2844836f144901c272a9a8f4d94d133e627916d8,"afonov, Igor <igor.safonov@intel.com>", 2017-11-30 12:47:26 -0800, , common reorder use post sum beta,,
6527,1c5d81bb87b24b64695dcc43b1d9eb1afeefce74,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-11-30 07:17:22 -0800, , doc added gcc 5.2 list supported compiler,,
6528,1b3e5f1c2f04897b37e529a8e038ed67bef0f0af,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-29 22:17:20 +0000, , bencdnn input yet another minor fix ssd_300_voc0712,,
6529,8445f8d72ed167b70b1da73bc7133787ed10968f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-11-29 13:37:39 -0800, , build icc complain failing vectorize pramga simd loop,,
6530,a5a89c83fa1921778897e222b4f7674ba17f800d,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-11-27 23:54:00 -0800, , cpu winograd bwd_w skx optimization author yong andrey kalinin,,
6531,0323f21170c7e203e22781373bfdbd3a44f14900,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-11-28 12:41:04 -0800, , build support custom optimization flag via darch_opt_flags ...,,
6532,1e01cd2053e7ad67a02bd56adbf00bbfa090e106,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-11-28 12:25:26 -0800, , build platform.cmake small cleanup,,
6533,ca628ca3d8942ef8afdee9d6e81f59ed7c08e4ef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-28 20:09:54 +0000, , cpu conv bwd_d enable stride_h stride_w,,
6534,7b5692e532fcd409c3183d402484a84a4279ca5c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-11-25 08:40:33 -0800, , cpu winograd check dilation,,
6535,f901ca24d6810b9a421e250d5a61907653e3e7e9,"oel, Shelley <shelley.goel@intel.com>", 2017-11-20 11:42:27 -0800, , cpu winograd fwd bwdd perf improvement tiling src dst transforms s.t data reused gemm implementation enabled avx512_core disable prefetching avx512_core style change chose tiled transforms discrete transform policy new winograd scratchpad struct kudos yong writing tiled transforms implementation,,
6536,2243e63628f0e7ef5523d1c911a7e48e68a67f75,"oel, Shelley <shelley.goel@intel.com>", 2017-11-20 11:55:25 -0800, , cpu winograd fwd bwdd fix kernel dimm_block dimk_nb_block,,
6537,25aa278b2d609c7fba5c3e3e48036bf440c4c801,"afonov, Igor <igor.safonov@intel.com>", 2017-11-27 18:12:20 -0800, , test gtest concat add test case,,
6538,f2c96b0d528fb919c4ec19fe6ee94b868502ef02,"afonov, Igor <igor.safonov@intel.com>", 2017-11-27 18:12:05 -0800, , src cpu concat add nhwc implementation,,
6539,77dfdbd5a91ce286293fde2b5322186e4dee3cd1,"afonov, Igor <igor.safonov@intel.com>", 2017-11-27 17:59:57 -0800, , src concat add implementation list separate implementation,,
6540,70a900798d99dbeac88a60f29ff715d4f2a44241,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-11-27 13:53:34 -0800, , gtests removed fix unimplemented primitive check change,,
6541,34ad7a628c89245f16fc612a73758be06887b571,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-11-27 13:37:27 -0800, , cpu added primitive check attr default value change,,
6542,059d2ec7f5884fba6ef9e34e8fa8ee016ea2ba05,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-11-22 10:26:57 -0800, , common added check attr default value change,,
6543,a5e59a42a15b491db4d1457fefa30dfedb5193f2,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-11-27 16:55:21 -0800, , cpu conv int8 avx512 performance improvement,,
6544,8b28cb228ca5702fbf0d21e95e6bcd5df8b298bf,"i, Qing <qing.yi@intel.com>", 2017-11-22 16:50:12 -0800, , benchdnn create reorder test target pre,,
6545,7aeeff9b730d17d128db4b2fd7390a2a677f4b84,"i, Qing <qing.yi@intel.com>", 2017-11-20 17:22:54 -0800, , benchdnn reorder add test case quantization reorder,,
6546,66e6ec6f8a43b5064f73fa80e75f2c357fb55a8b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-11-20 14:51:06 -0800, , gtests added int8 attr change,,
6547,5ce3fc41316b980856226c6aa075bbd99d87e4b8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-11-20 14:51:28 -0800, , gtests added funct query implementation information change,,
6548,8bea30903c4bdbd6b2a9706d3ace636e746895d0,"afonov, Igor <igor.safonov@intel.com>", 2017-11-20 15:27:02 -0800, , benchdnn reorder carefully check overflow,,
6549,abcfff22a8c9850ffbff7ad39ff50454b0cb7ce8,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-11-20 12:26:50 -0800, , build win always set,,
6550,ceff230693e9995d4db5a61e4a8a10ed0a8c5d70,"i, Qing <qing.yi@intel.com>", 2017-11-07 10:28:28 -0800, , cpu reorder add quantization optimized reorder,,
6551,aab753280e83137ba955f8f19d72cb6aaba545ef,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-11-17 05:06:03 -0800, , fixup avx512 fwd conv add regression test,,
6552,89b42bc06b48f7ecdedd07f1be352af67d8d5b8a,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-11-17 05:04:20 -0800, , fixup avx512 fwd conv add special case compute loop generator,,
6553,b2e60777e8370eac2c15a7bea4f2818d1b2bfef6,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-11-14 17:03:29 -0800, , cpu conv restore performance bwd_w vgg,,
6554,4615571f6005b2253f484ef7995b5ed20837652e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-11-16 14:36:00 -0800, , cpu conv 4fma fix bwd_w large spatial dims,,
6555,ec3f69aa96fb31c233541c16e80b6331ee405629,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-15 17:32:16 +0000,151, cpu add reduction clause omp simd appropriate fix 151,,
6556,7629f05e7d5ce4e248a27c55ecf25dc444cfd9d2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-14 01:30:42 +0000, , cpu style remove redundant macro,,
6557,46a599230bcdd8e90309d3d0f44298a9df0421f0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-13 19:25:48 +0000,135, common iter use attrs stack great thanks kruus catching problem suggest solution implementation slightly different still work fine close 149 fix also incorporates 135 kruus well adding test prevent shame future,,
6558,199aecae625e4c216569ce827b3e64d08af6e3ae,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-11-11 18:09:17 -0500, , build mkl.cmake use proper search path precedence,,
6559,9b4a8fbbc5dc11fb90222b03298d72ffb56c2ac3,"oel, Shelley <shelley.goel@intel.com>", 2017-11-12 13:46:19 -0800, , cpu winograd bwdd fix,,
6560,06df3d253b1830b84186976e836bc361dc91cc25,"afonov, Igor <igor.safonov@intel.com>", 2017-11-10 16:50:45 -0800, , benchdnn reorder cover f32 s16,,
6561,5a15cbd6a5c63e6f4a513a1bbaeada13250508b7,"afonov, Igor <igor.safonov@intel.com>", 2017-11-10 16:47:51 -0800, , benchdnn reorder improve filling memory,,
6562,5362d6819ad6caf5a8625de9c1f3863732e99eaf,"afonov, Igor <igor.safonov@intel.com>", 2017-11-10 16:47:16 -0800, , benchdnn reorder perf create reorder,,
6563,97c6028059cdab11730a01729242cc6d087dd9a4,"afonov, Igor <igor.safonov@intel.com>", 2017-11-10 16:46:47 -0800, , benchdnn reorder conf remove magic constant,,
6564,8a801d03314b0a3d786393d1b93a36083ef00a31,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-11-10 05:33:18 -0800, , test benchdnn added test post_ops f32 conv,,
6565,515d473b4b38e875572d5e7ede5a05e5cfbd5526,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-11-10 05:30:44 -0800, , conv sse4.2 1x1 fix relu,,
6566,3c61de9bc3364db9f31f11d797b793376d7a117e,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-11-10 05:27:32 -0800, , cpu conv introduce sum relu post_ops jit convs,,
6567,b54f3195fa89f8d4d370b13749fc1ac5905c19b0,"i, Qing <qing.yi@intel.com>", 2017-10-25 12:16:51 -0700, , cpu reorder add quantization reference reorder,,
6568,49288c6bc260be0dd3068452e21ff5117ca8ffce,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-09 21:46:03 +0000, , benchdnn input start testing attribute,,
6569,d363ac18d5ae1fa3da11c8f3e0daacca7dc2672a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-08 20:39:38 +0000, , benchdnn support per_oc oscale attribute,,
6570,176e49d2c8073432c8fd6b17f7b274dc891838bb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-03 17:22:18 +0000, , benchdnn conv introduce post_ops,,
6571,e94958bce736e323c47aac49c6276eecd1b0c5f1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-02 17:43:21 +0000, , cpu conv int8 add post_ops support,,
6572,a3517ee2a4f07ea47bbe1c7cd208a902ecfffe05,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-31 19:04:02 +0000, , api attr introduce fused post operation api,,
6573,c0375737d72b13814d0449e8334fc55add505aae,"afonov, Igor <igor.safonov@intel.com>", 2017-11-06 12:48:44 -0800, , benchdnn reorder initial commit,,
6574,83346656213e6b57dc4c392bf8d893888cb531fc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-06 09:56:08 -0800, , benchdnn style minor org clean also simplify self test,,
6575,153a89d50e8ef12f48dbca1c3667e33df5602605,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-11-09 12:22:17 -0800, , cpu conv avx2 remove unnecessary condition bwd_d conv,,
6576,79397f2cac534b0c247a334ffb8d8cf3ec7ad1cd,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-11-08 11:19:02 -0800, , build changed syntax posix compliant,,
6577,107d8c700eeedf1a2b2c92e14f6bb4b23f732116,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-11-07 09:34:28 -0800, , src cpu conv 1x1 fix correctness googlent_v3 add googlenet_v3 testing,,
6578,f0846e08a68cf935cb8ad8e35142bbc88f3efdf2,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-11-02 16:01:28 -0700, , build prepare_mkl download macos version small library run macos,,
6579,b69eabf2631569d6341f3a94a871a8993d6cbdae,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-01 21:54:44 +0000, , fixup benchdnn conv introduce attribute irmode oscale,,
6580,85911b91cdd33c8412c91e45fe27b437907fb394,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-01 20:23:48 +0000, , api add primitive kind enum,,
6581,50d880a8930543e58ed0f3c1def5ce5d92ef08ae,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-01 19:46:41 +0000, , api prettify clean thing,,
6582,aa41fbf092bf0ccaaef543dbc2d49d7bb2cac127,"oel, Shelley <shelley.goel@intel.com>", 2017-11-01 13:02:24 -0700, , test gtests concat fix data initialization,,
6583,2604f435da7bb9f1896ae37200d91734adfdba9c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-01 18:34:34 +0000,146, build suppress misleading gcc 5.x warning also fix 146,,
6584,4625d675ce9f026ee772429f5176af62ff730e0a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-11-01 17:30:49 +0000, , build remove platform related stuff sdl cmake,,
6585,f31b302da430db24cd092bbf21b75451883450e5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-27 19:45:52 +0000, , benchdnn self add simple self testing,,
6586,cf443696f7e663a87f179534de2e5398175d041d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-26 19:06:27 +0000, , benchdnn conv introduce attribute irmode oscale irmode stand oscale stand output_scales,,
6587,e86407d0e03c71c661908b9de385b973a0c79f72,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-09-01 04:16:36 +0000, , cpu conv int8 add round mode basic scale support also add f32 bias support int8 convolution,,
6588,7396036dc7d16c911032fa21d3c470dc39e26ef5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-25 01:51:44 +0000, , common reorder use ouput scale alpha,,
6589,bb454cbf45277d6957cafbd0af684dda97379a2f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-24 20:53:38 +0000, , api attr introduce rounding mode output scale,,
6590,920d7557d4d219e0373955fb4b75a3ef42a1867d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-23 20:21:30 +0000, , api introduce attribute since op_desc_t pooling_desc_t ... transparent data type extend new functionality want time time need something would break abi api every new feature attribute try solve problem attribute able take output scale convolution reorder rounding control thing far commit stub new api attribute ...,,
6591,caf841cc2d3da3491270f4cfbfbe6a26742270c4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-31 16:32:45 +0000, , benchdnn revert back ticks_now support rdpmc order avoid problem rdpmc user add turned default reverts commits ,,
6592,51899b9386c3379b00527e009318c181b4415b41,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-31 13:32:54 -0700, , build mkl.cmake fix mklml detection window,,
6593,834a7893bc173ca1637d7ff94bc22bb570e58bc7,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-30 18:25:28 -0700, , build mkl.cmake fix handling compiler provided iomp5,,
6594,ba482eca9459e3b9a8256ab07f9afa41dba34b9e,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-10-30 08:35:13 -0700, , doc corrected version readme,,
6595,682b0492b1edd98f7bb541772d5d34a86d9d01ea,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-10-27 15:50:27 -0700, , doc cleaned doxygen syntax file,,
6596,b6b898051d6c66ef6132ae8540269980974034db,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-10-27 15:49:41 -0700, , doc added macos configuration supported compiler,,
6597,1c78867596475314eb81469821005b32ac4f6e1b,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-10-27 10:55:30 -0700, , build bumped small library version,,
6598,96a54ae309060fd84e3473e2aed9b98d74f2c254,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-10-27 10:54:58 -0700, , doc bumped version v0.11,,
6599,687dc20f6514794d90b619e7eb4270e45d4df31e,oman Dubtsov <dubtsov@gmail.com>, 2017-10-27 10:48:58 -0700,10, src cpu gemm convolution fix warning compiler openmp support _à² apple llvm seems final patch required fix,,
6600,d83a455d0ba95ff50f75217d1b1f06477224fdb6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 21:01:10 -0700, , src cpu jit_eltwise fix warning uninitialized variable,,
6601,5329d51fb8ad2f46e1b59a04d4bfa9a9096d62c0,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 21:00:27 -0700, , src cpu winograd fix class member initialization order,,
6602,d95039b4fe44ca31b55b08eed10f2405b2d5a1d1,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 20:59:36 -0700, , src remove unused variable,,
6603,9e83c81fd2dfc88a3267a8eb32becde58991a23a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 20:58:27 -0700, , src cpu simple_reorder fix simd pragmas compiler supporting old openmp spec,,
6604,0c1e414f035c5f3967e460c9273ee23e1dd59d9a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 20:56:46 -0700, , src test api fix warning related conversion integer different size signedness,,
6605,f021ea32022a65803d00568bda077c0499544df4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 20:48:54 -0700, , src test api fix warning related conversion float,,
6606,bcb5bd65cbb423a5c863c45d28a3f57f771949b3,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 18:12:23 -0700, , api fix warning double float conversion sum scale,,
6607,83224b142ceda5af92db7d1e9083dc4c6955c820,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 18:04:37 -0700, , build platform.cmake tell intel compiler optimize host window,,
6608,28d7fec275135efacbad372a58c4905abcce647b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 18:02:38 -0700, , build platform.cmake disable benign warning window,,
6609,833c972bdbb6937714a6ae65f44151b22d2e2fcd,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 18:02:04 -0700, , build platform.cmake clean,,
6610,4ef5253278654356e63103e204ed906acf68eff0,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-10-26 18:00:27 -0700, , build openmp.cmake clean,,
6611,f0f8826a862152cf7da7270a9e500b30ce10c041,oman Dubtsov <dubtsov@gmail.com>, 2017-10-20 13:08:28 -0700, , build add missing policy,,
6612,1e896b64e75ba638170cedc02d056c70dd1b1ecd,oman Dubtsov <dubtsov@gmail.com>, 2017-10-19 13:35:17 -0700, , build move platform specific logic platform.cmake,,
6613,06e6fa2b1f5839858c07648a3d674b809a09206c,oman Dubtsov <dubtsov@gmail.com>, 2017-10-19 13:28:10 -0700, , build move openmp related logic openmp.cmake,,
6614,b0c083a34054d709ba061effa3b01b22bcec5ac8,oman Dubtsov <dubtsov@gmail.com>, 2017-10-19 13:26:32 -0700, , build move management sdl option sdl.cmake,,
6615,a94baf4ffa899ef5871d01f6f463c4924347edf4,oman Dubtsov <dubtsov@gmail.com>, 2017-10-20 12:56:11 -0700, , build doxygen.cmake add include guard comment,,
6616,acbe1e4e94e5952797d8876b976e390f515575f3,oman Dubtsov <dubtsov@gmail.com>, 2017-10-19 12:31:48 -0700, , build mkl.cmake clean library detection path configuration,,
6617,b81dc5bd6d5b3582010b6cfac77acc65d033848b,oman Dubtsov <dubtsov@gmail.com>, 2017-10-19 12:12:05 -0700, , src cpu pragma simd pragma omp simd,,
6618,c0c04864a93c6a43d91ae7197d576f049af9ec89,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-10-13 23:14:43 +0300, , example make memory management portable,,
6619,2a8e1edebf50f027ebed22ce19280cab8ac51505,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-10-13 23:16:47 +0300, , src cpu include immintrin.h explicitly intel compiler,,
6620,0c413b9acaa4948fc9bf16167067b12fdaf150d6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-09-28 00:47:16 +0000, , src common style,,
6621,8734d0a6dc6014a181ef29e3c0d1637561ce9fbe,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-27 20:02:54 +0000, , benchdnn build update makefile,,
6622,01a2b1eeb112472e057bbabe4d881c322c2d4916,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-10-27 11:30:03 -0700, , fixup cpu conv1x1 fix 4vnni backward data correctness,,
6623,44d7340f2a36319363a70e39fe65e277c7aa8d76,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-10-27 09:50:41 -0700, , fixup cpu conv1x1 remove print,,
6624,0699ddcc42950c5e62f79b83a2328390796d00cb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-27 07:10:18 +0000,123, cpu ref fix data diff mismatch also fix 123,,
6625,95d8e1a2dbc9ad33bf91df63ee1dc26eb75d0267,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-26 20:34:42 +0000, , cpu conv int8 add f32 dst support,,
6626,ddba357200479b8ccfb87cc52870ea98ce3acd38,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-26 20:35:28 +0000, , benchdnn conv minor clean,,
6627,a6d9a734365c7db835c477f047b764b7a8c2817e,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-10-23 18:52:24 -0700, , test benchdnn allocation alignment,,
6628,80c87c25b371ec75de2e59fdd2fc638e58025d21,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-10-23 18:49:00 -0700, , cpu conv 1x1 improve prefetching blocking,,
6629,8a3bf894412474fb554b5d6421fd10689aaad830,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-10-23 18:47:25 -0700, , cpu conv 1x1 use weight layout iohw16o16i bwd_d,,
6630,71ab0a2bda122ebada1f45861ac665216ea0e55a,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-10-23 17:21:19 -0700, , cpu conv introduce weight layout iohw16o16i bwd_d,,
6631,e1f280d572656e3622061797621e587ea858ee03,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-26 19:27:11 +0000, , benchdnn doc fix minor typo,,
6632,6ae62ad0c0d47cd4b860b41dc63467f7ebc7c299,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-25 16:52:49 +0000, , add override keyword op_desc virtual method,,
6633,3dae37e73d6364350cf0df8278790c4f08f3adee,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-09-01 02:58:46 +0000, , cpu conv move bias addition closer store dst,,
6634,f2e95e5b45e42678471a326a637a609741a78a8c,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-10-24 01:50:59 -0700, , cpu conv 4fma improve prefetching bwd_d non1x1 conv,,
6635,d31682ad231d220cf8cc5ab3de92d0ba31080cd3,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-10-24 01:48:07 -0700, , cpu conv 4fma add blocking bwd_d non1x1 conv,,
6636,93d441f254c941dd324c2382c3d7f0cc6bcfdf58,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-10-24 01:42:51 -0700, , cpu conv 4fma improve blocking bwd_d small spatial 3x3 kernel,,
6637,11b09ed888479a1f6edffdc7e5f66e281afef143,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-24 16:35:25 +0000, , cpu style remove redundant variable,,
6638,f932835b983dee9c992158d8587bdf71d8dc5188,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-24 16:30:47 +0000, , api sum take const array,,
6639,869169786e8872cecf38ba477d56fd75d992ce69,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-24 05:41:54 +0000, , doc better eltwise description,,
6640,0bbb22e878a679ca870dc139b5c85e60e5ab78d3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-23 23:19:46 +0000, , api change double float everywhere warning commit api abi backwards incompatible significant change happens sum primitive api previously took scale double array take array float preserve api abi thanks overloading change happen seamless ...,,
6641,5da3e3569223d7e08f9f3bc5a50ff02595f06b76,"oel, Shelley <shelley.goel@intel.com>", 2017-10-08 20:06:54 -0700, , cpu winograd fwd bwd_d improve numerical accuracy,,
6642,74c2fbbf2d9f8875441ca96a1efcb66556a0fed9,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-10-23 14:45:29 -0700, , doc added issue template github,,
6643,1ddf0ef34e80324395fce5967f794dda5a837e0b,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-10-17 12:07:21 -0700, , conv bwd_w avx512 improved thread balancing,,
6644,a85663929929194fa01033ca35c3d7ad7e21b2de,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-10-19 07:12:29 -0700, , cpu conv 4fma improve prefetching fwd non1x1 conv,,
6645,8971153741fac1d81ff3e9d4d8e50c615b2c81c8,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-10-19 07:10:03 -0700, , cpu conv 4fma add blocking fwd non1x1,,
6646,7950b994af536946c5eeb4c071e353cd2362c8c6,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-10-19 07:07:07 -0700, ," cpu conv 4fma,4vnni improve blocking fwd small spatial 3x3 kernel",,
6647,631d588208ef234d3139fb32f9350ebc394aac62,ayaram Bobba <jayaram.bobba@intel.com>, 2017-10-18 18:43:42 -0700, , cpu add optimized reorder ihwo oihwbibo,,
6648,09ea1d5b98168b48c5847110478574a0a5dcbe55,"oel, Shelley <shelley.goel@intel.com>", 2017-10-19 11:40:13 -0700, , cpu winograd move biasu transform,,
6649,07ce0dbc762115c751ab581c2f5099437324d0fa,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-19 16:31:50 +0000, , cpu jit use rdi rcx register directly since linux system amd64 abi microsoft x64 calling convention must supported really careful rdi rcx register used first parameter pas particular abi_param1 abi_not_param1 used rdi rcx interchanged different system patch also fix 138,,
6650,97fc4ae3192198f2c1c882ba96caa3c897a41737,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-19 16:23:28 +0000, , cpu conv add hint manual register preserving,,
6651,f25939a284c459965ae6d6efa790e0a1f46f1f34,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-19 16:14:03 +0000, , cpu jit bnorm remove unused variable,,
6652,15f093e1ae495e0cfd7ec87180884865231b1a07,"oel, Shelley <shelley.goel@intel.com>", 2017-10-18 16:23:41 -0700, , test gtests fix sum,,
6653,b374914153b5e054c7b427b80bdd22c8bb81c2ae,"afonov, Igor <igor.safonov@intel.com>", 2017-10-18 16:34:52 -0700, , doc remove handle_traits destructors doxygen,,
6654,de252cd2f08dbe7248e30b48b9d1bbb158c5c48d,"oel, Shelley <shelley.goel@intel.com>", 2017-10-18 13:22:37 -0700, , cpu winograd fix memory leak generalize scratchpad allocation remove allocation src transform,,
6655,893c1b09c78179befa0cbf416bed9fb41459128c,"oel, Shelley <shelley.goel@intel.com>", 2017-10-18 12:28:53 -0700, , test gtests fix sum,,
6656,c20343dc3360922215b9c9661e36c9b04e1bd460,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-10-17 17:27:23 -0700, , cpu common performance fix gemm based fwd convolution,,
6657,cccc1f970847fd46e1ca6de40ff4f74018f6ca0b,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-10-17 17:29:58 -0700, , fixup moved simd inner loop gemm conv,,
6658,6355e37ac9ce01818bc27919c4d3252cd40ce21a,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-10-17 16:55:26 -0700, , fixup return pragma simd reorder,,
6659,ebc3afea23a8494f5e7de18b487e9eb07698afcf,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-10-17 16:12:10 -0700, , fixup replace pragma simd pragma omp simd,,
6660,5c6ec8a5e3e634bf7c4213c8504daa63bfcf309a,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-10-17 15:20:53 -0700, , fixup conv move pragma simd inner loop,,
6661,6bf018532f9325ca4a80f159066a9b9178595b8d,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-10-17 10:52:50 -0700, , conv improved bias update,,
6662,e998f00fac048036bf776d50e366a8c98c409414,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-16 21:22:47 +0000, , benchdnn input minor fix ssd_300_voc0712,,
6663,b097cc70339d42b81cc0cf24caa0840c5743fddd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-13 15:03:28 +0000, , cpu conv avoid nan bwd_w 4fma version,,
6664,af54fff08274d05cb3608a44a3ea60c56032123f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-10-09 11:39:20 -0700, , changed type int uint warning existed,,
6665,63b2a7a93ee396e12e5803490b05439ee1e47c28,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-10-06 15:37:04 -0700, , cpu added missing instantiation warning c4661 note fix remedied cleaner implementation templated function,,
6666,713fa34162e2603cf3a5394b3d472e43279e69d9,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-10-05 17:46:01 -0700, , cpu added fix warning 4805,,
6667,edff4d045476d92972241d974d127b1682c36a7f,"afonov, Igor <igor.safonov@intel.com>", 2017-10-12 16:57:34 -0700, , cpu eltwise add asserts ctr jit kernel,,
6668,dd602f321d0eeb44806cd8be2a1c4c0a73684b99,ishant.b.patel <nishant.b.patel@intel.com>, 2017-10-06 16:30:02 -0700, , support dilated bprop conv ref implementation data weight,,
6669,5f4b461b487d4837a131ebb1c4d7f0e3a044c2b1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-10 22:12:41 +0000, , cpu style minor clean uni eltwise,,
6670,e14f08c2dc372f65b480f51b384e15fa7926d424,"vozdeva, Elena <elena.gvozdeva@intel.com>", 2017-08-28 17:30:44 +0000, , cpu eltwise optimize new algorithm sse4.2 avx2 signed gvozdeva elena elena.gvozdeva intel.com,,
6671,d0059fcbd9c8ab41f073886bd7b8abd1a2e849c8,"vozdeva, Elena <elena.gvozdeva@intel.com>", 2017-08-28 17:29:56 +0000, , api add new algorithm eltwise list new algorithm square sqrt linear soft_relu bounded_relu signed gvozdeva elena elena.gvozdeva intel.com,,
6672,240f0b6286e84f273303183f6f1801c68e114347,"oel, Shelley <shelley.goel@intel.com>", 2017-10-10 11:39:46 -0700, , cpu winograd fix register blocking fix perf regression,,
6673,a3b37ca0f5f840ef6a416161b4e3ae6ec6e732d1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-09 17:15:33 +0000, , benchdnn input add ssd_300_voc0712,,
6674,f2475bcd1617d9c716a3557a2a11fa6d412413bf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-09 15:50:49 +0000, , benchdnn input add resnet sparse inference,,
6675,15f83470b32c26c6258d5b1a3064c76d64e78917,ladimir Mironov <vamironov@users.noreply.github.com>, 2017-10-09 20:23:58 +0300, , benchdnn fix possible int overflow 131 benchdnn int promotion fix segfaults large job lot memory used changed explicit type conversion style,,
6676,8089c7f22775b7a397f250c3f17a53dc839d21aa,.S. Cook <lsc@hackeress.com>, 2017-10-09 08:02:00 -0700, , doc fix typo readme.md 130 mklml_gnu mklml_intel update minor style,,
6677,818ef147dcc5cdf057cf5e0c595c18913dcc8435,"oel, Shelley <shelley.goel@intel.com>", 2017-10-06 13:43:19 -0700, , cpu winograd fix code style,,
6678,a12a5ace685cbab7fbb0986080e92709ace9f64f,"oel, Shelley <shelley.goel@intel.com>", 2017-10-06 12:32:29 -0700, , test benchdnn add winograd test,,
6679,1f33b2694f202d5c568fe630d0553e4b3f8c34dc,"oel, Shelley <shelley.goel@intel.com>", 2017-10-06 12:31:54 -0700, , cpu winograd fix register blocking,,
6680,fed144f041f5540d7d2a77c8b18e2f5ed6b7e11e,"oel, Shelley <shelley.goel@intel.com>", 2017-10-06 12:30:05 -0700, , cpu winograd improve code style fix relu,,
6681,f85124c1fef8af9bd5bef736cd24e164f2e1afa9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-10-05 20:37:57 +0000, , common add missing blocked format assertion,,
6682,559995ee4eaf2a9c1d4b4dcb99406df517d7bdb3,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-10-03 18:33:38 -0700, , test fix test_relu updated use desc non deprecated,,
6683,e9b15541285a366fd89a3f5132404f52400d7a83,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-10-02 17:33:00 -0700, , example simple net fix redefinition free malloc naming conflict removed __cdecl,,
6684,8d42ffa6b2c42986a97f5b4fbd67f3b9326431ce,"afonov, Igor <igor.safonov@intel.com>", 2017-10-02 12:40:05 -0700, , src cpu max pooling ref init,,
6685,f944c02cba31126376b5444fef6357255f54d20e,"afonov, Igor <igor.safonov@intel.com>", 2017-08-30 11:19:43 -0700, , test gtests extend test data format,,
6686,1d1b6389fad61795834f39da5d40ea2957b3b938,"afonov, Igor <igor.safonov@intel.com>", 2017-07-28 16:21:42 -0700, , test gtests create memory primitive desc,,
6687,727dc35e0fe967943c295bc99f651b45e9c5dfef,"afonov, Igor <igor.safonov@intel.com>", 2017-07-28 16:18:57 -0700, , test gtests compare data add support padded layout,,
6688,a6e52b14f58cec6600028f28952d8d14801fdb12,"oel, Shelley <shelley.goel@intel.com>", 2017-10-02 11:03:36 -0700, , cpu winograd fix relu,,
6689,81748d8418595d1180839591b3195241f238fa07,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-10-02 19:06:17 -0700, , cpu common fix dilated convolution group,,
6690,5f311e98ddc6310743385bbb0e4ce03378ccaed5,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-29 15:25:10 -0700, , benchdnn doc added notice readme user use single quote input param,,
6691,3b6893576468838235f07e6adfa6bac7f55a0c67,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-29 15:23:36 -0700, , benchdnn win added match input param regex,,
6692,6d16a630aeba7888744ad3823e14b41d10e9b4b6,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-10-02 10:11:12 -0700, , doc added missing newline,,
6693,d9d2ad57d2c09374097be13d3813386a6ac2b225,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-09-29 12:00:54 -0700, , cpu common improve parallelization gemm convolution,,
6694,a0c315af6b39879fe8069ae887deaab511aee5df,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-27 10:40:29 -0700, , fix benchdnn common changed micro milli second ms_now value,,
6695,766996e4d74b0532af7ae033ca5083108f243972,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-27 10:38:49 -0700, , benchdnn common win lnx consolidated ms_now using chrono.h,,
6696,614742b067aa002ee22bf411e5367bc044734af6,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-27 10:27:20 -0700, , benchdnn doc removed documentation cpu clock report,,
6697,8d9fa581366cd29d1e292aa8ba44c8b82f5f1b56,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-27 10:22:53 -0700, , benchdnn removed ticks_now readpmc,,
6698,144e0db37af2232b97c98c9614e70340df83bc77,"oel, Shelley <shelley.goel@intel.com>", 2017-09-25 12:39:28 -0700, , cpu winograd fix prgma unroll warning msvc,,
6699,c596844003f4a027cf061c44b13968015a967398,"oel, Shelley <shelley.goel@intel.com>", 2017-09-25 12:14:34 -0700, , cpu winograd remove variadic array,,
6700,226edb5970bd95d9e36d715fb39928007a925f92,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-09-22 12:07:53 -0700, , cpu conv 1x1 bwd_w avx512_4fma convolution improvement,,
6701,3d72cd4be48bdd738da86835c885d8bacb3a2cc2,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-14 14:52:00 -0700, , cmake warning fix moved xhost flag unix apple change,,
6702,f1331654b4df59b5afabc59c32949ebf0bd75d5f,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-14 14:50:14 -0700, , cmake warning fix moved ccxx flag win32 change,,
6703,9c2d6d2eeb377389815169612b8471f7dd0e9964,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-14 18:13:04 -0700, , cmake defined policy cmp0054 old remove build warning find_package openmp change,,
6704,105033985e4a422b4680745e2783c776b791c766,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-13 13:40:01 -0700, , cmake split ccxx compilation openmp flag defs separate block added conditioning openmp flag compiler cmake version change,,
6705,fe42751e422f3b7ed7a33b07ceb5570f45010f82,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-08 18:44:52 -0700, , cmake added platform definition generating config_template change,,
6706,bb1386b3f598a7e92af967df65f7a70801f4c2f8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-12 10:05:48 -0700, , cmake test added system env path integration test change,,
6707,68619e17f27190adc1e2db3405f882484aa3334b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-08 18:33:08 -0700, , cmake integrated mkl dependency dlls mkldnn environment path project build change,,
6708,2732821c6b316bf94f049e201a0857a542a9b1e6,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-05 11:30:36 -0700, , cmake removed single directory build window binary change,,
6709,2cbe66642cdebd06ffa359f1bf8e4f89ea081ce2,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-01 11:04:03 -0700, , cmake fix changed msvc label resulting build warning change,,
6710,b0ba26f713a2d2f1a4e8e463653570cb9db0202a,"oel, Shelley <shelley.goel@intel.com>", 2017-09-21 11:26:16 -0700, , cpu winograd fix array declaration fix issue,,
6711,8eebaffdaf0ab19a64ad2e0917c6ec83b5e9a721,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-09-19 13:10:37 -0700, , cpu fix fix possible integer overflow gemm based convolution,,
6712,d008ede8cbf4727b807eeb752e481b49ca764c4c,"oel, Shelley <shelley.goel@intel.com>", 2017-09-18 14:58:16 -0700, , cpu avx512 wino remove unneccessary intrinsic,,
6713,090adc69ad825d6fc99db3cd819f667a3cbf5cc5,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-09-18 13:32:58 -0700, , src cpu jit_reorder fix changed rcx abi_not_param1,,
6714,7e1987959991ea465118482fcd4c331874552caa,"oel, Shelley <shelley.goel@intel.com>", 2017-09-11 12:15:21 -0700, , cpu avx512 winograd performance optimization new parallelization strategy new blocking strategy new prefetching strategy add stream store transform transpose 4fma bwd weight moved transform,,
6715,08f78158c8293742faf4ba49370481145dbbbffa,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-09-15 12:24:05 -0700, , cpu conv 1x1 bwd_w avx512_4fma update balancing improvement,,
6716,33b0a4dba2d78d4ddd90b3061e408f1b9411b5cd,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-09-15 11:09:12 -0700, , doc removed ambiguity get_size description,,
6717,472bbbf05ce5ff5c072811220c55cf9b5bbd96ad,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-09-13 11:42:00 -0700, , cpu conv 1x1 bwd_w avx512_4fma small spatial size,,
6718,b0c1631dd9340a00595ad23a1ba5685ffdf624a1,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-09-13 11:38:17 -0700, , cpu conv 1x1 bwd_w avx512_4fma add transposition,,
6719,fd97ebb9b5b9978f90407d1b47986dcf2c77f99e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-09-08 21:25:54 +0000, , src cpu direct copy careful,,
6720,0dc0296462f5a5dc7b8447cd36261ce3c46d0c7c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-09-08 21:25:24 +0000, , src common memory allow skipping dimension similar_to,,
6721,b10a06962d88813d8c7c5dcdf336602074fa5779,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-09-08 20:40:04 +0000, , cpu jit pool check workspace compatibility,,
6722,6e102ff1cbc96ec81c4248e497716669215d0690,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-09-07 16:39:20 +0300, , cpu batchnorm get rid char based label,,
6723,17bcfcc20546ca93b2f3860934180b51d5f3f3d6,"ouicem, Mourad <mourad.gouicem@intel.com>", 2017-08-18 16:36:18 -0700, , cpu winograd getting cache size cpuid change,,
6724,16880f5c34f08e423b74316444f980f07dea1ac0,"ouicem, Mourad <mourad.gouicem@intel.com>", 2017-08-18 16:34:29 -0700, , cpu reducing cpuid overhead adding cache size query func change,,
6725,3543ea09a128d987f50cea3fc1cd9a79120027e1,"ouicem, Mourad <mourad.gouicem@intel.com>", 2017-08-18 16:30:40 -0700, , xbyak adding routine get size cache change,,
6726,097bc0ba085cf473f95907faed3e02fda7beea0f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-09-01 06:54:58 +0000, , benchdnn input chmod,,
6727,c5dfa5a4977421accc14f8ce30e5b49fcd78f41b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-09-01 01:52:05 +0000, , cpu bwd_w initialize variable properly,,
6728,202ed63d3227b6128c8b365069da39cd5c847502,"i, Qing <qing.yi@intel.com>", 2017-08-28 09:54:07 -0700, , cpu reorder pas whole reorder pd_t implementation,,
6729,6cd6cdf20c328041d365c7d87c5eaa344cd09531,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-08-15 13:10:05 -0700, , src cpu cmakelist msvc gcc removing winograd disabling conflict src cpu cpu_engine.cpp,,
6730,125b2ded14c3a9ab242c2be34afd02d5ad03878b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-08-14 13:11:20 -0700, , src cpu msvc gcc offset calculation optimization,,
6731,4bd78a4b5cda6cae92c3e4a55a5356cd4a5242b0,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-08-11 17:54:25 -0700, , src cpu execute_fwd bwd msvc gcc added variadic array alternative element indexing,,
6732,d7d6e0b4aa3fb8ef46c1e6fa9c940df00c078f07,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-30 19:52:48 +0000, , benchdnn input add vgg11 convolution,,
6733,f9e039b6607cee0e94e4ac7ce140c8ccfd95b1a3,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-08-28 11:43:40 -0700, , cpu conv1x1 fwd fix parallelization mb1,,
6734,b01e3a55a07be62172e713bcd2644c5176360212,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-25 20:06:24 +0000, , cpu conv bwd_w avx512_4fma fix yet another pitfall,,
6735,97e18ec3dbceb41b96eee9f272627d4972378fdf,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-08-17 12:59:33 +0300, , benchdnn update googlenet_v3 input,,
6736,3b447a99548c525a03a83f5d62ca971dd0f67c10,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-25 00:26:38 +0000, , cpu conv bwd_w avx512_4fma avoid infinite loop big image,,
6737,973fd1c1503f15a8d830f7b49cb266c6a4a05f49,u Yang <yuyang18@baidu.com>, 2017-08-24 16:14:30 -0500, , common define __stdc_ support stdint.h macro 107 fix compile error unit8_max defined unit8_max similar macro part standard must define using addition c99 standard 7.18.2 7.18.4 see also http question 986426 http cpp type integer,,
6738,ce7f1b76d2d86c35bf2e4009759fac568176395c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-24 20:46:41 +0000, , fixup benchdnn conv test s16s32s16s32 bwd_w bwd_wb convolution,,
6739,942bc6b2afbdfae5aea0430c5fb694ac4ed0031f,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-08-23 18:59:52 -0700, , cpu conv 1x1 fix load_grp_count calculation,,
6740,e9687af49bc5138a695134f8cdd0f08a157203ae,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-08-17 13:52:44 -0700, , cpu conv 1x1 fix blocking small spatial size 4vnni,,
6741,ead8e12b37f05629e9dab6981cb3c613dff8091c,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-08-17 13:50:20 -0700, , cpu conv 1x1 better distribution prefetches jit kernel code,,
6742,e1f2bd5f428142075f8a9075f517546d23755c05,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 23:24:31 +0000, , benchdnn conv test s16s32s16s32 bwd_w bwd_wb convolution,,
6743,46797481ca7f1b29033c39988491f4b227157f11,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 23:15:30 +0000, , common conv enable s16s32s16s32 bwd_w ref convolution,,
6744,c7cfd47bed680ad8a5876c3195c0fb8f4b131e8c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 23:08:12 +0000, , cpu conv minor fix s32s16s16s32 conv bwd_d,,
6745,f56997ad1853b28493f53daa8d1a35a616b1584b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 22:15:16 +0000, , src style minor clean acc data type convention diff_ src diff_ wei diff_ dst acc,,
6746,3a814b223c20670e5a300e43237d25f3f01e2d29,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 22:14:10 +0000, , cpu style shorten engine impl list,,
6747,bf76ba4760ba85f63f8c00d29ddc8f851a1ca974,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 15:52:29 +0000, , benchhdnn conv cfg introduce s32s16s16s32,,
6748,1ae7a8c8a43ecb475305f20a457aa6738832fc0d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 15:36:57 +0000, , benchdnn conv rename s16s32 s16s16s32s32,,
6749,089bcfe2e60a52b33d494efb2c7b894bf53b95b9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 15:41:25 +0000, , benchdnn conv rename u8s8s32x u8s8xs32,,
6750,9974bec766ae3e3f54c35d6000d0439f7e1e2f52,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 15:35:05 +0000, , benchdnn conv simplify cfg auxiliary function,,
6751,097029ba8ed6e5d7f39ac2027e6cef7482a75c7b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 15:39:34 +0000, , benchdnn conv move cfg separate file,,
6752,9def496db928f936c50748d6c0d860eb62190163,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 15:27:47 +0000, , benchdnn build align makefile cmake,,
6753,11e3e59c4df5a384ef38bbbc8f1960e2872de555,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-22 00:09:00 +0000, , fixup cpu add reorder int16 data layout,,
6754,fc3860b0c49c1c1ebf944598a565737bd9f037a5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-21 21:18:43 +0000, , common math verbose make clang happy,,
6755,01b7df786c29b0aa2508aa18db6cd65b91cccdd6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-18 23:35:13 +0000, , cpu better balancer,,
6756,e7fc0ec4016fbb84f9f654a294c4a38cb4386278,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-18 23:34:54 +0000, , common math add gcd function,,
6757,27420a241b2efd8d88f1e003635434194fdfb1b8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-08-16 16:04:29 -0700, , cmake win detect mkl full version change ,,
6758,d19482317ceb878bc014f927c6d34ba2ee01b679,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-18 00:15:23 +0000, , cpu pool generate proper pmovzxbd indeced,,
6759,e83296c08ac2b96f4862e9347c1dcc96479d124a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-17 21:37:34 +0000, , benchdnn perf report add dir expanded descriptor,,
6760,9f5b5c30af5434a04b793a939d15a4423b545d54,"ouicem, Mourad <mourad.gouicem@intel.com>", 2017-08-16 13:13:49 -0700, , cpu common fix segfault issue scratchpad reallocating freed scratchpad segfault could happen fixed setting scratchpad_ nullptr size_ soon scratchpad referenced change,,
6761,728321a61ac6ab3864fcc9634ad45e66bcb60357,"afonov, Igor <igor.safonov@intel.com>", 2017-08-15 11:49:03 -0700, , src cpu conv avx512 fwd maximize ur_w first conv,,
6762,afd25ebabe7ae571921676a850a32872fc06fd94,"afonov, Igor <igor.safonov@intel.com>", 2017-08-15 11:47:57 -0700, , src cpu conv avx512 fwd avoid ur_w equal,,
6763,384462e7b08dddc3bfb357dd863ed53589292d89,"i, Qing <qing.yi@intel.com>", 2017-08-13 20:04:44 -0700, , cpu fix typo,,
6764,2a551148252862acf08c7c1d2dba4f178a81e9d3,"i, Qing <qing.yi@intel.com>", 2017-08-10 04:51:33 -0700, , test adding test weight conversion deconv,,
6765,c50d9cbc6d666005e4aa0f7b396c467e736cddbe,"i, Qing <qing.yi@intel.com>", 2017-08-10 04:50:34 -0700, , cpu adding weight conversion deconv,,
6766,41f21092f2b2cb30be56d094efabb7672d1c4176,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-08-12 13:20:26 -0700, , cpu avx512_common fix correct format s16s32 fwd conv,,
6767,fbd4d7b0e82fef1dc6d06a361c65467045fd231c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-11 16:17:33 +0000, , build release v0.10,,
6768,13fcbd13ca43d72f18fedfbfa80c517bf1fc7ca1,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-08-11 08:46:50 -0700, , doc add window configuration detail,,
6769,a0a376d47770f50d0bd950c786adc519c7132a15,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-11 15:37:11 +0000, , cpu conv turn jit gemm based code mkl unavailable,,
6770,87b92b4336e3e572bca3adbb6fec23051ecace31,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-08-10 14:06:56 -0700, , cpu corrected trademark use comment,,
6771,3669d49f69dd3a59961e9e3059024251fcab9aef,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-08-09 12:35:23 +0300, , cpu pooling generate proper movups zeroing diff_src,,
6772,a18c364b1e1e9c76702b2185dac596129c9eba75,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-08-08 11:01:03 +0300, , benchdnn add segnet googlenet_v3 input,,
6773,aad70d548c1bd2f65e05b4d838a22800061125cd,ong Wu <yong.wu@intel.com>, 2017-08-03 22:13:15 +0800, , cpu conv bwd data avx512_fma support arbitrary stride extend stride arbitary stride convolution backward data signed yong yong.wu intel.com,,
6774,c970a95d3aa843630553e8b576dda42ca2403c53,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-08-07 11:53:53 +0300, , cpu update xbyak 5.432,,
6775,c8e530af83c9d743e90b665959d2e58ca4009446,"i, Qing <qing.yi@intel.com>", 2017-08-07 16:11:36 -0700,93, test fix memory leak example api fix github issue,,
6776,a803217ab53c1e2cbc51fa7ebe1d224b6e0f67ed,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-08 20:02:42 +0000, , benchdnn minor clean,,
6777,a9ea10b36f7438fb16811b0e6649baed5f2970f0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-08 19:49:04 +0000, , benchdnn add different norm checking,,
6778,6c203c478ac78da7395b8e721f8599a12a5d54a3,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-08-07 13:53:04 -0700, , cpu conv 1x1 fwd fix balancing,,
6779,dd063e655d2bbb1154e1df2571f40f343b8e89ed,"oel, Shelley <shelley.goel@intel.com>", 2017-08-07 15:22:00 -0700, , cpu conv wino bwdw fix assertion,,
6780,eebbf5f8eb3caa6770cbd28fd439e473b2ba4a0b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-07 22:04:08 +0000, , benchdnn better implicit rule str2desc nothing set either height width problem becomes square e.g interpretation wip wip finally want,,
6781,59c5ac8d1867388dfc429369cfce81cd1fb2ae0b,"oel, Shelley <shelley.goel@intel.com>", 2017-08-07 09:25:01 -0700, , cpu conv wino add 4fma bwdw,,
6782,8398e1d872f1aff125f9cb8ad817c508f38f73df,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-04 19:18:26 +0000, , cpu gemm conv instantiate implementation regardless,,
6783,a503fbda81fdcfc075d0e697792d82b25096ec1a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-04 19:16:58 +0000, , cpu blas include cblas header asked,,
6784,c6b742d5af16581081aafa52894ee59c12662a64,ruus <ejkruus@gmail.com>, 2017-08-04 07:27:27 -1000, , common mkl cblas option patch contains following improvement cleaner usage use_mkl use_cblas better handling situation several mkl binary available extrenal subdirectory extra type conversion clean ups begin use_mkl use_cblas harmonization subset branch seems generally good thing minor code dedup gemm convolution supported logic handy single point change handle multiple external cblas.h graciously warning comment change gcc wanted liner constexpr return update blas.hpp comment avoid compiler bug better safety check shorten last patch typo small mod example style minor style change,,
6785,d8fea47caca282846e1aec457be4be83a6961136,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-04 14:32:09 +0000, , benchdnn safer code,,
6786,378d5b892f7332f09a655b0e5ecc734c99b7508b,"i, Qing <qing.yi@intel.com>", 2017-07-21 08:18:49 -0700, , test conv relu extend test cover zero negative slope,,
6787,cdcb043097e577ed09fb7f5c462c16011c674253,"i, Qing <qing.yi@intel.com>", 2017-07-26 10:34:24 -0700, , cpu conv relu add negative slope sse42,,
6788,67b00e1524e3533dad426d6de98bcc1eb6fbb8d9,"i, Qing <qing.yi@intel.com>", 2017-07-19 13:01:40 -0700, , cpu conv relu adding negative slope parameter avx2 avx512,,
6789,e982e217f638935234465261dbc181407bb48f70,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-08-01 10:52:04 +0300, , cpu conv avx512_4fma unit stride add better blocking prefetches,,
6790,c701aa1d91c80eabbc1de0459358f345c42e01eb,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-08-01 10:50:55 +0300, , cpu conv avx512_4fma unit stride fix zeroing bug,,
6791,1a1e539bd6bd62521f549f3fbdd9c1cc1b45b9b6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-08-01 10:55:15 +0300, , cpu conv avx512_4fma unit stride cleanup,,
6792,7ad2510bebe1217604fd8b541513603482a37d23,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-08-02 18:46:52 -0700, , test cpu add support new wei format 1st 4fma convolution,,
6793,6d65f9ee98bbc48519ef7aec7aa5c1c486594b23,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-02 23:57:50 +0000, , cpu move reorder separate file slightly increase compilation time,,
6794,ce8bc9c8bb549777a77f64a870ffeab29583d9ea,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-08-02 15:25:11 -0700, , cpu fwd enable 4fma based 1st convolution,,
6795,78081faaf01f41f3842e097c3b902d080ad36d09,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-01 21:23:51 +0000, , cpu bwd_w get rid transpose_src flag,,
6796,c93338b8c6d1a51f5eaed3f0c983d7ca6594a7ef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-01 08:36:27 +0000, , cpu bwd_w enable bias 4fma based 1st convolution,,
6797,3c8cf842ac39ea0a947bbc998ad6028513ab11b4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-01 06:35:13 +0000, , cpu conv style rename ic_flag flag,,
6798,f725ddaa091c83a4a1f284905ac9211270d075dd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-08-01 06:28:14 +0000, , cpu conv style use common flag,,
6799,ed97d368ef839295c063a1dfbb3a825210e068b3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 19:50:35 +0000, , cpu bwd_w enable 4fma based 1st convolution,,
6800,665d8ecb3e5d32cafba070ab8093a6152d352a30,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 17:49:43 +0000, , cpu bwd_w trans_src 1st 4fma conv,,
6801,62b1ab1dc706ea6fd3411f6787b1542e010b8a8d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-31 21:08:37 +0000, , cpu bwd_w rethinking conv harness,,
6802,02394e9c4e0a7b3dd9b27784cf35046879563ade,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 23:17:42 +0000, , cpu bwd_w rethinking,,
6803,26909babf339917a2967f5d9638a29220d04374b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 20:04:43 +0000, , cpu bwd_w reduce workspace memory,,
6804,4e2ef065365a99cb6b8ce2856825738d65234e23,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 19:45:07 +0000, , cpu bwd_w move ctor cpp file,,
6805,5ec2a563ad16d3afd6c4aa49ff93f9baf3239216,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 19:39:18 +0000, , cpu bwd_w allocate reduction stuff required,,
6806,3c43044927c94ed33f01d285dde41745f9e8a11b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 19:36:28 +0000, , cpu bwd_w style minor change,,
6807,62789a3a5713558a4f149219068d79a6b667d42b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 19:55:33 +0000, , cpu bwd_w style remove redundant macro,,
6808,3896165d9bb9402207c1c495a204aba1cb7c2b26,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 19:29:57 +0000, , cpu bwd_w style rename bctx tr_src_bctx,,
6809,baaba0827b7fe907f7002a92a03bcbbf3d0cb7ee,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 17:54:09 +0000, , cpu bwd_w initialize barrier required,,
6810,f73da230aa75c925b3fd086ed5971b6d4f03e371,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-27 23:17:16 +0000, , cpu bwd_w unified trans_src interface,,
6811,8b7f0da1ddff25397a908b80381b8fb8f9296a18,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-08-01 14:10:56 -0700, , cpu optimized reorder oihw16o,,
6812,3fecc569b51f0b217d8fbb739737f9ee206f6425,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-20 08:12:02 +0000, , api add oihwbo goihwbo format,,
6813,05d51a32162b0e5e86c203172496f6c8c8c0a125,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-28 23:16:37 +0000, , common better zero utility,,
6814,c7d8ddfe9ee3b57348cb450036ec212e94298a32,aikrishnan Menon <jaikrishnan.menon@intel.com>, 2017-07-28 09:31:40 -0700, , benchdnn use find_library detect librt allows linking librt needed locating across system library path beyond toolchain,,
6815,4eb0c48ec479af955c066e3158271685b2b8bb57,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-07-26 17:29:52 -0700, , src cpu moved destructors definition within usage scope change,,
6816,fb7faf2376e1c5968f94226bcb149b7c5c643ae9,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-07-26 17:25:57 -0700, , win cmakelists set dlls single directory direct test running window enabled change,,
6817,bfdd09c26fcb84b1862ccb83baae2b8b855587d8,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-07-26 17:23:25 -0700, , win cmakelists added msvc auto parallelizer flag performance evaluated change,,
6818,7dc47061992dcb33458b8ab002faa1bf64520772,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-07-26 17:21:07 -0700, , win cmakelilsts added multiproc compilation flag change,,
6819,7aca7dc3e55502d5d9a9e435145502499067b1a7,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-07-26 17:19:36 -0700, , win cmakelists divided unix window icc msvc config getting rid warning change,,
6820,2eb2216afb425079fd290fbf2d1160b8b718be0a,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-07-26 08:04:59 -0700, , doc cleaned doxygen warning,,
6821,fa1250e09ee40dd0f0473c01fef662795a986929,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-07-26 07:34:23 -0700, , updated copyright banner,,
6822,171572a205c71f5bbb08657de5660c9d06cf2d8f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-19 23:53:46 +0000, , benchdnn initialize variable,,
6823,b249e3f98930fc86eb4da8e1b16803725f5c76f2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-19 23:52:32 +0000, , cpu conv avx512 initialize variable,,
6824,63eda14e106f19ecfbeb6ce09dbfbd47b07af33c,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-07-19 16:38:50 -0700, , doc corrected trademark use,,
6825,7454981c301babddc5cb32c80ce5f4b5f464da72,"oel, Shelley <shelley.goel@intel.com>", 2017-07-19 13:24:57 -0700, , test extend inner prod bwdw biadu test,,
6826,296bcd02c28187628d31a77579bd101a3db6d0c1,"oel, Shelley <shelley.goel@intel.com>", 2017-07-19 12:14:01 -0700, , cpu inner prod bwdw improv biasu perf,,
6827,d3d1ff55939881fd8959ad4b409ef4dfc754c85a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-07-19 08:02:49 +0300, , cpu conv avx512_4fma new kernel unit stride,,
6828,5945ae14ed3b8fce6626b31227b6639a23b84eb0,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-07-19 06:56:52 +0300, , cpu conv avx512_common move zeroing kernel,,
6829,5a1c7c5e7202c04b39e290203572466539cca16c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-29 11:58:06 +0300, , cpu jit_generator add mul_by_const utility function use function generate instruction sequence performs multiplication constant known jit time,,
6830,192bf812287d5a4e28d5cfda8aa6445b325caaa3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-18 16:40:10 +0000, , cpu conv 1x1 fix memory leak,,
6831,11e58475557a936365f2bbe8f01d43da912109d6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-18 16:39:23 +0000, , cpu reducer add missing virtual dtor,,
6832,89fc1c3e714cc2a467892f6a076fe5e761b882f1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-18 15:36:58 +0000, , common enable merged conv relu case training,,
6833,8a9f9f0139092df041514a26fd303a16683727e0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-17 15:14:37 +0000, , cpu conv avx512 better parallelization bwd weight,,
6834,7d52bce750fb6db307adb0a8d1809b16d8b83716,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-17 15:13:37 +0000, , cpu reduder add simple accumulator,,
6835,8b1906b73362cc14c78dce93c711f656cbc7f6bf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-17 19:42:12 +0000, , fixup cpu jit pool bwd nullify diff_src kernel,,
6836,718e9591ea2a13ab7615edf003a7b3d333052920,"i, Qing <qing.yi@intel.com>", 2017-07-13 01:13:23 -0700, , cpu fix clang built warning,,
6837,1431983d40c5a066d47e5f40f9aa03479cd32580,"i, Qing <qing.yi@intel.com>", 2017-07-13 00:41:33 -0700, , cpu remove simd construct simple conversion solve one loop iteration error built icc 160,,
6838,36a3cf486f8118dc05d3f2ccb34617b3090a622b,"i, Qing <qing.yi@intel.com>", 2017-07-12 20:31:19 -0700, , cpu replace omp parallel simd construct reference conversion build gcc 4.8,,
6839,7b15f7a36848219d8520e75ef922dfeaf1a27c5a,"ouicem, Mourad <mourad.gouicem@intel.com>", 2017-07-12 17:10:19 -0700, , cpu common adding common scratchpad reduce memory consumption change,,
6840,9146d29a51bab2374f4e0f513a1830ed9b7534bd,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-07-10 11:39:58 -0700, , benchdnn win added timing functionality cpu_ticks supported change,,
6841,6545eed035ba3852339f2f42bfb6995c58391965,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-07-07 16:26:08 -0700, , benchdnn win changed lambda scope type change,,
6842,c23f8c495a74da5c22c18f15f35bd88dc131c4c3,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-07-12 13:51:42 -0700, , win cpu jit preserve xmm register according abi change,,
6843,fc1460222339cebe64e91a7d5eaff1ed15b85595,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-07-03 19:59:18 +0300, , cpu jit_generator naiive counter based naming code dump,,
6844,4f961bb0d943cb3c3be62b4ae4693e69b75a1946,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-29 06:29:38 +0300, , cpu jit_generator style,,
6845,579d8d8ec103dbaac7c2bc7ed5b3e2ca5ed942b4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-27 14:48:00 +0700, , benchdnn add deepbench input,,
6846,e412142cfba1d39abd7b77de78635cddf533531f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-29 05:36:33 +0300, , benchdnn print implementation name lower verbosity,,
6847,b19283d07fa60dae585cdb2d006b6242a99a096b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-29 05:35:51 +0300, , cpu jit conv use avx512_core appropriate,,
6848,8eb532c0fd00442500a31f5418d0eab07a9ed208,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-07-07 16:17:06 -0700, , benchdnn conv win_msvc changed object creation change,,
6849,e61489b5b1bcb68022e3aebf1b0bae54725f5c68,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-28 11:15:24 -0700, , benchdnn win removed assert change,,
6850,274836953282411242ef635c55938fceebadaee4,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-28 11:01:58 -0700, , benchdnn win added conditional libgen include open file funct change,,
6851,a868042889825fe569b7fbd3147dd0ac62f5091d,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-28 10:55:40 -0700, , benchdnn common win added malloc free change,,
6852,f3008c9d79338eabc5eb6b1566341d36cd1d8d1c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-28 10:52:18 -0700, , benchdnn common win added window compatible defs change,,
6853,8f0a1488980bc9b192fb357cf42969b12a47f13e,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-28 10:47:49 -0700, , benchdnn doc readme fix typo example change,,
6854,2e33cd6c05581dca153d46922c4e0019e9dc85ea,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-28 18:27:52 -0700, , cpu win corrected label _msc_ver change,,
6855,8b82589c586f18059c0afdc59bcb72549e85fe14,"i, Qing <qing.yi@intel.com>", 2017-07-11 09:48:09 -0700, , change pragma omp simd direct copy template,,
6856,f899acd3d08286e7ecd1148f8bb84644e90164ae,"i, Qing <qing.yi@intel.com>", 2017-07-10 11:07:38 -0700, , test add tensorflow conversion test test_reorder,,
6857,9621a6538e58fb005a0d493aefa87b33925ef59f,"i, Qing <qing.yi@intel.com>", 2017-07-10 13:30:42 -0700, , cpu add prgama simd improve performance reference conversion,,
6858,1788d1719e6a5c05ba95889ca2f6dc0733152d18,"i, Qing <qing.yi@intel.com>", 2017-07-10 13:15:00 -0700, , cpu add tensorflow data format conversion,,
6859,582d1efbc5169269e24f603e2c7cc380ce50582e,"i, Qing <qing.yi@intel.com>", 2017-07-10 10:39:05 -0700, , cpu add tensorflow weight layout conversion,,
6860,af4e00205a9c329741ea4dac3dfdfdbcf01d691e,"i, Qing <qing.yi@intel.com>", 2017-06-27 17:11:25 -0700, , common add tensorflow weight format hwio,,
6861,b528217f09797d5ffc8a4c59ef3a10d8353f4923,"afonov, Igor <igor.safonov@intel.com>", 2017-07-11 13:04:04 -0700, , fixup cpu pool use index possible,,
6862,9f9ead2738aed26379f5c3d60fa0d4ab707b2426,ong Wu <yong.wu@intel.com>, 2017-07-10 09:16:23 +0300, , cpu avx512_common conv fwd fix ur_w_tail handling signed roman dubtsov roman.s.dubtsov intel.com,,
6863,fcd2e05c820f0b026e78ab773eba5a88d2cce5ea,"oel, Shelley <shelley.goel@intel.com>", 2017-07-07 12:09:08 -0700, , test extending direct copy test,,
6864,005d7e78da9500d15af19a27e206afe7c6ca27ee,"oel, Shelley <shelley.goel@intel.com>", 2017-07-07 08:48:04 -0700, , cpu conversion refactor improv perf,,
6865,41b72bb620891a828ddc936e74c27ff62bb66e02,"oel, Shelley <shelley.goel@intel.com>", 2017-07-06 19:18:05 -0700, , cpu simple sum recasting coeff type improv perf,,
6866,264ad6619810c196971f8cd46a9cbcd480979a48,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-05 21:34:54 +0000, , cpu avx512 conv bwd_w merge bias update,,
6867,0c586863dd1e3756bb877f0aef0303f3bf761f32,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-05 16:29:34 +0000, , cpu pool use index possible,,
6868,af59527f21ad1195b29328265ea62c5a1c85eae1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-04 18:48:50 +0000, , cpu jit pool bwd nullify diff_src kernel,,
6869,b96a98d2f7807614d007372fcdb02026012fa7f7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-07 15:39:00 +0000, , benchdnn process batch correctly,,
6870,de7321599fe459cf650433e2ce5122a0b39f80c7,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-07-06 13:34:48 +0300, , benchdnn explicitly link lrt support glibc 2.17,,
6871,17b9ccc210edac765ab47a478558a844783b9cc1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-03 21:46:53 +0000, , cpu jit uni bwd pool respect forward workspace,,
6872,683903c2f3f774ea626668869352a6fd6a07b002,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-07-05 18:56:44 +0000, , fixup cpu reorder jit 8i8o 8o8i,,
6873,3e23365fb5bbf0e4082de2a1cac564b57957545b,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-30 17:21:26 -0700, , common mem template fix involving icc definition change,,
6874,a204686af0cfee466a24d3b7a28ad66f907d33cb,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-16 16:47:23 -0700, , cpu gemm win abi portability avx2 avx512 change,,
6875,43bd7d4438413241f7d076b4e79619d8f9f1fb35,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-28 23:31:45 +0000,77, fixup api fix fragile header ... fix,,
6876,42b9e9c9066f96e3756ab99e9a95f4095a3c97d6,"afonov, Igor <igor.safonov@intel.com>", 2017-06-28 13:38:59 -0700, , test gtests batch norm fix check diff weight,,
6877,25f24c9ce7e557f29a6364a3fb2ad621620d8b45,"afonov, Igor <igor.safonov@intel.com>", 2017-06-26 21:44:56 -0700, , src cpu avx512_core pool add jitted version int8,,
6878,c85bc621e6df8f386534bfcdf82978da260577dc,"afonov, Igor <igor.safonov@intel.com>", 2017-06-23 12:06:23 -0700, , test gtests pooling add int8 test,,
6879,658a71e14b88f2d49640359047196ab3a95238b8,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-06-27 16:21:41 -0700, , cpu conv improve prefetching 4fma bwd_d,,
6880,c3eb6e11ed1e2a18688d643ae80f1b6dbaea590f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-27 16:23:35 +0000, , test reduce amount convolution unit testing since time please use benchdnn heavy testing make test_conv run convolution popular topology  make run regression testing command line might changed future,,
6881,33c78d5f75e1d1a475aa8aff2b7bb7166c7a8ddd,ruus <ejkruus@gmail.com>, 2017-06-28 10:50:35 -0400, , common better type conversion type conversion stuff simple_reorder many change conversion data_t type_o done little early one case moving alpha beta test line ker lambda ker mirror case also couple case intermediate calcs forced float double finally converted data_t may need revisited int data_t support later least conversion visible code update comment int conversion safety change loop variable type match int num_arrs update case delaying conversion data_t type_o upstream impls update indentation update deal sxc int size_t warning update ref_eltwise.cpp sxc mod elu_bwd delay cast final type could also consider casting alpha float double float warning happen gtests eltwise harmonize ref calcs double common fix conversion api,,
6882,2b0bb3677e6b134b4077aff7437aebba79ebe34f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-27 13:49:33 +0700,77, api fix fragile header removing c_api namespace fix,,
6883,1576b760a33c5b92afd26c36542e526c895158e6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-27 12:04:53 +0700, , api add operator compare enums,,
6884,64dec53c1dec956bbb284aff3739f1a696be9531,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-27 11:07:58 +0000,83, cpu sum remove unnecessary else close,,
6885,0ba1c9b88d7c8b808515125aec5442cdff3ba736,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-06-26 11:21:15 -0700, , conv fixup remove executable bit,,
6886,e9eb07875cc44f77b8c87f215b80bcf7b1396971,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-26 11:15:19 +0300, , benchdnn extend regression test case unusual padding,,
6887,3072d5a84c1156c3a0c0364cd45bc8ccd229ac41,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-26 10:53:42 +0300, , cpu conv avx2 avx512_common backward weight workaround bound due padding,,
6888,87bd1c6689625f792420325661cb86696103f9b2,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-26 08:21:54 +0300, , cpu conv sse4_2 avx2 avx512_common forward fix bound due padding,,
6889,22613f2c0befee895b5a54b05aa0a230a86ff583,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-26 07:08:48 +0300, , benchdnn small clarification readme.md,,
6890,dab51af8973757e32d11e6ff4fa4d8d981c11826,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-23 16:21:21 -0700, , cpu avx512_common fixup large code size detection,,
6891,5a8d8a639c57e82b9aa35b7396339fcf5fa8cddf,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-06-23 08:20:17 -0700, , cpu conv improve prefetching 4fma fwd,,
6892,a914292c97a0847a120ff6478e3900f4b7882bdc,ruus <ejkruus@gmail.com>, 2017-06-23 14:10:21 -0400, , test explicitly handle precision losing conversion sxc warning show case unintended type conversion may actually occurring typical case involved double float int float double expression data_t conversion,,
6893,1fc31c85b772b1e0b8dcc2f3b11a3ca3b80f543a,ensor-tang <tensor-tang@users.noreply.github.com>, 2017-06-24 01:53:15 +0800,79, use mkl openmp speedup dense softmax cpu softmax enable parallelization dense case also close,,
6894,49ffce2a4bce5c278a1a391f05a4934c8275d55e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-23 16:04:51 +0000, , benchdnn parse argument accurately,,
6895,2f7aa61df8ed93d1edaa8ee22b2a3d0923cdf9ae,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-06-22 23:10:55 -0700, , cpu eltwise minor fix,,
6896,c234f398bc9ec9b11d58fac233a8582cd64e6f90,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-06-22 22:54:44 -0700, , cpu conv fixed criticals,,
6897,0d14cd06061d3b516b013727995b11ed17c4ba69,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-06-22 17:53:16 -0700, , conv bwd_w 4fma enabled jit transposition,,
6898,af764ed5344665faf1ce4a401c8b4ffce1c23cd3,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-06-22 18:21:19 -0700, , style minor change init_conf,,
6899,c88de10b5a8f4ce09fae0e89fd2fb41853417bd8,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-06-22 15:14:40 -0700, , fixup cpu convolution fix condition 4vnni,,
6900,86e7e79bddf3db3269bfc1a0f32ab4bb800b98ed,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-21 02:18:53 +0000, , benchdnn add performance testing,,
6901,cbbc91433d5a08c814e43f84389c9d11661093a6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-21 18:58:15 +0000, , benchdnn fix typo,,
6902,16e1c947704c55cc602a836eaea0d58b7ebb0ba2,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-06-22 11:06:22 -0700, , cpu conv1x1 4vnni integer forward convolution relu,,
6903,4b2821788c003a6ac7a7b2a2786bb265e8411843,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-22 12:42:33 -0700, , cpu add int16 reorder format,,
6904,a88583e9141849e79a46cfa41dd334052dad047c,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-22 12:22:29 -0700, , cpu avx512_common add data type checking avx512_common initialization,,
6905,825d92333afafec117884db2fa1ceec4a7c05bac,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-22 09:39:43 -0700, , cpu avx512_common fixup correct data layout int16 bwd_d conv,,
6906,f8299859b34d8ae18377c15529724a45bb63f6aa,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-06-22 02:51:01 -0700, , cpu conv1x1 4vnni integer backward data convolution,,
6907,4e08c3503d40cafefac5d94e54146783d020b7ae,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-22 14:15:34 +0000, , cpu conv adjust restriction jit int8 conv,,
6908,25ee9f5af93e103098146f05f7b15be67de3b67c,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-06-21 18:38:17 -0700, , fixup cpu conv 1x1 fix assertion,,
6909,a076ec82b784673d377780ac939824cbe105b6cc,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 14:02:02 -0700, , common change permission,,
6910,851e6287e914277c537b57db7fd7f69bdf0c4592,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 14:01:32 -0700, , cpu gtests test int16 int32 bwd_d conv,,
6911,fb070da6cf9fb635dc05e27bf428bee8213cb9ba,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 14:00:37 -0700, , cpu avx512_common optimized int16 int32 bwd_d conv,,
6912,9108ef36b42b6927ba2b7da0912f2676619320bb,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 13:59:43 -0700, , cpu gtests test new reorder blocked layout,,
6913,c8ac9702af569110d0e641acfec9923fcdc375ed,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 13:58:23 -0700, , cpu avx512_common add reorder blocked layout,,
6914,9617d2c0a5aa27ee930ea408eefa9a752b66f566,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 13:56:40 -0700, , cpu avx512_common int16 int32 bwd_d conv add blocked layout weight,,
6915,210254ceea396b572f0c75f4f13ef2ef04121803,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 17:04:00 -0700, , cpu add reference bwd_d int16 inner product,,
6916,c68ab8aa6590de62653a439fe64e97db407edcff,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 13:53:33 -0700, , cpu add reference int16 bwd_d pooling,,
6917,6f976da70eb3a770b6dbda3056d6c2d6a7131342,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 13:52:04 -0700, , cpu add reference int16 bwd_d eltwise primitive,,
6918,a98b7b180be6852c3e2eb157578b7c9fe540d4f4,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 17:02:42 -0700, , cpu add reference int16 int32 bwd_d convolution,,
6919,77b8ed1269ec6b2ecbdfb7c0c78b5a37c6511fe8,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 13:46:39 -0700, , cpu gtests add test int16 int32 fwd relu convolution,,
6920,999b051b28dffb4229c282c6cc6d175d20b7c04c,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 13:42:30 -0700, , cpu avx512_common add int16 int32 fwd relu convolution,,
6921,c950d1a0d67a8ba92b00da89c00124882f93ae4b,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-21 13:37:36 -0700, , cpu avx512_common universal harness int fwd convolution,,
6922,79486ad0feb863229888fb8013ed8c6513817d0b,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-06-19 12:10:09 -0700, , cpu conv1x1 delete obsolete code,,
6923,5693447855d94d15294f2dce1dd2e2ee13457844,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-06-19 11:38:50 -0700, , cpu conv1x1 4vnni integer forward convolution,,
6924,d43e7de4806d52ada8915eb6636156457d91114d,"oel, Shelley <shelley.goel@intel.com>", 2017-06-20 17:50:50 -0700, , cpu conversion add simd improv direct copy perf,,
6925,1e3e1d2d4baa18f7953cc734b2a5e8ff916f048a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-20 21:59:57 +0000, , benchdnn conv extended int8 support,,
6926,28828d954b0ac48285514603933f829f19725928,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-20 19:31:09 +0000, , cpu conv extend dst data type supprt int8 conv,,
6927,71c80d9acb57e717f4501e8888302f7e61cb971c,"ouicem, Mourad <mourad.gouicem@intel.com>", 2017-06-20 15:02:13 -0700, , cpu avx512_common conv adding dispatch winograd relu change,,
6928,401acd7ec7699fd855011a89fc6bb2dd32ca71c0,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-20 11:25:58 -0700, , win test eltwise macro argument fix change,,
6929,318cfbf03b2a718af2416cc0de3c9dd8477a96cb,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-16 11:13:41 -0700, , cpu gemm win switched array definition constant size change,,
6930,9cfd6af22320abe1d44fc8a31e246f1778359459,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-16 10:56:32 -0700, , cpu simple win fix array def const size change,,
6931,d8da4e5739f57751364d896a92319adb17affd09,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-16 10:52:54 -0700, , common win omp collapse compilation stub change,,
6932,575717474a8afe28bf5c05f89a630b6ffdeee427,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-16 14:03:35 -0700, , cpu win patch around msvc error lambda variable change,,
6933,df9543defc0d225661199b1ea7d3d23448abb7de,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-15 14:35:25 -0700, , cpu win removing winograd build change,,
6934,372c86bae7f4580745d1be03f68dad3baee0f455,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-16 15:24:06 -0700, , cpu win fixed header ordering change,,
6935,22bf25f29369d247098968837b21f3d1bdb2336e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-15 14:57:35 +0000, , cpu eltwise introduce optimized fwd elu,,
6936,c9eeeb71161c1c5d41f1fafad6f0ffb3e26129b4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-14 21:10:03 +0000, , cpu jit introduce align macro,,
6937,554fc854f834093914e03346a9e0a846082a4543,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-14 20:50:59 +0000, , cpu jit uni eltwise prepared different kernel,,
6938,66f545fb39518e66050a7ef721b984d78fcf84cc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-14 20:11:51 +0000, , common introduce elu eltwise operation,,
6939,11918d7297697912aa3c6aed1121bf2b3df94df2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-14 19:20:41 +0000, , common introduce tanh eltwise operation,,
6940,8044c61b6fb05bffcf4abcb5ca4fff183ee1f9ad,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-16 16:07:06 +0000, , benchdnn conv add regression test small spatial dims,,
6941,95f41798d732b67c2a60617523b0822b900795e4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-16 19:54:35 +0000, , benchdnn conv better output change introduce resulting state namely mistrusted unimplemented introduce f32_full config sparsity small convolution change output format print passed test also,,
6942,dfb24d6a45c7da9dbe67bc7c9838333499c647e1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-16 16:24:57 +0000, , benchdnn conv add delimiter,,
6943,4076c5d593dffad02bc7a854c2388dc199dd0498,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-16 00:41:26 +0000, , cpu jit conv handle padding correctly,,
6944,3c8282a07b05710aa553b0c7fc8dc5b752140ab1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-16 15:08:12 +0000, , fixup benchdnn enable dilated convolution support,,
6945,050c62e2161ecdedd4e1a543a23f093bf31d4ffc,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-06-16 11:11:45 -0700, , doc corrected trademark comment,,
6946,c7b6ce6916fde8951ce95085ea528565f1dc3328,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-06-16 10:43:38 -0700, , fixup cpu convolution 1x1 fix correctness non unit stride,,
6947,8bfe0f7b31755f6ee6c1aef741861a918617a544,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-14 14:59:56 -0700, , test api win changed array static declaration change,,
6948,30052e53d416ef8b5ed90aae9b8a223d55b57239,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-14 18:46:05 -0700, , cpu win msvc fixed template definition change,,
6949,9343cc84249e3e3aa7c4cb09d6733d718591bb2c,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-14 13:46:50 -0700, , cpu test changed for_loop variable type change,,
6950,e3ce37b91f93743231e143f2950db2b23d7334e6,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-14 17:35:02 -0700, , cpu namespace usage window change,,
6951,09eb7008ed2daf325bea827b3fa492459be8f784,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-14 13:11:47 -0700, , cpu pack structure change,,
6952,62a9abb167dd7e0624e7afcf130f7f3041f1fc1d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-15 15:32:11 +0000, , test suppress warning deprecation icl,,
6953,686082f1bcb68b3614480a42371efe157c64bfea,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-13 09:47:34 -0700, , cpu conv use pragma unroll even accurately,,
6954,859cff80125f0a02c82b0c60da58a9bd6e7e754b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-12 22:05:52 -0700, , cpu avx512_common conv remove unused register backward weight,,
6955,6a280a33b321b316a97527590f4c435ae5af772f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-12 04:20:56 -0700, , cpu jit fix comment,,
6956,ff5a28766d59b0dc5b7219495fffe1b9b6807680,"oel, Shelley <shelley.goel@intel.com>", 2017-06-12 16:37:07 -0700,73, cpu conversion improve nchw8c nchw16c fix fix,,
6957,fefb58c396f13d5822ee6910e743d7daadfdc48d,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-06-14 09:51:24 -0700, , cpu avx512_common conv fix prefetching backward_data,,
6958,17924c707892d7d0907a6514d119a78ba79aba6e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-13 20:08:26 +0000, , api rename relu eltwise,,
6959,2901dc66b598ae766d7f51ac7d16dd1127f3d873,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-14 05:26:15 +0000, , api add deprecation macro,,
6960,9fbc67baa2c33b3bede19f5e347d1efa6287c2da,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-12 17:16:11 -0700, , benchdnn enable dilated convolution support,,
6961,8a37f980e7753f9d333b1924c04e8120eb02c78f,"ladilov, Gleb <gleb.gladilov@intel.com>", 2017-04-19 15:26:17 +0300, , cpu conv fwd add dilution support,,
6962,261dd5a92dd2ba1cfd0d683ade312ff9d782cd48,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-07 13:15:44 -0700, , cpu conv use abi_not_param1 instead rcx,,
6963,62746fe5967694ae1804ffbf4983c2289d8bd01a,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-07 13:13:49 -0700, , common win template compatibility msvs,,
6964,ebf9bd7b7bf12df8423dc8fb39652ff9afa430f4,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-07 13:12:40 -0700, , example use correct data type batch,,
6965,095d412babbce963ca78bed199a202fa59abb6e3,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-09 17:52:10 -0700, , build win add window support cmake,,
6966,39274b13c218480ccc41e088ea4a56c1360cde33,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-05-31 18:24:14 -0700, , test use full namespace definition,,
6967,4a6eb3378e93ef3df1b634ccd85ddba8912e3796,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-05-31 18:16:55 -0700, , common empty struct init,,
6968,a6705979844d85132a85ab4ed49a5177cc25bfed,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-06-09 18:27:16 -0700, , test win msvs preproc friendly var_args macro,,
6969,9f9da6e98d7ae082b1b0cdb4de7a8d40ef134b23,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-05-31 17:27:02 -0700, , common win added missing includes window port,,
6970,0cd5b83f06c6f93585521e0d5259d8072072c2f9,"oto Flores, Manuel <manuel.soto.flores@intel.com>", 2017-05-31 17:14:16 -0700, , common win malloc free compatibility window,,
6971,96b1ea215b6a2ec86c8b51d9216c458a3b34229a,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-06-11 13:29:10 -0700, , cpu avx512_common conv1x1 update blocking loop order forward use temporal store reduce dimension splitted,,
6972,ccb69545ba606f675ce23ca3c03227a5bc2bf8af,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-11 20:00:07 +0000, , test lrn use appropriate input size,,
6973,c90555af189924d7cecb57b0fc49e2059e64c7e3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-10 22:50:02 +0000,71, common dims multiple block size commit fix done beginning mkl dnn far blocking structure support dimension multiple corresponding block size future want fix kind tail processing good idea ,,
6974,0b7fde466f7fd164097b359303ab2e8e97c239f6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 18:03:20 -0700, , benchdnn make gcc 7.1 happy fix output may truncated last format character warning,,
6975,23f4948db893fb2b79c8e4edf90d87ebe0126c8b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 17:50:55 -0700, , test use explicit brace avoid ambiguous else,,
6976,1fb14307e9885913258a308fa37ba307d58a7b7a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-10 00:25:10 +0000, , cpu conv define static member source file,,
6977,34908638e55e0658f52262f0faf7cf2d64dbe4a8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 23:54:12 +0000, , cpu conv use pragma unroll accurately,,
6978,eb9c7115af375912869b9192fce024c767e69a06,"ouicem, Mourad <mourad.gouicem@intel.com>", 2017-06-08 08:21:36 -0700, , cpu conv avx512_common adding winograd kernel change,,
6979,2f541bf5405c5292660659eb30e63628c236c121,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 22:11:29 +0000, , build ignore vectorization warning produced icc 16.0,,
6980,cb8686053aa5200456b220da650f061573c1565c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 21:53:04 +0000, , cpu use openmp simd pragma correctly,,
6981,7a20b8f181751010955796c0c40f955095940845,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 21:51:32 +0000, , cpu conv mix data type,,
6982,f10ee617e5afbd5a853966adfaf606a806b09e7e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 21:50:58 +0000, , cpu conv use explicit brace avoid ambiguous else,,
6983,93f5065eb63d2cfedc8835af1f2c7bc3b295a58e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 21:49:35 +0000, , fixup src utils add,,
6984,17997ed95bc84058742597729a7fd9cc92892531,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 21:47:58 +0000,65, common use int32_t s32 instead int fix,,
6985,2fc3ee256b57c1f5520e7ed1f57c24f54b1ad279,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 10:08:27 -0700, , cpu bnorm use malloc instead new,,
6986,5c48b448f5ef2fdf3a3e9637cc854142ac492aff,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-09 09:57:41 -0700,72, common use ternary operator right fix,,
6987,f113d8cf0cd9693fbb211da9c7a774cf9010061a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-09 00:47:32 -0700, , src avx512_common conv non 1x1 move misplaced assert,,
6988,c0b8d0001a7ea55957ddbf2e8c58b8816642ab47,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-08 20:20:06 +0300, , cpu avx512_common conv optimization 4fma backward weight,,
6989,ee45daf03c3c81a75a491c894233598a41c0c2e2,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-08 20:18:40 +0300, , cpu avx512_common conv cleanup backward weight,,
6990,cc03092fc067f628f77802b30028582fc7cd5058,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-06-05 09:35:56 -0700, , cpu avx512_common conv add input prefetches bwd_d qfma kernel,,
6991,9eaa4bdf2e55d37f3f82afb1189f24f415a78d2a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-01 12:46:19 +0300, , cpu avx512_commin conv non 1x1 parallelization backward_data,,
6992,5e2de93e8ab58e6b7ab1d026b4ff1ef724c81eb4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-06-01 12:15:39 +0300, , cpu avx512_common conv 1x1 remove lambda forward backward_data,,
6993,ddbc8be63f2dd22630c6168c0a48b92d786782c1,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-31 20:36:53 +0300, , cpu avx512_common conv non 1x1 wip parallelization fwd,,
6994,32f985abe40338c51cc2b3f285d57f8b478a090d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-31 19:56:19 +0300, , src utils add,,
6995,a173c4b6fcc526cdb1119e51bf37d1da402eeb61,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-31 18:37:48 +0300, , cpu avx512_common conv clean forward backward_data driver non 1x1,,
6996,1cc2bf8891c4cd27356ae718faa99b5b0f2550e4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-31 11:35:32 +0300, , src cpu conv rename current_ic channel,,
6997,756b54161b0603696de327a7a52310f115e60ddd,"oel, Shelley <shelley.goel@intel.com>", 2017-06-08 18:56:13 -0700, , cpu conversion fix pragma simd,,
6998,55cd9e58f99e89052f10820cea811dec7120c1d8,"oel, Shelley <shelley.goel@intel.com>", 2017-06-08 13:08:34 -0700, , cpu conversion fix deleted test,,
6999,be2a7c94f637e3dc43f7ab0f8f677bf48b8480fa,"oel, Shelley <shelley.goel@intel.com>", 2017-06-08 13:02:35 -0700, , cpu conversion chwn nchw nchw16c,,
7000,a7e17b753c622906f8bdc78f8510e023fc10daaf,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-06-07 11:04:59 -0700, , fixup cpu conv 1x1 fix assertion,,
7001,37d8f25ce4552226765a316370bae3ee5359946a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-07 06:04:46 +0000, , benchdnn safer code,,
7002,16b16575e2aa5d5c8c44c75d8e8ff30d09373ee8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-01 01:51:21 +0000, , benchdnn init commit,,
7003,46dfd8a110366814045a7952baef6ced81722956,"ouicem, Mourad <mourad.gouicem@intel.com>", 2017-06-06 12:20:15 -0700, , cpu conv avx512_common fixing dispatching issue bwd_data change,,
7004,3dfc5de81a6d097eb7901c18c8763e36cd7db694,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-31 23:28:34 +0000, , common add impl_info_str query,,
7005,96773c7ffcf58a89a14ba9557be3eaeb07e1e4e9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-06-01 01:40:17 +0000, , cpu add s16 f32 conversion,,
7006,0b07311371cd3d8303cf4e5c70168a2cf8a6ab31,hong <zhong.z.cao@intel.com>, 2017-05-31 15:54:05 +0800, , api add engine query primitive descs signed caozhong zhong.z.cao intel.com,,
7007,a676e05bcfc14dc00d1168529082c2d451ec7461,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-30 17:55:16 -0700, , cpu conv fix convolution relu,,
7008,b5c15a5cd2273a87f98e357e7c272ce4be2be551,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-30 11:04:16 +0300, , cpu conv avx512_common remove unused variable,,
7009,7095ad937dceb024a4510573efed7483093e6c36,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-26 10:36:56 +0300, , cpu reducer allocate page aligned workspace,,
7010,8391b814d2e437abfb0eeab8d69adefeb7b7d5b5,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-26 05:47:14 +0300, , cpu conv avx512_common optimize openmp driver forward,,
7011,345bc85d500702b5be2426426bebe994330c292a,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-05-25 04:42:10 -0700, , cpu conv avx512_common improve prefetching 4fma 4vnni forward,,
7012,92733f0f9efc3a577913809e5e8ce137a3536363,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-24 17:35:03 -0700, , cpu conv avx512_common 1x1 update blocking,,
7013,bd756c74fa116e298770a437108b41fdafa9f3be,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-24 17:17:48 -0700, , cpu conv avx512_common 1x1 improve parallelization forward backward_data small spatial size choose reduce dim loop order increase parallelism load dim,,
7014,52aec6a09005a25992c91a5b889ed6985a02d543,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-05-23 13:32:14 -0700, , cpu avx512_mic conv 4fma non 1x1 kernel,,
7015,32e90ab34975152ea70ff293faee57e550fafaea,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-15 17:58:19 -0700, , cpu avx512_mic conv 4fma 1x1 kernel forward backward_data,,
7016,2ab17620768b0c1131180aef8633f49e8137085a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-20 19:17:31 +0300, , cpu avx512_mic conv 4fma non 1x1 kernel forward backward_data,,
7017,5ffddbba79eff9cd39d2053431744d58c9599381,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-20 12:41:52 +0300, , cpu jit simple dumper jit code,,
7018,7bd08cac1ffcf9a1c4d471798d9b4fac4838725f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-24 11:25:33 +0300, , test clean compare_data,,
7019,525051687da1bae32d89dc85972e8df938c3e3b9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-22 18:51:38 +0300, , api request page aligned memory aid thp,,
7020,535f1d71a5dd89f53ae8a0881e9f1c4e3d94c331,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-21 13:41:22 +0300, , common utils fix rnd_up return type,,
7021,9a859ec962fc503223b1c28ce65280b83f2ac772,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-09 03:52:49 -0700, , cpu conv avx512 cleanup,,
7022,f8e70c71a170054a2bace2cc2bc9adcf731510fd,"i, Qing <qing.yi@intel.com>", 2017-05-24 17:23:08 -0700, , cpu innerprod move mkl gemm impl,,
7023,5bf2a1c1f326b1a83454c0eaa034746a5cf17c09,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-24 16:01:25 -0700, , doc corrected branding comment,,
7024,e8a4ac0bcef647ff366b2d0c62b3ee719f9ba352,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-19 20:56:15 +0000, , fixup cpu conv add jitted version int8 convolution,,
7025,6cf98894fb2eb91d6f13d155c5086c7dcc3bf710,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-23 23:25:28 +0000, , common sum return correct number input,,
7026,9f31aa112796cc40b5ac969a3591019c0628a561,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-23 00:09:30 +0000, , common introduce gohwi8o gohwi16o format,,
7027,d6c8b211cb66e1359ddc9c358108c2ca328f6474,mitry Gorokhov <dmitry.gorokhov@intel.com>, 2017-05-19 16:01:55 +0300, , fixup cpu jit convolution forward sse impl,,
7028,9f99f344de78dd6fdad7a69f45b8b4e30ee69c40,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-05-22 07:28:43 -0700, , cpu fix correctness issue avx512_mic convolution relu,,
7029,fcd35d60897b8a524d344c8b1699e362256f808f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-20 05:05:26 +0000, , fixup cpu introduce ref conv pooling ... fixup commit author fomenko evarist intel.com date sun may 2017 0000 cpu introduce ref conv pooling relu reorder,,
7030,7b103b5037596ab947236d4d1996235379359cd6,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-19 13:17:07 -0700, , doc bumped version v0.9,,
7031,64ed503ed03764ccf431ce2a6e0e22d3f500fb83,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-11 16:22:19 -0700, , doc updated message bumped small library version,,
7032,64e5dfc3df42ed1cd2b8bd23ba992e8fd63a3894,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-19 13:00:41 -0700, , doc added warning integer data type,,
7033,43f3b2bddad684c7168d7f8265db2b426b359b6f,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-12 15:37:22 -0700, , doc converted file description table,,
7034,3b91199eb41e50ca786e7481afb1431c98d6c013,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-12 09:03:58 -0700, , doc removed comment technical preview,,
7035,ab0dadf0f279f8984ccda780b2cc37a1cb0a7b84,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-12 08:40:39 -0700, , doc added section linking,,
7036,e7230c2a45f2ce709195645f2d31c68d881fde2a,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-11 16:31:53 -0700, , doc updated copyright,,
7037,a3205b93132c5ca03bf8ebbe2b5e1fc387e65b1c,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-10 15:05:06 -0700, , doc corrected wording,,
7038,022dd1df24569e27f5789353b1d2ca66acc8bc61,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-08 15:07:08 -0700, , doc bumped version v0.9 extended support matrix,,
7039,5dc6288623574f38024a47b594f71d4bd6c2a847,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-18 15:05:29 -0700, , style cpu conv 1x1 shorter clearer line,,
7040,eb35ffa5b6e673fa87d0680a123dc576f240e79f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-05-13 19:14:40 +0300, , style foo_trait foo_traits,,
7041,a2baf6cee9bff75ff60bb3d9ea2a7ad0491c42ae,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-05-19 01:25:41 -0700, , cpu use void instead type convolution kernel argument,,
7042,29174e022e0b21926165cf747f5b33811d80ccd6,smo Puustinen <ismo.puustinen@intel.com>, 2017-05-17 16:37:38 +0300, , build add soname library create library proper soname also fix typo project_version definition,,
7043,22d3e8d7dfc251c5cc9b91db3cf2a6776031e494,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-05-18 06:45:43 -0700, , cpu introduce reference i16 relu pooling,,
7044,79d4010821885b4c9aef53a9c51b82ca7f7a2e3c,mitry Gorokhov <dmitry.gorokhov@intel.com>, 2017-04-10 11:36:43 +0300, , cpu relu uni add sse42 implementation,,
7045,fc52ec026634687cacbfc5a25af79934673b3cad,ladimir Dudnik <vladimir.dudnik@intel.com>, 2017-05-18 19:22:55 +0300, , fixup cpu lrn add sse42 support,,
7046,630d5ccc44354acc8b5ddf84a80e45f2d63b9d7a,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-18 13:45:01 -0700, , fixup cpu conv 1x1 fix assertion non unit stride driver,,
7047,bb0eb3ceb591619900d3c8ff9287fd6ebb525d27,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-05-18 02:54:14 -0700, , cpu add test integer reorder,,
7048,e4c85411ad8cb286439c6cb7eae21c8cabea643e,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-05-18 02:53:46 -0700, , cpu add test integer convolution,,
7049,33b6c64fe7255caa47f5dc1e9723d49ba7cc672b,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-05-18 02:50:11 -0700, , cpu add optimized help 4vnni integer forward convolution,,
7050,99b6a48d4bde0b2a9aa990c7fe54384e8a61d9ca,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-05-18 02:48:38 -0700, , cpu add detection 4vnni 4fma dispatcher,,
7051,ca57556341e2c33fb7f33628fce8aa2fe7e982fd,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-05-18 02:48:12 -0700, , cpu add reorder int16 data layout,,
7052,9af6f340d4cd82b537f72bfe3ac6f29761f3e43c,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-05-18 02:47:37 -0700, , cpu add reference convolution int16 int32,,
7053,b346f0f713c5b92e8a3796cdf12bb229362c3b3e,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-05-18 02:45:23 -0700, , api add int16 int32 data type format,,
7054,64f039a1f188fab791b37fa47c45b741b57add45,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-18 07:00:46 +0000, , fixup cpu conv add support s32 bias,,
7055,b29868841bc1c6b041274e30650734a90cf6ed68,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-09 14:26:15 +0000, , cpu conv add jitted version int8 convolution,,
7056,27209387f062771c3a463dba14d309e5d7adcbac,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-17 17:26:37 +0000, , cpu conv add support s32 bias,,
7057,acb1466bc35c8135f3779e1a6bdaebb3db9df861,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-17 13:03:00 -0700, , test pooling forward check index consistant,,
7058,901582b844f2767ad64d82efc7c8fc9b1b8d2265,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-17 05:00:20 -0700, , cpu pooling fix max pooling correctness avx512,,
7059,364fcd800fec1cb45c454d2d7d9d8c6232716641,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-16 12:37:34 -0700, , doc formatting cleanup,,
7060,d5f376f9d186cde2b2638d7da44c61e65c30ad74,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-16 12:20:07 -0700, , doc cleaned main page,,
7061,7c6d3bf44e3a2750a3757f2c9baf5e651db09567,"oel, Shelley <shelley.goel@intel.com>", 2017-04-18 08:48:45 -0700, , cpu reorder jit 8i8o 8o8i,,
7062,1f818fd2f13243cab93f82dab034ce893cdfd221,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-14 13:18:50 +0000, , cpu introduce ref conv pooling relu reorder,,
7063,de78661a394ae57dd42dd9218e7f079525ac807c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-11 17:38:06 +0000, , api introduce data type,,
7064,a43595c741f5b93252c74d4915f10d08f12c694c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-11 17:21:00 +0000, , cpu add avx512_core aka skylake server isa,,
7065,dc5eebc2e48cfdde2039fe7ebdd84d0a0ee11a19,"afonov, Igor <igor.safonov@intel.com>", 2017-05-03 09:36:50 +0300, , common nstl add numeric_limits,,
7066,6fd389e89dcb9be0a2ecdf1b38cc0b60dcf0d948,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-14 13:18:01 +0000, , style minor change reference pooling,,
7067,5fdf8d085cca5f17b72102ed2660476c498fa10b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-14 12:15:54 +0000, , common support class template parameter cpu_impl_list,,
7068,ecf1883a94239a19d442356d32e1076a15b88e7a,ladimir Dudnik <vladimir.dudnik@intel.com>, 2017-04-14 15:32:48 +0300, , cpu lrn add sse42 support,,
7069,b7ebfb1259bcb975acdd5859eabe5a88d1ba9030,mitry Gorokhov <dmitry.gorokhov@intel.com>, 2017-04-10 11:04:00 +0300, , cpu pooling add sse42 support,,
7070,567d0faadac6734b8013f28acff34568d97d9186,mitry Gorokhov <dmitry.gorokhov@intel.com>, 2017-04-13 10:42:55 +0300, , cpu bnorm add sse42 support forward,,
7071,6c4e6679e1a469dda9bc5d5b71880f448227e0f0,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-11 23:31:22 -0700, , cpu enable convolution relu,,
7072,6cd7cd8cbc37afcf5328f4ef3adc4f5bae0853c9,"afonov, Igor <igor.safonov@intel.com>", 2017-05-12 07:26:34 +0300, , common cpu relu remove ws_pd,,
7073,13c4483d6efdbd755264f2ca09cfdd1389939a69,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-05-10 17:19:02 -0700, , doc cleaned generated path,,
7074,f048cbee9fefd2ae4805f924eeffacdb57678099,"afonov, Igor <igor.safonov@intel.com>", 2017-05-11 19:10:53 +0300, , cpu conv lrn remove uninitialized variable,,
7075,f65c2ef586b5170e80c91f5b79e71ebc7946d948,"i, Qing <qing.yi@intel.com>", 2017-05-08 10:34:45 -0700, , cpu add jit avx512 implementation gemm,,
7076,391ac70e0fb1b7de60db90efe8201d72b4b80636,"i, Qing <qing.yi@intel.com>", 2017-05-03 10:27:00 -0700, , cpu rename source file,,
7077,f4cfbed564fbd5d4f9f2047afa46002ebfa3d853,mitry Gorokhov <dmitry.gorokhov@intel.com>, 2017-04-11 11:06:01 +0300, , cpu gemm conv mkl fallback rename class name add mkl based gemm convolution adjust intance order cpu_engine,,
7078,2716075bcb306e2e3ccb8fddb6e16cf3b2cbb289,"i, Qing <qing.yi@intel.com>", 2017-05-08 10:31:16 -0700, , common change variadic macro accomodate comma argument,,
7079,c30b02f3d98997908b54fb61b08f015659c4010b,"i, Qing <qing.yi@intel.com>", 2017-05-02 04:28:37 -0700, , cpu avx512 prefetches work avx512_mic code,,
7080,46fbf214b18b73f3d3316c407fe2c596c74b3938,"i, Qing <qing.yi@intel.com>", 2017-04-26 03:26:25 -0700, , cpu enable avx512 code system avx512_f cpuid feature flag comment reduce requirement avx512 code avx512_f common avx512 code avx512_f feature marked isa avx512_common commit like rebrading subsequent commits introduce avx512_mic avx512 peculiarity code ,,
7081,929ec5864747d453ad047aeb20e24c3aaa10af4e,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-05 12:28:33 -0700, , fixup cpu conv 1x1 support non unit stride avx512_mic,,
7082,3a524223498c1f45746090534fbffce0104b3f07,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-04 13:13:04 -0700, , cpu simple reorder fix occasional nan error test_sum,,
7083,9ea98308d6b99b45f7287248680d8b10ba0cd3d4,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-03 17:15:59 -0700, , style minor fix,,
7084,9c5a483cc5947df28982f4d20d1b9508a5814b5f,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-03 14:06:36 -0700, , cpu style fix,,
7085,756789f41dd34c32920871670e7f9e0e302ea04d,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-03 13:33:22 -0700, , cpu conv 1x1 avx512_mic improve blocking,,
7086,12c59394739e5a64073097f9328b70a9753b7c0e,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-02 23:54:12 -0700, , cpu increase parallelism job size dimension small,,
7087,0b6aa11add994ee5509c0a4895d82f5274708adc,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-02 22:49:08 -0700, , cpu conv 1x1 bwd_w avx512_mic prefetching,,
7088,93af4eb43a8da15c17151b2757e2e72b2cfc3771,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-02 22:46:43 -0700, , cpu conv 1x1 bwd_w avx512_mic unrolling reduce dimension,,
7089,11ceb6526fb763e6a9838a31be6e7fa4519715dd,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-02 22:34:55 -0700, , cpu conv 1x1 bwd_w avx512_mic port conv 1x1 bwd_w avx2,,
7090,ddde14c1fb42d5ee368041e68e1831e6bb465483,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-02 22:33:55 -0700, , cpu conv 1x1 avx512_mic port convolution 1x1 avx2 change,,
7091,c481c0a1c4493d1a5561dd7cc05f2d35bb1908a9,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-05-02 22:33:02 -0700, , style minor fix,,
7092,945fc3f097832eb1be63a813c8b711d8a92b0a17,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-03 19:43:45 +0000, , build updated mklml version 2018.0 20170425,,
7093,ab84d723f1988c4b11877e320182aa59428839b3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-03 16:06:23 +0000,55, test gtests fix compiler warning comment close,,
7094,bd7933c0288a0322900b9f76a3f20e7491fb51e3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-05-03 03:14:59 +0000, , style cpu relu bwd clearer logic,,
7095,4c4b8b0e393b8ca7db697d71f2fba03ad5d17848,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-05-02 09:33:21 -0700, , cpu conv fix avx512_mic fwd bwd_weights first convolution,,
7096,3e46ae023edae6715512dab319d38e062a2ae65a,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-05-02 09:21:28 -0700, , cpu conv fix format alexnet first convolution test case,,
7097,d49410b6cbd4ce4e39cc43bfdbef02928f6e4a1d,"afonov, Igor <igor.safonov@intel.com>", 2017-04-28 11:44:42 +0300, , fixup bwd add relu,,
7098,85edb4745dce6915c7b4415da8de44b340cdb9cf,"enry, Greg <greg.henry@intel.com>", 2017-04-27 14:23:27 -0700, , cpu conv avx512_mic reduced unrolling bwd knl kernel case,,
7099,64c7e739ea4ce3277d5f4037e57b1581aea6e524,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-04-25 07:17:35 +0000, , test relu minor fix formula,,
7100,e76febea2d58b9a3c5d566ac611d6b1053ff03ee,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-04-25 06:59:41 +0000, , build updated mklml version 2017.0.3 20170424,,
7101,7e0f2536c86dc4de9ad059d9fbcc21780dfa33e6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-04-24 14:06:16 +0300, , example reduce batch value lower memory requirement,,
7102,4b762984a22b84ff0d7a43cc6dedb8c7141581df,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-04-24 07:33:39 -0700, , cpu conv improve performance segnet fwd con,,
7103,06a9875056723a79b02ff5b261d714232b328a7b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-04-21 11:33:49 +0300, , cpu xbyak remove misleading comment,,
7104,ea8be6b0b76f3789f546fe4049813b6f6710e51b,"afonov, Igor <igor.safonov@intel.com>", 2017-04-19 12:46:51 +0300, , fixup api cpu test pooling add algorithm average exclude padding,,
7105,8bdf40657fad15c279d887b0aa01b4de166b619d,"afonov, Igor <igor.safonov@intel.com>", 2017-04-19 08:26:17 +0300, , api cpu test pooling add algorithm average exclude padding,,
7106,5d68f64dd60aa4005f9b31941d18b07f53eaf388,"oel, Shelley <shelley.goel@intel.com>", 2017-04-14 09:57:11 -0700, , test conv relu add negative src data,,
7107,a807fd6029fd58519c701954cabcf08daa060700,"oel, Shelley <shelley.goel@intel.com>", 2017-04-14 09:49:24 -0700, , cpu conv avx512 add relu,,
7108,705c203a829db9e8519d421df1eb3c02e2adc6dd,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-04-13 23:28:58 -0700, , cpu conv adjust num register fit code knl cache,,
7109,f5cad7bce71efd90a789322c9014cb109d2b6abc,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-04-13 23:27:49 -0700, , cpu xbyak increased max jit code size,,
7110,369ebd3037189e9b8c60c47160f081835962048f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-04-13 23:35:52 +0000, , style minor fix comment stop changing file attribute,,
7111,922c01fe137d2e9c9bbee38713cfc5c93ad4ce67,ruthviIntel <pruthvi.gowda.thorehosur.appajigowda@Intel.com>, 2017-04-13 15:30:59 -0700, , build use libiomp5 whenever binary mkl used use mix gnu intel omp gcc used together intel mkl binary,,
7112,f0825ffddadb517da5e6ed6df61e359ad49dd3d4,hris Olivier <cjolivier01@gmail.com>, 2017-04-13 13:27:31 -0700, , build improve integration project allow cmake build standalone project well subproject mkl dnn avoid conflict gtest library comment squashing commits preserve linear history ...,,
7113,5168a3b92148a094b207a10ff6dbc8958131f294,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-04-13 11:37:50 -0700, , cpu conv 1x1 avx512_mic style,,
7114,1d6e2d36874e8d0143318c25cd0b38134dce4bcd,ndrey Kalinin <andrey.kalinin@intel.com>, 2017-04-13 10:00:11 -0700, , cpu conv 1x1 avx512_mic improve performance prefetching blocking,,
7115,a4a82e8819c9a1a2dd99fe279435ca05df865889,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-04-13 11:26:42 +0300, , fixup cpu avx512_mic fwd convolution jit testcases,,
7116,ece9ff5e536c07e83bf5c16f9f55bfa3d12f7eef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-04-12 22:15:10 +0000, , fixup cpu conv 1x1 support non unit stride,,
7117,1d11aa448dd137be9290104e306130e8069623c1,"afonov, Igor <igor.safonov@intel.com>", 2017-04-11 12:22:03 +0300, , example fix typo,,
7118,1db2ba8ff50c74f85d771827ec2923bc856d8499,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-28 21:49:56 +0000, , cpu conv 1x1 support non unit stride,,
7119,a590da1c38cc04952ff08ae42b0269195a759609,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-31 21:30:52 +0000, , cpu conv bwd_data 1x1 avx2 style,,
7120,3a8e00b879c87e1d94d1ad6ca9c74ce5fab32ad5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-04-07 07:09:44 +0000, , cpu isa add vlen_shift cpu_isa_trait,,
7121,ebdfe4791b24b5203799ff7c6eb100d81875ca60,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-04-06 17:08:52 +0000, , common conv cdesc return conv_desc_t kind conv_pds,,
7122,0406de9f3782754f6baa9c13d0e54828dfc71dd5,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-04-07 06:23:43 +0300, , common fix div_up always return value,,
7123,d1e269205425097a634634230d15c77e8348d40f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-04-07 07:47:45 +0000, , style cpu conv 1x1 sse4.2 unification,,
7124,18575ffd413b0c392dfc6e1446f60865f890894b,ladimir Dudnik <vladimir.dudnik@intel.com>, 2017-04-07 15:25:49 +0300, , fix klockwork uninit var,,
7125,e5f2bdefb7e8a8c666a4e4a16b6eac2978a6b65b,ladimir Dudnik <vladimir.dudnik@intel.com>, 2017-04-07 14:50:44 +0300, , fix gcc build,,
7126,6520546363b37473e2d367fe96cf95fe8adddc62,ladimir Dudnik <vladimir.dudnik@intel.com>, 2017-04-06 19:36:06 +0300, , merge branch master http git ger gerrit ipl_mkl_dnn master,,
7127,bda0cd2d6247e074d83cac5a852d3a801de96f0b,ladimir Dudnik <vladimir.dudnik@intel.com>, 2017-04-06 19:34:07 +0300, , sse42 1x1 conv fwd,,
7128,639554d04c43da838de6323ef4381f27be6f9400,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-04-06 18:59:35 +0300, , cpu chmod,,
7129,b19cfcd07236ad3dff495e70537d9c1293f61322,mitry Gorokhov <dmitry.gorokhov@intel.com>, 2017-03-29 14:34:47 +0300, , cpu jit convolution forward sse impl,,
7130,2564b89efdbe9e757132c84a3653d0af6af0cc03,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-04-05 08:12:20 +0300, , cpu avx512_mic bwd weghts conv minor fix,,
7131,26ab6258f014bdc4b58bc164df032ed6cf538f78,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-03-30 12:56:11 +0300, , api inner product add bwd wrt weight bias,,
7132,28c754295be04fe9f2ce8427de311d4e5a613d47,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-03-29 14:38:36 +0300, , cpu conv avx512_mic reference bias conv bias,,
7133,03fef8c949a259ed81fc9ebe6e25f53c637e6c54,"oel, Shelley <shelley.goel@intel.com>", 2017-04-03 20:34:58 -0700, , cpu relu add avx512 unify avx2,,
7134,25a35b56672e0dff71069d12e241246eb1c4d99d,"afonov, Igor <igor.safonov@intel.com>", 2017-04-04 05:52:28 +0300, , cpu pooling ref remove limit,,
7135,4127d9fa98c4b6afa881e5432f63214bd462f9f9,"afonov, Igor <igor.safonov@intel.com>", 2017-04-04 05:14:04 +0300, , cpu pooling add nchw implementation,,
7136,a63d1ed2f0f889adba894193db0abedd1e6df6d1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-30 23:50:37 +0000, , cpu pooling fix incorrect stride support,,
7137,92ea120ad73ac834f2bccea8738a27974b5664bd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-30 04:40:55 +0000, , cpu conv_bwd_bias better vectorization,,
7138,0e49baa4f35d578197235b90f92138e145b962fb,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-03-30 07:39:21 +0300, , cpu add avx512_mic bwd weight convolution,,
7139,792614ccbdcca3acad1aea8f12ed8bd72c0af823,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-29 13:13:10 -0700, , cpu convolution 1x1 fixed criticals,,
7140,f35e727e643e8e1f1de127dfda98c21813bf5ea9,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-29 13:09:01 -0700, , cpu convolution 1x1 fixed gcc4.8 warning,,
7141,9db026ec2ae5c2df668a2e8ee0ee0fa185d33432,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-28 12:59:23 -0700, , test convolution test changed use aligned data,,
7142,5e318e5779855fc6729bf5fc5b425952a1721bd5,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-28 12:57:56 -0700, , cpu convolution added avx512 fwd bwd_d kernel 1x1,,
7143,1ff36a5d69692b920cec32a3ac5198ecadf56789,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-28 21:16:32 +0000, , test conv add resnet size,,
7144,df3bc59521774905bc8dd5fe75cdee67eadced12,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-28 19:33:22 +0000, , cpu conv 1x1 avx2 style,,
7145,740261a5fae2b9a304a2844e36ec39ea1721411c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-29 14:26:55 +0000, , cpu minor fix pointed,,
7146,fb38bb38a37554df96529bfd330927cd43f79f15,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-28 01:58:25 +0000, , cpu reducer unroll much,,
7147,ddbc7fda23c183df9db6be1c1931bb8c7fd19056,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-28 00:16:38 +0000, , cpu reducer support arbitrary reduction size,,
7148,45c7e196e595dce50b97c45be5da10c8205ed59b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-28 00:15:37 +0000, , cpu fixed comment,,
7149,ccf914f5fc1e3122f03cd28d379c13a3114f323c,"afonov, Igor <igor.safonov@intel.com>", 2017-03-27 14:26:27 +0300, , example fix typo,,
7150,09d1d87cb61dde199a0793160160cdac8af5f52d,"afonov, Igor <igor.safonov@intel.com>", 2017-03-27 14:26:11 +0300, , example fix workspace memory,,
7151,b5b80d9079d53687149efa8a1b3781ffe29748b0,"afonov, Igor <igor.safonov@intel.com>", 2017-03-27 14:12:26 +0300, , example change memory allocation,,
7152,5ba2f8d247e36ea88655888dc987414987a8b67e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-23 23:20:49 +0000, , cpu conv 1x1 avx2 use reduction bwd weight,,
7153,56990d5b5bf2eacedb857cd56bd9d2e424c05473,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-08 19:38:02 +0000, , cpu conv avx2 use reduction bwd weight,,
7154,422449eae62d8346245cfda54e1241eb4716cd18,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-02 16:05:11 +0000, , cpu introduce reducer,,
7155,f185eccdfd64e2b36110a8e055496bca3e487fa7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-14 01:46:58 +0000, , cpu introduce simple barrier,,
7156,503c6b8ee42735356b305b046d13f6e9b5e0b236,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-14 01:46:30 +0000, , cpu jit add auxiliary stuff,,
7157,40b5e0f39264d769c7fb1ee036b4b984186e126b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-16 13:25:59 +0000, , utils even better nd_iterator,,
7158,299074b2b664b77b87985f3479d5579e1718c516,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-16 13:25:31 +0000, , utils introduce anolugues std forward,,
7159,6a220d5f6dd346b8cc0e763bf1a201e659b626e0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-16 13:24:33 +0000, , cpu use forward alias prop_kind comment use instead,,
7160,8d3979a1dee10e2ab7a60349974ef3cb175f8c39,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-23 21:25:51 +0000, , style rationality std implementation,,
7161,454efb8845f197b212012622db9387214e13f08e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-10 10:29:58 +0000, , style prettify,,
7162,06d50cbecee4e80d3f6e535a2ebf15f92cccda1e,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-03-23 01:05:09 +0300, , fixup cpu refsum fixed gcc error,,
7163,cd5af75e643f8aad2c440c507f1e942cd024fa52,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-03-22 21:49:11 +0300, , cpu refsum update improve performance,,
7164,17b33813dc714661ce86298af7491b5907533917,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-03-17 14:12:09 +0300, , cpu avx2 fix performance issue fwd convolution padding,,
7165,202ecf6c05f0e644887a66f106e8ce3cfaa7516a,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-20 08:19:02 -0700, , fixup cpu inner product fixed gcc error,,
7166,c228406f135fe359fcd9aa680e9208d69d624d06,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-20 07:02:40 -0700, , cpu inner product removed unneeded implementation,,
7167,4db45dddbf6333e38bdc6998e8a4c935b8d66be1,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-20 07:01:24 -0700, , cpu inner product test expanded nchw16c case,,
7168,b8d9e310f0fa2d431ef9656bda3fe0318ef1239b,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-20 07:00:46 -0700, , cpu inner product return nchw oihw format,,
7169,2e6641c0162730e0da2ce581b6855f325e7c7739,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-20 07:00:15 -0700, , cpu inner product added unified avx2 avx512_mic inner product,,
7170,00f2ee4bd030309111253eb6cbd2cbaddf7aa504,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-03-18 00:13:37 +0300, , test convolution fix bias format,,
7171,96c1ec5b9854c9d95a63afe6db5572802ce7f989,"nepper, Sarah <sarah.knepper@intel.com>", 2017-03-07 17:14:19 -0800, , cpu avx512_mic introduce jitted inner product,,
7172,1d015cf159dc8b5ae66b73625b84b1362d808c57,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-03-16 18:51:32 +0000, , example fix typo comment thanks maratyszcza catch,,
7173,378dcf97e28be7301e9ca2d3448a2a272de2820e,"afonov, Igor <igor.safonov@intel.com>", 2017-03-16 20:51:33 +0300, , cpu pooling jit enable support assymmetric padding,,
7174,786da111829597bd3be28105dd784d6c2f1ce7d7,"afonov, Igor <igor.safonov@intel.com>", 2017-03-16 20:51:02 +0300, , test pooling extend test fix datasets,,
7175,5426e53880009c4e83f0e30b6c1f3ed4d6d7268a,"afonov, Igor <igor.safonov@intel.com>", 2017-03-15 10:12:35 +0300, , cpu test lrn add avx512 implementation,,
7176,84a221d877544956b8ef3285c1eafadae1853d31,"afonov, Igor <igor.safonov@intel.com>", 2017-03-15 10:09:49 +0300, , api cpu test lrn extend api support different,,
7177,f0860e31d05196e231cf50b05b20967134063e1d,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-10 09:39:23 -0800, , cpu inner product move mkl based version,,
7178,4c1d921bac0a10ef433ea5f667fdc7e4b04e1a4f,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-03-11 03:22:47 +0300, , doc corrected version string,,
7179,6f477869de4b2b8daa1572ebadb813103f77e2e2,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-03-11 03:17:59 +0300, , doc bumped version v0.7,,
7180,5e5fad9ae466ec5e3891d3aa760259f286d30cec,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-03-11 03:13:04 +0300, , build updated mklml version,,
7181,5ab0a3dc3a4eded926f6d246d3520dc34aa58bcf,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-09 09:47:50 -0800, , cpu gemm convolution fixed criticals,,
7182,fbb1c941b191c555e63d47e6aeabf11ca5574ef2,"oel, Shelley <shelley.goel@intel.com>", 2017-03-09 12:13:05 -0800, , doc expanded description example,,
7183,e16acd959b789e9376e4fe74df63406c29a63d0a,"oel, Shelley <shelley.goel@intel.com>", 2017-03-09 11:02:54 -0800, , fixup doc api minor arg fix,,
7184,f38d665427d3a787306725df5276b0c2773bc97a,"oel, Shelley <shelley.goel@intel.com>", 2017-03-09 10:33:14 -0800, , doc add equation,,
7185,12c0811bb310c59a1b1c1ca4f710d7a9d7d79c48,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-03-08 09:27:40 +0300, , fixup cpu gemm convoluton fix openmp usage number small fixups,,
7186,555236d07c621cbd54400b2e07df4061def818f4,"oel, Shelley <shelley.goel@intel.com>", 2017-03-08 11:42:00 -0800, , example minor loop fix,,
7187,832038c52409528b380bc673455b620c511d2b4b,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-08 10:55:39 -0800, , fixup cpu gemm convolution fixed gcc warning,,
7188,d181eb180b3e261428eff586b536c60f5b983a68,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-03-08 06:57:36 -0800, , cpu inner product added backward via mkl jit gemm,,
7189,98d3c71e2766e11be77d576feb1fb39e8f169a36,"oel, Shelley <shelley.goel@intel.com>", 2017-03-08 11:10:43 -0800, , cpu pooling remove input,,
7190,4b5a42d27df7e5a7bd594fc5c1fb11c718d78896,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-03-06 14:11:01 +0300, , gemm convolution fallback signed shustrov nikita intel.com,,
7191,81e128b2720a46ba021c711532207c5368c0f81a,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-03-06 14:10:19 +0300, , gemm based convolution signed shustrov nikita intel.com,,
7192,f4e93dde1d6b5a26bf18e2c51955cbc04528fb44,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2017-03-06 14:05:58 +0300, , use one thread parallel region signed shustrov nikita intel.com,,
7193,f625887fec315ed353f9ec85f9ab115e8b05fd80,"oel, Shelley <shelley.goel@intel.com>", 2017-03-05 17:54:35 -0800, , example fix cxx flag,,
7194,6305fc624083f57c084cc1597cd82607f75f6e8f,"oel, Shelley <shelley.goel@intel.com>", 2017-03-03 17:46:25 -0800, , example extend backward propagation,,
7195,a0a5584e3e14390b41759f90fcbc21ff50921bf0,"oel, Shelley <shelley.goel@intel.com>", 2017-03-03 17:51:49 -0800, , api extend backward relu pooling,,
7196,d4e01eb67966579f6905d4c7a98f70ef56d1759d,"oel, Shelley <shelley.goel@intel.com>", 2017-03-03 17:50:12 -0800, , api remove unneeded reference,,
7197,133badbb75b1790dd3a3ea8b460d1008be25f64a,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-03-04 01:42:17 +0300, , fixup remove casual file _clang format,,
7198,fcbb6091c71c20684e3e7b5d055d31125fc8bcfa,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-03-04 01:38:42 +0300, , test remove casual file res_ref.txt,,
7199,83732be514ddda975e8f740540cf74be8746e963,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-03-03 22:57:51 +0300, , cpu convolution using optimized omp driver aligning convolution performance mkl,,
7200,fb98705f2f84791e718b39b5e4bab15c09db9b52,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-03-03 10:04:54 +0300, , cpu add avx512_mic backward data convolution,,
7201,d5302b2d40d965d3772704613a89276af8cd8fc3,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-03-03 09:56:01 +0300, , cpu jit_generator add another overload method,,
7202,bb61bb59cc803fc7a3331507e7250e677df83925,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-03-02 21:29:52 +0300, , cpu convolution align bdw 1x1 convolution performance mkl using optimized omp driver,,
7203,5fb652c8979951456bb6d26df78420f82b767806,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-02-23 10:13:08 +0000, , fixup cpu avx2 1x1 jit convolution,,
7204,e76d3554dd65779e2c508cf5bac41fa741e6d2e2,"afonov, Igor <igor.safonov@intel.com>", 2017-02-22 07:22:48 +0300, , fixup cpu pooling added unified avx2 avx512 pooling,,
7205,4bb6f8b9bf6194cba273b6098f8f83af673cb15c,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-02-21 04:56:36 -0800, , fixed formatting,,
7206,2110e7271cb560ceffbabef868184c61f2df9a5d,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-02-17 16:36:35 -0800, , cpu convolution enabled first convolution backward filter,,
7207,3eed2c1b9ea08460cfdf2904fee11d9b32ecf7dc,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-02-21 15:21:08 +0300, , test minor fix,,
7208,ee79a6c72d519426224c2abbf887dd958d239490,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-02-16 15:56:10 +0300, , test fix checking blocked format,,
7209,9c28e9885dea778ed7993708c959032f41965fae,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-02-17 19:24:42 +0300,22, doc corrected typo readme close,,
7210,0338212ff7fe7d48ba42cf39ae3622e5be2202c0,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-02-17 01:43:07 +0300, , doc included full license text,,
7211,c8906e07f2bb361633ab36905c06542b00b7f084,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-02-13 17:01:30 -0800, , cpu pooling test extended nchw16c case,,
7212,8e2d558f653be1557fab8029f47ed39a7727d4f3,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-02-13 17:00:35 -0800, , cpu pooling removed unneded implementation,,
7213,8a5524ca0498c3f2361c235b1420b4e94de0b235,"rimak, Tatyana <tatyana.primak@intel.com>", 2017-02-13 16:59:13 -0800, , cpu pooling added unified avx2 avx512 pooling,,
7214,0a2d371e6b76b192d7cb7f61bb07f520696a2b16,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-02-10 13:51:40 +0300, , cpu avx512_mic fwd conv minor fix,,
7215,7ad4986a165bad6b7a9359eaa14a20b09fc50afc,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-02-10 08:33:06 +0300, , cpu avx512_mic fwd conv improve pipeline threading,,
7216,df030ed65597dfda54c3a07457f12463c171e8ed,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-02-10 08:19:36 +0300, , internals utils add nd_iterator function,,
7217,85d68636d787ece62f12ecd9271adb4645d08374,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-02-10 03:11:45 +0300, , updated copyright banner,,
7218,86dde8750b18cea271dab00303dd607898d54194,"nepper, Sarah <sarah.knepper@intel.com>", 2016-12-22 17:11:03 -0800, , cpu avx2 add jit based gemm,,
7219,10acb154eba2b05e862c91d7bebfc32dee3bd236,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-02-07 22:27:43 +0300, , build updated mklml version 2017.0.2,,
7220,a96524b51c046634a5d5a52e627da738866d0470,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2017-02-07 21:42:19 +0300, , doc bumped version v0.5 extended processor support matrix,,
7221,2a5f63b7c2b504e360d6dbcab05680c368a47582,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-02-07 04:47:55 +0300, , cpu pooling fix failde example,,
7222,27fc2b37f0833e30007b21175091871ba77e15f5,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-02-07 02:26:47 +0300, , cpu pooling fix unused variable warning treated error,,
7223,e9fbf4601820764783b210865746aa2f099917c4,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-02-07 01:02:20 +0300, , cpu pooling update test backward,,
7224,e54394f8d8f107ed49e1945d80d4b12432dc72c6,"alinin, Andrey <andrey.kalinin@intel.com>", 2017-02-07 01:01:20 +0300, , cpu pooling bdw backward jit implementation,,
7225,76d857161124d76a10bec44cf9a84a85a6fc36bb,"afonov, Igor <igor.safonov@intel.com>", 2017-02-06 19:29:42 +0300, , src common pooling round formula output shape,,
7226,d8a7c9cb428d281a0e9d3a1254c84e686ecd0545,"afonov, Igor <igor.safonov@intel.com>", 2017-02-01 13:35:57 +0300, , api view add query primitive_desc dst,,
7227,73e61d97ad428cf35ef1d2a2e47f158f1a3e3a64,"afonov, Igor <igor.safonov@intel.com>", 2017-02-01 13:34:18 +0300, , common view fix check input argument,,
7228,0031292990ae3ebd9ee3ab1f1458a0948938368b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-01-30 16:52:31 +0000, , cpu bnorm remove unneeded impl,,
7229,7fd25a75310396f505cc248d7c66b9368d7f5dd4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-01-26 00:26:28 +0000, , cpu bnorm add avx512_mic optmized impl,,
7230,5dbc3691a185241fe4a0c716b77e9d18f167a3a7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-01-23 01:11:24 +0000, , cpu bnorm add another jit optimized batch normalization,,
7231,71c5a0068b4e0d72eedeb6a494173361574bb0b2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-01-26 02:34:39 +0000, , api bnorm deprecate omit_stats flag add doc,,
7232,bc73404d5d6047d05f9dfb9507e043f382e24d61,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-01-25 14:45:35 +0000, , test bnorm relax precision,,
7233,8d74020a78ea47a72db7862175e1883873937c73,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-01-23 01:09:19 +0000, , cpu update xbyak 5.40 5.41,,
7234,13d659f84988c30bd7ef6fe15acb51e453d709f9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-01-20 11:23:04 +0000, , common introduce common fwd bwd batch_norm_pd_t,,
7235,9d383e8866cc39eb10d19794407cab3afa7395e9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-01-20 11:22:01 +0000, , cpu isa add vlen cpu_isa_trait,,
7236,31a3c52c11f8b9aa491f03ff38833a4f118b3e7e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-01-30 16:41:16 +0000, , cpu pooling ref bwd respect workspace layout,,
7237,f46d4dcd856ac6af237a2b2d7184a4c567acc9ab,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-01-29 12:32:00 +0300, , cpu jit avx512_mic fwd convolution performance improvement,,
7238,108e9598535bcd3d1f4e65cb754233fd3625f145,"azakov, Sergey <sergey.kazakov@intel.com>", 2017-01-26 13:49:12 +0300, , cpu add avx512_mic convolution forward,,
7239,ae967d6ad15a51c55c57252e6fa0a277430d03ea,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-01-16 12:59:42 +0300, , cpu avx2 1x1 jit convolution,,
7240,923908c216970cf54918e7944e7647871360c2cb,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-01-20 06:41:46 +0300, , api style,,
7241,f6c565e575b6e21970da8245f62105e1a45e6bb4,"afonov, Igor <igor.safonov@intel.com>", 2017-01-23 22:35:53 +0300, , fixup cpu lrn jit add avx2 implemetation lrn across channel,,
7242,1ae424664ffea60f3da056c05dd037aeab9c856d,"afonov, Igor <igor.safonov@intel.com>", 2017-01-23 07:24:00 +0300, , cpu lrn jit initialize variable,,
7243,f6be39042b9060d0f1e18075f5ae4fadfe02df18,"afonov, Igor <igor.safonov@intel.com>", 2017-01-23 05:36:18 +0300, , test lrn extend test googlenet,,
7244,8557a54eb22106bd41802d38f7a501ccce8da558,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2017-01-22 18:43:28 +0000, , common relu set proper primitive kind diff_data_desc,,
7245,555130a1e86fb09a0d211fa4c40849fb8561a09e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-01-18 11:07:46 +0300, , test bnorm add 1x1 relax precison style,,
7246,e5df3bfb6797c06ac2ed004e753657c4c555dc10,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-12-27 14:32:42 +0300, , cpu bnorm jit fix nchw support,,
7247,8ac73aa88ce88178bc99486f00cad6110685c5a2,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-01-17 09:57:46 +0300, , common fix potential stack overrun,,
7248,9ec0d7ed3aefcc2635a2771d12dd551b2513ab98,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-01-17 07:20:49 +0300, , api style,,
7249,eb9e507291b9ca942f745fa9d0a44d04edeee9c9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-01-16 11:59:18 +0300, , cpu jit implement tagged parametrized label name class,,
7250,390937fea3fb73a40deab754dae7a6853aeea199,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-01-16 07:43:56 +0300, , common cpu add block size utils,,
7251,56137a233f9b15c48b43f70b779c994745db58d0,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-12-28 17:08:27 +0300, , cpu style,,
7252,246fb8cecb155d169033c47a43104decb93f48c1,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-12-08 12:19:00 +0300, , cpu convolution jit better blocking forward,,
7253,cf678f3fa5532a11c18041fe203da1f1609c898a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2017-01-13 08:05:03 +0300, , test use correct blocked format convolution,,
7254,44e01821789978763663254320a6c4e069810607,"afonov, Igor <igor.safonov@intel.com>", 2017-01-18 11:28:04 +0300, , cpu lrn jit style,,
7255,061b604b04a897fc25cad4fff9324c5b0c64fee6,"afonov, Igor <igor.safonov@intel.com>", 2017-01-18 11:20:49 +0300, , test lrn fix extend test,,
7256,f4a4f1344e21b50d252bbaaed23d444321a14468,"afonov, Igor <igor.safonov@intel.com>", 2017-01-18 11:19:25 +0300, , cpu lrn jit add avx2 implemetation lrn across channel,,
7257,6e92f084dc63783957f253556999378599bb2771,"afonov, Igor <igor.safonov@intel.com>", 2017-01-17 20:26:35 +0300, , cpu lrn ref fwd fix workspace,,
7258,654a3a2f6a9314d79b29a36e74098d7e0c390040,"afonov, Igor <igor.safonov@intel.com>", 2017-01-17 19:57:53 +0300, , common lrn fix initialization diff_data desc,,
7259,f1a5ed7c24800d2c5a50d6c208802ba0115cc301,"azakov, Sergey <sergey.kazakov@intel.com>", 2016-12-29 18:09:27 +0300, , api add element blocked memory format,,
7260,69cf5370bbe64453c9ef8c1550dd7ec3b1a83f7b,"azakov, Sergey <sergey.kazakov@intel.com>", 2016-12-28 08:21:43 +0300, , cpu jit create common config structure,,
7261,e38f9b6d745903e0ca0a5be9b9399a90c7ac269b,"azakov, Sergey <sergey.kazakov@intel.com>", 2016-12-27 18:03:53 +0300, , cpu jit use cpu isa dispatcher avx2 kernel,,
7262,4b366702a80876bd2e1ac0bd015c2cb99bdfc14d,"azakov, Sergey <sergey.kazakov@intel.com>", 2016-12-27 15:35:41 +0300, , cpu jit add cpu isa dispatcher,,
7263,e1805ed37d8e7d6bca0c4ecb9bd9c508e503b2ea,"obba, Jayaram <jayaram.bobba@intel.com>", 2016-12-22 18:28:20 -0800, , api add memory format,,
7264,2fa105c06ac136bba2af48cab108559e521c843d,"azakov, Sergey <sergey.kazakov@intel.com>", 2016-12-20 07:34:00 +0300, , cpu update xbyak 5.40 fix vpxor instruction,,
7265,46925a54ededf52d81d3aa832ab36f17ab0c43bc,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-13 11:46:06 +0300, , cpu convolution jit remove unused function,,
7266,009f8550922d544fc2dda219b64e7592336917a6,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-13 11:23:42 +0300, , cpu jit delete jit kernel primitive destructors,,
7267,5dbadc82dc1b5047942b6a4aa27d2b552647b43e,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-13 11:21:30 +0300, , cpu relu jit add backward,,
7268,bb194dd2275a19d80c2e5672aa8e67b37554a80a,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-13 11:18:20 +0300, , test relu merge forward backward test,,
7269,29b797d2c6bb282bec252e0a9d71fef4c5b234ac,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-09 09:36:31 +0300, , cpu jit relu size_t int,,
7270,2f30a5473df7101f7c45ecb779b53761461d2898,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-09 09:32:45 +0300, , cpu relu add kernel class forward,,
7271,64561f8d838f876078bcc1ce136c06f95a5346b9,"afonov, Igor <igor.safonov@intel.com>", 2016-12-10 20:15:44 +0300, , fixup api define new api,,
7272,de88ad71f460a5f1e90d6deb6b0952e4d172a470,"afonov, Igor <igor.safonov@intel.com>", 2016-12-09 13:11:23 +0300, , batch normalization implement bwd test fix fwd test,,
7273,7126043bbf926edae03e6b83d86da0ad0bc56e9c,"afonov, Igor <igor.safonov@intel.com>", 2016-12-09 11:58:12 +0300, , batch normalization cleanup,,
7274,96186655761e67baa6bc6ad5888c61b0df8c03ad,"afonov, Igor <igor.safonov@intel.com>", 2016-12-09 11:16:19 +0300, , batch normalization add descriptor mean variance,,
7275,9f22542fcf22b626400012c2f28181bcbea78c98,"afonov, Igor <igor.safonov@intel.com>", 2016-12-07 07:45:33 +0300, , fixup api fwd test,,
7276,4cab08a4b514b9be6adb604ec1ff366c1cf96375,"afonov, Igor <igor.safonov@intel.com>", 2016-12-07 07:44:26 +0300, , fixup reference implementation,,
7277,20fe1a4746b3611b71b83cd08b95c21c7ea39f65,"afonov, Igor <igor.safonov@intel.com>", 2016-12-07 07:43:27 +0300, , fixup fwd jit implementation,,
7278,1854342f205a4e7888e1d7a20761ec5667a8c0e3,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-02 08:15:34 +0300, , common bnrm fix check adjust test,,
7279,16546b83ea5297f7deba6866ab48a4820f3db059,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-02 06:30:52 +0300, , api bnrm reorder input adjust test,,
7280,c031746e347658e5c07269903a4e9667c100e7e8,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-02 06:16:59 +0300, , api fix query usage,,
7281,64f7afb48d77d6ae1b13c5d9b630ba91c15e3c89,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-01 11:33:06 +0300, , build test enable new batch_norm test,,
7282,b7a9c9753299dd472e2ec85f7bb9b2f02271bdbd,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-01 11:32:06 +0300, , test test new api,,
7283,c5534c7da8f697dec511c0ce80265641e4dc47d3,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-01 11:30:43 +0300, , fix common stuff,,
7284,2fd1f4774f74cb8746a1e30a457b22517c86a355,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-12-01 11:29:29 +0300, , api define new api,,
7285,e9d6fc8b6f5f1217c3b8262d678dfee336dba993,"afonov, Igor <igor.safonov@intel.com>", 2016-11-30 11:30:00 +0300, , batch normalization extended api implementation,,
7286,53e88ab2ac9f31c3c4a739ad347b07b84b7e30a4,"obba, Jayaram <jayaram.bobba@intel.com>", 2016-12-08 00:32:39 -0800, , api add chwn ihwo memory format,,
7287,798179d7d24c8701bb73541deacf363d7281664a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-12-07 09:30:56 +0300, , common work around compiler bug,,
7288,f6faa5b4f49d8a4029e6d773878f320062364a18,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-12-05 20:03:31 +0300, , cpu cleanup jit kernel,,
7289,b8e5939cb0c840c6e602693ee773ffd6f2b6e1d8,"afonov, Igor <igor.safonov@intel.com>", 2016-12-05 11:40:55 +0300, , api lrn bwd fix ctr primitive descriptor,,
7290,9e6515a564f14a2801230697d518b46cb9041a30,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-12-05 09:16:24 +0300, , cpu chmod,,
7291,bcf721305dc4b17279ace998979693fad10173b6,"afonov, Igor <igor.safonov@intel.com>", 2016-12-01 10:57:38 +0300, , api lrn add aux functionality,,
7292,80461a5a145082171198224e2261bf0e00c634b2,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-12-01 10:38:53 +0300, , fixup fix incorrect diff_bias format inner_product backward weight,,
7293,a3c399e19ed5d79cfac2e3bf1fa181fba1f931ef,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-12-01 10:37:41 +0300, , fixup fix incorrect src data format inner_product backward weight,,
7294,a887cda6e0b2fa5ece8fde7eafda00e4b466f743,mitry Rizshkov <dmitry.rizshkov@intel.com>, 2016-11-29 20:28:44 +0300, , api softmax introduced,,
7295,00ae706991c56f83af4b944691e0b2a710e931ba,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-11-29 10:50:36 +0300, , fixup remove extra condition convolution backward weight,,
7296,a3b05dffd0d644c3490d48ab47d1c0063905178f,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-11-28 15:00:49 +0300, , fixup fix incorrect src data format convolution backward,,
7297,a0a6b78d83f329702f2e124bf5d552670a340f7a,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-11-28 14:00:42 +0300, , fixup add verification compatibility optimized,,
7298,d95a0da4c691d54a014056139d7f39eca036fc66,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-11-25 12:33:42 +0300, , api append retrieving method convolution backward,,
7299,47bda9503f669c0e08ac84fea3f6e7aa05991b72,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-11-25 08:58:25 +0300, , test convolution print test_case name,,
7300,03604395295da00a2e83660de102f27eb3fa10bb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-11-24 03:36:05 -0800,8, cpu jit use mmap xbyak allocation tracker closed comment selinux allows turning bit mmaped memory,,
7301,d363b78c2168e173d58dd464cbd97bbe924a3e14,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-11-24 01:51:22 -0800,11, example fix typo tracker closed,,
7302,7ff610796e24f22f3bc1fa054af26226b3d9d12e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-11-24 01:49:51 -0800, , reorder check consistency,,
7303,c89f5c0255e6561ac8abf42baa5286f499b8d737,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-11-24 11:36:30 +0300, , test reorder weight block transpose test case,,
7304,63cb444572d10c1cdaaf4dc6b08daaf84ce1bb3e,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-11-24 11:35:22 +0300, , cpu reorder implement weight block transpose,,
7305,067537345efba6535af480de300607e8551b3ee8,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-11-24 07:53:43 +0300, , fixup improve simple sum performance,,
7306,11bbf5fbbaad5afc228bc72a440eecbcaf631386,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-11-23 11:19:39 +0300, , cpu sum fix signed unsigned comparison,,
7307,b86e79b61eac5eaf0cd941ba6c4643e2073717d4,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-11-23 08:57:49 +0300, , test convolution use input file,,
7308,bb26a7b6285207e7d5d3662b46689f10eee91643,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-11-23 08:55:55 +0300, , cpu jit convolution backward data,,
7309,7235267a31845bc68a6168a098b18d9ce22bc75f,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-11-23 08:53:50 +0300, , memory format add blocked format jit conv bwd data,,
7310,c4a98e1d9247fd3bbe5f9ddc1c09a48be39307b1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-11-21 22:25:51 -0800, , common check primitive create argument,,
7311,853253d0ac849cb821affbd19b5a9cb20de5a081,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-11-21 22:25:00 -0800, , cpu ref pooling require avg pooling,,
7312,4fedfbe1ad4e17b7d52b5d936a175e30473483a6,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-11-18 16:12:18 +0700, , fixup cpu jit optimized convolution backward weight change,,
7313,b715b91f0ff627769c9684bdf375314bbc3acc09,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-11-18 12:32:25 +0700, , cpu jit optimized convolution backward weight change,,
7314,ac467d2efc13763b51e816fe59b1560589844b71,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-11-09 15:59:12 +0700, , cpu rename jit convolution class name change,,
7315,19985aaf5a96777aed386f8ff09f5dfa1c257446,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-11-17 15:24:47 +0700, , fixup fix error non void function doe return value,,
7316,dcddf40460faac1942d5e7d3d20231b385afe652,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-11-17 14:08:19 +0700, , sum fix unused variable error test,,
7317,3ede9c3d9e91cae6b33bf3e130f895beaacdb07b,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-11-17 14:03:42 +0700, , sum fix unused variable error,,
7318,1d1d389a9474be2b50ef0b7ef07b7b3da0484fc9,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-11-16 12:22:10 +0700, , cpu sum api implementation,,
7319,5c6d9e178522e585c33179c86d693654fc88fdec,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-11-16 00:03:49 +0700, , cpu relu support ndims,,
7320,7ad22d684ac0990ccd320cf28f7b993508a21321,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-11-15 23:27:37 +0700, , api stream expose rerun method,,
7321,c81e26a36412bc13e09f5760da0e5a3ef2d09613,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-11-09 12:09:36 +0700, , merge branch prv bwd conflict test gtests cmakelists.txt,,
7322,bf4078fd7dd34a9db4be0fd71bb92481e61b7207,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-11-03 16:05:46 +0700, , script updated mkl library 2017.0.1,,
7323,cb225718d43c03a0f48f77a110ecae3ad1b3564c,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-11-03 16:05:08 +0700, , doc bumped version v0.3,,
7324,472116929f1e68117b2d67e1008d8d9e5902f5d2,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-11-03 15:53:44 +0700, , doc bumped version v0.3,,
7325,a2241f34c369f5647683a4c848cbf877567b6e54,"afonov, Igor <igor.safonov@intel.com>", 2016-11-03 15:17:36 +0700, , doc port new api,,
7326,6b050b9b1a6c49243fa73488eb8e615a28908363,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-21 13:37:57 +0700, , cpu reference convolution fix gcc build,,
7327,65e5da02fc7815ebdb43cdd4ca56fe58fdb141e6,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-21 13:23:45 +0700, , test add schedule static openmp pragmas,,
7328,e763bf7ca1e85bd5f901b5e84fa3c597f2835759,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-21 13:17:37 +0700, , test pas function params const reference,,
7329,1377c8468213ed961df7d6cd35b42484ca76e3b0,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-21 13:07:04 +0700, , common convolution fix desc_init backward pas,,
7330,cfd1fe2ff9d6c1b67aeb41ba3692072ddcc48fc7,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-21 13:04:06 +0700, , common inner_product add backward reference impl gtests,,
7331,a22b8dd9a551a306bb2d23d874d9505770277b3c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-10-21 11:40:09 +0700, , fixup example port new api enable testing,,
7332,5f0eb7117564eca901f31bf9ffa09d163691c4f5,"afonov, Igor <igor.safonov@intel.com>", 2016-10-21 00:27:43 +0700, , fixup example port new api enable testing,,
7333,9d64749cdbd7a8d05bff62c0fcdd56634e2c9830,"afonov, Igor <igor.safonov@intel.com>", 2016-10-20 23:41:17 +0700, , example port new api enable testing,,
7334,485c259aad8fc97f66ada080726b17147b2abcfa,"afonov, Igor <igor.safonov@intel.com>", 2016-10-20 23:22:10 +0700, , cpu pooling allow create primitive dst format,,
7335,156d6f9cc11f75cf76cd94d6dfac598ff3b6ff4c,"afonov, Igor <igor.safonov@intel.com>", 2016-10-20 23:17:52 +0700, , api add aux functionality,,
7336,c3d7ff909c9dbd4e64db257fea48e8b3dd648d9d,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-10-20 15:38:19 +0700, , doc updated list supported primitive topology,,
7337,8ba1d6d046092d264818fa82c9cb7c2d28fbc0a6,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-20 13:55:30 +0700, , test enable inner_product forward test,,
7338,7e8c4fabb7ca747231fd9bdf641fabd1c7366d5e,"afonov, Igor <igor.safonov@intel.com>", 2016-10-20 12:46:12 +0700, , batch normalization add backward reference implementation test,,
7339,81bbd8b0fff96064e681e53d04496efc3212f92e,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-20 11:17:41 +0700, , merge branch master prv bwd conflict test gtests cmakelists.txt,,
7340,5af982009d1e6b24f37d645e3890c9b8fdaf7850,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-19 17:31:10 +0700, , test fix inner product test bias,,
7341,7f131559f18d92461769af69dfde2848b9d16970,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-18 12:02:36 +0700, , common inner_product fix typo index,,
7342,5d198053326b8e6e2d406d8971c937cb5be9f6d9,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-19 17:34:30 +0700, , build remove fpie option,,
7343,6125f21b12a304c3f0250ce3c1100c728a65d269,"afonov, Igor <igor.safonov@intel.com>", 2016-10-18 17:25:41 +0700, , fixup bwd add pooling,,
7344,afe93375e557a348440b3adb739e8bc32e28adbb,"afonov, Igor <igor.safonov@intel.com>", 2016-10-14 18:06:39 +0700, , cleanup test,,
7345,947064c511b9b17fc392c5cb89d766581828ab6b,"afonov, Igor <igor.safonov@intel.com>", 2016-10-14 17:58:00 +0700, , bwd add conv weight,,
7346,0f7e15a0085d9709700fa3f5b43b233e01e874df,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-14 13:37:48 +0700, , test common print index incorrect result,,
7347,8b0466737c08312b4ebe4fc8af5769b4360899ca,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-14 12:39:35 +0700, , build test change test order,,
7348,aa09e9f67b283c44d6470458d57b7321a93749ad,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-14 12:38:48 +0700, , fixup bwd wip,,
7349,cda62116dd4668ca5d95227cd0c341690a964a66,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-14 12:24:03 +0700, , test add backward lrn test,,
7350,debf8865fce6e27fc8781dc92100281379d5c597,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-14 12:22:01 +0700, , build test separate gtests,,
7351,166e8856f8e2a486d35971a90a8bdae757c45323,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-14 12:11:04 +0700, , api lrn backward,,
7352,8187cd71eed3d8dee484cf77344b0d7cbc347e2b,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-10-14 12:10:23 +0700, , lrn add backward reference implementation,,
7353,5c292093aad209ed641f4303240fb53a23e8cca6,"afonov, Igor <igor.safonov@intel.com>", 2016-10-14 12:23:33 +0700, , bwd wip,,
7354,b7ef0087538b25b4fddb66fccb9b8de4d1ceb3d9,"afonov, Igor <igor.safonov@intel.com>", 2016-10-14 12:22:17 +0700, , bwd add conv data,,
7355,3349bc0beda14cf8e6ced8f55f497ca9fb270ddb,"afonov, Igor <igor.safonov@intel.com>", 2016-10-11 17:26:10 +0700, , api test,,
7356,3be5a1971b76180452a11b1b431d0fd00ed5397e,"afonov, Igor <igor.safonov@intel.com>", 2016-10-10 17:28:42 +0700, , fixup bwd add pooling,,
7357,66a742c026b73dcac6e9c67f65cd85683572a4db,"afonov, Igor <igor.safonov@intel.com>", 2016-10-10 17:25:58 +0700, , bwd add relu,,
7358,8f09068ce105e9a499b41e5ec538d6814e56c5bc,"afonov, Igor <igor.safonov@intel.com>", 2016-10-10 12:29:32 +0700, , fixup bwd add pooling,,
7359,0fc7bd337d827d310d029e5f4219eaf72ca12825,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-10-10 11:01:06 +0700, , doc bumped version 0.2,,
7360,089bc28208aa4709c7eb1c3c55b8a03e811c109e,"afonov, Igor <igor.safonov@intel.com>", 2016-10-07 17:59:03 +0700, , test api check calloc,,
7361,64d3760edc89c87688d7615045e9f92b088ac8d0,"afonov, Igor <igor.safonov@intel.com>", 2016-10-07 15:08:55 +0700, , bwd add pooling,,
7362,a03f47d6194b9122645e8467a8d4a2799e8992ff,"afonov, Igor <igor.safonov@intel.com>", 2016-10-05 10:32:11 +0700, , api remove algorithm primitive get algorithm forward backward,,
7363,64eda90c8ef3cabb1196241e405e482e88bc9c85,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-10-04 18:09:04 +0700, , test adjust bias detection logic,,
7364,8bdc0a87d11f851fc007eee6a9988bfa95a5a231,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-10-04 15:18:55 +0700, , api introduce api v0.2,,
7365,d38f79932b537395eeb6ca4c957790be70cec8c3,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-09-29 17:12:25 +0700, , doc corrected wording,,
7366,53fd81181eac7caa1b23bf47f4770ad027a988fb,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-09-26 17:28:41 +0700, , style test character line change,,
7367,f7c46a612822816be478220eb377c2049066b0db,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-09-26 17:23:16 +0700, , test convolution testcases googlenet change,,
7368,85d92738164949f17dd91219a86dc74570b25e48,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-09-26 17:14:36 +0700, , cpu unified jit convolution is_applicable condition different format change,,
7369,1d15a718e468362a92a8f34e6d7382cd4cc8213d,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-09-26 17:11:36 +0700, , cpu corrected support stride jit convolution change,,
7370,09850711f145eabec91d721a1ddc67c8986fdeaf,"afonov, Igor <igor.safonov@intel.com>", 2016-09-15 17:50:45 +0700, , cpu pool jit implement avx2 avg pooling add test,,
7371,5a599a991688158b6bb07eac6bf44c66c1a74366,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-09-14 17:53:06 +0700, , cpu convolution reference remove unused variable,,
7372,1c77eec62834c45c10734e4ea1b14e82251fbe74,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-09-14 17:01:56 +0700, , test convolution add backward bias gtest,,
7373,2edf04fc1ee11ad0af15f0c2e4f578bdcfc5d5a5,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-09-14 17:01:34 +0700, , cpu convolution add reference backward bias convolution,,
7374,717506e0dac6a0ea42de0034c7a611197d154308,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-09-14 16:24:19 +0700, , test convolution add backward weight gtest,,
7375,3a348e7371448f4cf30491ea24ff28e6d756987d,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-09-14 16:19:55 +0700, , cpu convolution add reference backward weight convolution,,
7376,4c188467b95745ac62ede47446cfb22ce6dd036e,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-09-14 16:16:36 +0700, , test convolution add backward data convolution gtest,,
7377,39841f5c220ca17d39ccb5e431ccb5f4ebe1fbcd,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-09-14 16:16:13 +0700, , cpu convolution add reference backward data convolution,,
7378,82de5595a03891beeb48db58fc86b311c8fc7e12,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-09-14 15:41:59 +0700, , test convolution prepare backward,,
7379,297165848fd98d9c1bbcf3c9d4e951551abf0f4f,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-09-14 15:39:23 +0700, , api convolution prepare backward,,
7380,04ee69698ec95168a060eb88494afbf79eb91afc,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-09-03 09:37:02 +0300, , merge remote tracking branch github master,,
7381,60b927ff59318d783f338a2b00ec1eaafdd7547f,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-09-06 14:33:27 +0700, , cpu batch normalization fix clang compilation issue,,
7382,638b0229d1b75fb5abdbcd4571d2c2a346d56d8d,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-09-06 14:28:36 +0700, , cpu batch normalization pas _is_training code generator,,
7383,c3f1e37366558b42afab34be28944ba86c3a5730,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-09-06 13:48:45 +0700, , cpu adding optimized batch normalization primitive,,
7384,a0d3bb6f4818e0ee1345c272ef57012ddc1d3f90,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-09-06 13:48:48 +0700, , style test clang format change,,
7385,9647b88d434b386ae7fbb2e7b13671b4d172670c,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-09-06 13:46:34 +0700, , test added batch normalization test blocked format change,,
7386,57779289253f9d220006c7bf2d170067fc4e0bd7,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-09-05 13:42:39 +0700, , test fixed order argument test change,,
7387,05833cd097e283b4cab8ce4563c221b9beb4e949,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-09-03 15:31:13 +0700, , api switch uin32_t int,,
7388,832ca67ac0195dea8dcbc5fd88504580ed6db85c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-09-03 14:47:18 +0700, , doc api add comment,,
7389,11a7643430d93ddd8bdbf3eee9c3e6574569f3aa,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-09-03 14:58:51 +0700, , internals stream handle zero primitive,,
7390,a504f9e9a0bb4203538236008f71091a64ee6a8f,dgarland <craig.garland@intel.com>, 2016-09-02 15:26:52 -0700, , update readme.md,,
7391,51d63ffbd89b65b0133a6e96eada0cbfd36ef2b3,"ndrupskaya, Elena <elena.indrupskaya@intel.com>", 2016-09-01 11:54:58 +0300, , fixed typo readme,,
7392,60923c101553ad1ff3227dc4c1cef9683c860874,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-31 18:12:18 +0700, , cpu ref fix gcc 6.1.0 compilation issue,,
7393,790de1784e492c9de8280d3f02637e9a77405c8b,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-31 18:01:29 +0700, , cpu batch normalization forward_only mode v_mean v_variance local loop,,
7394,c8cbae5142a0f6f80c97061582a597e9104ae2be,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-31 17:53:23 +0700, , cpu ref fix compilation error gcc 4.8.3 gcc 6.1.0,,
7395,1bddcf5894068d831f1dded7527142dfacbc1f48,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-31 16:27:20 +0700, , cpu removed unused variable add description scaleshift memory descriptor comment,,
7396,c939d87b22856039c740ef021daa4c6d2f4a6c5e,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-31 15:48:35 +0700, , cpu pooling reference batch normalization gtest batch normalization,,
7397,9055fbc6b73400b01ed3b904002b49540ed63ead,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-30 17:44:47 +0700, , cpu lrn jit within channel,,
7398,bc9bf1b8cfbc2f71740263ec7e6a76da8f69902c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-30 14:55:59 +0700, , api fix inconsistent prop_kind,,
7399,8a51c6ed07786d102b2e3fbaac80159d65f79ca7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-30 12:02:46 +0700, , test relu test negative number,,
7400,989cbab8956de14a3ff1f796247774ad1c94b1ab,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-30 12:02:31 +0700, , test common add mean deviation parameter filler,,
7401,3d5a7ead044c3d74f75f345d565ec579efd4ff2b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-30 11:05:39 +0700, , test use bash instead symbol checker author peskov alexander,,
7402,25b52ba5b2adb2fa0e816cd830c7d529eb327763,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-29 19:39:05 +0700, , cpu pooling ref average,,
7403,188c33b2264cdde2463bf35faac454a7c3705d1b,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-29 17:27:27 +0700, , test lrn within channel,,
7404,ee1dde277c480528fda24172546c0c91ab7b2521,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-29 16:14:36 +0700, , cpu test supproted cifar10 conv1 jit convolution nchw change,,
7405,f9f9782e5e0d778ac8e4d742b84f3e41ac0eee0d,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-29 16:12:59 +0700, , cpu fixed jit convolution nchw format change,,
7406,0a48139133326dcc1c41803a1c3cccd4c47b98fb,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-29 11:54:46 +0700, , build pulling mkl binary mkl dnn github,,
7407,2f089ecc3c53f1b114a8fff42c5b893ece6ad7c1,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-29 11:43:13 +0700, , doc added link online documentation,,
7408,e833b108fe9c712354661871f19d657a8870590c,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-28 14:25:57 +0700, , cpu pooling change uint32_t int,,
7409,af977e766070f7eb6d5bc686983e949d00cc678b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-26 21:33:50 +0700, , internals cpu use static omp scheduling,,
7410,668263f7eb8b495305fe0315438a19e706032c9e,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-26 15:28:39 +0700, , cpu pooling improve fix index calculation,,
7411,f85aa2c45583be40fe49f5dc6e27f979ba7c63fb,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-25 17:57:00 +0700, , cpu jit relu add dense implementation,,
7412,c0eb72b9b3c220e637981b2c602cb76b7adb881e,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-25 10:03:11 +0700, , relu add relu primitive class,,
7413,d815a1f10acef50a7ff8d3fa3f16ee14e529fa6c,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-25 09:58:36 +0700, , test relu fill src add testcases,,
7414,62e5b3b88bd24cfa615c002ebe544e9f6825ed25,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-25 17:00:51 +0700, , cpu test fixed corner case jit pooling change,,
7415,b8e301a6d491b437d838f5268aaf86cf6c2cea47,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-25 16:58:03 +0700, , cpu test fixed corner case jit convolution change,,
7416,ddc65057c9212bf6784e3a06f13233abecc8cc89,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-25 10:46:32 +0700, , doc changed version 0.1,,
7417,e0fa9dc19c05b3b38400b395d70fee915d0c171e,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-25 10:44:50 +0700, , doc added description install target readme file,,
7418,1dad547fba8ba620fd2784b667459d4481a09595,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-25 10:40:21 +0700, , build make dynamic library executable bit,,
7419,cb2055beb94bc7c059ce1a74b7085f49e7c920fe,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-25 10:16:38 +0700, , build switch release build default,,
7420,1a2e08c20dcfc6e4247f5880f4590529e9c39cca,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-25 10:37:57 +0700, , cpu pooling styling,,
7421,133e03d164ce41785abc8022acf3a3c6a8a33d98,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-24 18:33:01 +0700, , cpu fix issue gcc 6.1.0,,
7422,c7c5a8d01fdfb1143bc8cb984af2cab2dd248c5b,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-24 17:26:05 +0700, , doc merged documentation review result,,
7423,8a1f4de38d5c5ade043a4cb7cea2d6c8f6673b61,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-24 14:37:52 +0700, , cpu jit conv put bias processing jit,,
7424,1abec25a7f60c4123c403b3f7984dcdf3718066e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-23 15:44:04 +0700, , cpu conv_relu add jit_avx2 implementation,,
7425,f344dd5d1230f1398b5672a70096cf3c6db54a1b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-23 13:50:33 +0700, , test conv_relu add first test,,
7426,b1d3087d41813dd8c108296b4acc122badfa6679,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-23 13:23:50 +0700, , cpu conv_relu add reference implementation,,
7427,dbadfaf23e4b1cb5e460bcdea8168fe1c37caee4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-23 09:46:16 +0700, , api conv_relu stub added,,
7428,4d2687442794e0eb0910c49a365e7985d3d79b60,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-23 16:32:09 +0700, , style cpu jit conv minor change generator,,
7429,e0ba655276715d2b466fa5bbed0da1fc4b82e889,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-24 12:23:50 +0700, , cpu correct load flt_max,,
7430,381bf9acd6b3fe39066f374fceee3265de46a0b8,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-23 16:09:17 +0700, , cpu fix comparison,,
7431,7b5174fe88cbe559086b84d4c302c414b6212e56,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-23 15:09:20 +0700, , cpu jit conv put generator specific stuff generator,,
7432,8ee13cbb17e3bcc6897eca9b0f5d92f5b59bd9df,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-23 13:54:29 +0700, , cpu lrn jit improve name variable,,
7433,3a880d95a73b32a4db876639c2b7e99e88de1cc0,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-22 22:56:07 +0700, , doc added note limited instruction set support,,
7434,ea4c57e2c03322791a856c3dff4571fdc92d0883,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-22 22:52:48 +0700, , src added copyright header,,
7435,d8bc7f0901f481897bc6644ce77ce8f2af590a7e,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-22 22:35:21 +0700, , doc fixed branding information message,,
7436,817ee6679f66bf09fef1640e0e02af14019407e9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-22 22:33:14 +0700, , doc fix markdown older doxygen,,
7437,72d6626e08f6a54ff552d022077dac573f75db80,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-22 17:50:11 +0700, , test lrn test nhwc fwd scoring,,
7438,0effcd0eb190f47d76524bea13c3b01ffd74f3e6,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-22 17:26:56 +0700, , cpu lrn jit nhwc support fwd scoring,,
7439,ed18c1ec973d039e352fd09b94b8eb9c0412d6cc,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-22 17:22:15 +0700, , cpu lrn jit fixup fwd scoring,,
7440,6c7f05f7ce9bd2d97a44613a1c64337b8591ec36,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-22 17:02:11 +0700, , cpu lrn jit support nhwc,,
7441,659da9f3005b64877c3ae4b5d494b1c05c29eca9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-19 01:38:23 +0300, , example style,,
7442,a53abf56af8b5d9ca98334c1050f47fb3f41cb14,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-19 01:37:57 +0300, , doc reword mainpage.md,,
7443,ae12763935ddb6eb3caa63326ac8eba503ca71ac,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-19 00:22:54 +0300, , doc fix formating source,,
7444,b79be79d780a9d8f9d3497d67465d2d1f07fe1d1,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-19 00:22:32 +0300, , doc regenerate doc change input file,,
7445,241676acac198ea254134fa8cf2051710abc2aae,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-18 22:12:48 +0300, , doc update location readme.md,,
7446,3e067758e61824cd8fb6e1560014eb418207038a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-22 14:56:47 +0700, , test lrn pooling test forward_scoring,,
7447,f9161b5f3c872b4787f4a0dc87b2b07cdc413730,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-22 14:14:08 +0700, , cpu minor improvement pooling mode,,
7448,43bca8d0b11504931e3b800e9b3fba7b8e7eff69,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-22 14:12:04 +0700, , cpu minor improvement pooling mode,,
7449,e63d18223e27f371fabe8675718d54bf8d2fc9a0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-22 13:57:43 +0700, , pooling reduce computation forward_scoring,,
7450,f7bfd7d758d77ba138838e60088495d6ec55c2b7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-22 13:29:03 +0700, , lrn reduce computation forward_scoring,,
7451,0cbde0d4ef8aad7f7c41ea0081b4bf215b652549,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-22 13:09:15 +0700, , fixup api add forward_ scoring training,,
7452,4ab048d363150cff85b7c7b9bb8355a270f10d17,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-22 12:39:41 +0700, , api add forward_ scoring training comment forward,,
7453,3758a6872a614141a64a94020595a2a211a477bc,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-22 11:18:23 +0700, , doc bumped version 0.1.0.0,,
7454,49d293165452daf65f8b43b4da51dbd8f14d4d53,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-22 10:43:59 +0700, , optimization index calculation pooling,,
7455,9ab4da8cf4bd293ac9b6db5cdcc7db67c6cf4d04,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-19 15:58:57 +0700, , build add gitignore,,
7456,9d9b0d8ba6a76d8ec205d53aca4b5c7fbb9588bf,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 19:55:55 +0700, , doc update,,
7457,4d18e54150be2b07c989507b37cfffe266c176e8,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-19 19:38:34 +0700, , cpu speed jit pooling change,,
7458,e1f0dd67e037af9fa05d54f9d3f1b227f4658c11,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-16 20:00:52 +0300, , doc escape readme.md,,
7459,c038bda07ebf8b9fec89d556ac211133452d9c06,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-19 18:49:37 +0700, , cpu jit implementation pooling change,,
7460,905e6046014b8bad436848d107655bb71b19e6e6,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-19 18:10:24 +0700, , test add alexnet size unit stride test blocked format pooling gtest change,,
7461,7893db8031c43f9abfea382e951646ca12c26c7c,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-19 18:04:20 +0700, , test fixed pooling stride alexnet gtest change,,
7462,7325a64f220461c34c9aced7d400de96da6bf9b7,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-19 16:51:44 +0700, , test remove printf,,
7463,d16be9c1a6b60567f9f1b2744102db58bb2cffe2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 14:08:55 +0700, , cpu jit lrn improve style,,
7464,aca68e6b1a03f99cc6065f6536508ea723ccb6d1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 16:02:56 +0700, , style internals minor clean,,
7465,150aff2547bcc687509d3a54ab9298258b5ed4e6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 14:46:50 +0700, , cpu ref pool inherit base lrn class,,
7466,5edcee88024947e8a86db93c0dc6ee55a5f6c9b5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 14:31:09 +0700, , internals pooling introduce base class,,
7467,c99f6ad7bc8eebe3264c845e10c2caead3c1dc12,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 14:39:39 +0700, , fixup style cpu jit avx2 lrn hide xbyak_lrn class,,
7468,f8b20ba366ae5c53d4f88e7156c158d36ca31e01,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 14:24:48 +0700, , fixup internals lrn introduce base class,,
7469,35b7f2c18787d039418edca1d555484304002c92,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 14:08:55 +0700, , style cpu minor addon,,
7470,5e6aeec4b6692aaac325a53e653f98343a0c0257,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 13:45:14 +0700, , type_helpers add function,,
7471,0e95e5ede8f18f38ca5b614e0c71a685803c16f6,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-19 13:33:41 +0700, , style cpu variable rename hsw_iter width_blk_step move compute loop separate function clang format change,,
7472,179ccb494bdec1569146870d937dd8d5db391d64,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 13:33:48 +0700, , internal minor fix base class,,
7473,6f15f6283b07dabc2a0ccbac51839792cab243cc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 13:30:54 +0700, , style cpu jit avx2 lrn hide xbyak_lrn class,,
7474,ccaa4e28b153209b78595abd94f857431d643643,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 12:21:32 +0700, , cpu jit avx2 lrn inherit base lrn class,,
7475,ae2be3fde8de467ba58bb43c5eba5e1d30a4db76,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 11:50:11 +0700, , cpu ref lrn inherit base lrn class,,
7476,1fd082dad76aa85f79119127c03d0d182d2c2164,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 11:35:30 +0700, , internals lrn introduce base class,,
7477,cf39838e9e4f6f945305f00613950e698c9c9b79,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-19 11:12:07 +0700, , common fix check null new,,
7478,6ea18beec99c8dbd27c1ebc0f170d563ec4af30d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 11:04:28 +0700, , style cpu use jit_generator use xbyak,,
7479,97c58fa49b4ead5b760ef20786f5954b39b00fc8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 10:20:02 +0700, , cpu jit avx2 conv inherit base conv class,,
7480,3c234ba863388d3805714c9bb9329f91e3442248,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 09:02:28 +0700, , cpu ref conv inherit base conv class,,
7481,72516152c9811a0c25c2d753e869b97cb956c5bd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 08:33:55 +0700, , internals introduce base class convolution,,
7482,87c56542831121976ed316f908903293d09201c7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 10:49:01 +0700, , cpu gemm inherit base class,,
7483,c079f2b3546d2a439b396e20c781999ce749fcd0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 10:47:49 +0700, , cpu ref inherit base class,,
7484,464d767e43edaf6c9b9d07da819839151ca283e1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 10:46:01 +0700, , internals introduce base class inner product,,
7485,d9d9838a9d4a45e53e9b3531e300d0111d89cf88,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 10:19:09 +0700, , internals utils add everyone_is function,,
7486,2b79e6fed8d6b7a7b19a059e5b5ce628ec3d14fb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 09:07:53 +0700, , style cpu jit conv clean,,
7487,ea5def37442c3a0c6eeebbeb30219b78ac136087,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-19 08:35:50 +0700, , build install mkl library found external,,
7488,71d8fbca27a1ecdbe8751b79cf1cbf419c3e40b5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-19 08:08:48 +0700, , test replace path grep grep,,
7489,050a37a2fd4f87badbacfad89e71285239b35249,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-18 17:10:31 +0700, , api update dox,,
7490,f1af006e0d718fee5dc4b3b3048963e69f34bca6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-18 18:46:22 +0700, , build fix icc build,,
7491,f950e4e73aa22fd56be103a52588f531d0d29715,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-18 18:02:48 +0700, , build api include,,
7492,aebe2a943a10e96797cc43dbb87b8e9378fa6c5a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-18 17:09:54 +0700, , build add doc license install target,,
7493,617e5c17cf31da8ff045badbbf7f0a035d9f8e94,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-18 17:09:20 +0700, , build enable proper openmp clang,,
7494,2a79a12d5bcefa919fc2625a66e5db62a2a5d126,"afonov, Igor <igor.safonov@intel.com>", 2016-08-18 18:20:17 +0700, , fixup cpu gemm based inner product,,
7495,1e4389c87ee19f1ce28c6105d6985421ded35cb3,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-18 17:55:56 +0700, , cpu unified access xbyak generator change,,
7496,0cdb55a51bf538a9f95974d3cd58b4d09fd63385,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-18 17:17:56 +0700, , cpu restructured base class public xbyak_lrn public change,,
7497,a5ed9034467a8c63ca16c77ed0a0078688c8f770,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-18 17:33:44 +0700, , test pas function args reference,,
7498,43490d0ddebb08bb4a5343fcf2e5066264592c18,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-18 17:32:09 +0700, , api pas function args reference,,
7499,658fdefb8d0c1482d411dad34ccae59cb3859858,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-18 16:39:08 +0700, , test fix memory leak,,
7500,814624c3ff740d8fef66acd7d65979f96a6d2717,"afonov, Igor <igor.safonov@intel.com>", 2016-08-18 17:21:00 +0700, , add example,,
7501,4bc32db9b49df389b3140de059123c3585e84947,"afonov, Igor <igor.safonov@intel.com>", 2016-08-18 17:16:59 +0700, , fixup api remove nullptr dereferencing error,,
7502,c80cc00c20757b03b7ab2a0b8e7bf71bb976edaa,"afonov, Igor <igor.safonov@intel.com>", 2016-08-18 17:14:11 +0700, , api remove nullptr dereferencing error,,
7503,1b42be2c6432db0f418e2db7a75bceda74ebcf43,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-17 17:39:19 +0700, , build enable defense,,
7504,48ae5ed1ffc581beafe47bddc627804f1531a182,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-17 17:40:03 +0700, , xbyak meet sdl requirement remove snprintf,,
7505,dc58348afc684c5788ca23b53a6b5fd03461e559,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-18 13:34:56 +0600, , common style,,
7506,88173eca80a2d5c06768cf26068e753428f9c21e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-18 13:33:20 +0600, , cpu memory use aligned allocator,,
7507,c04ffa2cd4b2f48499947fed8eab17f37183a443,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-18 14:37:29 +0700, , fixup internals impement data_trait rename prec2type prec_trait,,
7508,185c95788ade911d05217f9ab3ecc14dd93adb13,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-18 14:17:59 +0700, , cpu test nchw default layout 1st convolution change,,
7509,0532a40cb9759ba3c35ea96b9d8637d65de5b80a,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-18 14:09:58 +0700, , cpu test add support nchw format src change,,
7510,933f1bbe0721b2dfbde52e0a4ed214c1484a13cd,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-18 13:36:14 +0700, , cpu optimization large kernel padding change,,
7511,9a7d25399ff774eacabfe6f6bb8a33d5f7ba59df,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-18 13:33:29 +0700, , cpu cast uint32 int jit generator change,,
7512,02d158223aa2bb055c85685d2d609ceffb06549a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-18 13:47:24 +0700, , internals impement data_trait rename prec2type prec_trait,,
7513,a7b201ad2bddd4347afbd05e78f79794d438cb55,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-18 11:06:22 +0700, , style cpu use uppercase defines,,
7514,b1e0ea6df9a7d308a70ce4658aa1a714d88ba560,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-18 10:43:18 +0700, , style cpu simple reorder rename exec execute,,
7515,fbeb3e67cdb202ea3ed6d533427e7e805d728265,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-18 01:19:02 +0700, , cpu simple reorder make named constant format order comment everything changed make better,,
7516,4dc0b6de9f35bbfa744e6ac0196654f36d0818dc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-18 00:32:39 +0700, , cpu simple reorder add nchw nhwc,,
7517,424933859d6cf43ed3ffe009920cfce5976e2380,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-18 00:15:02 +0700, , cpu reorder replace reference reorder simple one,,
7518,e34f25c82ae49138ebeac13bc890cbc66d7ce535,"afonov, Igor <igor.safonov@intel.com>", 2016-08-18 00:14:20 +0700, , api add relu ctor,,
7519,609c33720578bbd50cb355da9372cc816c110976,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-15 12:33:50 +0300, , build cpu fix clang build,,
7520,21a802fef44322f96480137f14475e2240a0b46d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-15 09:58:44 +0300, , move check define utils.hpp,,
7521,19eaac08639f4fd97b1c1473950344bb43eb7add,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-17 21:33:05 +0700, , doc cleaned doxygen markup readme,,
7522,1cb073c6846f35a9995687a91c46b2878eb40f56,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-17 21:32:11 +0700, , doc removed unsupported feature main page,,
7523,39a9223c6c15f6369ad87cc9b803472c385714a9,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-17 20:47:56 +0700, , doc refactored main page added general library description,,
7524,213a3605ba990e97347d96ed19ec77aa6c370fcc,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-17 17:30:04 +0700, , doc cleaned documentation look,,
7525,0d97e21822049ae866d6ece8b6f8a180ce7ecbdc,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-17 14:01:40 +0700, , build corrected trademark build message,,
7526,a2b3e97220baa9b689fbd811a36a1895dc5bf46f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-17 18:12:01 +0700, , cpu simple reorder add direct copy,,
7527,3defbe46942665fa9f66bd5d8957e2d69ef04cab,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-17 17:54:33 +0700, , cpu simple reorder unify template instantiation,,
7528,84fc7e6dce1fbe3f7404b6e30852f720e9577a63,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-17 18:13:33 +0700, , fixup cpu gemm based inner product,,
7529,d7932c878967415cbc549b22b53fad271b7729c0,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-17 16:56:25 +0700, , build initial support install,,
7530,ee372ed227f33000c0cf4f6dd4ad674df18a0463,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-15 08:34:55 +0300, , cpu gemm based inner product,,
7531,97a2248c6f06f8c63404579bffe0c9e0625c8950,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-15 08:00:29 +0300, , add oihw8i data format,,
7532,7096d55cbecd4483d7d310547da8b4dd117404c0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-17 16:07:48 +0700, , style cpu simple reorder rename can_do is_applicable,,
7533,a3d8d43b33828cc0f278670def0cd0b12ef40b97,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-17 16:05:22 +0700, , cpu simple reorder unify oihw oihw8i8o,,
7534,6d7882a05f700452c251f9a9df49bcf50a8bd59c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-17 16:04:02 +0700, , internals utils sfinae add enable_if,,
7535,7086dfaf788c4e692cabaccff37dea0ec9458eb5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-17 16:03:06 +0700, , internals add ability skip first param blk_off,,
7536,ed851d31ad0673ca821d8f47f4b4205a5bd2931f,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-17 11:41:53 +0700, , lrn cpu support f32,,
7537,f08b3a38447d8f33d7a07f54e47c18e779928e2c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-15 03:29:04 +0300, , build fix unused var complaint mkl.cmake,,
7538,d4906fd51094204cbd3a6f97ceae74e7026764de,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-15 03:28:29 +0300, , build warn debug build,,
7539,3302b8a5e6732a115a111b30be6858ad1362d60e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-17 09:56:38 +0700, , build add release specific flag comment one build follows cmake release ... cmake debug,,
7540,49dc315ca4a466d3406870aa5c29da3fc4b4755a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-17 09:54:54 +0700, , test initialize variable,,
7541,89377cf30735f4a422fcf4c298a6ae743d64e65b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-17 01:29:31 +0700, , cpu simple reorder add implementation,,
7542,5e1f7258b01e824877398d50eece7514eb5333e2,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-17 00:54:00 +0700, , build fix typo prepare_mkl.sh,,
7543,930f4228cceea28ae455d1ea301c8d135fe499c1,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-17 00:53:34 +0700, , build fix clang support ...,,
7544,55f5960b9058bfd98461ec1f584ea12971fd0458,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-14 16:09:18 +0300, , build autodetect mkl external,,
7545,da1bc2ba8a3924ceb49de8da76fa08b5e0118f38,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-17 00:40:50 +0700, , build fix icc support,,
7546,11c12997a0204254bbdefe4554ce0e097f52da29,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-17 00:16:54 +0700, , cpu relu remove exec state tracking reference_relu o_o,,
7547,306df802cef2cce1ba0d6912072afd1208456a84,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-16 23:16:59 +0700, , doc added information binary component readme,,
7548,f0550d565e4ff5a96d5ef0e26cdbb60f463ff2cb,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-14 13:22:33 +0300, , build improve mkl detection allow forced mode made default later,,
7549,eca4aeb43f95ad88c3fb5baca1e3ca46a1941adb,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-16 15:30:50 +0700, , api fixup tag friend correctly,,
7550,6067329cd653af219436ce1e596a555fd7b6bed3,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-16 15:12:44 +0700, , lrn fixup remove const casting pointer function,,
7551,155e3e8e5e0afcb19532e8a96073f9435c37b433,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-16 15:11:15 +0700, , api make inline function hidden,,
7552,9de4e15a3ec53af5e75dbe1befe57e3a36e259cc,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-14 12:16:53 +0300, , common clean primitive execution,,
7553,12a59db95cdc1b41a8130bbc9c5ef1c3c5325c3a,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-16 14:02:15 +0700, , lrn fixup make green,,
7554,e48a594ce8e60cde1f4fcedb9130f043231fe2b9,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-16 13:23:55 +0700, , api export entry,,
7555,ab679bc291d0604398e98e89475228844e273ebc,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-14 06:46:31 +0300, , fixup common cpu fix reported issue,,
7556,f65c483501c3b4ffb9825137224c0d6e0bae92b7,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-14 06:20:36 +0300, , common cpu fix reported issue,,
7557,853dab624d17a09be1eafe019fbdbad2481c7553,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-13 19:11:33 +0300, , cpu ref f32 prec prim dec init,,
7558,c48de963c216e3f7514364f68546c6e19e4f59a1,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-15 16:49:50 +0700, , test gtests 1st alexnet convolution blocked format change,,
7559,1a209e459cc1abee52c097f32d281827470ade09,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-15 16:36:06 +0700, , cpu add jit implementation 1st convolution change,,
7560,93f7cd6551b5139b7d3dbedd9154dff16d232866,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-15 13:52:31 +0700, , test test 1st convolution alexnet nchw data format change,,
7561,12a50fb773f341f6343b0d49756ceee5c64b3dda,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-15 19:09:58 +0700, , lrn put immediate address gpr broadcast,,
7562,b130ca79665d0deac5316fd59bc9b42977b11c4f,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-15 14:54:17 +0700, , style add copyright xbyak cmake,,
7563,7df0a95588cd791e687a64b843dacf3080ee39e4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-13 17:06:05 +0300, , build clean source tree,,
7564,b8302d0ae781ebacdd2d6751d1a84ce48f7d9ed8,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-13 16:47:39 +0300, , build add support linking mkl,,
7565,0a42074080bb6c2ee122eaaf85038fdbccb55cec,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-15 14:23:33 +0700, , style cpu ref_relu wording,,
7566,044b07b53e9fcba2424e2c5c03833245c964a481,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-13 15:49:41 +0300, , mkl_dnn mkldnn,,
7567,09b8c6fc2f7b23419cf339672ce4d54f29105f3b,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-13 15:43:17 +0300, , legal chmod,,
7568,a0bdfec78420385cdbf4bb8a58f86fa01f82e547,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-15 15:29:49 +0700, , build script downloading mkl,,
7569,7eae44840109372a36f5b934425cefedd8d14d53,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-15 15:19:07 +0700, , cpu change unimplemented,,
7570,14f7b193a58bb7ae3641cb766ceea519be8aec4c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-13 14:51:29 +0300, , cpu jit avx2 conv fix build error,,
7571,8198a96be3c01d59592c21e8a239b37739287f3b,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-15 15:03:41 +0700, , doc added apache2 header,,
7572,1984a75339abb61dd361e7f1a8add9a14ee51ef2,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-15 15:00:44 +0700, , doc added copyright header license file xbyak gtest,,
7573,1c02144d3e0402b5c08421649975a84a2b2258fb,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-13 14:51:29 +0300, , cpu jit avx2 conv fix build error,,
7574,360e647b1fe95bc19a25ffcc03c75d3747cf3390,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-15 13:56:14 +0700, , cpu ref_relu add dense case,,
7575,6251e1862b9ab344875c2df1e6194cf33ad4b103,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-15 12:28:07 +0700, , internals add is_dense comparison function,,
7576,e0e46ccdaec02e8ed4b9606564a721c225f33960,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-15 12:27:35 +0700, , internals size return offset_padding comment think,,
7577,565c4dda9136a4ae17b33e6055e2bcaa90edda13,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-15 13:29:05 +0700, , added new weight format ohwi8o required optimization 1st convolution change,,
7578,da4e0e931a02bce9bacad6d72a14e2cdbd92e07e,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-15 13:15:42 +0700, , fixup cpu jit conv use blk_off remove unused variable change,,
7579,d51f172539887a968bfb5bd4a18cd3f2e409bbb4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-13 12:04:43 +0300, , api chmod,,
7580,5b1cb8d461690fcfd18d4a46e7b704c070fd693e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-13 02:28:57 +0700, , fixup cpu jit conv use blk_off,,
7581,38a82bb96212e97f1e1d598dbcac529736a38fef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-13 02:25:24 +0700, , cpu jit conv use blk_off,,
7582,cc130bd1bf8845c628a74e7c2a81862d4593349a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-11 14:03:33 +0700, , internal add blk_off,,
7583,3e04f046d35fc4c6ce8bc87e77b6f99790e8a1bc,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-12 23:29:28 +0700, , updated doxygen config pull additional content,,
7584,691c487c923d1fc5ca6dc5f31e85426e3447375d,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-12 23:26:41 +0700, , added elena change doyxgen layout,,
7585,cb234ca11dccc32ae3193fa74bc1e13abbe61d24,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-12 22:42:24 +0700, , merged elena change doxygen documentation readme file,,
7586,071975e09b1bf14fa2c3e726bbdc816ab004188e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-09 19:29:53 +0300, , api use weak refer handle destroy underlying object,,
7587,e22ead10fa1ec89489adee79f29bd968fd3f4650,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-12 10:44:28 +0700, , test added lrn gtest blocked format change,,
7588,69486edbadb1e9334bc6b9ff2012601cefe759f6,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-11 18:10:00 +0700, , test lrn remove redundant test,,
7589,ebf4a6bc43f5a2094326d54373dddda281a67dc3,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-11 18:08:50 +0700, , lrn fixup init scratch jit lrn,,
7590,94ff97cc6afa5a15d15e053c44363c8f567e6e1c,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-11 17:25:37 +0700, , test lrn use,,
7591,10f8ad44d895ec678724db94e2b2f2d814f4aa4f,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-11 14:23:03 +0700, , cpu use good type name,,
7592,0159e035898ed78346ac400f71da79510838a203,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-11 17:09:16 +0700, , lrn fixup getcode,,
7593,cfd65732489938d8f4bbd907cbeb52bb1d45391b,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-11 16:59:43 +0700, , fixup test convolution gtest memory format fixed copy paste using fmt memory format change,,
7594,4a4dd5e69333b20315481dd85e2f54171f37c8dd,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-11 16:02:17 +0700, , lrn fixup unsed variable,,
7595,605ef6bbde0b2d5c1455ad13ccfdad654efbd7fb,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-11 15:49:26 +0700, , lrn fixup ndims,,
7596,87dae124f8f4121937d7ca97569354aa30bfaf72,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-10 18:15:16 +0700, , lrn jit nchw8c,,
7597,5e960f59c47d361760deabb70c2ee6545e37abd2,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-09 00:17:12 +0300, , test rename symbol generator,,
7598,647838441f5fa7c25bcf0a7206acf05db315f68e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-09 00:07:16 +0300, , test remove sketch,,
7599,9a63caaa3bdb5db5a62ae67805d301f66e11e2c2,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-11 14:48:21 +0700, , fixup test convolution gtest memory format change,,
7600,3ed53138af12f7c14880b0e459a93800f8232f5d,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-11 14:46:48 +0700, , test convolution gtest memory format change,,
7601,e38d61a5e82cd4532089facf78a3fbc52dbae55f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-08 23:28:04 +0300, , api update dox,,
7602,0ce5ec0cf42db754a8f6f7049cb5920c3590b041,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-11 14:06:09 +0700, , style cpu jit conv make compilable gcc 6.1,,
7603,ff0847067a7b3bc40c121953d7f177854fd0ea1f,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-11 13:50:07 +0700, , cpu bias optimize remove,,
7604,c34d94ae2fe735fb1a6a50f8488245bf58c0483a,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-11 13:48:03 +0700, , cpu bias optimize,,
7605,c85133468fa659c1b62bb12d8fffe5d72b7332ac,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-11 11:47:15 +0700, , cpu avx2 jit convolution,,
7606,2494d0251852fa7dd11ede1545f99e1cccd0fa27,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-10 22:58:37 +0700, , fixup test lrn gtest unified relu,,
7607,46b5db5a9b692f2f8725454f34aac8e2e970fa39,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-10 19:23:37 +0700, , merge branch master ssh git ger 29418 ipl_mkl_dnn master,,
7608,470c086b2a8948dc318a1ef697675978a727fe84,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-10 19:22:47 +0700, , added installation information updated requirement section,,
7609,add3fb86ae0dde447a81d4d8b6aace88f4f74a38,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-10 19:12:30 +0700, , test lrn gtest unified relu change,,
7610,e7a9cf402d5343e340b784102960ba235cb893e6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-10 18:28:03 +0700, , api use ndims instead ndims_batch ndims_channels ndims_spatial,,
7611,3e4f72916565220bbcd20d8966bcd249404d9074,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-10 19:03:45 +0700, , api api update dox,,
7612,137be42c5f3cca17c6b7d876483600e7d764468d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-10 19:03:21 +0700, , api use std array dims spec,,
7613,5be6988b8079618dcd894e32bda95fe8a1b48f7e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-10 18:10:43 +0700, , todo update,,
7614,4348e4f5a9aa3bcc9bd5ad9f6a5723eaf91ab7a0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-10 18:05:19 +0700, , api add bias ignorance inner_product,,
7615,9c4f6a29bc550ff5121f200f4a2152f92aa0374a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-10 17:39:49 +0700, , fixup api add bias ignorance convolution,,
7616,9d8248e4b5ac5431f16a70a7c14b3861c31159b0,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-10 18:05:03 +0700, , lrn fix correctness,,
7617,3feaebc11f9c0740fca503d6383f50fa5cb9d883,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-10 17:29:15 +0700, , lrn normalize local_size local_size,,
7618,b9e85aea79dd0ddf8edc03fc3706e994eec241a6,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-10 15:28:41 +0700, , api add bias ignorance convolution,,
7619,fac654eefdce5c4377746a5863a46a1d8bb93638,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-10 16:03:55 +0700, , fixup internal reference padding uint32_t int32_t,,
7620,83c884a46d80c83b874fe4b57dcef1f14dccc626,"afonov, Igor <igor.safonov@intel.com>", 2016-08-10 15:26:57 +0700, , internal reference padding uint32_t int32_t,,
7621,88e1a4731e36230048ef6c9203a136e96c411014,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-10 12:16:09 +0700, , test inner_product add bias support,,
7622,0a6508d8f366dbf60c03eca39c10b87c9b071cd5,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-08-10 12:02:09 +0700, , inner_product add bias support,,
7623,6ffbd040e224a60e027d7993640446ad551e02f9,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-10 15:24:03 +0700, , test pooling gtest unified relu change,,
7624,ca1911ce199c4e01254a9e1346c202a6a650b82b,"afonov, Igor <igor.safonov@intel.com>", 2016-08-10 15:10:32 +0700, , internal reference dst format init dst_desc format src_desc,,
7625,545b9b255229c284d591f26aac53a58e44afdc7f,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-08 10:25:34 +0300, , fixup build drop pedantic cause issue solves ...,,
7626,81fb791a48926a0a9c9e5c3b2a8fc1fa460323ab,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-08 10:21:42 +0300, , build drop pedantic cause issue solves ...,,
7627,fd77ac2347ba509f6fd381e40284c69254ffe9d6,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-10 11:59:18 +0700, , test fixed bug convolution gtest added test padding change,,
7628,b73ff7aaf0a0acbe4ccaeb68695adad0bef905a6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-08 07:31:22 +0300, , api first vesion fully doxified api,,
7629,07d3332c572ed1f35cf86e2b3f24cb770a1eb575,"ubtsov, Roman S <roman.s.dubtsov@intel.com>", 2016-08-10 00:29:41 +0700, , build enable intel compiler support,,
7630,44ca1b270731afb1e9b4a844843f53fba5a8c05a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 18:49:32 +0300, , pedantic enable everywhere except gtests,,
7631,4a4ef366d2b0d0518a8270371c741a5cf86c3ed2,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 18:49:10 +0300, , pedantic c99 doesnâ support unnamed structs union,,
7632,a1c6dfb2d5d8da864f20686fbf234ab9a2c1bba6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 17:57:01 +0300, , pedantic c99 variable length array,,
7633,f1781d7ec34165a2b6e2a9faeadacc5be11d51a8,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 17:56:44 +0300, , pedantic c99 designated initializers,,
7634,29d5b48d7847865b17721f6062620d4211890b5b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 23:32:38 +0700, , todo update,,
7635,3773915f3cd9ea1ffebea638456ae4c3982638d2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 23:29:42 +0700, , style api minor alignment fix,,
7636,000f34ab10468fb86236db70ef40cb2f772353c7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 22:46:05 +0700, , test add symbol checker,,
7637,2ef1cc1add43c185183b96ee454cfd432bf3dc72,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 22:44:24 +0700, , api add missing function,,
7638,d561440d5446434731b7debb9e88c0a5b86ece00,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-09 22:30:28 +0700, , fixed paragraph formatting link,,
7639,1e73df929277275f641b7806d618964a0a5db129,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-09 22:14:39 +0700, , merge branch master ssh git ger 29418 ipl_mkl_dnn master,,
7640,3568057cb1cee34c95820a36ca5aabf277ab090e,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-09 22:13:46 +0700, , explanded readme file content still missing installation section,,
7641,26f5aabb934dafaac74a450738c84cc765f766cc,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-09 19:42:17 +0700, , test add data initialization relu gtest change,,
7642,bba67b66ad126c9aaed9887d841da4a4eee12b73,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-09 19:27:29 +0700, , test convolution inner product gtests work format change,,
7643,cc54a89c602b011b1956c6d9b96f7ad6854935ec,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-09 18:47:50 +0700, , test convolution inner_product gtests unified relu change,,
7644,e9cb6f812a5b32bab2f12e9a50070d9630ec844f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 19:07:49 +0700, , fixup doc reorder function,,
7645,e099f4f8fbfc49ba5a8081b0ce042afbe0104197,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 19:06:53 +0700, , doc reorder function,,
7646,629f671ff507847cf15c1aaa0c6bcf137164a1cb,"afonov, Igor <igor.safonov@intel.com>", 2016-08-09 18:39:08 +0700, , pooling lrn clean workspace,,
7647,915376c83f350482bf99a5c4b7351d79d85c4b13,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 18:23:51 +0700, , api add memory desc function retrieve size,,
7648,5720fbad8ee82e7b27c4006e8a6e81d373290264,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 16:19:20 +0300, , doc formatting mkl_dnn.h,,
7649,f48415d12bec505fb658680c1d0bfe7e564a789a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 16:13:46 +0300, , doc update doxygen disable doc internals ...,,
7650,bf428cec2cb6b00abe13366c986b13f1d066243f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 17:43:53 +0700, , api rename format format,,
7651,401bd16059581653c14a209fbaed9b8b795bdb6a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 00:49:59 +0700, , api make output primitive const,,
7652,86af8d39e9ef9f161bf4600d288a5897857cbf6e,"irogov, Vadim O <vadim.o.pirogov@intel.com>", 2016-08-09 15:49:48 +0700, , added license readme stub,,
7653,5f5644ac15367850dfa9a29303ebc0f741c0744c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 15:50:04 +0700, , api blocking_desc rethinking,,
7654,11f5e92721a10e3df74d09313508c971bc3baa3b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 15:50:26 +0700, , todo update,,
7655,dafb6d498070ede934c73f265da5bb16749ed7ab,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 11:57:02 +0300, , get rid mkl_dnn_invalid status ambigous,,
7656,3d2e2da3996ac32e01b94854780f16081211cafb,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 11:56:08 +0300, , api make error descendant standard exception class,,
7657,addc3c48171f0f7acc2ac46feaa99261495c0813,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 01:57:01 +0700, , todo update,,
7658,aebf5889b81c37d15210b58458fced93f6ca35c5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 01:46:22 +0700, , todo update,,
7659,497e75bce2ca91642cf924a962534fac29c69cae,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 00:44:15 +0700, , internals primitive create static class method,,
7660,5358cba3b40dfb4b5f5df7092cce27fb4db6e97d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-09 00:06:34 +0700, , style internals use type whereever possible,,
7661,9bc1688e6839daa921fa548ed4a129abd4c744a4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-08 23:30:52 +0700, , internals get rid empty header,,
7662,f541c59363a37457bdc769e547f0a7866ef4f199,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-08 22:31:15 +0700, , test extend reorder test,,
7663,dac1b4f8ae129ec0e379e99b27889674c599f8da,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-08 17:39:09 +0700, , fixup common add blocked format support,,
7664,9effed8cfddc1c5b174d7ef993aa1ecf551340a3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-08 17:34:00 +0700, , todo update,,
7665,01f1a5239854e7093e71e95b3f6db3664c577b03,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 06:33:00 +0300, , fixup test use std pair reorder gtest,,
7666,ed76496cf59095f706df6e32611c59dff809b0f6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 06:12:52 +0300, , test chmod,,
7667,d196ecdfe3a5ca3b6116bcbdba43f2a1e68523a7,"afonov, Igor <igor.safonov@intel.com>", 2016-08-08 15:32:20 +0700, , api add u32 precision type,,
7668,79e45075b3e6a5a66b0747259d6d3a7f9a9a1b8b,"hustrov, Nikita A <nikita.a.shustrov@intel.com>", 2016-08-08 15:03:30 +0700, , cpu add xbyak,,
7669,502d5b9f1ac0bd968fbe804c40084380e6837740,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-07 03:59:44 +0300, , test use std pair reorder gtest,,
7670,c78573642532802e8bb93f16a514ca776a2a8d11,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-08 14:36:42 +0700, , common add blocked format support,,
7671,3643b14e96ac9b04b243e79164078aceccd72b02,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-08 14:08:36 +0700, , style minor change,,
7672,5efb6fb1b3bb9990572c33d355c872644d983c26,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-08 14:00:31 +0700, , common simplify,,
7673,7edb88a529d085dd8740611438b49f4bb935c757,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-08 13:22:24 +0700, , test improve reorder test comment add common header,,
7674,d5a8709ff9648a647d04e72d8e94824d5e40ad0f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-08 13:14:12 +0700, , api add another tensor constructor,,
7675,89eac30cb208fa348e053800399b6a156cff47ba,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-08 13:13:56 +0700, , todo update,,
7676,53018536f00f1ff49fc8e40351058d416b16926b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-05 19:07:26 +0700, , test add reorder test,,
7677,c3ec2138ba0f7902e1c34ccaacffe1fa276ae8ba,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-05 19:04:36 +0700, , api add reorder ctor,,
7678,a05653a634cc4adb046ff5a16684d0887ce8aeb8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-05 19:15:14 +0700, , fixup test gtest innter product,,
7679,874f0b73de051ae38d01b7420a9c453c90406b7a,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-05 18:49:45 +0700, , inner_product clang format change,,
7680,f8d715cbe4899bf94c5afa36935a598413da24ac,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-05 18:43:40 +0700, , test gtest innter product change,,
7681,315071355f97af370fe3bf9cc9749f6ae20089c8,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-05 18:41:07 +0700, , fixup inner_porduct initial implementation add zero initialization dst change,,
7682,40b09695e2feacf0369e4f51e8fa4c746d426902,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-05 14:29:40 +0700, , inner_porduct initial implementation change,,
7683,78747dae9c0e38dd2c77decddfcb0a821d60d11b,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-05 18:07:14 +0700, , lrn create descriptor scratch along lrn descriptor,,
7684,6a9a086ce31bd80a976690e8f815dfddfa702496,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-05 17:28:39 +0700, , test pooling lrn remove printf,,
7685,e5b20e9222f095035e7ccbf035d53c1650787da6,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-05 17:09:00 +0700, , pooling create descriptor index along pooling descritpor,,
7686,c24a8639108b624884f96751fa561f5e5b14d607,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-05 15:17:35 +0700, , revert cpu ref conv declare neccesary thing,,
7687,b8c6fd57ac355b0b0ebda61a7e3c3cfa685f7978,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-05 15:08:49 +0700, , revert cpu ref pool use local variable possible reverts commit,,
7688,d89c711a2b34e85983d910fbb48e5ba7f3d31ba5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-05 15:06:22 +0700, , build fix gcc 6.1.0 compilation,,
7689,6be8b11064ece4fdbbce28247f1ef2fa2e050142,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-05 08:17:45 +0300, , build fix clang detection,,
7690,a4dc3bb005cde0097630aac5435153d2224d9f2e,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-05 14:14:26 +0700, , memorry_desc new data format weight format change,,
7691,cc3878dad93e265ccecbff5756fa6fc79399e3a7,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-05 14:07:22 +0700, , revert pooling allocate scratch space internally reverts commit,,
7692,491a17fb44b188c36077e857f27f54bc4c3333ae,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-05 14:07:18 +0700, , revert test pooling remove scratch allocation reverts commit,,
7693,a941c2e03f469c66b801a5e0b50d8c44062a313c,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-05 14:07:09 +0700, , revert allocate scratch space inside primitive reverts commit,,
7694,cda839d4128d45ceb8f93c7e8316285f6c401bea,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-05 13:57:58 +0700, , allocate scratch space inside primitive,,
7695,4793947a75b043b05d4f45b0a768e35397704c57,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-05 11:56:59 +0700, , test pooling remove scratch allocation,,
7696,8dc1ca6171af64130a213bf9d114bc69c10e9a49,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-05 11:56:02 +0700, , pooling allocate scratch space internally,,
7697,8681741deb3de44a8d3cfb592832877e08d5a812,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-05 11:40:04 +0700, , style cpu ref lrn clean,,
7698,ea9c8648fb4569c802aea03786770f8a695a257b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-05 10:10:06 +0700, , cpu ref pool use local variable possible,,
7699,7cb3bb9126f42cebd589280bf1bfa9a53314885f,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-04 20:59:30 +0700, , lrn,,
7700,b1dbc68b9bcedcfecc66ee31cfe6135cc2e0444b,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-04 20:53:41 +0700, , test make aux function static,,
7701,5b283d2014815661095681c22aeeed0ada3b5050,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 19:41:52 +0700, , primitive memory contain index,,
7702,eaea618ec283287edf7219cce3a03c63ba784421,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 19:39:43 +0700, , fixup api add comment,,
7703,944bd6efcb42a350d513cb9458f313f3ea15c2c8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 19:13:41 +0700, , fixup clang based build,,
7704,5930e1a24bc8d3c39c324413cc2e68079d9f6790,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 18:38:08 +0700, , api add,,
7705,162f83f9c392c54a35df7546d89bba6d6cbddfc1,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 18:36:30 +0700, , fixup cpu reference relu implementation,,
7706,f66e3b39de4042a7d8e75a2c6bb2f3b6ea073bc4,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 17:39:14 +0700, , cpu ref reorder implementation,,
7707,3ae38362452ce8642fdaebf3bce31e265945a5b9,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 16:46:00 +0700, , fixup api add operator memory,,
7708,5fa9fe8838dc07b6839950ed9f958336fd37e1fc,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-03 20:29:51 +0300, , cpu pooling style,,
7709,054e47f92d653a57927dc2f1e94fa68335448528,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-02 03:33:12 +0300, , cpu reference relu implementation,,
7710,947647c29095cd3799aba1b51c3d3f2bae95be32,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-02 07:44:12 +0300, , common non functional relu implementation,,
7711,eb08cb8b2b94d0874911de5bc0be29e9dfe0a464,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-08-04 12:18:39 +0700, , api add operator memory,,
7712,841ee904ed59750acdf6676c97f1968bd4848a16,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-04 16:09:36 +0700, , test restored math.h change,,
7713,e55220c63ffe8ecd199514f3c587c240eb771ce9,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-04 15:59:09 +0700, , test clang format change,,
7714,1d2726a78860e160140a30f83386b39fc27788a4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-03 19:42:56 +0300, , api tentative engine prop query,,
7715,8c46389b1c27395a1d9423a8899aa040cc133d32,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-03 19:42:14 +0300, , api style,,
7716,175d9bfd9aaaafd5fb8ec8447cedcdf0a1340a5c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-03 19:41:59 +0300, , clang based build,,
7717,8d3fb6d73d20065a489b000b8b96cb32e0d29b0a,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-04 15:47:28 +0700, , test removed useless api_check test change,,
7718,7745cd6b8df07b7a1c04f0cfed6c983d7b6e282f,kharito <andrey.kharitonchik@intel.com>, 2016-08-04 14:28:24 +0700, , fixup test use typed_test gtest,,
7719,0e73ef152f172952a0c1dd547f8d96f2342585ee,kharito <andrey.kharitonchik@intel.com>, 2016-08-04 14:23:54 +0700, , test dos2unix,,
7720,ef773281e00bf4f02a7f2b06325f16188ef94acd,kharito <andrey.kharitonchik@intel.com>, 2016-08-04 14:21:59 +0700, , test use typed_test gtest,,
7721,d9839aea93d471ad4e776639a7fc09efacb97690,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-04 13:29:38 +0700, , test pooling initialize input amend,,
7722,d90f381cf41d6df7dc42fd80fae7fbaefec43c1e,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-04 13:40:17 +0700, , test pooling initialize input amend,,
7723,bf3ad3138c1d8ec71f2ea00d26b309803b9f4be8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 10:59:58 +0700, , fixup test conv aling test one,,
7724,63d19e7cccb055c6070736123316b66bc133ea56,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 10:41:44 +0700, , test conv aling test one,,
7725,d95577141cc7a40f1ccd43f1ebee736a96733610,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 10:30:06 +0700, , style cpu ref pool rename variable,,
7726,8e3240665cc0579ad78f5f94bf1381c4f6db6648,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 10:22:03 +0700, , fixup grand input output src dst rename,,
7727,feff3f0dbc14e6e959a6db63454da9ab6d964e2b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 00:50:45 +0700, , api use input output reorder instead,,
7728,cfbbdb34f7b6ff82cf88e8dcecaf2c2261b31dc2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 00:46:33 +0700, , internals remove primitive desc init form primitive implementation struct,,
7729,f6a1fcc3048285793db7dcdef8918b4571678e37,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 00:44:48 +0700, , cpu ref reorder add empty implementation,,
7730,96611831e9bbaecd3340088199cd2dc01e887190,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 00:13:01 +0700, , cpu ref pool minor semantic clean,,
7731,1f179c72dd90302f6ab997307d90e66c9cebad83,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-03 04:48:16 +0300, , grand input output src dst rename,,
7732,15b0f6d287390cfd0cfe9c937eb5ac7cdf6b82c0,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 00:10:29 +0700, , cpu memory fix memory method,,
7733,3d1fe1c38b14791cdfa33e5d80f608ea07f08019,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 00:07:04 +0700, , style ref pool replace cpd ppd,,
7734,65256b8c90ea44b68727097986f036ea45cc3920,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-04 00:06:41 +0700, , internals put _exec_state top level primitive,,
7735,620ff0a89d051c1d1afa9d8075303178aba1ddd3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 23:56:26 +0700, , internals minor clean,,
7736,bc2c97b9ee7ffca52fd273cd0af0353794890718,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 23:46:25 +0700, , internals remove unneeded file,,
7737,75609ac014b5aa5b475698e2ba29f57e1ce5ac8b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 23:42:30 +0700, , api give memory format adequate name,,
7738,1b3d0e70c7fd0773a9ae910ec44918902200f07c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 23:40:12 +0700, , test pooling minor fix,,
7739,839fb6e33e9815e3b79ad3822a5ca3825a5da9b7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 23:11:15 +0700, , todo update,,
7740,6bc14ecdd1117baa42d4d22c218f8ae91173f390,"alinin, Andrey <andrey.kalinin@intel.com>", 2016-08-03 19:39:13 +0700, , api add reorder,,
7741,86ab0ff0cc95107753665ad3461d972b7980ab26,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-03 02:03:39 +0300, , test use test_xxx.cpp gtests minor fix conv,,
7742,545c8a8fa67fdfc5fbe1dbfad53620fcc29caa21,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-02 18:43:05 +0300, , update _clang format still unused ...,,
7743,4cad7f6bdd3289b49c67d3a79c711333a0905417,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-03 18:25:03 +0700, , test add first shot implementation convolution gtests change,,
7744,713214c1bed6de3c4b4f80bfeab77a45a942dd33,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-03 17:44:03 +0700, , test add pooling gtest,,
7745,48015c8eadab7659836c7f5d778df4955d8f7147,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 16:29:23 +0700, , internals introduce op_desc_t unify primitive inits,,
7746,16f94051bb3acc839137c17a800a06b5ada934ca,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 15:29:41 +0700, , reorder add implementation stub,,
7747,3e52957e4d555b10bd68ea79e00b7b23966145bd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 15:27:22 +0700, , internals prepare add op_desc_t structure,,
7748,bb08541c3870bc39db70679e49b464abdbd35d2a,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 13:58:15 +0700, , engine add kind property,,
7749,d5a61c296d02454eefe0f08e31834629ccbb6cbc,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-03 13:00:07 +0700, , test pooling,,
7750,68830006a770ed39789231125ab4e43dffd9b995,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-03 11:11:56 +0700, , api pooling,,
7751,1546f74fa81dc7158569b8c521cf225a93534646,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 13:36:04 +0700, , internals put compute blocking,,
7752,1f17ddeaf395d1076bb89f7b08986c43b4efbfec,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-02 17:46:35 +0700, , common reintroduce memory descriptor wrapper,,
7753,780e84d2826ed4d7bf2c4817d5b87c7d27efb27f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-03 11:42:38 +0700, , api add goihw memory format,,
7754,245a1c943e3aaf4fa572d746467f94aef40560ef,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-02 18:51:12 +0700, , cpu ref conv minor fix,,
7755,52c16809720ffeed6f72392c8080c1f97097e826,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-02 07:45:49 +0300, , api minor cleanup reorder header,,
7756,5d3ce9e177c72fb2880b5163fcd9e88f853731f4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-02 07:58:01 +0300, , api restore consistency conv args name,,
7757,1e224ec20010412545db903730970bfe40643e09,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-02 07:43:49 +0300, , common style,,
7758,6a1adc182d8533ff24cffe71691dda4239b3fb16,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-02 05:32:48 +0300, , workaround add std c99 cflags explicitly,,
7759,fdac201ac0efdad9ca821e74aaeca22828830154,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-02 05:31:47 +0300, , test move clean gtests,,
7760,a6cf98e420acd92711d9d0823794532c66e97893,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-02 02:18:31 +0300, , common cpu minor cleanup convolution,,
7761,b7cf1d03d51f92c23757f17c9c41af3def805387,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-02 19:26:24 +0700, , cpu ref pool fixup use typeof,,
7762,b4aafbd52a6c0a3df29f300d2c809c60f85b5c85,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-02 19:15:16 +0700, , cpu ref pool implementation,,
7763,7b3dea7e0d365fabe0b318b7459da757d6e68858,"etrov, Evgueni S <evgueni.s.petrov@intel.com>", 2016-08-02 19:10:16 +0700, , test remove executable bit,,
7764,e38eb6b85646cab7c0d3ca4cf52b2bcbcc274927,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-02 16:39:24 +0700, , merge branch master ssh git ger 29418 ipl_mkl_dnn master,,
7765,6871f8963916dc90ef9aeb735f9f62e288fd25bc,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-02 16:24:34 +0700, , minor execution flag source change,,
7766,8d156d3e670b782cd883a7ff872ea8d5499e0405,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-02 16:19:46 +0700, , test first shot gtest usage implemetnted api_check test via gtest change,,
7767,fbc1077ee4990c6db641da7d743fa630c1c44a6e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-02 15:20:25 +0700, , fixup cpu ref conv add group,,
7768,fe422e63d91ea895eac1781313e0c8bef89ba9d5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-08-02 13:42:33 +0700, , cpu ref conv add group,,
7769,bc0cf25af67937596a1ba92f7f592b95152a0a3e,"haritonchik, Andrey <andrey.kharitonchik@intel.com>", 2016-08-02 13:38:16 +0700, , test added gtest added gtest http github.com google googletest.git  change,,
7770,5f9d3b6c4b28ca4b71b807b09706eee9c5bad160,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-01 20:41:56 +0300, , test excersize cpu lazy path,,
7771,fbcac6dc6bee5736592bb19fb186762981c52cf2,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-01 21:00:41 +0300, , common cpu reguralize use error_primitive stream engine,,
7772,e651e59d01c249e292de4d5c5e3a7f8c401cdf3a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-08-01 11:44:03 +0300, , revert api dummy engine api extension evarist right need engine attribute reverts commit,,
7773,41e7e1c43cc19168ece4b2a90415ea591502b423,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-31 19:45:43 +0300, , api dummy engine api extension,,
7774,7523220d96bb541d1c55d544f95ae703b7a12b4e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-31 19:43:43 +0300, , api minor rewording doc string,,
7775,22f819c1da9692f397bb79f0db7783ea3222fb7d,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-30 07:08:02 +0300, , api exception message wording,,
7776,f6ef96ad2dde33550fd56d160a14f9917b2d674f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-30 05:21:54 +0700, , internals give type,,
7777,6d4be0f80f57376c2903b5c262360b863f303de5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-30 05:15:36 +0700, , api minor change clean ups,,
7778,a27e093647a1929b106e6c44b13c3f399a076d5f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-30 05:25:40 +0700, , cpu ref conv declare neccesary thing,,
7779,e8c50ed2d6da49f3fbec22d79ca5c7c622db8195,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-29 23:55:03 +0700, , api remove nd_pos_t make nd_offset_t signed type,,
7780,02e025c4e3f58870c46b1ab63de3fe0252673e4b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-30 00:55:16 +0700, , fixup cpu conv make ref conv precision independent,,
7781,58c5fb00e6942157020427c1435f9b4197c8915d,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-29 23:35:28 +0700, , cpu conv make ref conv precision independent,,
7782,b04308fd63dec7436414a8bb2c45711a47d07eff,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-29 22:59:58 +0700, , api separate precision memory format,,
7783,faf349fc7a3379f3b9b74d65d9286c040fa346c8,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-29 17:59:54 +0700, , test remove accidentally added file,,
7784,6d147d4eef7dbe96efb8747399fa01cc73616e40,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-29 17:57:01 +0700, , todo update,,
7785,aa730c972eba018239cf28b2d1896de55a13be1e,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-29 17:56:55 +0700, , test emulate real computation,,
7786,e7934bbf759e07b5fdeb67bd85d41fb4ac39daa3,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-29 14:58:41 +0700, , doc add description,,
7787,e20c3f82f7c0287cb19d8479820269cded3cd9f7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-29 14:58:14 +0700, , internals minor clean,,
7788,b4cb421988f9cbc230b9cf770c4b03a5fde8f0c1,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 19:26:42 +0300, , api cosmetic change,,
7789,4ea9cef4d979ae07383ba9850f10f496ccd5a861,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 19:26:33 +0300, , api fix handle operator,,
7790,9aeb74f88ab5b370eaf0f30f91e7d7e585586b79,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-29 11:06:20 +0700, , api use pointer function function,,
7791,156e345d075253ff9a97eea8e6e85c5392c0f28a,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 18:21:00 +0300, , api add dims len validation,,
7792,d8bf656a5a41f70071319889c586e136ac7889f6,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 18:16:26 +0300, , api rework handle management,,
7793,2e29e08c1d6ab8b21a4049d04150b24fa0c056c0,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 10:43:22 +0300, , fixup test reduce minibatch convolution example,,
7794,7d67f6499151c14f31a896df2d8f914afb775671,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 10:42:48 +0300, , new todo,,
7795,d3d56b90483172ec5e2b86439172683f3394f5c4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 10:27:33 +0300, , test reduce minibatch convolution example,,
7796,a15bc214ffd37a1f7a9730a543376bf26afb9ac1,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 10:23:43 +0300, , api fix stream.submit,,
7797,3ec824460be5558369ad095362eccab7e84ebb09,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-28 15:48:22 +0700, , api cpp minor fix conv,,
7798,408e56245a8206778c1cd4b3c778f6d8b3b11ea7,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 08:24:26 +0300, , api update conv example work,,
7799,afbbd24bd2250a26b587c77a4e8aa4dc797e3276,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 07:46:51 +0300, , api add convolution,,
7800,f9a123103f5da0e2a7cbf2b99ed262a6b72cb465,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 07:44:27 +0300, , api add stream,,
7801,0e4769ac3d0841a532fdd41925720f40627b32e9,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 07:40:37 +0300, , api extend memory,,
7802,9c88f90104d6346ecf143d549d46c52adcae4666,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 07:39:31 +0300, , api remove redundant header,,
7803,f7ff180def7e82363bdb7e05d8271597812e7fb3,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-28 07:38:46 +0300, , api rework tensor,,
7804,7778fb2059e952d6c8d829864662a99cae226342,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-28 13:51:44 +0700, , api add,,
7805,1222e231022f090d7bb2c930c14f53fbd3436e2f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-28 13:10:15 +0700, , cpu conv implement fwd ref conv,,
7806,3d3e46ca6f1aeb26579df14fb57cb1a4b4fa2437,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-28 13:07:39 +0700, , test slightly improve,,
7807,37640273abb126d0e0299c6ab04e888d64dc354c,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-28 13:07:12 +0700, , build add fopenmp compile flag,,
7808,0696713cf406862de565947c1c7084bdddfe8ceb,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-28 13:06:42 +0700, , fixup utils add product,,
7809,995f582a7b8478b8797c5a1932b92f40a30ba3bc,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-27 18:19:11 +0300, , api add exception class wrap api namespace,,
7810,7f94a1ea9f5b537fe9aba4fcd7782c4f9c8d60b4,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-27 15:48:09 +0300, , add tentative _clang format,,
7811,c575bedd85c2b79a944ba1e1b5d8017546a014cc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-27 19:45:55 +0700, , utils add product comment varadic template,,
7812,e6ffaf878903dd40ccc28e20c4d5f9ee5e0f402c,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-27 15:38:48 +0300, , vim modelines,,
7813,443efda3e5a9cb82f3ec75ee6decac69214f6381,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-27 15:32:25 +0300, , retab,,
7814,bf3ee9034f4274ae40d0ea6b0ad5cb4f234e2496,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-27 15:10:37 +0300, , grand rename part,,
7815,e5867763d2cac01f982d2293df158df0c981c09f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-27 18:22:57 +0700, , aux type_helpers rename continues,,
7816,3ff15bf8a6f20a09cd06a016131f4e6516e3a77e,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-27 13:36:28 +0300, , grand rename part,,
7817,1038d1f2848c94e43174b0ef183a6ee759219d68,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-27 17:07:51 +0700, , test fix pragma gcc diagnostic ignored,,
7818,d9a78f73df89491bdb149abfbf176e97c6de5314,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-27 16:27:45 +0700, , primitive input primitive_at primitive,,
7819,1922d524d637b84829f81affd2c503df1a3e49bc,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-27 16:25:41 +0700, , api output constant primitive create,,
7820,a318f53bbc8d0a24feb9fcf7f6ca84bedf514063,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-27 12:21:22 +0300, , fixup mkl_dnn_ rename bunch stuff,,
7821,0e66f38677c691b99b415b5f4eb71dc25615e5ef,oman Dubtsov <roman.s.dubtsov@intel.com>, 2016-07-27 11:21:28 +0300, , mkl_dnn_ rename bunch stuff,,
7822,997def27a021be78411f0b58f9e744724daa1cec,"stomin, Mikhail <mikhail.istomin@intel.com>", 2016-07-22 17:41:18 +0600, , cpu conv add reference convolution sketch,,
7823,debb7f17bcf876fd00b478318f376c7cb0b714d2,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-26 14:13:45 +0700, , todo add initial draft,,
7824,bc7565bf8506d67301fd1d91ce6cae30d78ab880,"ubtsov, Roman S <roman.s.dubtsov@intel.com>", 2016-07-22 11:25:04 +0600, , design tentative example split concat api,,
7825,4a365ec68f0480272dc66aac8072750f3f86bc62,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-22 09:03:41 +0600, , build adjust cmakelists work older gcc,,
7826,4946fb9e43e6a7d037b956d61241ebf850363dde,"ubtsov, Roman S <roman.s.dubtsov@intel.com>", 2016-07-21 17:21:47 +0600, , primitive_at,,
7827,3c92ac249a30e0400b1b00ee11a8a6e52049a7bd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-21 11:48:31 +0600, , api primitive dnn_primitive shadow,,
7828,36bf748580e4964837a5fe03ed349b6c440f4c04,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-21 11:17:18 +0600, , api engine dnn_engine shadow,,
7829,888c179dbbe822d1d113d02d5b67ceb7fc3d850b,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-21 10:33:25 +0600, , app cxx add custom primitive desctructor,,
7830,7d139146d2fcde2e35386c31eb7aabf755f2eac5,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-21 10:32:53 +0600, , test minor fix cmakelists,,
7831,c76bdec044d0685d580f42968d9054efb8cc2a7f,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-21 10:33:45 +0600, , api rename stream dnn_stream,,
7832,087380cf42dd1b9acf41df8a1bc9c7388b3e18cd,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-21 10:36:08 +0600, , api stream shadow,,
7833,747f692681ff30f6edafa6a6ab528890c32c97b7,"omenko, Evarist M <evarist.m.fomenko@intel.com>", 2016-07-21 10:35:48 +0600, , api remove redundant structs enums name,,
7834,39cd8919a41cb677f2222d9c3dd1dabc56019d20,"ubtsov, Roman S <roman.s.dubtsov@intel.com>", 2016-07-20 19:42:51 +0600, , draft version experiment,,
7835,87fae9f93a4229647ec198d0a8cb537db8626f7e,C TF Bind account <ec_sw_sl_git@intel.com>, 2016-07-02 02:07:53 +0100, ,,,
