INFO: [VRFC 10-2263] Analyzing Verilog file "D:/34998/FPGA_Study/FPGA/Image_Capture_1A/Image_capture/Image_capture.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
