/******************************************************************************
**  (c) copyright 2015
**  Company       O-film
**                All rights reserved
**  Secrecy Level STRICTLY CONFIDENTIAL
*******************************************************************************
**
**          File  : Port_Cfg.h
**          Description: RH850D1M1H_176Pin port IO configuration file, generated by tool automatically.
**                           Don't modify it manually.
**          Author:  jiangyuchang
**          Porting: niujianlong
**
**          Date  : 2016-07-07 15:03:37
**
**
******************************************************************************/
#ifndef PORT_CFG_H
#define PORT_CFG_H

/******************************************************************************
**    INCLUDES
******************************************************************************/
#include "board.h"
#include "device.h"


/******************************************************************************
**    MACROS
******************************************************************************/

/*****************PORT GROUP 0 INIT CONFIGURATION**********************/
#define       PMC0_INIT                            (0x003Cu)
#define       PM0_INIT                            (0x03ABu)
#define       PU0_INIT                            (0x0000u)
#define       P0_INIT                            (0x0003u)
#define       PIPC0_INIT                            (0x0080u)
#define       PFCE0_INIT                            (0x0000u)
#define       PFC0_INIT                            (0x0000u)
#define       PBDC0_INIT                            (0x0000u)
#define       PD0_INIT                            (0x0000u)
#define       PIBC0_INIT                            (0x00AAu)
#define       PODC0_INIT                            (0x0000u)
#define       PDSC0_INIT                            (0x0000u)

/*****************PORT GROUP 1 INIT CONFIGURATION**********************/
#define       PMC1_INIT                            (0x0000u)
#define       PM1_INIT                            (0x0008u)
#define       PU1_INIT                            (0x0000u)
#define       P1_INIT                            (0x0000u)
#define       PIPC1_INIT                            (0x0000u)
#define       PFCE1_INIT                            (0x0000u)
#define       PFC1_INIT                            (0x0000u)
#define       PBDC1_INIT                            (0x0000u)
#define       PD1_INIT                            (0x0000u)
#define       PIBC1_INIT                            (0x0000u)
#define       PODC1_INIT                            (0x0000u)
#define       PDSC1_INIT                            (0x0000u)

/*****************PORT GROUP 3 INIT CONFIGURATION**********************/
#define       PMC3_INIT                            (0x0000u)
#define       PM3_INIT                            (0x03C0u)
#define       PU3_INIT                            (0x0000u)
#define       P3_INIT                            (0x0000u)
#define       PIPC3_INIT                            (0x0000u)
#define       PFCE3_INIT                            (0x0000u)
#define       PFC3_INIT                            (0x0000u)
#define       PBDC3_INIT                            (0x0000u)
#define       PD3_INIT                            (0x0000u)
#define       PIBC3_INIT                            (0x0000u)
#define       PODC3_INIT                            (0x0000u)
#define       PDSC3_INIT                            (0x0000u)

/*****************PORT GROUP 10 INIT CONFIGURATION**********************/
#define       PMC10_INIT                            (0x0033u)
#define       PM10_INIT                            (0x0D15u)
#define       PU10_INIT                            (0x0000u)
#define       P10_INIT                            (0x0000u)
#define       PIPC10_INIT                            (0x0000u)
#define       PFCE10_INIT                            (0x0000u)
#define       PFC10_INIT                            (0x0000u)
#define       PBDC10_INIT                            (0x0000u)
#define       PD10_INIT                            (0x0000u)
#define       PIBC10_INIT                            (0x0C11u)
#define       PODC10_INIT                            (0x0000u)

/*****************PORT GROUP 11 INIT CONFIGURATION**********************/
#define       PMC11_INIT                            (0x000Cu)
#define       PM11_INIT                            (0x0000u)
#define       PU11_INIT                            (0x0000u)
#define       P11_INIT                            (0x0001u)
#define       PIPC11_INIT                            (0x0000u)
#define       PFCE11_INIT                            (0x0000u)
#define       PFC11_INIT                            (0x0000u)
#define       PBDC11_INIT                            (0x0000u)
#define       PD11_INIT                            (0x0000u)
#define       PIBC11_INIT                            (0x0000u)
#define       PODC11_INIT                            (0x0000u)
#define       PDSC11_INIT                            (0x0000u)

/*****************PORT GROUP 16 INIT CONFIGURATION**********************/
#define       PMC16_INIT                            (0x0000u)
#define       PM16_INIT                            (0x0FFFu)
#define       PU16_INIT                            (0x0000u)
#define       P16_INIT                            (0x0000u)
#define       PIPC16_INIT                            (0x0000u)
#define       PFCE16_INIT                            (0x0000u)
#define       PFC16_INIT                            (0x0000u)
#define       PBDC16_INIT                            (0x0000u)
#define       PD16_INIT                            (0x0000u)
#define       PIBC16_INIT                            (0x0000u)
#define       PODC16_INIT                            (0x0000u)
#define       PDSC16_INIT                            (0x0000u)

/*****************PORT GROUP 17 INIT CONFIGURATION**********************/
#define       PMC17_INIT                            (0x0000u)
#define       PM17_INIT                            (0x0FFFu)
#define       PU17_INIT                            (0x0000u)
#define       P17_INIT                            (0x0000u)
#define       PIPC17_INIT                            (0x0000u)
#define       PFCE17_INIT                            (0x0000u)
#define       PFC17_INIT                            (0x0000u)
#define       PBDC17_INIT                            (0x0000u)
#define       PD17_INIT                            (0x0000u)
#define       PIBC17_INIT                            (0x0000u)
#define       PODC17_INIT                            (0x0000u)
#define       PDSC17_INIT                            (0x0000u)

/*****************PORT GROUP 21 INIT CONFIGURATION**********************/
#define       PMC21_INIT                            (0x0000u)
#define       PM21_INIT                            (0x03FFu)
#define       PU21_INIT                            (0x0000u)
#define       P21_INIT                            (0x0000u)
#define       PIPC21_INIT                            (0x0000u)
#define       PFCE21_INIT                            (0x0000u)
#define       PFC21_INIT                            (0x0000u)
#define       PBDC21_INIT                            (0x0000u)
#define       PD21_INIT                            (0x0000u)
#define       PIBC21_INIT                            (0x0000u)
#define       PODC21_INIT                            (0x0000u)
#define       PDSC21_INIT                            (0x0000u)

/*****************PORT GROUP 42 INIT CONFIGURATION**********************/
#define       PMC42_INIT                            (0x0000u)
#define       PM42_INIT                            (0xFFFFu)
#define       PU42_INIT                            (0x0000u)
#define       P42_INIT                            (0x0000u)
#define       PIPC42_INIT                            (0x0000u)
#define       PFCE42_INIT                            (0x0000u)
#define       PFC42_INIT                            (0x0000u)
#define       PBDC42_INIT                            (0x0000u)
#define       PD42_INIT                            (0x0000u)
#define       PIBC42_INIT                            (0x0000u)
#define       PODC42_INIT                            (0x0000u)
#define       PDSC42_INIT                            (0x0000u)

/*****************PORT GROUP 43 INIT CONFIGURATION**********************/
#define       PMC43_INIT                            (0x0000u)
#define       PM43_INIT                            (0x0003u)
#define       PU43_INIT                            (0x0000u)
#define       P43_INIT                            (0x0000u)
#define       PIPC43_INIT                            (0x0000u)
#define       PFCE43_INIT                            (0x0000u)
#define       PFC43_INIT                            (0x0000u)
#define       PBDC43_INIT                            (0x0000u)
#define       PD43_INIT                            (0x0000u)
#define       PIBC43_INIT                            (0x0000u)
#define       PODC43_INIT                            (0x0000u)
#define       PDSC43_INIT                            (0x0000u)

/*****************PORT GROUP 44 INIT CONFIGURATION**********************/
#define       PMC44_INIT                            (0x0000u)
#define       PM44_INIT                            (0x0FFFu)
#define       PU44_INIT                            (0x0000u)
#define       P44_INIT                            (0x0000u)
#define       PIPC44_INIT                            (0x0000u)
#define       PFCE44_INIT                            (0x0000u)
#define       PFC44_INIT                            (0x0000u)
#define       PBDC44_INIT                            (0x0000u)
#define       PD44_INIT                            (0x0000u)
#define       PIBC44_INIT                            (0x0000u)
#define       PODC44_INIT                            (0x0000u)
#define       PDSC44_INIT                            (0x0000u)

/*****************PORT GROUP 45 INIT CONFIGURATION**********************/
#define       PMC45_INIT                            (0x0000u)
#define       PM45_INIT                            (0x3FFFu)
#define       PU45_INIT                            (0x0000u)
#define       P45_INIT                            (0x0000u)
#define       PIPC45_INIT                            (0x0000u)
#define       PFCE45_INIT                            (0x0000u)
#define       PFC45_INIT                            (0x0000u)
#define       PBDC45_INIT                            (0x0000u)
#define       PD45_INIT                            (0x0000u)
#define       PIBC45_INIT                            (0x0000u)
#define       PODC45_INIT                            (0x0000u)
#define       PDSC45_INIT                            (0x0000u)

/*****************JPORT GROUP 0 INIT CONFIGURATION**********************/
#define       JPMC0_INIT                            (0x0000u)
#define       JPM0_INIT                            (0x001Fu)
#define       JPU0_INIT                            (0x0000u)
#define       JP0_INIT                            (0x0000u)
#define       JPIPC0_INIT                            (0x0000u)
#define       JPFCE0_INIT                            (0x0000u)
#define       JPFC0_INIT                            (0x0000u)
#define       JPBDC0_INIT                            (0x0000u)
#define       JPD0_INIT                            (0x0000u)
#define       JPIBC0_INIT                            (0x0000u)
#define       JPODC0_INIT                            (0x0000u)
#define       JPDSC0_INIT                            (0x0000u)

/*****************PORT GROUP 0 SLEEP CONFIGURATION**********************/
#define       PMC0_SLEEP                            (0x0000u)
#define       PM0_SLEEP                            (0x03BFu)
#define       PU0_SLEEP                            (0x0000u)
#define       P0_SLEEP                            (0x0000u)
#define       PIPC0_SLEEP                            (0x0000u)
#define       PFCE0_SLEEP                            (0x0000u)
#define       PFC0_SLEEP                            (0x0000u)
#define       PBDC0_SLEEP                            (0x0000u)
#define       PD0_SLEEP                            (0x0000u)
#define       PIBC0_SLEEP                            (0x0000u)
#define       PODC0_SLEEP                            (0x0000u)
#define       PDSC0_SLEEP                            (0x0000u)

/*****************PORT GROUP 1 SLEEP CONFIGURATION**********************/
#define       PMC1_SLEEP                            (0x0000u)
#define       PM1_SLEEP                            (0x003Fu)
#define       PU1_SLEEP                            (0x0000u)
#define       P1_SLEEP                            (0x0000u)
#define       PIPC1_SLEEP                            (0x0000u)
#define       PFCE1_SLEEP                            (0x0000u)
#define       PFC1_SLEEP                            (0x0000u)
#define       PBDC1_SLEEP                            (0x0000u)
#define       PD1_SLEEP                            (0x0000u)
#define       PIBC1_SLEEP                            (0x0000u)
#define       PODC1_SLEEP                            (0x0000u)
#define       PDSC1_SLEEP                            (0x0000u)

/*****************PORT GROUP 3 SLEEP CONFIGURATION**********************/
#define       PMC3_SLEEP                            (0x0000u)
#define       PM3_SLEEP                            (0x0000u)
#define       PU3_SLEEP                            (0x0000u)
#define       P3_SLEEP                            (0x0000u)
#define       PIPC3_SLEEP                            (0x0000u)
#define       PFCE3_SLEEP                            (0x0000u)
#define       PFC3_SLEEP                            (0x0000u)
#define       PBDC3_SLEEP                            (0x0000u)
#define       PD3_SLEEP                            (0x0000u)
#define       PIBC3_SLEEP                            (0x0000u)
#define       PODC3_SLEEP                            (0x0000u)
#define       PDSC3_SLEEP                            (0x0000u)

/*****************PORT GROUP 10 SLEEP CONFIGURATION**********************/
#define       PMC10_SLEEP                            (0x0000u)
#define       PM10_SLEEP                            (0x0D77u)
#define       PU10_SLEEP                            (0x0000u)
#define       P10_SLEEP                            (0x0008u)
#define       PIPC10_SLEEP                            (0x0000u)
#define       PFCE10_SLEEP                            (0x0000u)
#define       PFC10_SLEEP                            (0x0000u)
#define       PBDC10_SLEEP                            (0x0000u)
#define       PD10_SLEEP                            (0x0000u)
#define       PIBC10_SLEEP                            (0x0000u)
#define       PODC10_SLEEP                            (0x0000u)

/*****************PORT GROUP 11 SLEEP CONFIGURATION**********************/
#define       PMC11_SLEEP                            (0x0000u)
#define       PM11_SLEEP                            (0x000Eu)
#define       PU11_SLEEP                            (0x0000u)
#define       P11_SLEEP                            (0x0000u)
#define       PIPC11_SLEEP                            (0x0000u)
#define       PFCE11_SLEEP                            (0x0000u)
#define       PFC11_SLEEP                            (0x0000u)
#define       PBDC11_SLEEP                            (0x0000u)
#define       PD11_SLEEP                            (0x0000u)
#define       PIBC11_SLEEP                            (0x0000u)
#define       PODC11_SLEEP                            (0x0000u)
#define       PDSC11_SLEEP                            (0x0000u)

/*****************PORT GROUP 16 SLEEP CONFIGURATION**********************/
#define       PMC16_SLEEP                            (0x0000u)
#define       PM16_SLEEP                            (0x0FFFu)
#define       PU16_SLEEP                            (0x0000u)
#define       P16_SLEEP                            (0x0000u)
#define       PIPC16_SLEEP                            (0x0000u)
#define       PFCE16_SLEEP                            (0x0000u)
#define       PFC16_SLEEP                            (0x0000u)
#define       PBDC16_SLEEP                            (0x0000u)
#define       PD16_SLEEP                            (0x0000u)
#define       PIBC16_SLEEP                            (0x0000u)
#define       PODC16_SLEEP                            (0x0000u)
#define       PDSC16_SLEEP                            (0x0000u)

/*****************PORT GROUP 17 SLEEP CONFIGURATION**********************/
#define       PMC17_SLEEP                            (0x0000u)
#define       PM17_SLEEP                            (0x0FFFu)
#define       PU17_SLEEP                            (0x0000u)
#define       P17_SLEEP                            (0x0000u)
#define       PIPC17_SLEEP                            (0x0000u)
#define       PFCE17_SLEEP                            (0x0000u)
#define       PFC17_SLEEP                            (0x0000u)
#define       PBDC17_SLEEP                            (0x0000u)
#define       PD17_SLEEP                            (0x0000u)
#define       PIBC17_SLEEP                            (0x0000u)
#define       PODC17_SLEEP                            (0x0000u)
#define       PDSC17_SLEEP                            (0x0000u)

/*****************PORT GROUP 21 SLEEP CONFIGURATION**********************/
#define       PMC21_SLEEP                            (0x0000u)
#define       PM21_SLEEP                            (0x03FFu)
#define       PU21_SLEEP                            (0x0000u)
#define       P21_SLEEP                            (0x0000u)
#define       PIPC21_SLEEP                            (0x0000u)
#define       PFCE21_SLEEP                            (0x0000u)
#define       PFC21_SLEEP                            (0x0000u)
#define       PBDC21_SLEEP                            (0x0000u)
#define       PD21_SLEEP                            (0x0000u)
#define       PIBC21_SLEEP                            (0x0000u)
#define       PODC21_SLEEP                            (0x0000u)
#define       PDSC21_SLEEP                            (0x0000u)

/*****************PORT GROUP 42 SLEEP CONFIGURATION**********************/
#define       PMC42_SLEEP                            (0x0000u)
#define       PM42_SLEEP                            (0xFFFFu)
#define       PU42_SLEEP                            (0x0000u)
#define       P42_SLEEP                            (0x0000u)
#define       PIPC42_SLEEP                            (0x0000u)
#define       PFCE42_SLEEP                            (0x0000u)
#define       PFC42_SLEEP                            (0x0000u)
#define       PBDC42_SLEEP                            (0x0000u)
#define       PD42_SLEEP                            (0x0000u)
#define       PIBC42_SLEEP                            (0x0000u)
#define       PODC42_SLEEP                            (0x0000u)
#define       PDSC42_SLEEP                            (0x0000u)

/*****************PORT GROUP 43 SLEEP CONFIGURATION**********************/
#define       PMC43_SLEEP                            (0x0000u)
#define       PM43_SLEEP                            (0x0003u)
#define       PU43_SLEEP                            (0x0000u)
#define       P43_SLEEP                            (0x0000u)
#define       PIPC43_SLEEP                            (0x0000u)
#define       PFCE43_SLEEP                            (0x0000u)
#define       PFC43_SLEEP                            (0x0000u)
#define       PBDC43_SLEEP                            (0x0000u)
#define       PD43_SLEEP                            (0x0000u)
#define       PIBC43_SLEEP                            (0x0000u)
#define       PODC43_SLEEP                            (0x0000u)
#define       PDSC43_SLEEP                            (0x0000u)

/*****************PORT GROUP 44 SLEEP CONFIGURATION**********************/
#define       PMC44_SLEEP                            (0x0000u)
#define       PM44_SLEEP                            (0x0FFFu)
#define       PU44_SLEEP                            (0x0000u)
#define       P44_SLEEP                            (0x0000u)
#define       PIPC44_SLEEP                            (0x0000u)
#define       PFCE44_SLEEP                            (0x0000u)
#define       PFC44_SLEEP                            (0x0000u)
#define       PBDC44_SLEEP                            (0x0000u)
#define       PD44_SLEEP                            (0x0000u)
#define       PIBC44_SLEEP                            (0x0000u)
#define       PODC44_SLEEP                            (0x0000u)
#define       PDSC44_SLEEP                            (0x0000u)

/*****************PORT GROUP 45 SLEEP CONFIGURATION**********************/
#define       PMC45_SLEEP                            (0x0000u)
#define       PM45_SLEEP                            (0x3FFFu)
#define       PU45_SLEEP                            (0x0000u)
#define       P45_SLEEP                            (0x0000u)
#define       PIPC45_SLEEP                            (0x0000u)
#define       PFCE45_SLEEP                            (0x0000u)
#define       PFC45_SLEEP                            (0x0000u)
#define       PBDC45_SLEEP                            (0x0000u)
#define       PD45_SLEEP                            (0x0000u)
#define       PIBC45_SLEEP                            (0x0000u)
#define       PODC45_SLEEP                            (0x0000u)
#define       PDSC45_SLEEP                            (0x0000u)

/*****************JPORT GROUP 0 SLEEP CONFIGURATION**********************/
#define       JPMC0_SLEEP                            (0x0000u)
#define       JPM0_SLEEP                            (0x001Fu)
#define       JPU0_SLEEP                            (0x0000u)
#define       JP0_SLEEP                            (0x0000u)
#define       JPIPC0_SLEEP                            (0x0000u)
#define       JPFCE0_SLEEP                            (0x0000u)
#define       JPFC0_SLEEP                            (0x0000u)
#define       JPBDC0_SLEEP                            (0x0000u)
#define       JPD0_SLEEP                            (0x0000u)
#define       JPIBC0_SLEEP                            (0x0000u)
#define       JPODC0_SLEEP                            (0x0000u)
#define       JPDSC0_SLEEP                            (0x0000u)


/*****************PORT DIRECTION SETTING**********************/
#define      IGN_INT_SET_TO_INPUT()          CLEARBIT(PMC0, BIT_0);SETBIT(PM0, BIT_0)
#define      IGN_INT_SET_TO_OUTPUT()          CLEARBIT(PMC0, BIT_0);CLEARBIT(PM0, BIT_0)
#define      FLMD1_SET_TO_INPUT()          CLEARBIT(PMC0, BIT_1);SETBIT(PM0, BIT_1)
#define      FLMD1_SET_TO_OUTPUT()          CLEARBIT(PMC0, BIT_1);CLEARBIT(PM0, BIT_1)
#define      M_CAN_STB_SET_TO_INPUT()          CLEARBIT(PMC0, BIT_2);SETBIT(PM0, BIT_2)
#define      M_CAN_STB_SET_TO_OUTPUT()          CLEARBIT(PMC0, BIT_2);CLEARBIT(PM0, BIT_2)
#define      M_CAN_EN_SET_TO_INPUT()          CLEARBIT(PMC0, BIT_3);SETBIT(PM0, BIT_3)
#define      M_CAN_EN_SET_TO_OUTPUT()          CLEARBIT(PMC0, BIT_3);CLEARBIT(PM0, BIT_3)
#define      M_CAN_TX_SET_TO_INPUT()          CLEARBIT(PMC0, BIT_4);SETBIT(PM0, BIT_4)
#define      M_CAN_TX_SET_TO_OUTPUT()          CLEARBIT(PMC0, BIT_4);CLEARBIT(PM0, BIT_4)
#define      M_CAN_RX_SET_TO_INPUT()          CLEARBIT(PMC0, BIT_5);SETBIT(PM0, BIT_5)
#define      M_CAN_RX_SET_TO_OUTPUT()          CLEARBIT(PMC0, BIT_5);CLEARBIT(PM0, BIT_5)
#define      M_CAN_ERR_SET_TO_INPUT()          CLEARBIT(PMC0, BIT_6);SETBIT(PM0, BIT_6)
#define      M_CAN_ERR_SET_TO_OUTPUT()          CLEARBIT(PMC0, BIT_6);CLEARBIT(PM0, BIT_6)
#define      SBATT_EN_SET_TO_INPUT()          CLEARBIT(PMC0, BIT_7);SETBIT(PM0, BIT_7)
#define      SBATT_EN_SET_TO_OUTPUT()          CLEARBIT(PMC0, BIT_7);CLEARBIT(PM0, BIT_7)
#define      3V3_EN_SET_TO_INPUT()          CLEARBIT(PMC0, BIT_8);SETBIT(PM0, BIT_8)
#define      3V3_EN_SET_TO_OUTPUT()          CLEARBIT(PMC0, BIT_8);CLEARBIT(PM0, BIT_8)
#define      SW5V_EN_SET_TO_INPUT()          CLEARBIT(PMC0, BIT_9);SETBIT(PM0, BIT_9)
#define      SW5V_EN_SET_TO_OUTPUT()          CLEARBIT(PMC0, BIT_9);CLEARBIT(PM0, BIT_9)

#define      WASH_FLUID_IN_SET_TO_INPUT()          CLEARBIT(PMC1, BIT_0);SETBIT(PM1, BIT_0)
#define      WASH_FLUID_IN_SET_TO_OUTPUT()          CLEARBIT(PMC1, BIT_0);CLEARBIT(PM1, BIT_0)
#define      BRAKE_FLUID_IN_SET_TO_INPUT()          CLEARBIT(PMC1, BIT_1);SETBIT(PM1, BIT_1)
#define      BRAKE_FLUID_IN_SET_TO_OUTPUT()          CLEARBIT(PMC1, BIT_1);CLEARBIT(PM1, BIT_1)
#define      PARK_BRAKE_IN_SET_TO_INPUT()          CLEARBIT(PMC1, BIT_2);SETBIT(PM1, BIT_2)
#define      PARK_BRAKE_IN_SET_TO_OUTPUT()          CLEARBIT(PMC1, BIT_2);CLEARBIT(PM1, BIT_2)
#define      LEFT_TT_TT1_SET_TO_INPUT()          CLEARBIT(PMC1, BIT_3);SETBIT(PM1, BIT_3)
#define      LEFT_TT_TT1_SET_TO_OUTPUT()          CLEARBIT(PMC1, BIT_3);CLEARBIT(PM1, BIT_3)
#define      LEFT_TT_TT2_SET_TO_INPUT()          CLEARBIT(PMC1, BIT_4);SETBIT(PM1, BIT_4)
#define      LEFT_TT_TT2_SET_TO_OUTPUT()          CLEARBIT(PMC1, BIT_4);CLEARBIT(PM1, BIT_4)
#define      LEFT_TT_TT3_SET_TO_INPUT()          CLEARBIT(PMC1, BIT_5);SETBIT(PM1, BIT_5)
#define      LEFT_TT_TT3_SET_TO_OUTPUT()          CLEARBIT(PMC1, BIT_5);CLEARBIT(PM1, BIT_5)

#define      VIDEO_SDA_SET_TO_INPUT()          CLEARBIT(PMC3, BIT_0);SETBIT(PM3, BIT_0)
#define      VIDEO_SDA_SET_TO_OUTPUT()          CLEARBIT(PMC3, BIT_0);CLEARBIT(PM3, BIT_0)
#define      VIDEO_SCL_SET_TO_INPUT()          CLEARBIT(PMC3, BIT_1);SETBIT(PM3, BIT_1)
#define      VIDEO_SCL_SET_TO_OUTPUT()          CLEARBIT(PMC3, BIT_1);CLEARBIT(PM3, BIT_1)
#define      VIDEO_RESET_SET_TO_INPUT()          CLEARBIT(PMC3, BIT_2);SETBIT(PM3, BIT_2)
#define      VIDEO_RESET_SET_TO_OUTPUT()          CLEARBIT(PMC3, BIT_2);CLEARBIT(PM3, BIT_2)
#define      SPEAKER_I2S_TXD_SET_TO_INPUT()          CLEARBIT(PMC3, BIT_3);SETBIT(PM3, BIT_3)
#define      SPEAKER_I2S_TXD_SET_TO_OUTPUT()          CLEARBIT(PMC3, BIT_3);CLEARBIT(PM3, BIT_3)
#define      SPEAKER_I2S_BIT_CLK_SET_TO_INPUT()          CLEARBIT(PMC3, BIT_4);SETBIT(PM3, BIT_4)
#define      SPEAKER_I2S_BIT_CLK_SET_TO_OUTPUT()          CLEARBIT(PMC3, BIT_4);CLEARBIT(PM3, BIT_4)
#define      SPEAKER_I2S_WS_SET_TO_INPUT()          CLEARBIT(PMC3, BIT_5);SETBIT(PM3, BIT_5)
#define      SPEAKER_I2S_WS_SET_TO_OUTPUT()          CLEARBIT(PMC3, BIT_5);CLEARBIT(PM3, BIT_5)
#define      SPEAKER_SYSCLK_SET_TO_INPUT()          CLEARBIT(PMC3, BIT_6);SETBIT(PM3, BIT_6)
#define      SPEAKER_SYSCLK_SET_TO_OUTPUT()          CLEARBIT(PMC3, BIT_6);CLEARBIT(PM3, BIT_6)
#define      CODEC_MUTE_SET_TO_INPUT()          CLEARBIT(PMC3, BIT_7);SETBIT(PM3, BIT_7)
#define      CODEC_MUTE_SET_TO_OUTPUT()          CLEARBIT(PMC3, BIT_7);CLEARBIT(PM3, BIT_7)
#define      SPEAKER_OUTPUT_SET_TO_INPUT()          CLEARBIT(PMC3, BIT_8);SETBIT(PM3, BIT_8)
#define      SPEAKER_OUTPUT_SET_TO_OUTPUT()          CLEARBIT(PMC3, BIT_8);CLEARBIT(PM3, BIT_8)
#define      NC_1_SET_TO_INPUT()          CLEARBIT(PMC3, BIT_9);SETBIT(PM3, BIT_9)
#define      NC_1_SET_TO_OUTPUT()          CLEARBIT(PMC3, BIT_9);CLEARBIT(PM3, BIT_9)

#define      TFT_THERMAL_MON_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_0);SETBIT(PM10, BIT_0)
#define      TFT_THERMAL_MON_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_0);CLEARBIT(PM10, BIT_0)
#define      BAT_MON_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_1);SETBIT(PM10, BIT_1)
#define      BAT_MON_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_1);CLEARBIT(PM10, BIT_1)
#define      SBATT_MON_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_2);SETBIT(PM10, BIT_2)
#define      SBATT_MON_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_2);CLEARBIT(PM10, BIT_2)
#define      SW5V_MON_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_3);SETBIT(PM10, BIT_3)
#define      SW5V_MON_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_3);CLEARBIT(PM10, BIT_3)
#define      FUEL_IN_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_4);SETBIT(PM10, BIT_4)
#define      FUEL_IN_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_4);CLEARBIT(PM10, BIT_4)
#define      SW5V_REF_IN_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_5);SETBIT(PM10, BIT_5)
#define      SW5V_REF_IN_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_5);CLEARBIT(PM10, BIT_5)
#define      STEERING_IN_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_6);SETBIT(PM10, BIT_6)
#define      STEERING_IN_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_6);CLEARBIT(PM10, BIT_6)
#define      BACKLIGHT_IN_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_7);SETBIT(PM10, BIT_7)
#define      BACKLIGHT_IN_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_7);CLEARBIT(PM10, BIT_7)
#define      AIRBAG_FB_IN_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_8);SETBIT(PM10, BIT_8)
#define      AIRBAG_FB_IN_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_8);CLEARBIT(PM10, BIT_8)
#define      NC_2_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_9);SETBIT(PM10, BIT_9)
#define      NC_2_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_9);CLEARBIT(PM10, BIT_9)
#define      NIGHT_PANNEL_IN_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_10);SETBIT(PM10, BIT_10)
#define      NIGHT_PANNEL_IN_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_10);CLEARBIT(PM10, BIT_10)
#define      LOW_OIL_PRESSURE_IN_SET_TO_INPUT()          CLEARBIT(PMC10, BIT_11);SETBIT(PM10, BIT_11)
#define      LOW_OIL_PRESSURE_IN_SET_TO_OUTPUT()          CLEARBIT(PMC10, BIT_11);CLEARBIT(PM10, BIT_11)

#define      RADA_CLK_IN_SET_TO_INPUT()          CLEARBIT(PMC11, BIT_0);SETBIT(PM11, BIT_0)
#define      RADA_CLK_IN_SET_TO_OUTPUT()          CLEARBIT(PMC11, BIT_0);CLEARBIT(PM11, BIT_0)
#define      RADA_DATA_IN_SET_TO_INPUT()          CLEARBIT(PMC11, BIT_1);SETBIT(PM11, BIT_1)
#define      RADA_DATA_IN_SET_TO_OUTPUT()          CLEARBIT(PMC11, BIT_1);CLEARBIT(PM11, BIT_1)
#define      RIGHT_TT_TT12_SET_TO_INPUT()          CLEARBIT(PMC11, BIT_2);SETBIT(PM11, BIT_2)
#define      RIGHT_TT_TT12_SET_TO_OUTPUT()          CLEARBIT(PMC11, BIT_2);CLEARBIT(PM11, BIT_2)
#define      SS_CTRL_SET_TO_INPUT()          CLEARBIT(PMC11, BIT_3);SETBIT(PM11, BIT_3)
#define      SS_CTRL_SET_TO_OUTPUT()          CLEARBIT(PMC11, BIT_3);CLEARBIT(PM11, BIT_3)

#define      SPEEDO_1+_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_0);SETBIT(PM16, BIT_0)
#define      SPEEDO_1+_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_0);CLEARBIT(PM16, BIT_0)
#define      SPEEDO_1-_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_1);SETBIT(PM16, BIT_1)
#define      SPEEDO_1-_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_1);CLEARBIT(PM16, BIT_1)
#define      SPEEDO_2+_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_2);SETBIT(PM16, BIT_2)
#define      SPEEDO_2+_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_2);CLEARBIT(PM16, BIT_2)
#define      SPEEDO_2-_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_3);SETBIT(PM16, BIT_3)
#define      SPEEDO_2-_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_3);CLEARBIT(PM16, BIT_3)
#define      TEMP_1+_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_4);SETBIT(PM16, BIT_4)
#define      TEMP_1+_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_4);CLEARBIT(PM16, BIT_4)
#define      TEMP_1-_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_5);SETBIT(PM16, BIT_5)
#define      TEMP_1-_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_5);CLEARBIT(PM16, BIT_5)
#define      TEMP_2+_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_6);SETBIT(PM16, BIT_6)
#define      TEMP_2+_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_6);CLEARBIT(PM16, BIT_6)
#define      TEMP_2-_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_7);SETBIT(PM16, BIT_7)
#define      TEMP_2-_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_7);CLEARBIT(PM16, BIT_7)
#define      FUEL_1+_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_8);SETBIT(PM16, BIT_8)
#define      FUEL_1+_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_8);CLEARBIT(PM16, BIT_8)
#define      FUEL_1-_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_9);SETBIT(PM16, BIT_9)
#define      FUEL_1-_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_9);CLEARBIT(PM16, BIT_9)
#define      FUEL_2+_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_10);SETBIT(PM16, BIT_10)
#define      FUEL_2+_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_10);CLEARBIT(PM16, BIT_10)
#define      FUEL_2-_SET_TO_INPUT()          CLEARBIT(PMC16, BIT_11);SETBIT(PM16, BIT_11)
#define      FUEL_2-_SET_TO_OUTPUT()          CLEARBIT(PMC16, BIT_11);CLEARBIT(PM16, BIT_11)

#define      CHARGE_IN_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_0);SETBIT(PM17, BIT_0)
#define      CHARGE_IN_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_0);CLEARBIT(PM17, BIT_0)
#define      RIGHT_TT_TT8_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_1);SETBIT(PM17, BIT_1)
#define      RIGHT_TT_TT8_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_1);CLEARBIT(PM17, BIT_1)
#define      LEFT_GAUGE_PWM_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_2);SETBIT(PM17, BIT_2)
#define      LEFT_GAUGE_PWM_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_2);CLEARBIT(PM17, BIT_2)
#define      LEFT_POINTER_PWM_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_3);SETBIT(PM17, BIT_3)
#define      LEFT_POINTER_PWM_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_3);CLEARBIT(PM17, BIT_3)
#define      RIGHT_POINTER_PWM_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_4);SETBIT(PM17, BIT_4)
#define      RIGHT_POINTER_PWM_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_4);CLEARBIT(PM17, BIT_4)
#define      RIGHT_GAUGE_PWM_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_5);SETBIT(PM17, BIT_5)
#define      RIGHT_GAUGE_PWM_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_5);CLEARBIT(PM17, BIT_5)
#define      TT_PWM_CTRL_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_6);SETBIT(PM17, BIT_6)
#define      TT_PWM_CTRL_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_6);CLEARBIT(PM17, BIT_6)
#define      RIGHT_TT_TT9_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_7);SETBIT(PM17, BIT_7)
#define      RIGHT_TT_TT9_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_7);CLEARBIT(PM17, BIT_7)
#define      TFT_BL_PWM_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_8);SETBIT(PM17, BIT_8)
#define      TFT_BL_PWM_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_8);CLEARBIT(PM17, BIT_8)
#define      NIGHT_PANEL_CTRL_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_9);SETBIT(PM17, BIT_9)
#define      NIGHT_PANEL_CTRL_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_9);CLEARBIT(PM17, BIT_9)
#define      RIGHT_TT_TT10_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_10);SETBIT(PM17, BIT_10)
#define      RIGHT_TT_TT10_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_10);CLEARBIT(PM17, BIT_10)
#define      RIGHT_TT_TT11_SET_TO_INPUT()          CLEARBIT(PMC17, BIT_11);SETBIT(PM17, BIT_11)
#define      RIGHT_TT_TT11_SET_TO_OUTPUT()          CLEARBIT(PMC17, BIT_11);CLEARBIT(PM17, BIT_11)

#define      QSPI_SCK_SET_TO_INPUT()          CLEARBIT(PMC21, BIT_0);SETBIT(PM21, BIT_0)
#define      QSPI_SCK_SET_TO_OUTPUT()          CLEARBIT(PMC21, BIT_0);CLEARBIT(PM21, BIT_0)
#define      QSPI_CS_SET_TO_INPUT()          CLEARBIT(PMC21, BIT_1);SETBIT(PM21, BIT_1)
#define      QSPI_CS_SET_TO_OUTPUT()          CLEARBIT(PMC21, BIT_1);CLEARBIT(PM21, BIT_1)
#define      QSPI_IO0_SET_TO_INPUT()          CLEARBIT(PMC21, BIT_2);SETBIT(PM21, BIT_2)
#define      QSPI_IO0_SET_TO_OUTPUT()          CLEARBIT(PMC21, BIT_2);CLEARBIT(PM21, BIT_2)
#define      QSPI_IO1_SET_TO_INPUT()          CLEARBIT(PMC21, BIT_3);SETBIT(PM21, BIT_3)
#define      QSPI_IO1_SET_TO_OUTPUT()          CLEARBIT(PMC21, BIT_3);CLEARBIT(PM21, BIT_3)
#define      QSPI_IO2_SET_TO_INPUT()          CLEARBIT(PMC21, BIT_4);SETBIT(PM21, BIT_4)
#define      QSPI_IO2_SET_TO_OUTPUT()          CLEARBIT(PMC21, BIT_4);CLEARBIT(PM21, BIT_4)
#define      QSPI_IO3_SET_TO_INPUT()          CLEARBIT(PMC21, BIT_5);SETBIT(PM21, BIT_5)
#define      QSPI_IO3_SET_TO_OUTPUT()          CLEARBIT(PMC21, BIT_5);CLEARBIT(PM21, BIT_5)
#define      DISP_PWR_EN_SET_TO_INPUT()          CLEARBIT(PMC21, BIT_6);SETBIT(PM21, BIT_6)
#define      DISP_PWR_EN_SET_TO_OUTPUT()          CLEARBIT(PMC21, BIT_6);CLEARBIT(PM21, BIT_6)
#define      NC_3_SET_TO_INPUT()          CLEARBIT(PMC21, BIT_7);SETBIT(PM21, BIT_7)
#define      NC_3_SET_TO_OUTPUT()          CLEARBIT(PMC21, BIT_7);CLEARBIT(PM21, BIT_7)
#define      NC_4_SET_TO_INPUT()          CLEARBIT(PMC21, BIT_8);SETBIT(PM21, BIT_8)
#define      NC_4_SET_TO_OUTPUT()          CLEARBIT(PMC21, BIT_8);CLEARBIT(PM21, BIT_8)
#define      NC_5_SET_TO_INPUT()          CLEARBIT(PMC21, BIT_9);SETBIT(PM21, BIT_9)
#define      NC_5_SET_TO_OUTPUT()          CLEARBIT(PMC21, BIT_9);CLEARBIT(PM21, BIT_9)

#define      VIU7_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_0);SETBIT(PM42, BIT_0)
#define      VIU7_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_0);CLEARBIT(PM42, BIT_0)
#define      VIU6_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_1);SETBIT(PM42, BIT_1)
#define      VIU6_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_1);CLEARBIT(PM42, BIT_1)
#define      VIU5_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_2);SETBIT(PM42, BIT_2)
#define      VIU5_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_2);CLEARBIT(PM42, BIT_2)
#define      VIU4_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_3);SETBIT(PM42, BIT_3)
#define      VIU4_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_3);CLEARBIT(PM42, BIT_3)
#define      VIU3_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_4);SETBIT(PM42, BIT_4)
#define      VIU3_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_4);CLEARBIT(PM42, BIT_4)
#define      VIU2_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_5);SETBIT(PM42, BIT_5)
#define      VIU2_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_5);CLEARBIT(PM42, BIT_5)
#define      VIU1_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_6);SETBIT(PM42, BIT_6)
#define      VIU1_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_6);CLEARBIT(PM42, BIT_6)
#define      VIU0_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_7);SETBIT(PM42, BIT_7)
#define      VIU0_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_7);CLEARBIT(PM42, BIT_7)
#define      VIU_PCLK_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_8);SETBIT(PM42, BIT_8)
#define      VIU_PCLK_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_8);CLEARBIT(PM42, BIT_8)
#define      I2C_LCD_SCL_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_9);SETBIT(PM42, BIT_9)
#define      I2C_LCD_SCL_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_9);CLEARBIT(PM42, BIT_9)
#define      I2C_LCD_SDA_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_10);SETBIT(PM42, BIT_10)
#define      I2C_LCD_SDA_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_10);CLEARBIT(PM42, BIT_10)
#define      NC_6_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_11);SETBIT(PM42, BIT_11)
#define      NC_6_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_11);CLEARBIT(PM42, BIT_11)
#define      NC_7_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_12);SETBIT(PM42, BIT_12)
#define      NC_7_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_12);CLEARBIT(PM42, BIT_12)
#define      LVDS_PDB_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_13);SETBIT(PM42, BIT_13)
#define      LVDS_PDB_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_13);CLEARBIT(PM42, BIT_13)
#define      LVDS_OEN_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_14);SETBIT(PM42, BIT_14)
#define      LVDS_OEN_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_14);CLEARBIT(PM42, BIT_14)
#define      LVDS_LOCK_SET_TO_INPUT()          CLEARBIT(PMC42, BIT_15);SETBIT(PM42, BIT_15)
#define      LVDS_LOCK_SET_TO_OUTPUT()          CLEARBIT(PMC42, BIT_15);CLEARBIT(PM42, BIT_15)

#define      TFT_RESET_SET_TO_INPUT()          CLEARBIT(PMC43, BIT_0);SETBIT(PM43, BIT_0)
#define      TFT_RESET_SET_TO_OUTPUT()          CLEARBIT(PMC43, BIT_0);CLEARBIT(PM43, BIT_0)
#define      TFT_STBYB_SET_TO_INPUT()          CLEARBIT(PMC43, BIT_1);SETBIT(PM43, BIT_1)
#define      TFT_STBYB_SET_TO_OUTPUT()          CLEARBIT(PMC43, BIT_1);CLEARBIT(PM43, BIT_1)

#define      TFT_RED7_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_0);SETBIT(PM44, BIT_0)
#define      TFT_RED7_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_0);CLEARBIT(PM44, BIT_0)
#define      TFT_RED6_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_1);SETBIT(PM44, BIT_1)
#define      TFT_RED6_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_1);CLEARBIT(PM44, BIT_1)
#define      TFT_RED5_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_2);SETBIT(PM44, BIT_2)
#define      TFT_RED5_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_2);CLEARBIT(PM44, BIT_2)
#define      TFT_RED4_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_3);SETBIT(PM44, BIT_3)
#define      TFT_RED4_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_3);CLEARBIT(PM44, BIT_3)
#define      TFT_RED3_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_4);SETBIT(PM44, BIT_4)
#define      TFT_RED3_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_4);CLEARBIT(PM44, BIT_4)
#define      TFT_RED2_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_5);SETBIT(PM44, BIT_5)
#define      TFT_RED2_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_5);CLEARBIT(PM44, BIT_5)
#define      TFT_RED1_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_6);SETBIT(PM44, BIT_6)
#define      TFT_RED1_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_6);CLEARBIT(PM44, BIT_6)
#define      TFT_RED0_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_7);SETBIT(PM44, BIT_7)
#define      TFT_RED0_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_7);CLEARBIT(PM44, BIT_7)
#define      TFT_GREEN7_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_8);SETBIT(PM44, BIT_8)
#define      TFT_GREEN7_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_8);CLEARBIT(PM44, BIT_8)
#define      TFT_GREEN6_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_9);SETBIT(PM44, BIT_9)
#define      TFT_GREEN6_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_9);CLEARBIT(PM44, BIT_9)
#define      TFT_GREEN5_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_10);SETBIT(PM44, BIT_10)
#define      TFT_GREEN5_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_10);CLEARBIT(PM44, BIT_10)
#define      TFT_GREEN4_SET_TO_INPUT()          CLEARBIT(PMC44, BIT_11);SETBIT(PM44, BIT_11)
#define      TFT_GREEN4_SET_TO_OUTPUT()          CLEARBIT(PMC44, BIT_11);CLEARBIT(PM44, BIT_11)

#define      TFT_CLK_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_0);SETBIT(PM45, BIT_0)
#define      TFT_CLK_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_0);CLEARBIT(PM45, BIT_0)
#define      TFT_DE_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_1);SETBIT(PM45, BIT_1)
#define      TFT_DE_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_1);CLEARBIT(PM45, BIT_1)
#define      TFT_GREEN3_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_2);SETBIT(PM45, BIT_2)
#define      TFT_GREEN3_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_2);CLEARBIT(PM45, BIT_2)
#define      TFT_GREEN2_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_3);SETBIT(PM45, BIT_3)
#define      TFT_GREEN2_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_3);CLEARBIT(PM45, BIT_3)
#define      TFT_GREEN1_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_4);SETBIT(PM45, BIT_4)
#define      TFT_GREEN1_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_4);CLEARBIT(PM45, BIT_4)
#define      TFT_GREEN0_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_5);SETBIT(PM45, BIT_5)
#define      TFT_GREEN0_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_5);CLEARBIT(PM45, BIT_5)
#define      TFT_BLUE7_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_6);SETBIT(PM45, BIT_6)
#define      TFT_BLUE7_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_6);CLEARBIT(PM45, BIT_6)
#define      TFT_BLUE6_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_7);SETBIT(PM45, BIT_7)
#define      TFT_BLUE6_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_7);CLEARBIT(PM45, BIT_7)
#define      TFT_BLUE5_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_8);SETBIT(PM45, BIT_8)
#define      TFT_BLUE5_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_8);CLEARBIT(PM45, BIT_8)
#define      TFT_BLUE4_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_9);SETBIT(PM45, BIT_9)
#define      TFT_BLUE4_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_9);CLEARBIT(PM45, BIT_9)
#define      TFT_BLUE3_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_10);SETBIT(PM45, BIT_10)
#define      TFT_BLUE3_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_10);CLEARBIT(PM45, BIT_10)
#define      TFT_BLUE2_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_11);SETBIT(PM45, BIT_11)
#define      TFT_BLUE2_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_11);CLEARBIT(PM45, BIT_11)
#define      TFT_BLUE1_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_12);SETBIT(PM45, BIT_12)
#define      TFT_BLUE1_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_12);CLEARBIT(PM45, BIT_12)
#define      TFT_BLUE0_SET_TO_INPUT()          CLEARBIT(PMC45, BIT_13);SETBIT(PM45, BIT_13)
#define      TFT_BLUE0_SET_TO_OUTPUT()          CLEARBIT(PMC45, BIT_13);CLEARBIT(PM45, BIT_13)

#define      NO_USED_JPIN0_0_SET_TO_INPUT()          CLEARBIT(JPMC0, BIT_0);SETBIT(JPM0, BIT_0)
#define      NO_USED_JPIN0_0_SET_TO_OUTPUT()          CLEARBIT(JPMC0, BIT_0);CLEARBIT(JPM0, BIT_0)
#define      NO_USED_JPIN0_1_SET_TO_INPUT()          CLEARBIT(JPMC0, BIT_1);SETBIT(JPM0, BIT_1)
#define      NO_USED_JPIN0_1_SET_TO_OUTPUT()          CLEARBIT(JPMC0, BIT_1);CLEARBIT(JPM0, BIT_1)
#define      NO_USED_JPIN0_2_SET_TO_INPUT()          CLEARBIT(JPMC0, BIT_2);SETBIT(JPM0, BIT_2)
#define      NO_USED_JPIN0_2_SET_TO_OUTPUT()          CLEARBIT(JPMC0, BIT_2);CLEARBIT(JPM0, BIT_2)
#define      NO_USED_JPIN0_3_SET_TO_INPUT()          CLEARBIT(JPMC0, BIT_3);SETBIT(JPM0, BIT_3)
#define      NO_USED_JPIN0_3_SET_TO_OUTPUT()          CLEARBIT(JPMC0, BIT_3);CLEARBIT(JPM0, BIT_3)
#define      NO_USED_JPIN0_3_SET_TO_INPUT()          CLEARBIT(JPMC0, BIT_4);SETBIT(JPM0, BIT_4)
#define      NO_USED_JPIN0_3_SET_TO_OUTPUT()          CLEARBIT(JPMC0, BIT_4);CLEARBIT(JPM0, BIT_4)



#endif

/**************************************End Of File******************************************/
