#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Feb  5 20:39:37 2025
# Process ID: 29564
# Current directory: E:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29432 E:\Projects\Hardware\gba-io\reference\Aritx7开发板资料d\FPGA例程\100T\microblaze_ddr_100t\microblaze_ddr_100t.xpr
# Log file: E:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/vivado.log
# Journal file: E:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t\vivado.jou
# Running On        :RyuBAI-PC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19044
# Processor Detail  :AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency     :3700 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :34281 MB
# Swap memory       :17448 MB
# Total Virtual     :51729 MB
# Available Virtual :28297 MB
#-----------------------------------------------------------
start_gui
open_project E:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/ProgramTools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'F:/product_data/phantom_base_100t_data/fpga_prj/microblaze_ddr_100t' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/ProgramTools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'bd_top.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
bd_top_clk_wiz_1_0
bd_top_microblaze_0_0
bd_top_microblaze_0_axi_periph_0
bd_top_dlmb_v10_0
bd_top_dlmb_bram_if_cntlr_0
bd_top_ilmb_v10_0
bd_top_ilmb_bram_if_cntlr_0
bd_top_rst_clk_wiz_1_100M_0
bd_top_axi_uartlite_0_0
bd_top_mdm_1_0
bd_top_lmb_bram_0
bd_top_xbar_0
bd_top_rst_mig_7series_0_100M_0
bd_top_auto_us_1
bd_top_auto_ds_0
bd_top_auto_pc_0
bd_top_auto_us_0
bd_top_auto_cc_0

INFO: [Project 1-230] Project 'microblaze_ddr_100t.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.309 ; gain = 197.723
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'bd_top_microblaze_0_0' is locked:
* IP definition 'MicroBlaze (11.0)' for IP 'bd_top_microblaze_0_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_microblaze_0_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_microblaze_0_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_microblaze_0_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_dlmb_v10_0' is locked:
* IP definition 'Local Memory Bus (LMB) 1.0 (3.0)' for IP 'bd_top_dlmb_v10_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_dlmb_v10_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_dlmb_v10_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_dlmb_v10_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_ilmb_v10_0' is locked:
* IP definition 'Local Memory Bus (LMB) 1.0 (3.0)' for IP 'bd_top_ilmb_v10_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_ilmb_v10_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_ilmb_v10_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_ilmb_v10_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_dlmb_bram_if_cntlr_0' is locked:
* IP definition 'LMB BRAM Controller (4.0)' for IP 'bd_top_dlmb_bram_if_cntlr_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_dlmb_bram_if_cntlr_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_dlmb_bram_if_cntlr_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_dlmb_bram_if_cntlr_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_ilmb_bram_if_cntlr_0' is locked:
* IP definition 'LMB BRAM Controller (4.0)' for IP 'bd_top_ilmb_bram_if_cntlr_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_ilmb_bram_if_cntlr_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_ilmb_bram_if_cntlr_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_ilmb_bram_if_cntlr_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_lmb_bram_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'bd_top_lmb_bram_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_lmb_bram_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_lmb_bram_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_lmb_bram_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_mdm_1_0' is locked:
* IP definition 'MicroBlaze Debug Module (MDM) (3.2)' for IP 'bd_top_mdm_1_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_mdm_1_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_mdm_1_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mdm_1_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_clk_wiz_1_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'bd_top_clk_wiz_1_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_clk_wiz_1_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_clk_wiz_1_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_clk_wiz_1_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_rst_clk_wiz_1_100M_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'bd_top_rst_clk_wiz_1_100M_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_rst_clk_wiz_1_100M_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_rst_clk_wiz_1_100M_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_rst_clk_wiz_1_100M_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_axi_uartlite_0_0' is locked:
* IP definition 'AXI Uartlite (2.0)' for IP 'bd_top_axi_uartlite_0_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_axi_uartlite_0_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_axi_uartlite_0_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_axi_uartlite_0_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'bd_top_xbar_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_xbar_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_xbar_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_xbar_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_microblaze_0_axi_periph_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'bd_top_microblaze_0_axi_periph_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_microblaze_0_axi_periph_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_microblaze_0_axi_periph_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_microblaze_0_axi_periph_0'.
INFO: [BD 41-2710] Migrated 'bd_top_mig_7series_0_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_mig_7series_0_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_rst_mig_7series_0_100M_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'bd_top_rst_mig_7series_0_100M_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_rst_mig_7series_0_100M_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_rst_mig_7series_0_100M_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_rst_mig_7series_0_100M_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_auto_us_1' is locked:
* IP definition 'AXI Data Width Converter (2.1)' for IP 'bd_top_auto_us_1' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_auto_us_1.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_auto_us_1'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_us_1'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_auto_ds_0' is locked:
* IP definition 'AXI Data Width Converter (2.1)' for IP 'bd_top_auto_ds_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_auto_ds_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_auto_ds_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_ds_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'bd_top_auto_pc_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_auto_pc_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_auto_pc_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_pc_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_auto_us_0' is locked:
* IP definition 'AXI Data Width Converter (2.1)' for IP 'bd_top_auto_us_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_auto_us_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_auto_us_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_us_0'.
WARNING: [IP_Flow 19-2162] IP 'bd_top_auto_cc_0' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'bd_top_auto_cc_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'bd_top_auto_cc_0.xci'
  Source files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/ip/bd_top_auto_cc_0'
  Output files are located in 'e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.gen/sources_1/bd/bd_top/ip/bd_top_auto_cc_0'.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/bd_top.bd}
Reading block design file <e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/bd_top.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Successfully read diagram <bd_top> from block design file <e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/bd_top.bd>
open_bd_design {e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/bd_top.bd}
open_bd_design {e:/Projects/Hardware/gba-io/reference/Aritx7开发板资料d/FPGA例程/100T/microblaze_ddr_100t/microblaze_ddr_100t.srcs/sources_1/bd/bd_top/bd_top.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 20:43:06 2025...
