

================================================================
== Vitis HLS Report for 'topKQueryScores'
================================================================
* Date:           Mon Nov 27 18:00:41 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        topKQueryScores
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154                  |topKQueryScores_Pipeline_VITIS_LOOP_16_1                  |      818|      818|  2.726 us|  2.726 us|  818|  818|       no|
        |grp_topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4_fu_165  |topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%query_type_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %query_type"   --->   Operation 85 'read' 'query_type_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%fs_matrix_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fs_matrix"   --->   Operation 86 'read' 'fs_matrix_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.19ns)   --->   "%query_scores = alloca i64 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:15]   --->   Operation 87 'alloca' 'query_scores' <Predicate = true> <Delay = 1.19>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %query_type_read" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 88 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %query_type_read, i32 3, i32 63" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 89 'partselect' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i61 %trunc_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 90 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 91 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [70/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 93 [1/1] (1.14ns)   --->   "%add_ln19_1 = add i64 %query_type_read, i64 4" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 93 'add' 'add_ln19_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln19_4 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln19_1, i32 3, i32 63" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 94 'partselect' 'trunc_ln19_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.14ns)   --->   "%add_ln19 = add i64 %query_type_read, i64 8" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 95 'add' 'add_ln19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln19_7 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln19, i32 3, i32 63" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 96 'partselect' 'trunc_ln19_7' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 97 [69/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 97 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i61 %trunc_ln19_4" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 98 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i64 %gmem, i64 %sext_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 99 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [70/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 100 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 101 [68/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 101 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 102 [69/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 102 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i61 %trunc_ln19_7" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 103 'sext' 'sext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i64 %gmem, i64 %sext_ln19_3" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 104 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [70/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 105 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 106 [67/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 107 [68/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 107 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 108 [69/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 108 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 109 [66/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 109 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 110 [67/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 110 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 111 [68/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 111 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 112 [65/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 113 [66/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 113 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 114 [67/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 114 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 115 [64/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 115 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 116 [65/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 116 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 117 [66/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 117 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 118 [63/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 118 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 119 [64/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 119 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [65/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 120 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 121 [62/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 121 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 122 [63/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 122 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 123 [64/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 123 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 124 [61/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 125 [62/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 125 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 126 [63/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 126 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 127 [60/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 127 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 128 [61/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 128 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 129 [62/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 129 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 130 [59/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 131 [60/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 131 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 132 [61/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 132 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 133 [58/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 134 [59/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 134 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 135 [60/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 135 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 136 [57/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 137 [58/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 137 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 138 [59/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 138 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 139 [56/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 140 [57/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 140 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 141 [58/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 141 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 142 [55/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 143 [56/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 143 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 144 [57/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 144 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 145 [54/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 146 [55/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 146 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 147 [56/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 147 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 148 [53/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 148 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 149 [54/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 149 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 150 [55/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 150 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 151 [52/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 152 [53/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 152 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 153 [54/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 153 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 154 [51/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 154 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 155 [52/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 155 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 156 [53/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 156 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 157 [50/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 158 [51/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 158 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 159 [52/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 159 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 160 [49/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 160 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 161 [50/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 161 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 162 [51/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 162 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 163 [48/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 164 [49/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 164 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 165 [50/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 165 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 166 [47/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 166 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 167 [48/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 167 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 168 [49/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 168 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 169 [46/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 169 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 170 [47/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 170 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 171 [48/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 171 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 172 [45/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 172 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 173 [46/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 173 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 174 [47/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 174 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 175 [44/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 175 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 176 [45/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 176 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 177 [46/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 177 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 178 [43/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 178 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 179 [44/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 179 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 180 [45/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 180 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 181 [42/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 181 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 182 [43/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 182 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 183 [44/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 183 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 184 [41/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 184 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 185 [42/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 185 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 186 [43/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 186 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 187 [40/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 187 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 188 [41/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 188 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 189 [42/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 189 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 190 [39/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 190 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 191 [40/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 191 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 192 [41/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 192 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 193 [38/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 193 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 194 [39/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 194 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 195 [40/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 195 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 196 [37/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 196 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 197 [38/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 197 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 198 [39/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 198 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 199 [36/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 199 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 200 [37/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 200 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 201 [38/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 201 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 202 [35/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 202 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 203 [36/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 203 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 204 [37/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 204 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 205 [34/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 205 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 206 [35/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 206 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 207 [36/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 207 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 208 [33/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 208 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 209 [34/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 209 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 210 [35/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 210 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 211 [32/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 211 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 212 [33/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 212 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 213 [34/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 213 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 214 [31/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 214 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 215 [32/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 215 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 216 [33/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 216 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 217 [30/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 217 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 218 [31/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 218 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 219 [32/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 219 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 220 [29/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 220 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 221 [30/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 221 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 222 [31/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 222 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 223 [28/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 223 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 224 [29/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 224 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 225 [30/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 225 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 226 [27/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 226 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 227 [28/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 227 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 228 [29/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 228 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 229 [26/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 229 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 230 [27/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 230 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 231 [28/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 231 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 232 [25/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 232 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 233 [26/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 233 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 234 [27/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 234 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 235 [24/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 235 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 236 [25/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 236 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 237 [26/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 237 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 238 [23/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 238 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 239 [24/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 239 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 240 [25/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 240 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 241 [22/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 241 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 242 [23/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 242 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 243 [24/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 243 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 244 [21/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 244 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 245 [22/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 245 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 246 [23/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 246 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 247 [20/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 247 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 248 [21/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 248 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 249 [22/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 249 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 250 [19/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 250 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 251 [20/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 251 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 252 [21/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 252 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 253 [18/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 253 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 254 [19/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 254 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 255 [20/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 255 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 256 [17/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 256 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 257 [18/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 257 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 258 [19/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 258 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 259 [16/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 259 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 260 [17/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 260 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 261 [18/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 261 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 262 [15/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 262 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 263 [16/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 263 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 264 [17/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 264 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 265 [14/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 265 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 266 [15/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 266 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 267 [16/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 267 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 268 [13/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 268 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 269 [14/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 269 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 270 [15/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 270 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 271 [12/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 271 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 272 [13/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 272 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 273 [14/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 273 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 274 [11/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 274 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 275 [12/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 275 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 276 [13/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 276 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 277 [10/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 278 [11/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 278 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 279 [12/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 279 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 280 [9/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 280 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 281 [10/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 281 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 282 [11/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 282 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 283 [8/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 283 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 284 [9/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 284 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 285 [10/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 285 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 286 [7/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 286 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 287 [8/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 287 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 288 [9/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 288 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 289 [6/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 289 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 290 [7/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 290 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 291 [8/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 291 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 292 [5/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 292 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 293 [6/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 293 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 294 [7/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 294 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 295 [4/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 295 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 296 [5/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 296 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 297 [6/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 297 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 298 [3/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 298 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 299 [4/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 299 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 300 [5/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 300 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 301 [2/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 301 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 302 [3/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 302 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 303 [4/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 303 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 304 [1/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 304 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 305 [2/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 305 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 306 [3/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 306 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 307 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 307 'read' 'gmem_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 308 [1/70] (2.43ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_3, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 308 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 309 [2/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 309 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 310 [1/1] (2.43ns)   --->   "%gmem_addr_3_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr_3" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 310 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 311 [1/70] (2.43ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_4, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 311 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln19_1)   --->   "%xor_ln19 = xor i3 %trunc_ln19, i3 4" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 312 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln19_1)   --->   "%shl_ln19_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln19, i3 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 313 'bitconcatenate' 'shl_ln19_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln19_1)   --->   "%zext_ln19_1 = zext i6 %shl_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 314 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 315 [1/1] (1.09ns) (out node of the LUT)   --->   "%lshr_ln19_1 = lshr i64 %gmem_addr_3_read, i64 %zext_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 315 'lshr' 'lshr_ln19_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln19_3 = trunc i64 %lshr_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 316 'trunc' 'trunc_ln19_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 317 [1/1] (2.43ns)   --->   "%gmem_addr_4_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr_4" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 317 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 1.09>
ST_75 : Operation 318 [1/1] (0.00ns)   --->   "%shl_ln19_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln19, i3 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 318 'bitconcatenate' 'shl_ln19_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %shl_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 319 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 320 [1/1] (1.09ns)   --->   "%lshr_ln19 = lshr i64 %gmem_addr_read, i64 %zext_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 320 'lshr' 'lshr_ln19' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln19_2 = trunc i64 %lshr_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 321 'trunc' 'trunc_ln19_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 322 [1/1] (1.09ns)   --->   "%lshr_ln19_2 = lshr i64 %gmem_addr_4_read, i64 %zext_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 322 'lshr' 'lshr_ln19_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln19_5 = trunc i64 %lshr_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 323 'trunc' 'trunc_ln19_5' <Predicate = true> <Delay = 0.00>

State 76 <SV = 75> <Delay = 2.21>
ST_76 : Operation 324 [5/5] (2.21ns)   --->   "%conv = sitodp i32 %trunc_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 324 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 325 [5/5] (2.21ns)   --->   "%conv_1 = sitodp i32 %trunc_ln19_3" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 325 'sitodp' 'conv_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 326 [5/5] (2.21ns)   --->   "%conv_2 = sitodp i32 %trunc_ln19_5" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 326 'sitodp' 'conv_2' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.21>
ST_77 : Operation 327 [4/5] (2.21ns)   --->   "%conv = sitodp i32 %trunc_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 327 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 328 [4/5] (2.21ns)   --->   "%conv_1 = sitodp i32 %trunc_ln19_3" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 328 'sitodp' 'conv_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 329 [4/5] (2.21ns)   --->   "%conv_2 = sitodp i32 %trunc_ln19_5" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 329 'sitodp' 'conv_2' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.21>
ST_78 : Operation 330 [3/5] (2.21ns)   --->   "%conv = sitodp i32 %trunc_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 330 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 331 [3/5] (2.21ns)   --->   "%conv_1 = sitodp i32 %trunc_ln19_3" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 331 'sitodp' 'conv_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 332 [3/5] (2.21ns)   --->   "%conv_2 = sitodp i32 %trunc_ln19_5" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 332 'sitodp' 'conv_2' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.21>
ST_79 : Operation 333 [2/5] (2.21ns)   --->   "%conv = sitodp i32 %trunc_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 333 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 334 [2/5] (2.21ns)   --->   "%conv_1 = sitodp i32 %trunc_ln19_3" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 334 'sitodp' 'conv_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 335 [2/5] (2.21ns)   --->   "%conv_2 = sitodp i32 %trunc_ln19_5" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 335 'sitodp' 'conv_2' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.21>
ST_80 : Operation 336 [1/5] (2.21ns)   --->   "%conv = sitodp i32 %trunc_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 336 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 337 [1/5] (2.21ns)   --->   "%conv_1 = sitodp i32 %trunc_ln19_3" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 337 'sitodp' 'conv_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 338 [1/5] (2.21ns)   --->   "%conv_2 = sitodp i32 %trunc_ln19_5" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 338 'sitodp' 'conv_2' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.14>
ST_81 : Operation 339 [1/1] (1.00ns)   --->   "%k_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %k"   --->   Operation 339 'read' 'k_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_81 : Operation 340 [2/2] (1.14ns)   --->   "%call_ln19 = call void @topKQueryScores_Pipeline_VITIS_LOOP_16_1, i64 %gmem, i64 %fs_matrix_read, i64 %conv, i64 %conv_1, i64 %conv_2, i32 %query_scores" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 340 'call' 'call_ln19' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 2.29>
ST_82 : Operation 341 [1/2] (0.00ns)   --->   "%call_ln19 = call void @topKQueryScores_Pipeline_VITIS_LOOP_16_1, i64 %gmem, i64 %fs_matrix_read, i64 %conv, i64 %conv_1, i64 %conv_2, i32 %query_scores" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 341 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i32 %k_read" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 342 'zext' 'zext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 343 [2/2] (2.29ns)   --->   "%mul_ln34 = mul i40 %zext_ln34_3, i40 238" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 343 'mul' 'mul_ln34' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.29>
ST_83 : Operation 344 [1/1] (1.00ns)   --->   "%topK_indices_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %topK_indices"   --->   Operation 344 'read' 'topK_indices_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_83 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i64 %topK_indices_read" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 345 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 346 [1/2] (2.29ns)   --->   "%mul_ln34 = mul i40 %zext_ln34_3, i40 238" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 346 'mul' 'mul_ln34' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 347 [2/2] (0.00ns)   --->   "%call_ln34 = call void @topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4, i64 %gmem, i40 %mul_ln34, i32 %query_scores, i64 %topK_indices_read, i3 %trunc_ln34" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 347 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 83> <Delay = 0.00>
ST_84 : Operation 348 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:11]   --->   Operation 348 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 349 [1/1] (0.00ns)   --->   "%specinterface_ln11 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:11]   --->   Operation 349 'specinterface' 'specinterface_ln11' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 350 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 350 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 351 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 351 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 352 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fs_matrix, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_7, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 352 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 353 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fs_matrix, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 353 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 354 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %query_type, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 354 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 355 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %query_type, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 355 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 356 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %k"   --->   Operation 356 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 357 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 357 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 358 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k, void @empty_15, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 358 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 359 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %topK_indices, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_7, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 359 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 360 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %topK_indices, void @empty_15, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 360 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 361 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_7, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 361 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 362 [1/2] (0.00ns)   --->   "%call_ln34 = call void @topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4, i64 %gmem, i40 %mul_ln34, i32 %query_scores, i64 %topK_indices_read, i3 %trunc_ln34" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:34]   --->   Operation 362 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 363 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:37]   --->   Operation 363 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fs_matrix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ query_type]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ topK_indices]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
query_type_read    (read          ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fs_matrix_read     (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111100]
query_scores       (alloca        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln19         (trunc         ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111000000000]
trunc_ln19_1       (partselect    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln19          (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr          (getelementptr ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111000000000000]
add_ln19_1         (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19_4       (partselect    ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln19           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19_7       (partselect    ) [ 0001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln19_2        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3        (getelementptr ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111100000000000]
sext_ln19_3        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4        (getelementptr ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111110000000000]
gmem_load_req      (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read     (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111000000000]
gmem_load_3_req    (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3_read   (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
gmem_load_2_req    (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln19           (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln19_2         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19_1        (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln19_1        (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19_3       (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111110000]
gmem_addr_4_read   (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
shl_ln19_1         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19          (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln19          (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19_2       (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111110000]
lshr_ln19_2        (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19_5       (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111110000]
conv               (sitodp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
conv_1             (sitodp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
conv_2             (sitodp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
k_read             (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
call_ln19          (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34_3        (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
topK_indices_read  (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
trunc_ln34         (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
mul_ln34           (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
spectopmodule_ln11 (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln11 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln34          (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln37           (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fs_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fs_matrix"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="query_type">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="query_type"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="topK_indices">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topK_indices"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topKQueryScores_Pipeline_VITIS_LOOP_16_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="query_scores_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="query_scores/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="query_type_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="query_type_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="fs_matrix_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="80"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fs_matrix_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_readreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_readreq_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="gmem_addr_read_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="70"/>
<pin id="130" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/72 "/>
</bind>
</comp>

<comp id="132" class="1004" name="gmem_addr_3_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="70"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/73 "/>
</bind>
</comp>

<comp id="137" class="1004" name="gmem_addr_4_read_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="70"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/74 "/>
</bind>
</comp>

<comp id="142" class="1004" name="k_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/81 "/>
</bind>
</comp>

<comp id="148" class="1004" name="topK_indices_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="topK_indices_read/83 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="64" slack="80"/>
<pin id="158" dir="0" index="3" bw="64" slack="1"/>
<pin id="159" dir="0" index="4" bw="64" slack="1"/>
<pin id="160" dir="0" index="5" bw="64" slack="1"/>
<pin id="161" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="162" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/81 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="0" index="2" bw="40" slack="0"/>
<pin id="169" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="4" bw="64" slack="0"/>
<pin id="171" dir="0" index="5" bw="3" slack="0"/>
<pin id="172" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/83 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/76 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_1/76 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_2/76 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln19_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="1" index="1" bw="3" slack="73"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln19_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="61" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="0" index="3" bw="7" slack="0"/>
<pin id="194" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln19_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="61" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="gmem_addr_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="61" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln19_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln19_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="61" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="0" index="3" bw="7" slack="0"/>
<pin id="219" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_4/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln19_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln19_7_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="61" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="61" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_7/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln19_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="61" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_2/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="gmem_addr_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="61" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln19_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="61" slack="2"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_3/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="gmem_addr_4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="61" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln19_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="73"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/74 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln19_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln19_2/74 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln19_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/74 "/>
</bind>
</comp>

<comp id="276" class="1004" name="lshr_ln19_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln19_1/74 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln19_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_3/74 "/>
</bind>
</comp>

<comp id="285" class="1004" name="shl_ln19_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="74"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln19_1/75 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln19_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/75 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lshr_ln19_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="3"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln19/75 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln19_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_2/75 "/>
</bind>
</comp>

<comp id="305" class="1004" name="lshr_ln19_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln19_2/75 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln19_5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_5/75 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln34_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/82 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="9" slack="0"/>
<pin id="320" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/82 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln34_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/83 "/>
</bind>
</comp>

<comp id="329" class="1005" name="query_type_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="query_type_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="fs_matrix_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="80"/>
<pin id="337" dir="1" index="1" bw="64" slack="80"/>
</pin_list>
<bind>
<opset="fs_matrix_read "/>
</bind>
</comp>

<comp id="340" class="1005" name="trunc_ln19_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="73"/>
<pin id="342" dir="1" index="1" bw="3" slack="73"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="346" class="1005" name="trunc_ln19_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="61" slack="1"/>
<pin id="348" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="gmem_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="trunc_ln19_4_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="61" slack="1"/>
<pin id="359" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19_4 "/>
</bind>
</comp>

<comp id="362" class="1005" name="trunc_ln19_7_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="61" slack="2"/>
<pin id="364" dir="1" index="1" bw="61" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln19_7 "/>
</bind>
</comp>

<comp id="367" class="1005" name="gmem_addr_3_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="gmem_addr_4_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="379" class="1005" name="gmem_addr_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="3"/>
<pin id="381" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="gmem_addr_3_read_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="389" class="1005" name="trunc_ln19_3_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2"/>
<pin id="391" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln19_3 "/>
</bind>
</comp>

<comp id="394" class="1005" name="gmem_addr_4_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="trunc_ln19_2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19_2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="trunc_ln19_5_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19_5 "/>
</bind>
</comp>

<comp id="409" class="1005" name="conv_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="414" class="1005" name="conv_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="conv_2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_2 "/>
</bind>
</comp>

<comp id="424" class="1005" name="k_read_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="429" class="1005" name="zext_ln34_3_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="40" slack="1"/>
<pin id="431" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="topK_indices_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="topK_indices_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="trunc_ln34_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="1"/>
<pin id="441" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="444" class="1005" name="mul_ln34_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="40" slack="1"/>
<pin id="446" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="148" pin="2"/><net_sink comp="165" pin=4"/></net>

<net id="188"><net_src comp="94" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="94" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="209" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="224" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="242" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="252" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="292" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="317" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="148" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="165" pin=5"/></net>

<net id="332"><net_src comp="94" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="338"><net_src comp="100" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="343"><net_src comp="185" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="349"><net_src comp="189" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="354"><net_src comp="202" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="360"><net_src comp="214" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="365"><net_src comp="229" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="370"><net_src comp="242" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="376"><net_src comp="252" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="382"><net_src comp="127" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="387"><net_src comp="132" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="392"><net_src comp="281" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="397"><net_src comp="137" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="402"><net_src comp="301" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="407"><net_src comp="310" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="412"><net_src comp="176" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="417"><net_src comp="179" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="422"><net_src comp="182" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="427"><net_src comp="142" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="432"><net_src comp="314" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="437"><net_src comp="148" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="442"><net_src comp="324" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="165" pin=5"/></net>

<net id="447"><net_src comp="317" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="165" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {83 84 }
 - Input state : 
	Port: topKQueryScores : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 81 82 }
	Port: topKQueryScores : fs_matrix | {1 }
	Port: topKQueryScores : query_type | {1 }
	Port: topKQueryScores : k | {81 }
	Port: topKQueryScores : topK_indices | {83 }
  - Chain level:
	State 1
	State 2
		gmem_addr : 1
		gmem_load_req : 2
		trunc_ln19_4 : 1
		trunc_ln19_7 : 1
	State 3
		gmem_addr_3 : 1
		gmem_load_3_req : 2
	State 4
		gmem_addr_4 : 1
		gmem_load_2_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		zext_ln19_1 : 1
		lshr_ln19_1 : 2
		trunc_ln19_3 : 3
	State 75
		zext_ln19 : 1
		lshr_ln19 : 2
		trunc_ln19_2 : 3
		lshr_ln19_2 : 2
		trunc_ln19_5 : 3
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
		mul_ln34 : 1
	State 83
		call_ln34 : 1
	State 84


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |         grp_topKQueryScores_Pipeline_VITIS_LOOP_16_1_fu_154         |    11   |  2.939  |   2522  |   1574  |
|          | grp_topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4_fu_165 |    0    | 1.19386 |   612   |   537   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          lshr_ln19_1_fu_276                         |    0    |    0    |    0    |   182   |
|   lshr   |                           lshr_ln19_fu_296                          |    0    |    0    |    0    |   182   |
|          |                          lshr_ln19_2_fu_305                         |    0    |    0    |    0    |   182   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                              grp_fu_317                             |    1    |    0    |   165   |    49   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                          add_ln19_1_fu_209                          |    0    |    0    |    0    |    71   |
|          |                           add_ln19_fu_224                           |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                           xor_ln19_fu_259                           |    0    |    0    |    0    |    3    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                      query_type_read_read_fu_94                     |    0    |    0    |    0    |    0    |
|          |                      fs_matrix_read_read_fu_100                     |    0    |    0    |    0    |    0    |
|          |                      gmem_addr_read_read_fu_127                     |    0    |    0    |    0    |    0    |
|   read   |                     gmem_addr_3_read_read_fu_132                    |    0    |    0    |    0    |    0    |
|          |                     gmem_addr_4_read_read_fu_137                    |    0    |    0    |    0    |    0    |
|          |                          k_read_read_fu_142                         |    0    |    0    |    0    |    0    |
|          |                    topK_indices_read_read_fu_148                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          grp_readreq_fu_106                         |    0    |    0    |    0    |    0    |
|  readreq |                          grp_readreq_fu_113                         |    0    |    0    |    0    |    0    |
|          |                          grp_readreq_fu_120                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              grp_fu_176                             |    0    |    0    |    0    |    0    |
|  sitodp  |                              grp_fu_179                             |    0    |    0    |    0    |    0    |
|          |                              grp_fu_182                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          trunc_ln19_fu_185                          |    0    |    0    |    0    |    0    |
|          |                         trunc_ln19_3_fu_281                         |    0    |    0    |    0    |    0    |
|   trunc  |                         trunc_ln19_2_fu_301                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln19_5_fu_310                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln34_fu_324                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln19_1_fu_189                         |    0    |    0    |    0    |    0    |
|partselect|                         trunc_ln19_4_fu_214                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln19_7_fu_229                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           sext_ln19_fu_199                          |    0    |    0    |    0    |    0    |
|   sext   |                          sext_ln19_2_fu_239                         |    0    |    0    |    0    |    0    |
|          |                          sext_ln19_3_fu_249                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                          shl_ln19_2_fu_264                          |    0    |    0    |    0    |    0    |
|          |                          shl_ln19_1_fu_285                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          zext_ln19_1_fu_272                         |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln19_fu_292                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln34_3_fu_314                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    12   | 4.13286 |   3299  |   2851  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|query_scores|    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      conv_1_reg_414     |   64   |
|      conv_2_reg_419     |   64   |
|       conv_reg_409      |   64   |
|  fs_matrix_read_reg_335 |   64   |
| gmem_addr_3_read_reg_384|   64   |
|   gmem_addr_3_reg_367   |   64   |
| gmem_addr_4_read_reg_394|   64   |
|   gmem_addr_4_reg_373   |   64   |
|  gmem_addr_read_reg_379 |   64   |
|    gmem_addr_reg_351    |   64   |
|      k_read_reg_424     |   32   |
|     mul_ln34_reg_444    |   40   |
| query_type_read_reg_329 |   64   |
|topK_indices_read_reg_434|   64   |
|   trunc_ln19_1_reg_346  |   61   |
|   trunc_ln19_2_reg_399  |   32   |
|   trunc_ln19_3_reg_389  |   32   |
|   trunc_ln19_4_reg_357  |   61   |
|   trunc_ln19_5_reg_404  |   32   |
|   trunc_ln19_7_reg_362  |   61   |
|    trunc_ln19_reg_340   |    3   |
|    trunc_ln34_reg_439   |    3   |
|   zext_ln34_3_reg_429   |   40   |
+-------------------------+--------+
|          Total          |  1165  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 Comp                                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                          grp_readreq_fu_106                         |  p1  |   2  |  64  |   128  ||    9    |
|                          grp_readreq_fu_113                         |  p1  |   2  |  64  |   128  ||    9    |
|                          grp_readreq_fu_120                         |  p1  |   2  |  64  |   128  ||    9    |
| grp_topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4_fu_165 |  p2  |   2  |  40  |   80   ||    9    |
| grp_topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4_fu_165 |  p4  |   2  |  64  |   128  ||    9    |
| grp_topKQueryScores_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_27_4_fu_165 |  p5  |   2  |   3  |    6   ||    9    |
|                              grp_fu_317                             |  p0  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Total                                |      |      |      |   662  ||  2.709  ||    63   |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    4   |  3299  |  2851  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |  1165  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   12   |    6   |  4464  |  2914  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
