
****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Sep 14 11:50:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/wang/fpga_labs_fa22-master/lab1/../scripts/synth.tcl
# source ../target.tcl
## set ABS_TOP                         /home/wang/fpga_labs_fa22-master/lab1
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-1
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/wang/fpga_labs_fa22-master/lab1/src/z1top.v }
## set CONSTRAINTS { /home/wang/fpga_labs_fa22-master/lab1/src/z1top.xdc }
# if {[string trim ${RTL}] ne ""} {
#   read_verilog -v ${RTL}
# }
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
# synth_design -top ${TOP} -part ${FPGA_PART}
Command: synth_design -top z1top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3627
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1902.211 ; gain = 428.801 ; free physical = 12187 ; free virtual = 17413
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z1top' [/home/wang/fpga_labs_fa22-master/lab1/src/z1top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'z1top' (0#1) [/home/wang/fpga_labs_fa22-master/lab1/src/z1top.v:3]
WARNING: [Synth 8-3917] design z1top has port LEDS[5] driven by constant 0
WARNING: [Synth 8-3917] design z1top has port LEDS[4] driven by constant 0
WARNING: [Synth 8-3917] design z1top has port LEDS[3] driven by constant 0
WARNING: [Synth 8-3917] design z1top has port LEDS[2] driven by constant 0
WARNING: [Synth 8-3917] design z1top has port LEDS[1] driven by constant 0
WARNING: [Synth 8-7129] Port CLK_125MHZ_FPGA in module z1top is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUTTONS[3] in module z1top is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUTTONS[2] in module z1top is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUTTONS[1] in module z1top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SWITCHES[1] in module z1top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1973.180 ; gain = 499.770 ; free physical = 12105 ; free virtual = 17334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1990.992 ; gain = 517.582 ; free physical = 12093 ; free virtual = 17322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1990.992 ; gain = 517.582 ; free physical = 12093 ; free virtual = 17322
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1990.992 ; gain = 0.000 ; free physical = 12093 ; free virtual = 17322
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wang/fpga_labs_fa22-master/lab1/src/z1top.xdc]
Finished Parsing XDC File [/home/wang/fpga_labs_fa22-master/lab1/src/z1top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wang/fpga_labs_fa22-master/lab1/src/z1top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z1top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z1top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.930 ; gain = 0.000 ; free physical = 12065 ; free virtual = 17310
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.930 ; gain = 0.000 ; free physical = 12065 ; free virtual = 17309
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2063.930 ; gain = 590.520 ; free physical = 12063 ; free virtual = 17308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2071.934 ; gain = 598.523 ; free physical = 12063 ; free virtual = 17307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2071.934 ; gain = 598.523 ; free physical = 12063 ; free virtual = 17307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2071.934 ; gain = 598.523 ; free physical = 12059 ; free virtual = 17305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design z1top has port LEDS[5] driven by constant 0
WARNING: [Synth 8-3917] design z1top has port LEDS[4] driven by constant 0
WARNING: [Synth 8-3917] design z1top has port LEDS[3] driven by constant 0
WARNING: [Synth 8-3917] design z1top has port LEDS[2] driven by constant 0
WARNING: [Synth 8-3917] design z1top has port LEDS[1] driven by constant 0
WARNING: [Synth 8-7129] Port CLK_125MHZ_FPGA in module z1top is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUTTONS[3] in module z1top is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUTTONS[2] in module z1top is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUTTONS[1] in module z1top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SWITCHES[1] in module z1top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2071.934 ; gain = 598.523 ; free physical = 12055 ; free virtual = 17306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2160.934 ; gain = 687.523 ; free physical = 11958 ; free virtual = 17217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2160.934 ; gain = 687.523 ; free physical = 11958 ; free virtual = 17217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2169.949 ; gain = 696.539 ; free physical = 11949 ; free virtual = 17208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2339.762 ; gain = 866.352 ; free physical = 11799 ; free virtual = 17057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2339.762 ; gain = 866.352 ; free physical = 11799 ; free virtual = 17057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2339.762 ; gain = 866.352 ; free physical = 11799 ; free virtual = 17057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2339.762 ; gain = 866.352 ; free physical = 11799 ; free virtual = 17057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2339.762 ; gain = 866.352 ; free physical = 11799 ; free virtual = 17057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2339.762 ; gain = 866.352 ; free physical = 11799 ; free virtual = 17057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     6|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2339.762 ; gain = 866.352 ; free physical = 11799 ; free virtual = 17057
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2339.762 ; gain = 793.414 ; free physical = 11799 ; free virtual = 17057
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2339.770 ; gain = 866.352 ; free physical = 11801 ; free virtual = 17059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.770 ; gain = 0.000 ; free physical = 11800 ; free virtual = 17059
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wang/fpga_labs_fa22-master/lab1/src/z1top.xdc]
Finished Parsing XDC File [/home/wang/fpga_labs_fa22-master/lab1/src/z1top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.770 ; gain = 0.000 ; free physical = 11962 ; free virtual = 17223
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2095e72e
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2339.770 ; gain = 947.891 ; free physical = 11962 ; free virtual = 17223
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1796.135; main = 1782.574; forked = 333.375
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3058.297; main = 2339.762; forked = 909.363
# write_checkpoint -force ${TOP}.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.777 ; gain = 0.000 ; free physical = 11962 ; free virtual = 17223
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.777 ; gain = 0.000 ; free physical = 11962 ; free virtual = 17223
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.777 ; gain = 0.000 ; free physical = 11962 ; free virtual = 17223
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2371.777 ; gain = 0.000 ; free physical = 11962 ; free virtual = 17223
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.777 ; gain = 0.000 ; free physical = 11962 ; free virtual = 17223
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.777 ; gain = 0.000 ; free physical = 11961 ; free virtual = 17222
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2371.777 ; gain = 0.000 ; free physical = 11961 ; free virtual = 17222
INFO: [Common 17-1381] The checkpoint '/home/wang/fpga_labs_fa22-master/lab1/build/synth/z1top.dcp' has been generated.
# report_timing_summary -file post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2538.590 ; gain = 166.812 ; free physical = 11788 ; free virtual = 17064
# report_drc -file post_synth_drc.rpt
Command: report_drc -file post_synth_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wang/Vivado/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wang/fpga_labs_fa22-master/lab1/build/synth/post_synth_drc.rpt.
report_drc completed successfully
# report_utilization -file post_synth_utilization.rpt
# write_verilog -force -file post_synth.v
# write_xdc -force -file post_synth.xdc
INFO: [Common 17-206] Exiting Vivado at Sun Sep 14 11:51:19 2025...
