var group__spixfc__registers =
[
    [ "Register Offsets", "group___s_p_i_x_f_c___register___offsets.html", "group___s_p_i_x_f_c___register___offsets" ],
    [ "SPIXFC_CONFIG", "group___s_p_i_x_f_c___c_o_n_f_i_g.html", "group___s_p_i_x_f_c___c_o_n_f_i_g" ],
    [ "SPIXFC_SS_POL", "group___s_p_i_x_f_c___s_s___p_o_l.html", "group___s_p_i_x_f_c___s_s___p_o_l" ],
    [ "SPIXFC_GEN_CTRL", "group___s_p_i_x_f_c___g_e_n___c_t_r_l.html", "group___s_p_i_x_f_c___g_e_n___c_t_r_l" ],
    [ "SPIXFC_FIFO_CTRL", "group___s_p_i_x_f_c___f_i_f_o___c_t_r_l.html", "group___s_p_i_x_f_c___f_i_f_o___c_t_r_l" ],
    [ "SPIXFC_SPCTRL", "group___s_p_i_x_f_c___s_p_c_t_r_l.html", "group___s_p_i_x_f_c___s_p_c_t_r_l" ],
    [ "SPIXFC_INTFL", "group___s_p_i_x_f_c___i_n_t_f_l.html", "group___s_p_i_x_f_c___i_n_t_f_l" ],
    [ "SPIXFC_INTEN", "group___s_p_i_x_f_c___i_n_t_e_n.html", "group___s_p_i_x_f_c___i_n_t_e_n" ],
    [ "mxc_spixfc_regs_t", "group__spixfc__registers.html#structmxc__spixfc__regs__t", [
      [ "config", "group__spixfc__registers.html#acf9a99c1e18b9ab98fbb6bb418b3bc17", null ],
      [ "fifo_ctrl", "group__spixfc__registers.html#a9f8757a7d2b1945b64daf3ee6f391b1a", null ],
      [ "gen_ctrl", "group__spixfc__registers.html#a8bf6f03d0e2cc961a9e1c29a754fe5ac", null ],
      [ "inten", "group__spixfc__registers.html#ac739c97e3dfed1c05d96249bc00d2578", null ],
      [ "intfl", "group__spixfc__registers.html#a4043deaf58b8c69a3d760825df5d9074", null ],
      [ "spctrl", "group__spixfc__registers.html#a5a4818f78c71336e8b6fe30fb8e3f827", null ],
      [ "ss_pol", "group__spixfc__registers.html#a938f919b1fe30e2ac603540068d342fb", null ]
    ] ]
];