<?xml version="1.0"?>

<cpuParams>
    <physicalMemory.start> 0x00100000 </physicalMemory.start>
    <physicalMemory.end>   0x001fffff </physicalMemory.end>

    <base.process.egid> 1 </base.process.egid>
    <base.process.euid> 1 </base.process.euid>
    <base.process.gid> 1 </base.process.gid>
    <base.process.pid> 1 </base.process.pid>
    <base.process.ppid> 1 </base.process.ppid>
    <base.process.uid> 1 </base.process.uid>
    <base.process.cwd> / </base.process.cwd>
    <base.process.cmd> hello arg1 arg2 </base.process.cmd>
    <base.process.executable> test/hello </base.process.executable>
    <base.process.env> USER=mjleven </base.process.env>
    <base.process.simpoint> 0 </base.process.simpoint>
    <base.process.errout> cerr </base.process.errout>
    <base.process.input> cin </base.process.input>
    <base.process.output> cout </base.process.output>
    <base.process.max_stack_size> 0x4000000 </base.process.max_stack_size>

    <o3cpu.fetchTrapLatency> 1 </o3cpu.fetchTrapLatency>
    <o3cpu.trapLatency> 13 </o3cpu.trapLatency>
    <o3cpu.smtIQThreshold> 100 </o3cpu.smtIQThreshold>
    <o3cpu.smtLSQThreshold> 100 </o3cpu.smtLSQThreshold>
    <o3cpu.smtROBThreshold> 100 </o3cpu.smtROBThreshold>
    <o3cpu.predType> tournament </o3cpu.predType>
    <o3cpu.smtCommitPolicy> RoundRobin </o3cpu.smtCommitPolicy>
    <o3cpu.smtFetchPolicy> SingleThread </o3cpu.smtFetchPolicy>
    <o3cpu.smtIQPolicy> Partitioned </o3cpu.smtIQPolicy>
    <o3cpu.smtLSQPolicy> Partitioned </o3cpu.smtLSQPolicy>
    <o3cpu.smtROBPolicy> Partitioned </o3cpu.smtROBPolicy>

    <o3cpu.BTBEntries> 4096</o3cpu.BTBEntries>
    <o3cpu.BTBTagSize> 16 </o3cpu.BTBTagSize>
    <o3cpu.LFSTSize> 1024 </o3cpu.LFSTSize>
    <o3cpu.LQEntries> 32 </o3cpu.LQEntries>
    <o3cpu.RASSize> 16 </o3cpu.RASSize>
    <o3cpu.SQEntries> 32 </o3cpu.SQEntries>
    <o3cpu.SSITSize> 1024 </o3cpu.SSITSize>
    <o3cpu.activity> 0 </o3cpu.activity>
    <o3cpu.backComSize> 5 </o3cpu.backComSize>
    <o3cpu.cachePorts> 200 </o3cpu.cachePorts>
    <o3cpu.choiceCtrBits> 2 </o3cpu.choiceCtrBits>
    <o3cpu.choicePredictorSize> 8192 </o3cpu.choicePredictorSize>

    <o3cpu.commitToDecodeDelay> 1 </o3cpu.commitToDecodeDelay>
    <o3cpu.commitToFetchDelay> 1 </o3cpu.commitToFetchDelay>
    <o3cpu.commitToIEWDelay> 1 </o3cpu.commitToIEWDelay>
    <o3cpu.commitToRenameDelay> 1 </o3cpu.commitToRenameDelay>
    <o3cpu.commitWidth> 8 </o3cpu.commitWidth>
    <o3cpu.decodeToFetchDelay> 1 </o3cpu.decodeToFetchDelay>
    <o3cpu.decodeToRenameDelay> 1 </o3cpu.decodeToRenameDelay>
    <o3cpu.decodeWidth> 8 </o3cpu.decodeWidth>
    <o3cpu.dispatchWidth> 8 </o3cpu.dispatchWidth>
    <o3cpu.fetchToDecodeDelay> 1 </o3cpu.fetchToDecodeDelay>
    <o3cpu.fetchWidth> 8 </o3cpu.fetchWidth>
    <o3cpu.forwardComSize> 5 </o3cpu.forwardComSize>
    <o3cpu.globalCtrBits> 2 </o3cpu.globalCtrBits>
    <o3cpu.globalHistoryBits> 13 </o3cpu.globalHistoryBits>
    <o3cpu.globalPredictorSize> 8192 </o3cpu.globalPredictorSize>

    <o3cpu.iewToCommitDelay> 1 </o3cpu.iewToCommitDelay>
    <o3cpu.iewToDecodeDelay> 1 </o3cpu.iewToDecodeDelay>
    <o3cpu.iewToFetchDelay> 1 </o3cpu.iewToFetchDelay>
    <o3cpu.iewToRenameDelay> 1 </o3cpu.iewToRenameDelay>
    <o3cpu.instShiftAmt> 2 </o3cpu.instShiftAmt>
    <o3cpu.issueToExecuteDelay> 1 </o3cpu.issueToExecuteDelay>
    <o3cpu.issueWidth> 8 </o3cpu.issueWidth>
    <o3cpu.localCtrBits> 2 </o3cpu.localCtrBits>
    <o3cpu.localHistoryBits> 11 </o3cpu.localHistoryBits>
    <o3cpu.localHistoryTableSize> 2048 </o3cpu.localHistoryTableSize>
    <o3cpu.localPredictorSize> 2048 </o3cpu.localPredictorSize>
    <o3cpu.numIQEntries> 64 </o3cpu.numIQEntries>
    <o3cpu.numPhysFloatRegs> 256 </o3cpu.numPhysFloatRegs>
    <o3cpu.numPhysIntRegs> 256 </o3cpu.numPhysIntRegs>
    <o3cpu.numROBEntries> 192 </o3cpu.numROBEntries>
    <o3cpu.numRobs> 1 </o3cpu.numRobs>
    <o3cpu.renameToDecodeDelay> 1 </o3cpu.renameToDecodeDelay>
    <o3cpu.renameToFetchDelay> 1 </o3cpu.renameToFetchDelay>
    <o3cpu.renameToIEWDelay> 2 </o3cpu.renameToIEWDelay>
    <o3cpu.renameToROBDelay> 1 </o3cpu.renameToROBDelay>
    <o3cpu.renameWidth> 8 </o3cpu.renameWidth>
    <o3cpu.smtNumFetchingThreads> 1 </o3cpu.smtNumFetchingThreads>
    <o3cpu.squashWidth> 8 </o3cpu.squashWidth>
    <o3cpu.wbDepth> 1 </o3cpu.wbDepth>
    <o3cpu.wbWidth> 8 </o3cpu.wbWidth>

    <base.dtb.size> 64 </base.dtb.size>
    <base.itb.size> 48 </base.itb.size>
    <base.max_insts_all_threads> 0 </base.max_insts_all_threads>
    <base.max_insts_any_thread> 0 </base.max_insts_any_thread>
    <base.max_loads_all_threads> 0 </base.max_loads_all_threads>
    <base.max_loads_any_thread> 0 </base.max_loads_any_thread>
    <base.clock> 1000 </base.clock>
    <base.function_trace_start> 0 </base.function_trace_start>
    <base.phase> 0 </base.phase>
    <base.progress_interval> 0 </base.progress_interval>
    <base.defer_registration> 0 </base.defer_registration>  
    <base.do_checkpoint_insts> 1 </base.do_checkpoint_insts>
    <base.do_statistics_insts> 1 </base.do_statistics_insts>
    <base.function_trace> 0 </base.function_trace>
    <base.id> 0 </base.id>
</cpuParams>

<cacheParams>

    <trace_addr> 0 </trace_addr>
    <max_miss_count> 0 </max_miss_count>
    <prefetch_policy> none </prefetch_policy>
    <addr_range.start> 0 </addr_range.start>
    <addr_range.end> -1 </addr_range.end>
    <latency> 1000 </latency>
    <prefetch_latency> 10000 </prefetch_latency>
    <forward_snoops> true </forward_snoops>
    <prefetch_cache_check_push> true </prefetch_cache_check_push>
    <prefetch_data_accesses_only> false </prefetch_data_accesses_only>
    <prefetch_on_access> false </prefetch_on_access>
    <prefetch_past_page> false </prefetch_past_page>
    <prefetch_serial_squash> false </prefetch_serial_squash>
    <prefetch_use_cpu_id> true </prefetch_use_cpu_id>
    <prioritizeRequests> false </prioritizeRequests>
    <two_queue> false </two_queue>
    <assoc> 2 </assoc>
    <block_size> 64 </block_size>
    <hash_delay> 1 </hash_delay>
    <mshrs> 10 </mshrs>
    <prefetch_degree> 1  </prefetch_degree>
    <prefetcher_size> 100 </prefetcher_size>
    <subblock_size> 0 </subblock_size>
    <tgts_per_mshr> 20 </tgts_per_mshr>
    <write_buffers> 8 </write_buffers>
    <size> 0x8000 </size>

</cacheParams>

<busParams>
    <clock> 1000 </clock>
    <responder_set> false </responder_set>
    <block_size> 64 </block_size>
    <bus_id> 0 </bus_id> 
    <header_cycles> 1 </header_cycles>
    <width> 64 </width>
</busParams>

<sst>
    <component id="cpu0" >
        <O3Cpu>
            <params include=cpuParams>
            </params>
            <links>
                <link id="cpu2dcache">
                    <params>
                        <name> dcache_port </name>
                        <num> -1 </num>
                    </params>
                </link>
                <link id="cpu2icache">
                    <params>
                        <name> icache_port </name>
                        <num> -1 </num>
                    </params>
                </link>
            </links>
        </O3Cpu>
    </component>

    <component id="cpu0.dcache" >
        <BaseCache>
            <params include=cacheParams>
                <size>65536</size>
            </params>
            <links>
                <link id="cpu2dcache">
                    <params>
                        <name> cpu_side </name>
                        <num> -1 </num>
                    </params>
                </link>
                <link id="dcache2bus">
                    <params>
                        <name> mem_side </name>
                        <num> -1 </num>
                    </params>
                </link>
            </links>
        </BaseCache>
    </component>

    <component id="cpu0.icache" >
        <BaseCache>
            <params include=cacheParams>
                <size>32768</size>
            </params>
            <links>
                <link id="cpu2icache">
                    <params>
                        <name> cpu_side </name>
                        <num> -1 </num>
                    </params>
                </link>
                <link id="icache2bus">
                    <params>
                        <name> mem_side </name>
                        <num> -1 </num>
                    </params>
                </link>
            </links>
        </BaseCache>
    </component>

    <component id="cpu0.busPlus" >
        <BusPlus>
            <params include=busParams>
            </params>

            <links>
                <link id="mem2bus">
                    <params>
                        <name> port </name>
                        <num> 0 </num>
                    </params>
                </link>
                <link id="dcache2bus">
                    <params>
                        <name> port </name>
                        <num> 2 </num>
                    </params>
                </link>
                <link id="icache2bus">
                    <params>
                        <name> port </name>
                        <num> 1 </num>
                    </params>
                </link>
                <link id="bus2syscallDMA">
                    <params>
                        <name> port </name>
                        <num> 3 </num>
                    </params>
                </link>
                <link id="bus2syscallPIO">
                    <params>
                        <name> port </name>
                        <num> 4 </num>
                    </params>
                </link>
            </links>
        </BusPlus>
    </component>

    <component id="physmem" >
        <PhysicalMemory>
            <params>
                <range.start> 0x00100000 </range.start>
                <range.end>   0x1fffffff </range.end>

                <latency> 28000 </latency>
                <latency_var> 0 </latency_var>
                <null> false </null>
                <zero> false </zero>

                <exe.0.process.executable> test/hello </exe.0.process.executable>
                <exe.0.process.cmd> "hello" arg1 arg2 </exe.0.process.cmd>
                <exe.0.process.env> RANK=1 </exe.0.process.env>

                <exe.0.physicalMemory.start> 0x100000 </exe.0.physicalMemory.start>
                <exe.0.physicalMemory.end>   0x1fffff </exe.0.physicalMemory.end>

            </params>
            <links>
                <link id="mem2bus">
                    <params>
                        <name> port </name>
                        <num> 0 </num>
                    </params>
                </link>
            </links>
        </PhysicalMemory>
    </component>

    <component id="cpu0.syscall" >
        <Syscall>
            <params>
                <physicalMemory.start> 0x00000000 </physicalMemory.start>
                <physicalMemory.end>   0x00002000 </physicalMemory.end>
            </params>
            <links>
                <link id="bus2syscallDMA">
                    <params>
                        <name> dma </name>
                        <num> -1 </num>
                    </params>
                </link>
                <link id="bus2syscallPIO">
                    <params>
                        <name> pio </name>
                        <num> -1 </num>
                    </params>
                </link>
            </links>
        </Syscall>
    </component>

</sst>
