
*** Running vivado
    with args -log fpga_two_stage_mult.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_two_stage_mult.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fpga_two_stage_mult.tcl -notrace
Command: synth_design -top fpga_two_stage_mult -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 388.641 ; gain = 98.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_two_stage_mult' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_module.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (1#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/debounce2.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (2#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/debounce2.v:1]
INFO: [Synth 8-638] synthesizing module 'two_stage_multiplier' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/two_stage_multiplier.v:3]
INFO: [Synth 8-638] synthesizing module 'param_D_reg' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/param_D_reg.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'param_D_reg' (3#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/param_D_reg.v:3]
INFO: [Synth 8-638] synthesizing module 'PP' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v:3]
INFO: [Synth 8-256] done synthesizing module 'PP' (4#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v:3]
INFO: [Synth 8-638] synthesizing module 'cla_adder_8bit' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:3]
INFO: [Synth 8-638] synthesizing module 'cla_adder' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v:3]
INFO: [Synth 8-638] synthesizing module 'half_adder_4' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v:3]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v:3]
INFO: [Synth 8-638] synthesizing module 'xor_gate' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v:3]
INFO: [Synth 8-256] done synthesizing module 'xor_gate' (5#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v:3]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (6#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'half_adder_4' (7#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v:3]
INFO: [Synth 8-638] synthesizing module 'cla_gen' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v:3]
INFO: [Synth 8-256] done synthesizing module 'cla_gen' (8#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v:3]
INFO: [Synth 8-638] synthesizing module 'xor_gate_4' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v:3]
INFO: [Synth 8-256] done synthesizing module 'xor_gate_4' (9#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v:3]
INFO: [Synth 8-256] done synthesizing module 'cla_adder' (10#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v:3]
WARNING: [Synth 8-350] instance 'ADD2' of module 'cla_adder' requires 5 connections, but only 4 given [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:19]
INFO: [Synth 8-256] done synthesizing module 'cla_adder_8bit' (11#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v:3]
INFO: [Synth 8-638] synthesizing module 'param_D_reg__parameterized0' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/param_D_reg.v:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'param_D_reg__parameterized0' (11#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/param_D_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'two_stage_multiplier' (12#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/two_stage_multiplier.v:3]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/bcd_to_7seg.v:3]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (13#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/bcd_to_7seg.v:3]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/led_mux.v:10]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (14#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-256] done synthesizing module 'fpga_two_stage_mult' (15#1) [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_module.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 440.633 ; gain = 150.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 440.633 ; gain = 150.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/constrs_1/new/constraint_TSM.xdc]
CRITICAL WARNING: [Common 17-1550] Command failed: invalid command name "clk100MHz"
 [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/constrs_1/new/constraint_TSM.xdc:2]
Finished Parsing XDC File [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/constrs_1/new/constraint_TSM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/constrs_1/new/constraint_TSM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_two_stage_mult_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_two_stage_mult_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 785.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 785.844 ; gain = 495.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 785.844 ; gain = 495.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 785.844 ; gain = 495.789
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "debounced_button0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 785.844 ; gain = 495.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module param_D_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xor_gate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module param_D_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CLK/count1_reg was removed.  [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/clk_gen.v:8]
WARNING: [Synth 8-6014] Unused sequential element CLK/clk_4sec_reg was removed.  [C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/clk_gen.v:8]
INFO: [Synth 8-5545] ROM "CLK/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "BD/debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'TOP/SR1/q_reg[7]' (FDC) to 'TOP/SR2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'TOP/SR1/q_reg[6]' (FDC) to 'TOP/SR2/q_reg[1]'
INFO: [Synth 8-3886] merging instance 'TOP/SR2/q_reg[1]' (FDC) to 'TOP/SR2/q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TOP/SR2/q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (TOP/SR2/q_reg[0]) is unused and will be removed from module fpga_two_stage_mult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 785.844 ; gain = 495.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 785.844 ; gain = 495.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 785.844 ; gain = 495.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 804.129 ; gain = 514.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 804.129 ; gain = 514.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 804.129 ; gain = 514.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 804.129 ; gain = 514.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 804.129 ; gain = 514.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 804.129 ; gain = 514.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 804.129 ; gain = 514.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     3|
|4     |LUT2   |     9|
|5     |LUT3   |    15|
|6     |LUT4   |     9|
|7     |LUT5   |    22|
|8     |LUT6   |    39|
|9     |MUXF7  |     9|
|10    |FDCE   |    28|
|11    |FDRE   |    53|
|12    |IBUF   |    11|
|13    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+------------+------------------------------+------+
|      |Instance    |Module                        |Cells |
+------+------------+------------------------------+------+
|1     |top         |                              |   233|
|2     |  BD        |button_debouncer              |    20|
|3     |  CLK       |clk_gen                       |    56|
|4     |  LED       |led_mux                       |    21|
|5     |  TOP       |two_stage_multiplier          |   100|
|6     |    CLA2    |cla_adder_8bit                |     1|
|7     |      ADD2  |cla_adder                     |     1|
|8     |        CLA |cla_gen                       |     1|
|9     |    DR1     |param_D_reg                   |    11|
|10    |    DR2     |param_D_reg_0                 |     6|
|11    |    PLYR1   |PP                            |     1|
|12    |    PLYR3   |PP_1                          |     1|
|13    |    PR      |param_D_reg__parameterized0   |    61|
|14    |    SR1     |param_D_reg__parameterized0_2 |     9|
|15    |    SR2     |param_D_reg__parameterized0_3 |    10|
+------+------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 804.129 ; gain = 514.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 804.129 ; gain = 168.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 804.129 ; gain = 514.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 804.129 ; gain = 526.254
INFO: [Common 17-1381] The checkpoint 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.runs/synth_1/fpga_two_stage_mult.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_two_stage_mult_utilization_synth.rpt -pb fpga_two_stage_mult_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 804.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 18 02:42:37 2018...
