Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov  2 08:54:51 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_timing_summary_routed.rpt -pb logic_gate_timing_summary_routed.pb -rpx logic_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  127          inf        0.000                      0                  127           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=54, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 3.985ns (59.408%)  route 2.723ns (40.592%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X85Y150        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           2.723     3.179    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     6.708 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.708    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.667ns  (logic 3.972ns (59.580%)  route 2.695ns (40.420%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDPE                         0.000     0.000 r  LCD_RS_reg/C
    SLICE_X85Y150        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LCD_RS_reg/Q
                         net (fo=1, routed)           2.695     3.151    LCD_RS_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.516     6.667 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.667    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.635ns  (logic 3.980ns (59.989%)  route 2.655ns (40.011%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE                         0.000     0.000 r  LED_out_reg[4]/C
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_out_reg[4]/Q
                         net (fo=1, routed)           2.655     3.111    LED_out_OBUF[4]
    N7                   OBUF (Prop_obuf_I_O)         3.524     6.635 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.635    LED_out[4]
    N7                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 4.059ns (61.755%)  route 2.514ns (38.245%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE                         0.000     0.000 r  LED_out_reg[0]/C
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_out_reg[0]/Q
                         net (fo=1, routed)           2.514     3.032    LED_out_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         3.541     6.572 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.572    LED_out[0]
    N5                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 4.061ns (61.794%)  route 2.511ns (38.206%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE                         0.000     0.000 r  LED_out_reg[5]/C
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_out_reg[5]/Q
                         net (fo=1, routed)           2.511     3.029    LED_out_OBUF[5]
    M2                   OBUF (Prop_obuf_I_O)         3.543     6.571 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.571    LED_out[5]
    M2                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RW_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.551ns  (logic 3.978ns (60.714%)  route 2.574ns (39.286%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDPE                         0.000     0.000 r  LCD_RW_reg/C
    SLICE_X85Y153        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LCD_RW_reg/Q
                         net (fo=1, routed)           2.574     3.030    LCD_RW_OBUF
    D6                   OBUF (Prop_obuf_I_O)         3.522     6.551 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     6.551    LCD_RW
    D6                                                                r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 4.079ns (62.483%)  route 2.449ns (37.517%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDCE                         0.000     0.000 r  LCD_DATA_reg[0]/C
    SLICE_X84Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.449     2.967    LCD_DATA_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.561     6.528 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.528    LCD_DATA[0]
    A4                                                                r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 4.083ns (63.019%)  route 2.396ns (36.981%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y149        FDCE                         0.000     0.000 r  LCD_DATA_reg[4]/C
    SLICE_X84Y149        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           2.396     2.914    LCD_DATA_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.565     6.479 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.479    LCD_DATA[4]
    A2                                                                r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 3.997ns (62.915%)  route 2.356ns (37.085%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE                         0.000     0.000 r  LED_out_reg[1]/C
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_out_reg[1]/Q
                         net (fo=1, routed)           2.356     2.812    LED_out_OBUF[1]
    M1                   OBUF (Prop_obuf_I_O)         3.541     6.354 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.354    LED_out[1]
    M1                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.186ns (46.175%)  route 0.217ns (53.825%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=57, routed)          0.217     0.358    state[2]
    SLICE_X80Y148        LUT6 (Prop_lut6_I2_O)        0.045     0.403 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.403    cnt[0]
    SLICE_X80Y148        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.801%)  route 0.220ns (54.199%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=57, routed)          0.220     0.361    state[2]
    SLICE_X82Y148        LUT6 (Prop_lut6_I5_O)        0.045     0.406 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.406    state__0[2]
    SLICE_X82Y148        FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.216%)  route 0.244ns (56.784%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X83Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[0]/Q
                         net (fo=27, routed)          0.244     0.385    state[0]
    SLICE_X83Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.430 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    state__0[0]
    SLICE_X83Y148        FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.186ns (41.619%)  route 0.261ns (58.381%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X82Y149        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.261     0.402    state[1]
    SLICE_X81Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.447 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.447    cnt[2]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.186ns (37.782%)  route 0.306ns (62.218%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X82Y149        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.306     0.447    state[1]
    SLICE_X81Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.492 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.492    cnt[3]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.231ns (46.761%)  route 0.263ns (53.239%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDCE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X81Y149        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[4]/Q
                         net (fo=32, routed)          0.204     0.345    cnt_reg_n_0_[4]
    SLICE_X82Y149        LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.059     0.449    FSM_sequential_state[1]_i_4_n_0
    SLICE_X82Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.494 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.494    state__0[1]
    SLICE_X82Y149        FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.627%)  route 0.367ns (66.373%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[2]/Q
                         net (fo=57, routed)          0.367     0.508    state[2]
    SLICE_X81Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.553 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.553    cnt[4]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.183ns (31.780%)  route 0.393ns (68.220%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X83Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_state_reg[0]/Q
                         net (fo=27, routed)          0.393     0.534    state[0]
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.042     0.576 r  LED_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.576    LED_out[7]_i_1_n_0
    SLICE_X85Y141        FDRE                                         r  LED_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.186ns (32.134%)  route 0.393ns (67.866%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X83Y148        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_state_reg[0]/Q
                         net (fo=27, routed)          0.393     0.534    state[0]
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.045     0.579 r  LED_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.579    LED_out[1]_i_1_n_0
    SLICE_X85Y141        FDRE                                         r  LED_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.186ns (31.909%)  route 0.397ns (68.091%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X82Y149        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.397     0.538    state[1]
    SLICE_X81Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.583    cnt[1]
    SLICE_X81Y149        FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





