#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001591e4b27f0 .scope module, "top_module" "top_module" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
o000001591e4e6fa8 .functor BUFZ 1, C4<z>; HiZ drive
v000001591e4b3090_0 .net "clk", 0 0, o000001591e4e6fa8;  0 drivers
o000001591e4e6fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001591e4b2980_0 .net "d", 0 0, o000001591e4e6fd8;  0 drivers
v000001591e4b2a20_0 .net "q", 0 0, L_000001591e4b2c00;  1 drivers
v000001591e4b2ac0_0 .var "q1", 0 0;
v000001591e4b2b60_0 .var "q2", 0 0;
E_000001591e4e4e50 .event negedge, v000001591e4b3090_0;
E_000001591e4e4e10 .event posedge, v000001591e4b3090_0;
L_000001591e4b2c00 .functor MUXZ 1, v000001591e4b2b60_0, v000001591e4b2ac0_0, o000001591e4e6fa8, C4<>;
    .scope S_000001591e4b27f0;
T_0 ;
    %wait E_000001591e4e4e10;
    %load/vec4 v000001591e4b2980_0;
    %assign/vec4 v000001591e4b2ac0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001591e4b27f0;
T_1 ;
    %wait E_000001591e4e4e50;
    %load/vec4 v000001591e4b2980_0;
    %assign/vec4 v000001591e4b2b60_0, 0;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "dualedge.v";
