Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2020-07-21 03:05:44	392	392.39	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/710225292	push		false	master	39b865918fe608b836046eaf454b2588f3297161	b9a98a221531...39b865918fe6	Fix missing linebreak in wiring.c	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8,millis=enabled	1.6.7	268	9	13	false	0	0		0	
2020-07-21 03:05:51	392	392.39	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/710225292	push		false	master	39b865918fe608b836046eaf454b2588f3297161	b9a98a221531...39b865918fe6	Fix missing linebreak in wiring.c	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8,millis=enabled	1.6.9	268	9	13	false	0	0		0	
2020-07-21 03:05:57	392	392.39	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/710225292	push		false	master	39b865918fe608b836046eaf454b2588f3297161	b9a98a221531...39b865918fe6	Fix missing linebreak in wiring.c	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8,millis=enabled	1.6.13	268	9	13	false	0	0		0	
2020-07-21 03:06:07	392	392.39	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/710225292	push		false	master	39b865918fe608b836046eaf454b2588f3297161	b9a98a221531...39b865918fe6	Fix missing linebreak in wiring.c	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8,millis=enabled	1.8.6	268	9	13	false	0	0		0	
2020-07-21 03:06:13	392	392.39	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/710225292	push		false	master	39b865918fe608b836046eaf454b2588f3297161	b9a98a221531...39b865918fe6	Fix missing linebreak in wiring.c	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8,millis=enabled	1.8.13	268	9	13	false	0	0		0	
