Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Oct 29 18:12:12 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1024/default_mul15/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  225         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (225)
5. checking no_input_delay (29)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (225)
--------------------------
 There are 225 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src27_reg[0]/C
src27_reg[1]/C
src28_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (225)
--------------------------------------------------
 There are 225 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src27_reg[0]/D
src27_reg[1]/D
src28_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  255          inf        0.000                      0                  255           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.235ns  (logic 10.016ns (45.046%)  route 12.219ns (54.954%))
  Logic Levels:           24  (CARRY4=11 FDRE=1 LUT2=1 LUT4=1 LUT5=6 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.058     1.399    compressor/gpc0/src0[1]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097     1.496 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.496    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.891 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.740     2.631    compressor/gpc181/lut6_2_inst0/I4
    SLICE_X3Y87                                                       r  compressor/gpc181/lut6_2_inst0/LUT5/I4
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.105     2.736 r  compressor/gpc181/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.719     3.456    compressor/gpc181/lut6_2_inst0_n_0
    SLICE_X3Y86                                                       r  compressor/gpc181/carry4_inst0/DI[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.662     4.118 r  compressor/gpc181/carry4_inst0/O[3]
                         net (fo=4, routed)           0.694     4.812    compressor/gpc286/lut6_2_inst0/I4
    SLICE_X2Y84                                                       r  compressor/gpc286/lut6_2_inst0/LUT5/I4
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.239     5.051 r  compressor/gpc286/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.581     5.632    compressor/gpc286/lut6_2_inst0_n_0
    SLICE_X1Y84                                                       r  compressor/gpc286/carry4_inst0/DI[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.592     6.224 r  compressor/gpc286/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.617     6.841    compressor/gpc379/lut6_2_inst0/I4
    SLICE_X3Y82                                                       r  compressor/gpc379/lut6_2_inst0/LUT5/I4
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.946 r  compressor/gpc379/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.598     7.543    compressor/gpc379/lut6_2_inst0_n_0
    SLICE_X4Y82                                                       r  compressor/gpc379/carry4_inst0/DI[0]
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.597     8.140 r  compressor/gpc379/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.638     8.778    compressor/gpc467/lut6_2_inst0/I4
    SLICE_X7Y81                                                       r  compressor/gpc467/lut6_2_inst0/LUT5/I4
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105     8.883 r  compressor/gpc467/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     9.506    compressor/gpc467/lut6_2_inst0_n_0
    SLICE_X6Y81                                                       r  compressor/gpc467/carry4_inst0/DI[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    10.128 r  compressor/gpc467/carry4_inst0/O[2]
                         net (fo=4, routed)           0.289    10.418    compressor/gpc531/lut6_2_inst0/I4
    SLICE_X5Y80                                                       r  compressor/gpc531/lut6_2_inst0/LUT5/I4
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.225    10.643 r  compressor/gpc531/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617    11.260    compressor/gpc531/lut6_2_inst0_n_0
    SLICE_X4Y80                                                       r  compressor/gpc531/carry4_inst0/DI[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    11.882 r  compressor/gpc531/carry4_inst0/O[2]
                         net (fo=1, routed)           0.416    12.297    compressor/gpc584/lut6_2_inst3/I5
    SLICE_X3Y79                                                       r  compressor/gpc584/lut6_2_inst3/LUT6/I5
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.230    12.527 r  compressor/gpc584/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000    12.527    compressor/gpc584/lut6_2_inst3_n_1
    SLICE_X3Y79                                                       r  compressor/gpc584/carry4_inst0/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.826 r  compressor/gpc584/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.521    13.347    compressor/gpc692/lut6_2_inst0/I4
    SLICE_X2Y80                                                       r  compressor/gpc692/lut6_2_inst0/LUT5/I4
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.102    13.449 r  compressor/gpc692/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.606    14.055    compressor/gpc692/lut6_2_inst0_n_0
    SLICE_X2Y79                                                       r  compressor/gpc692/carry4_inst0/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.496    14.551 r  compressor/gpc692/carry4_inst0/O[1]
                         net (fo=2, routed)           0.586    15.137    compressor/gpc736/lut5_prop3_0[0]
    SLICE_X1Y79                                                       r  compressor/gpc736/lut4_prop0/I3
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.216    15.353 r  compressor/gpc736/lut4_prop0/O
                         net (fo=1, routed)           0.000    15.353    compressor/gpc736/lut4_prop0_n_0
    SLICE_X1Y79                                                       r  compressor/gpc736/carry4_inst0/S[0]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    15.805 r  compressor/gpc736/carry4_inst0/O[3]
                         net (fo=4, routed)           0.551    16.356    compressor/gpc773/lut6_2_inst2/I4
    SLICE_X1Y78                                                       r  compressor/gpc773/lut6_2_inst2/LUT6/I4
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.234    16.590 r  compressor/gpc773/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000    16.590    compressor/gpc773/lut6_2_inst2_n_1
    SLICE_X1Y78                                                       r  compressor/gpc773/carry4_inst0/S[2]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    16.891 r  compressor/gpc773/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.986    17.878    compressor/gpc804/lut6_2_inst1/I4
    SLICE_X0Y76                                                       r  compressor/gpc804/lut6_2_inst1/LUT6/I4
    SLICE_X0Y76          LUT6 (Prop_lut6_I4_O)        0.097    17.975 r  compressor/gpc804/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000    17.975    compressor/gpc804/lut6_2_inst1_n_1
    SLICE_X0Y76                                                       r  compressor/gpc804/carry4_inst0/S[1]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    18.452 r  compressor/gpc804/carry4_inst0/O[3]
                         net (fo=1, routed)           1.378    19.830    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.405    22.235 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.235    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.195ns  (logic 9.970ns (44.918%)  route 12.226ns (55.082%))
  Logic Levels:           24  (CARRY4=11 FDRE=1 LUT2=1 LUT4=1 LUT5=6 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.058     1.399    compressor/gpc0/src0[1]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097     1.496 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.496    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.891 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.740     2.631    compressor/gpc181/lut6_2_inst0/I4
    SLICE_X3Y87                                                       r  compressor/gpc181/lut6_2_inst0/LUT5/I4
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.105     2.736 r  compressor/gpc181/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.719     3.456    compressor/gpc181/lut6_2_inst0_n_0
    SLICE_X3Y86                                                       r  compressor/gpc181/carry4_inst0/DI[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.662     4.118 r  compressor/gpc181/carry4_inst0/O[3]
                         net (fo=4, routed)           0.694     4.812    compressor/gpc286/lut6_2_inst0/I4
    SLICE_X2Y84                                                       r  compressor/gpc286/lut6_2_inst0/LUT5/I4
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.239     5.051 r  compressor/gpc286/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.581     5.632    compressor/gpc286/lut6_2_inst0_n_0
    SLICE_X1Y84                                                       r  compressor/gpc286/carry4_inst0/DI[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.592     6.224 r  compressor/gpc286/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.617     6.841    compressor/gpc379/lut6_2_inst0/I4
    SLICE_X3Y82                                                       r  compressor/gpc379/lut6_2_inst0/LUT5/I4
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.946 r  compressor/gpc379/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.598     7.543    compressor/gpc379/lut6_2_inst0_n_0
    SLICE_X4Y82                                                       r  compressor/gpc379/carry4_inst0/DI[0]
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.597     8.140 r  compressor/gpc379/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.638     8.778    compressor/gpc467/lut6_2_inst0/I4
    SLICE_X7Y81                                                       r  compressor/gpc467/lut6_2_inst0/LUT5/I4
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105     8.883 r  compressor/gpc467/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     9.506    compressor/gpc467/lut6_2_inst0_n_0
    SLICE_X6Y81                                                       r  compressor/gpc467/carry4_inst0/DI[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    10.128 r  compressor/gpc467/carry4_inst0/O[2]
                         net (fo=4, routed)           0.289    10.418    compressor/gpc531/lut6_2_inst0/I4
    SLICE_X5Y80                                                       r  compressor/gpc531/lut6_2_inst0/LUT5/I4
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.225    10.643 r  compressor/gpc531/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617    11.260    compressor/gpc531/lut6_2_inst0_n_0
    SLICE_X4Y80                                                       r  compressor/gpc531/carry4_inst0/DI[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    11.882 r  compressor/gpc531/carry4_inst0/O[2]
                         net (fo=1, routed)           0.416    12.297    compressor/gpc584/lut6_2_inst3/I5
    SLICE_X3Y79                                                       r  compressor/gpc584/lut6_2_inst3/LUT6/I5
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.230    12.527 r  compressor/gpc584/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000    12.527    compressor/gpc584/lut6_2_inst3_n_1
    SLICE_X3Y79                                                       r  compressor/gpc584/carry4_inst0/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.826 r  compressor/gpc584/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.521    13.347    compressor/gpc692/lut6_2_inst0/I4
    SLICE_X2Y80                                                       r  compressor/gpc692/lut6_2_inst0/LUT5/I4
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.102    13.449 r  compressor/gpc692/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.606    14.055    compressor/gpc692/lut6_2_inst0_n_0
    SLICE_X2Y79                                                       r  compressor/gpc692/carry4_inst0/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.496    14.551 r  compressor/gpc692/carry4_inst0/O[1]
                         net (fo=2, routed)           0.586    15.137    compressor/gpc736/lut5_prop3_0[0]
    SLICE_X1Y79                                                       r  compressor/gpc736/lut4_prop0/I3
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.216    15.353 r  compressor/gpc736/lut4_prop0/O
                         net (fo=1, routed)           0.000    15.353    compressor/gpc736/lut4_prop0_n_0
    SLICE_X1Y79                                                       r  compressor/gpc736/carry4_inst0/S[0]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    15.805 r  compressor/gpc736/carry4_inst0/O[3]
                         net (fo=4, routed)           0.551    16.356    compressor/gpc773/lut6_2_inst2/I4
    SLICE_X1Y78                                                       r  compressor/gpc773/lut6_2_inst2/LUT6/I4
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.234    16.590 r  compressor/gpc773/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000    16.590    compressor/gpc773/lut6_2_inst2_n_1
    SLICE_X1Y78                                                       r  compressor/gpc773/carry4_inst0/S[2]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    16.891 r  compressor/gpc773/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.986    17.878    compressor/gpc804/lut6_2_inst1/I4
    SLICE_X0Y76                                                       r  compressor/gpc804/lut6_2_inst1/LUT6/I4
    SLICE_X0Y76          LUT6 (Prop_lut6_I4_O)        0.097    17.975 r  compressor/gpc804/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000    17.975    compressor/gpc804/lut6_2_inst1_n_1
    SLICE_X0Y76                                                       r  compressor/gpc804/carry4_inst0/S[1]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    18.407 r  compressor/gpc804/carry4_inst0/O[2]
                         net (fo=1, routed)           1.385    19.792    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.404    22.195 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.195    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.908ns  (logic 9.684ns (44.204%)  route 12.224ns (55.796%))
  Logic Levels:           24  (CARRY4=11 FDRE=1 LUT2=1 LUT4=1 LUT5=6 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.058     1.399    compressor/gpc0/src0[1]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097     1.496 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.496    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.891 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.740     2.631    compressor/gpc181/lut6_2_inst0/I4
    SLICE_X3Y87                                                       r  compressor/gpc181/lut6_2_inst0/LUT5/I4
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.105     2.736 r  compressor/gpc181/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.719     3.456    compressor/gpc181/lut6_2_inst0_n_0
    SLICE_X3Y86                                                       r  compressor/gpc181/carry4_inst0/DI[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.662     4.118 r  compressor/gpc181/carry4_inst0/O[3]
                         net (fo=4, routed)           0.694     4.812    compressor/gpc286/lut6_2_inst0/I4
    SLICE_X2Y84                                                       r  compressor/gpc286/lut6_2_inst0/LUT5/I4
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.239     5.051 r  compressor/gpc286/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.581     5.632    compressor/gpc286/lut6_2_inst0_n_0
    SLICE_X1Y84                                                       r  compressor/gpc286/carry4_inst0/DI[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.592     6.224 r  compressor/gpc286/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.617     6.841    compressor/gpc379/lut6_2_inst0/I4
    SLICE_X3Y82                                                       r  compressor/gpc379/lut6_2_inst0/LUT5/I4
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.946 r  compressor/gpc379/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.598     7.543    compressor/gpc379/lut6_2_inst0_n_0
    SLICE_X4Y82                                                       r  compressor/gpc379/carry4_inst0/DI[0]
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.597     8.140 r  compressor/gpc379/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.638     8.778    compressor/gpc467/lut6_2_inst0/I4
    SLICE_X7Y81                                                       r  compressor/gpc467/lut6_2_inst0/LUT5/I4
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105     8.883 r  compressor/gpc467/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     9.506    compressor/gpc467/lut6_2_inst0_n_0
    SLICE_X6Y81                                                       r  compressor/gpc467/carry4_inst0/DI[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    10.128 r  compressor/gpc467/carry4_inst0/O[2]
                         net (fo=4, routed)           0.289    10.418    compressor/gpc531/lut6_2_inst0/I4
    SLICE_X5Y80                                                       r  compressor/gpc531/lut6_2_inst0/LUT5/I4
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.225    10.643 r  compressor/gpc531/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617    11.260    compressor/gpc531/lut6_2_inst0_n_0
    SLICE_X4Y80                                                       r  compressor/gpc531/carry4_inst0/DI[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    11.882 r  compressor/gpc531/carry4_inst0/O[2]
                         net (fo=1, routed)           0.416    12.297    compressor/gpc584/lut6_2_inst3/I5
    SLICE_X3Y79                                                       r  compressor/gpc584/lut6_2_inst3/LUT6/I5
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.230    12.527 r  compressor/gpc584/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000    12.527    compressor/gpc584/lut6_2_inst3_n_1
    SLICE_X3Y79                                                       r  compressor/gpc584/carry4_inst0/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.826 r  compressor/gpc584/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.521    13.347    compressor/gpc692/lut6_2_inst0/I4
    SLICE_X2Y80                                                       r  compressor/gpc692/lut6_2_inst0/LUT5/I4
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.102    13.449 r  compressor/gpc692/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.606    14.055    compressor/gpc692/lut6_2_inst0_n_0
    SLICE_X2Y79                                                       r  compressor/gpc692/carry4_inst0/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.496    14.551 r  compressor/gpc692/carry4_inst0/O[1]
                         net (fo=2, routed)           0.586    15.137    compressor/gpc736/lut5_prop3_0[0]
    SLICE_X1Y79                                                       r  compressor/gpc736/lut4_prop0/I3
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.216    15.353 r  compressor/gpc736/lut4_prop0/O
                         net (fo=1, routed)           0.000    15.353    compressor/gpc736/lut4_prop0_n_0
    SLICE_X1Y79                                                       r  compressor/gpc736/carry4_inst0/S[0]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    15.805 r  compressor/gpc736/carry4_inst0/O[3]
                         net (fo=4, routed)           0.551    16.356    compressor/gpc773/lut6_2_inst2/I4
    SLICE_X1Y78                                                       r  compressor/gpc773/lut6_2_inst2/LUT6/I4
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.234    16.590 r  compressor/gpc773/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000    16.590    compressor/gpc773/lut6_2_inst2_n_1
    SLICE_X1Y78                                                       r  compressor/gpc773/carry4_inst0/S[2]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    16.891 r  compressor/gpc773/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.986    17.878    compressor/gpc804/lut6_2_inst1/I4
    SLICE_X0Y76                                                       r  compressor/gpc804/lut6_2_inst1/LUT6/I4
    SLICE_X0Y76          LUT6 (Prop_lut6_I4_O)        0.097    17.975 r  compressor/gpc804/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000    17.975    compressor/gpc804/lut6_2_inst1_n_1
    SLICE_X0Y76                                                       r  compressor/gpc804/carry4_inst0/S[1]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    18.144 r  compressor/gpc804/carry4_inst0/O[1]
                         net (fo=1, routed)           1.383    19.527    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.381    21.908 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.908    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.695ns  (logic 9.960ns (45.908%)  route 11.735ns (54.092%))
  Logic Levels:           24  (CARRY4=11 FDRE=1 LUT2=2 LUT4=2 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.058     1.399    compressor/gpc0/src0[1]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097     1.496 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.496    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.891 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.740     2.631    compressor/gpc181/lut6_2_inst0/I4
    SLICE_X3Y87                                                       r  compressor/gpc181/lut6_2_inst0/LUT5/I4
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.105     2.736 r  compressor/gpc181/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.719     3.456    compressor/gpc181/lut6_2_inst0_n_0
    SLICE_X3Y86                                                       r  compressor/gpc181/carry4_inst0/DI[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.662     4.118 r  compressor/gpc181/carry4_inst0/O[3]
                         net (fo=4, routed)           0.694     4.812    compressor/gpc286/lut6_2_inst0/I4
    SLICE_X2Y84                                                       r  compressor/gpc286/lut6_2_inst0/LUT5/I4
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.239     5.051 r  compressor/gpc286/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.581     5.632    compressor/gpc286/lut6_2_inst0_n_0
    SLICE_X1Y84                                                       r  compressor/gpc286/carry4_inst0/DI[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.592     6.224 r  compressor/gpc286/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.617     6.841    compressor/gpc379/lut6_2_inst0/I4
    SLICE_X3Y82                                                       r  compressor/gpc379/lut6_2_inst0/LUT5/I4
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.946 r  compressor/gpc379/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.598     7.543    compressor/gpc379/lut6_2_inst0_n_0
    SLICE_X4Y82                                                       r  compressor/gpc379/carry4_inst0/DI[0]
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.597     8.140 r  compressor/gpc379/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.638     8.778    compressor/gpc467/lut6_2_inst0/I4
    SLICE_X7Y81                                                       r  compressor/gpc467/lut6_2_inst0/LUT5/I4
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105     8.883 r  compressor/gpc467/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     9.506    compressor/gpc467/lut6_2_inst0_n_0
    SLICE_X6Y81                                                       r  compressor/gpc467/carry4_inst0/DI[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    10.128 r  compressor/gpc467/carry4_inst0/O[2]
                         net (fo=4, routed)           0.289    10.418    compressor/gpc531/lut6_2_inst0/I4
    SLICE_X5Y80                                                       r  compressor/gpc531/lut6_2_inst0/LUT5/I4
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.225    10.643 r  compressor/gpc531/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617    11.260    compressor/gpc531/lut6_2_inst0_n_0
    SLICE_X4Y80                                                       r  compressor/gpc531/carry4_inst0/DI[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    11.882 r  compressor/gpc531/carry4_inst0/O[2]
                         net (fo=1, routed)           0.416    12.297    compressor/gpc584/lut6_2_inst3/I5
    SLICE_X3Y79                                                       r  compressor/gpc584/lut6_2_inst3/LUT6/I5
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.230    12.527 r  compressor/gpc584/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000    12.527    compressor/gpc584/lut6_2_inst3_n_1
    SLICE_X3Y79                                                       r  compressor/gpc584/carry4_inst0/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.826 r  compressor/gpc584/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.521    13.347    compressor/gpc692/lut6_2_inst0/I4
    SLICE_X2Y80                                                       r  compressor/gpc692/lut6_2_inst0/LUT5/I4
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.102    13.449 r  compressor/gpc692/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.606    14.055    compressor/gpc692/lut6_2_inst0_n_0
    SLICE_X2Y79                                                       r  compressor/gpc692/carry4_inst0/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.496    14.551 r  compressor/gpc692/carry4_inst0/O[1]
                         net (fo=2, routed)           0.586    15.137    compressor/gpc736/lut5_prop3_0[0]
    SLICE_X1Y79                                                       r  compressor/gpc736/lut4_prop0/I3
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.216    15.353 r  compressor/gpc736/lut4_prop0/O
                         net (fo=1, routed)           0.000    15.353    compressor/gpc736/lut4_prop0_n_0
    SLICE_X1Y79                                                       r  compressor/gpc736/carry4_inst0/S[0]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    15.760 r  compressor/gpc736/carry4_inst0/O[2]
                         net (fo=2, routed)           0.448    16.208    compressor/gpc773/src1[1]
    SLICE_X1Y78                                                       r  compressor/gpc773/lut2_prop1/I1
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.230    16.438 r  compressor/gpc773/lut2_prop1/O
                         net (fo=1, routed)           0.000    16.438    compressor/gpc773/lut2_prop1_n_0
    SLICE_X1Y78                                                       r  compressor/gpc773/carry4_inst0/S[1]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    16.915 r  compressor/gpc773/carry4_inst0/O[3]
                         net (fo=2, routed)           0.604    17.519    compressor/gpc804/src0[4]
    SLICE_X0Y76                                                       r  compressor/gpc804/lut4_prop0/I3
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.234    17.753 r  compressor/gpc804/lut4_prop0/O
                         net (fo=1, routed)           0.000    17.753    compressor/gpc804/lut4_prop0_n_0
    SLICE_X0Y76                                                       r  compressor/gpc804/carry4_inst0/S[0]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    17.940 r  compressor/gpc804/carry4_inst0/O[0]
                         net (fo=1, routed)           1.381    19.320    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.375    21.695 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.695    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.813ns  (logic 9.520ns (45.742%)  route 11.293ns (54.258%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT2=2 LUT4=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.058     1.399    compressor/gpc0/src0[1]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097     1.496 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.496    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.891 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.740     2.631    compressor/gpc181/lut6_2_inst0/I4
    SLICE_X3Y87                                                       r  compressor/gpc181/lut6_2_inst0/LUT5/I4
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.105     2.736 r  compressor/gpc181/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.719     3.456    compressor/gpc181/lut6_2_inst0_n_0
    SLICE_X3Y86                                                       r  compressor/gpc181/carry4_inst0/DI[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.662     4.118 r  compressor/gpc181/carry4_inst0/O[3]
                         net (fo=4, routed)           0.694     4.812    compressor/gpc286/lut6_2_inst0/I4
    SLICE_X2Y84                                                       r  compressor/gpc286/lut6_2_inst0/LUT5/I4
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.239     5.051 r  compressor/gpc286/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.581     5.632    compressor/gpc286/lut6_2_inst0_n_0
    SLICE_X1Y84                                                       r  compressor/gpc286/carry4_inst0/DI[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.592     6.224 r  compressor/gpc286/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.617     6.841    compressor/gpc379/lut6_2_inst0/I4
    SLICE_X3Y82                                                       r  compressor/gpc379/lut6_2_inst0/LUT5/I4
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.946 r  compressor/gpc379/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.598     7.543    compressor/gpc379/lut6_2_inst0_n_0
    SLICE_X4Y82                                                       r  compressor/gpc379/carry4_inst0/DI[0]
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.597     8.140 r  compressor/gpc379/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.638     8.778    compressor/gpc467/lut6_2_inst0/I4
    SLICE_X7Y81                                                       r  compressor/gpc467/lut6_2_inst0/LUT5/I4
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105     8.883 r  compressor/gpc467/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     9.506    compressor/gpc467/lut6_2_inst0_n_0
    SLICE_X6Y81                                                       r  compressor/gpc467/carry4_inst0/DI[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    10.128 r  compressor/gpc467/carry4_inst0/O[2]
                         net (fo=4, routed)           0.289    10.418    compressor/gpc531/lut6_2_inst0/I4
    SLICE_X5Y80                                                       r  compressor/gpc531/lut6_2_inst0/LUT5/I4
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.225    10.643 r  compressor/gpc531/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617    11.260    compressor/gpc531/lut6_2_inst0_n_0
    SLICE_X4Y80                                                       r  compressor/gpc531/carry4_inst0/DI[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    11.882 r  compressor/gpc531/carry4_inst0/O[2]
                         net (fo=1, routed)           0.416    12.297    compressor/gpc584/lut6_2_inst3/I5
    SLICE_X3Y79                                                       r  compressor/gpc584/lut6_2_inst3/LUT6/I5
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.230    12.527 r  compressor/gpc584/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000    12.527    compressor/gpc584/lut6_2_inst3_n_1
    SLICE_X3Y79                                                       r  compressor/gpc584/carry4_inst0/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.826 r  compressor/gpc584/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.521    13.347    compressor/gpc692/lut6_2_inst0/I4
    SLICE_X2Y80                                                       r  compressor/gpc692/lut6_2_inst0/LUT5/I4
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.102    13.449 r  compressor/gpc692/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.606    14.055    compressor/gpc692/lut6_2_inst0_n_0
    SLICE_X2Y79                                                       r  compressor/gpc692/carry4_inst0/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.496    14.551 r  compressor/gpc692/carry4_inst0/O[1]
                         net (fo=2, routed)           0.586    15.137    compressor/gpc736/lut5_prop3_0[0]
    SLICE_X1Y79                                                       r  compressor/gpc736/lut4_prop0/I3
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.216    15.353 r  compressor/gpc736/lut4_prop0/O
                         net (fo=1, routed)           0.000    15.353    compressor/gpc736/lut4_prop0_n_0
    SLICE_X1Y79                                                       r  compressor/gpc736/carry4_inst0/S[0]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    15.760 r  compressor/gpc736/carry4_inst0/O[2]
                         net (fo=2, routed)           0.448    16.208    compressor/gpc773/src1[1]
    SLICE_X1Y78                                                       r  compressor/gpc773/lut2_prop1/I1
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.230    16.438 r  compressor/gpc773/lut2_prop1/O
                         net (fo=1, routed)           0.000    16.438    compressor/gpc773/lut2_prop1_n_0
    SLICE_X1Y78                                                       r  compressor/gpc773/carry4_inst0/S[1]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    16.870 r  compressor/gpc773/carry4_inst0/O[2]
                         net (fo=1, routed)           1.541    18.412    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.401    20.813 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.813    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.547ns  (logic 9.273ns (45.130%)  route 11.274ns (54.870%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT2=2 LUT4=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.058     1.399    compressor/gpc0/src0[1]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097     1.496 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.496    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.891 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.740     2.631    compressor/gpc181/lut6_2_inst0/I4
    SLICE_X3Y87                                                       r  compressor/gpc181/lut6_2_inst0/LUT5/I4
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.105     2.736 r  compressor/gpc181/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.719     3.456    compressor/gpc181/lut6_2_inst0_n_0
    SLICE_X3Y86                                                       r  compressor/gpc181/carry4_inst0/DI[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.662     4.118 r  compressor/gpc181/carry4_inst0/O[3]
                         net (fo=4, routed)           0.694     4.812    compressor/gpc286/lut6_2_inst0/I4
    SLICE_X2Y84                                                       r  compressor/gpc286/lut6_2_inst0/LUT5/I4
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.239     5.051 r  compressor/gpc286/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.581     5.632    compressor/gpc286/lut6_2_inst0_n_0
    SLICE_X1Y84                                                       r  compressor/gpc286/carry4_inst0/DI[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.592     6.224 r  compressor/gpc286/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.617     6.841    compressor/gpc379/lut6_2_inst0/I4
    SLICE_X3Y82                                                       r  compressor/gpc379/lut6_2_inst0/LUT5/I4
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.946 r  compressor/gpc379/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.598     7.543    compressor/gpc379/lut6_2_inst0_n_0
    SLICE_X4Y82                                                       r  compressor/gpc379/carry4_inst0/DI[0]
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.597     8.140 r  compressor/gpc379/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.638     8.778    compressor/gpc467/lut6_2_inst0/I4
    SLICE_X7Y81                                                       r  compressor/gpc467/lut6_2_inst0/LUT5/I4
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105     8.883 r  compressor/gpc467/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     9.506    compressor/gpc467/lut6_2_inst0_n_0
    SLICE_X6Y81                                                       r  compressor/gpc467/carry4_inst0/DI[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    10.128 r  compressor/gpc467/carry4_inst0/O[2]
                         net (fo=4, routed)           0.289    10.418    compressor/gpc531/lut6_2_inst0/I4
    SLICE_X5Y80                                                       r  compressor/gpc531/lut6_2_inst0/LUT5/I4
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.225    10.643 r  compressor/gpc531/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617    11.260    compressor/gpc531/lut6_2_inst0_n_0
    SLICE_X4Y80                                                       r  compressor/gpc531/carry4_inst0/DI[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    11.882 r  compressor/gpc531/carry4_inst0/O[2]
                         net (fo=1, routed)           0.416    12.297    compressor/gpc584/lut6_2_inst3/I5
    SLICE_X3Y79                                                       r  compressor/gpc584/lut6_2_inst3/LUT6/I5
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.230    12.527 r  compressor/gpc584/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000    12.527    compressor/gpc584/lut6_2_inst3_n_1
    SLICE_X3Y79                                                       r  compressor/gpc584/carry4_inst0/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.826 r  compressor/gpc584/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.521    13.347    compressor/gpc692/lut6_2_inst0/I4
    SLICE_X2Y80                                                       r  compressor/gpc692/lut6_2_inst0/LUT5/I4
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.102    13.449 r  compressor/gpc692/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.606    14.055    compressor/gpc692/lut6_2_inst0_n_0
    SLICE_X2Y79                                                       r  compressor/gpc692/carry4_inst0/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.496    14.551 r  compressor/gpc692/carry4_inst0/O[1]
                         net (fo=2, routed)           0.586    15.137    compressor/gpc736/lut5_prop3_0[0]
    SLICE_X1Y79                                                       r  compressor/gpc736/lut4_prop0/I3
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.216    15.353 r  compressor/gpc736/lut4_prop0/O
                         net (fo=1, routed)           0.000    15.353    compressor/gpc736/lut4_prop0_n_0
    SLICE_X1Y79                                                       r  compressor/gpc736/carry4_inst0/S[0]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    15.656 r  compressor/gpc736/carry4_inst0/O[1]
                         net (fo=2, routed)           0.454    16.110    compressor/gpc773/src0[2]
    SLICE_X1Y78                                                       r  compressor/gpc773/lut2_prop0/I1
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.225    16.335 r  compressor/gpc773/lut2_prop0/O
                         net (fo=1, routed)           0.000    16.335    compressor/gpc773/lut2_prop0_n_0
    SLICE_X1Y78                                                       r  compressor/gpc773/carry4_inst0/S[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.638 r  compressor/gpc773/carry4_inst0/O[1]
                         net (fo=1, routed)           1.517    18.155    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392    20.547 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.547    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.459ns  (logic 9.163ns (44.789%)  route 11.296ns (55.211%))
  Logic Levels:           22  (CARRY4=10 FDRE=1 LUT2=2 LUT4=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.058     1.399    compressor/gpc0/src0[1]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097     1.496 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.496    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.891 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.740     2.631    compressor/gpc181/lut6_2_inst0/I4
    SLICE_X3Y87                                                       r  compressor/gpc181/lut6_2_inst0/LUT5/I4
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.105     2.736 r  compressor/gpc181/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.719     3.456    compressor/gpc181/lut6_2_inst0_n_0
    SLICE_X3Y86                                                       r  compressor/gpc181/carry4_inst0/DI[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.662     4.118 r  compressor/gpc181/carry4_inst0/O[3]
                         net (fo=4, routed)           0.694     4.812    compressor/gpc286/lut6_2_inst0/I4
    SLICE_X2Y84                                                       r  compressor/gpc286/lut6_2_inst0/LUT5/I4
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.239     5.051 r  compressor/gpc286/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.581     5.632    compressor/gpc286/lut6_2_inst0_n_0
    SLICE_X1Y84                                                       r  compressor/gpc286/carry4_inst0/DI[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.592     6.224 r  compressor/gpc286/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.617     6.841    compressor/gpc379/lut6_2_inst0/I4
    SLICE_X3Y82                                                       r  compressor/gpc379/lut6_2_inst0/LUT5/I4
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.946 r  compressor/gpc379/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.598     7.543    compressor/gpc379/lut6_2_inst0_n_0
    SLICE_X4Y82                                                       r  compressor/gpc379/carry4_inst0/DI[0]
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.597     8.140 r  compressor/gpc379/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.638     8.778    compressor/gpc467/lut6_2_inst0/I4
    SLICE_X7Y81                                                       r  compressor/gpc467/lut6_2_inst0/LUT5/I4
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105     8.883 r  compressor/gpc467/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     9.506    compressor/gpc467/lut6_2_inst0_n_0
    SLICE_X6Y81                                                       r  compressor/gpc467/carry4_inst0/DI[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    10.128 r  compressor/gpc467/carry4_inst0/O[2]
                         net (fo=4, routed)           0.289    10.418    compressor/gpc531/lut6_2_inst0/I4
    SLICE_X5Y80                                                       r  compressor/gpc531/lut6_2_inst0/LUT5/I4
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.225    10.643 r  compressor/gpc531/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617    11.260    compressor/gpc531/lut6_2_inst0_n_0
    SLICE_X4Y80                                                       r  compressor/gpc531/carry4_inst0/DI[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    11.882 r  compressor/gpc531/carry4_inst0/O[2]
                         net (fo=1, routed)           0.416    12.297    compressor/gpc584/lut6_2_inst3/I5
    SLICE_X3Y79                                                       r  compressor/gpc584/lut6_2_inst3/LUT6/I5
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.230    12.527 r  compressor/gpc584/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000    12.527    compressor/gpc584/lut6_2_inst3_n_1
    SLICE_X3Y79                                                       r  compressor/gpc584/carry4_inst0/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.826 r  compressor/gpc584/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.521    13.347    compressor/gpc692/lut6_2_inst0/I4
    SLICE_X2Y80                                                       r  compressor/gpc692/lut6_2_inst0/LUT5/I4
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.102    13.449 r  compressor/gpc692/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.606    14.055    compressor/gpc692/lut6_2_inst0_n_0
    SLICE_X2Y79                                                       r  compressor/gpc692/carry4_inst0/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.496    14.551 r  compressor/gpc692/carry4_inst0/O[1]
                         net (fo=2, routed)           0.586    15.137    compressor/gpc736/lut5_prop3_0[0]
    SLICE_X1Y79                                                       r  compressor/gpc736/lut4_prop0/I3
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.216    15.353 r  compressor/gpc736/lut4_prop0/O
                         net (fo=1, routed)           0.000    15.353    compressor/gpc736/lut4_prop0_n_0
    SLICE_X1Y79                                                       r  compressor/gpc736/carry4_inst0/S[0]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    15.656 r  compressor/gpc736/carry4_inst0/O[1]
                         net (fo=2, routed)           0.454    16.110    compressor/gpc773/src0[2]
    SLICE_X1Y78                                                       r  compressor/gpc773/lut2_prop0/I1
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.225    16.335 r  compressor/gpc773/lut2_prop0/O
                         net (fo=1, routed)           0.000    16.335    compressor/gpc773/lut2_prop0_n_0
    SLICE_X1Y78                                                       r  compressor/gpc773/carry4_inst0/S[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    16.522 r  compressor/gpc773/carry4_inst0/O[0]
                         net (fo=1, routed)           1.539    18.061    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398    20.459 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.459    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.577ns  (logic 8.629ns (44.079%)  route 10.948ns (55.921%))
  Logic Levels:           20  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.058     1.399    compressor/gpc0/src0[1]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097     1.496 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.496    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.891 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.740     2.631    compressor/gpc181/lut6_2_inst0/I4
    SLICE_X3Y87                                                       r  compressor/gpc181/lut6_2_inst0/LUT5/I4
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.105     2.736 r  compressor/gpc181/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.719     3.456    compressor/gpc181/lut6_2_inst0_n_0
    SLICE_X3Y86                                                       r  compressor/gpc181/carry4_inst0/DI[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.662     4.118 r  compressor/gpc181/carry4_inst0/O[3]
                         net (fo=4, routed)           0.694     4.812    compressor/gpc286/lut6_2_inst0/I4
    SLICE_X2Y84                                                       r  compressor/gpc286/lut6_2_inst0/LUT5/I4
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.239     5.051 r  compressor/gpc286/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.581     5.632    compressor/gpc286/lut6_2_inst0_n_0
    SLICE_X1Y84                                                       r  compressor/gpc286/carry4_inst0/DI[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.592     6.224 r  compressor/gpc286/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.617     6.841    compressor/gpc379/lut6_2_inst0/I4
    SLICE_X3Y82                                                       r  compressor/gpc379/lut6_2_inst0/LUT5/I4
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.946 r  compressor/gpc379/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.598     7.543    compressor/gpc379/lut6_2_inst0_n_0
    SLICE_X4Y82                                                       r  compressor/gpc379/carry4_inst0/DI[0]
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.597     8.140 r  compressor/gpc379/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.638     8.778    compressor/gpc467/lut6_2_inst0/I4
    SLICE_X7Y81                                                       r  compressor/gpc467/lut6_2_inst0/LUT5/I4
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105     8.883 r  compressor/gpc467/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     9.506    compressor/gpc467/lut6_2_inst0_n_0
    SLICE_X6Y81                                                       r  compressor/gpc467/carry4_inst0/DI[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    10.128 r  compressor/gpc467/carry4_inst0/O[2]
                         net (fo=4, routed)           0.289    10.418    compressor/gpc531/lut6_2_inst0/I4
    SLICE_X5Y80                                                       r  compressor/gpc531/lut6_2_inst0/LUT5/I4
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.225    10.643 r  compressor/gpc531/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617    11.260    compressor/gpc531/lut6_2_inst0_n_0
    SLICE_X4Y80                                                       r  compressor/gpc531/carry4_inst0/DI[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    11.882 r  compressor/gpc531/carry4_inst0/O[2]
                         net (fo=1, routed)           0.416    12.297    compressor/gpc584/lut6_2_inst3/I5
    SLICE_X3Y79                                                       r  compressor/gpc584/lut6_2_inst3/LUT6/I5
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.230    12.527 r  compressor/gpc584/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000    12.527    compressor/gpc584/lut6_2_inst3_n_1
    SLICE_X3Y79                                                       r  compressor/gpc584/carry4_inst0/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.826 r  compressor/gpc584/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.521    13.347    compressor/gpc692/lut6_2_inst0/I4
    SLICE_X2Y80                                                       r  compressor/gpc692/lut6_2_inst0/LUT5/I4
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.102    13.449 r  compressor/gpc692/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.606    14.055    compressor/gpc692/lut6_2_inst0_n_0
    SLICE_X2Y79                                                       r  compressor/gpc692/carry4_inst0/DI[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.496    14.551 r  compressor/gpc692/carry4_inst0/O[1]
                         net (fo=2, routed)           0.586    15.137    compressor/gpc736/lut5_prop3_0[0]
    SLICE_X1Y79                                                       r  compressor/gpc736/lut4_prop0/I3
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.216    15.353 r  compressor/gpc736/lut4_prop0/O
                         net (fo=1, routed)           0.000    15.353    compressor/gpc736/lut4_prop0_n_0
    SLICE_X1Y79                                                       r  compressor/gpc736/carry4_inst0/S[0]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    15.540 r  compressor/gpc736/carry4_inst0/O[0]
                         net (fo=1, routed)           1.645    17.185    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.392    19.577 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.577    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.210ns  (logic 8.004ns (43.953%)  route 10.206ns (56.047%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.058     1.399    compressor/gpc0/src0[1]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097     1.496 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.496    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.891 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.740     2.631    compressor/gpc181/lut6_2_inst0/I4
    SLICE_X3Y87                                                       r  compressor/gpc181/lut6_2_inst0/LUT5/I4
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.105     2.736 r  compressor/gpc181/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.719     3.456    compressor/gpc181/lut6_2_inst0_n_0
    SLICE_X3Y86                                                       r  compressor/gpc181/carry4_inst0/DI[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.662     4.118 r  compressor/gpc181/carry4_inst0/O[3]
                         net (fo=4, routed)           0.694     4.812    compressor/gpc286/lut6_2_inst0/I4
    SLICE_X2Y84                                                       r  compressor/gpc286/lut6_2_inst0/LUT5/I4
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.239     5.051 r  compressor/gpc286/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.581     5.632    compressor/gpc286/lut6_2_inst0_n_0
    SLICE_X1Y84                                                       r  compressor/gpc286/carry4_inst0/DI[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.592     6.224 r  compressor/gpc286/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.617     6.841    compressor/gpc379/lut6_2_inst0/I4
    SLICE_X3Y82                                                       r  compressor/gpc379/lut6_2_inst0/LUT5/I4
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.946 r  compressor/gpc379/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.598     7.543    compressor/gpc379/lut6_2_inst0_n_0
    SLICE_X4Y82                                                       r  compressor/gpc379/carry4_inst0/DI[0]
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.597     8.140 r  compressor/gpc379/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.638     8.778    compressor/gpc467/lut6_2_inst0/I4
    SLICE_X7Y81                                                       r  compressor/gpc467/lut6_2_inst0/LUT5/I4
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105     8.883 r  compressor/gpc467/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     9.506    compressor/gpc467/lut6_2_inst0_n_0
    SLICE_X6Y81                                                       r  compressor/gpc467/carry4_inst0/DI[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    10.128 r  compressor/gpc467/carry4_inst0/O[2]
                         net (fo=4, routed)           0.289    10.418    compressor/gpc531/lut6_2_inst0/I4
    SLICE_X5Y80                                                       r  compressor/gpc531/lut6_2_inst0/LUT5/I4
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.225    10.643 r  compressor/gpc531/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617    11.260    compressor/gpc531/lut6_2_inst0_n_0
    SLICE_X4Y80                                                       r  compressor/gpc531/carry4_inst0/DI[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    11.882 r  compressor/gpc531/carry4_inst0/O[2]
                         net (fo=1, routed)           0.416    12.297    compressor/gpc584/lut6_2_inst3/I5
    SLICE_X3Y79                                                       r  compressor/gpc584/lut6_2_inst3/LUT6/I5
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.230    12.527 r  compressor/gpc584/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000    12.527    compressor/gpc584/lut6_2_inst3_n_1
    SLICE_X3Y79                                                       r  compressor/gpc584/carry4_inst0/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.826 r  compressor/gpc584/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.521    13.347    compressor/gpc692/lut6_2_inst0/I4
    SLICE_X2Y80                                                       r  compressor/gpc692/lut6_2_inst0/LUT6/I4
    SLICE_X2Y80          LUT6 (Prop_lut6_I4_O)        0.097    13.444 r  compressor/gpc692/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.416    13.860    compressor/gpc692/lut6_2_inst0_n_1
    SLICE_X2Y79                                                       r  compressor/gpc692/carry4_inst0/S[0]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287    14.147 r  compressor/gpc692/carry4_inst0/O[0]
                         net (fo=1, routed)           1.679    15.826    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.384    18.210 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.210    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.864ns  (logic 7.524ns (44.617%)  route 9.340ns (55.383%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT5=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           1.058     1.399    compressor/gpc0/src0[1]
    SLICE_X0Y85                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.097     1.496 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.496    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y85                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.891 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.740     2.631    compressor/gpc181/lut6_2_inst0/I4
    SLICE_X3Y87                                                       r  compressor/gpc181/lut6_2_inst0/LUT5/I4
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.105     2.736 r  compressor/gpc181/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.719     3.456    compressor/gpc181/lut6_2_inst0_n_0
    SLICE_X3Y86                                                       r  compressor/gpc181/carry4_inst0/DI[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.662     4.118 r  compressor/gpc181/carry4_inst0/O[3]
                         net (fo=4, routed)           0.694     4.812    compressor/gpc286/lut6_2_inst0/I4
    SLICE_X2Y84                                                       r  compressor/gpc286/lut6_2_inst0/LUT5/I4
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.239     5.051 r  compressor/gpc286/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.581     5.632    compressor/gpc286/lut6_2_inst0_n_0
    SLICE_X1Y84                                                       r  compressor/gpc286/carry4_inst0/DI[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.592     6.224 r  compressor/gpc286/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.617     6.841    compressor/gpc379/lut6_2_inst0/I4
    SLICE_X3Y82                                                       r  compressor/gpc379/lut6_2_inst0/LUT5/I4
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.105     6.946 r  compressor/gpc379/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.598     7.543    compressor/gpc379/lut6_2_inst0_n_0
    SLICE_X4Y82                                                       r  compressor/gpc379/carry4_inst0/DI[0]
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.597     8.140 r  compressor/gpc379/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.638     8.778    compressor/gpc467/lut6_2_inst0/I4
    SLICE_X7Y81                                                       r  compressor/gpc467/lut6_2_inst0/LUT5/I4
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.105     8.883 r  compressor/gpc467/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     9.506    compressor/gpc467/lut6_2_inst0_n_0
    SLICE_X6Y81                                                       r  compressor/gpc467/carry4_inst0/DI[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622    10.128 r  compressor/gpc467/carry4_inst0/O[2]
                         net (fo=4, routed)           0.289    10.418    compressor/gpc531/lut6_2_inst0/I4
    SLICE_X5Y80                                                       r  compressor/gpc531/lut6_2_inst0/LUT5/I4
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.225    10.643 r  compressor/gpc531/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617    11.260    compressor/gpc531/lut6_2_inst0_n_0
    SLICE_X4Y80                                                       r  compressor/gpc531/carry4_inst0/DI[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508    11.768 r  compressor/gpc531/carry4_inst0/O[1]
                         net (fo=4, routed)           0.492    12.260    compressor/gpc584/lut6_2_inst2/I4
    SLICE_X3Y79                                                       r  compressor/gpc584/lut6_2_inst2/LUT5/I4
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.235    12.495 r  compressor/gpc584/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000    12.495    compressor/gpc584/lut6_2_inst2_n_0
    SLICE_X3Y79                                                       r  compressor/gpc584/carry4_inst0/DI[2]
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291    12.786 r  compressor/gpc584/carry4_inst0/O[3]
                         net (fo=1, routed)           1.673    14.459    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.405    16.864 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.864    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src17_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.127%)  route 0.108ns (45.873%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE                         0.000     0.000 r  src17_reg[5]/C
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[5]/Q
                         net (fo=2, routed)           0.108     0.236    src17[5]
    SLICE_X9Y84          FDRE                                         r  src17_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.901%)  route 0.119ns (48.099%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  src8_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[2]/Q
                         net (fo=5, routed)           0.119     0.247    src8[2]
    SLICE_X0Y86          FDRE                                         r  src8_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.077%)  route 0.123ns (48.923%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  src19_reg[6]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[6]/Q
                         net (fo=2, routed)           0.123     0.251    src19[6]
    SLICE_X0Y81          FDRE                                         r  src19_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[2]/Q
                         net (fo=5, routed)           0.126     0.254    src3[2]
    SLICE_X0Y86          FDRE                                         r  src3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  src21_reg[6]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src21_reg[6]/Q
                         net (fo=2, routed)           0.126     0.254    src21[6]
    SLICE_X1Y80          FDRE                                         r  src21_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src13_reg[8]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[8]/Q
                         net (fo=5, routed)           0.126     0.254    src13[8]
    SLICE_X4Y84          FDRE                                         r  src13_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.776%)  route 0.129ns (50.224%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  src13_reg[9]/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[9]/Q
                         net (fo=5, routed)           0.129     0.257    src13[9]
    SLICE_X4Y84          FDRE                                         r  src13_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE                         0.000     0.000 r  src15_reg[9]/C
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[9]/Q
                         net (fo=5, routed)           0.117     0.258    src15[9]
    SLICE_X9Y84          FDRE                                         r  src15_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.500%)  route 0.131ns (50.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  src11_reg[7]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[7]/Q
                         net (fo=4, routed)           0.131     0.259    src11[7]
    SLICE_X5Y87          FDRE                                         r  src11_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.041%)  route 0.120ns (45.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  src21_reg[1]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src21_reg[1]/Q
                         net (fo=5, routed)           0.120     0.261    src21[1]
    SLICE_X1Y80          FDRE                                         r  src21_reg[2]/D
  -------------------------------------------------------------------    -------------------





