Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 29 11:19:28 2021
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file picorv32_wrapper_timing_summary_routed.rpt -pb picorv32_wrapper_timing_summary_routed.pb -rpx picorv32_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : picorv32_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.581        0.000                      0                17071        0.025        0.000                      0                17071        7.000        0.000                       0                  6283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_fpga_0                               {0.000 10.000}     20.000          50.000          
picorv32_i/subprocessorClk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_picorv32_subprocessorClk_0    {0.000 10.000}     20.000          50.000          
  clkfbout_picorv32_subprocessorClk_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     8.390        0.000                      0                12546        0.025        0.000                      0                12546        7.500        0.000                       0                  5019  
picorv32_i/subprocessorClk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_picorv32_subprocessorClk_0          7.581        0.000                      0                 4525        0.116        0.000                      0                 4525        8.750        0.000                       0                  1261  
  clkfbout_picorv32_subprocessorClk_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.456ns (4.193%)  route 10.418ns (95.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 22.803 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.698     2.992    static         picorv32_i/porReset/U0/slowest_sync_clk
    SLICE_X59Y78         FDRE                                         r  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=94, routed)         10.418    13.866    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y0          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.624    22.803    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.115    22.918                     
                         clock uncertainty           -0.302    22.616                     
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    22.257    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         22.257                     
                         arrival time                         -13.866                     
  -------------------------------------------------------------------
                         slack                                  8.390                     

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 0.580ns (5.422%)  route 10.117ns (94.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.698     2.992    static         picorv32_i/porReset/U0/slowest_sync_clk
    SLICE_X59Y78         FDRE                                         r  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=94, routed)          5.112     8.560    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.684 r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=143, routed)         5.005    13.689    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/SR[0]
    SLICE_X40Y103        FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.653    22.832    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I/C
                         clock pessimism              0.129    22.961                     
                         clock uncertainty           -0.302    22.659                     
    SLICE_X40Y103        FDRE (Setup_fdre_C_R)       -0.429    22.230    static           picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I
  -------------------------------------------------------------------
                         required time                         22.230                     
                         arrival time                         -13.689                     
  -------------------------------------------------------------------
                         slack                                  8.541                     

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 0.580ns (5.422%)  route 10.117ns (94.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.698     2.992    static         picorv32_i/porReset/U0/slowest_sync_clk
    SLICE_X59Y78         FDRE                                         r  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=94, routed)          5.112     8.560    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.684 r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=143, routed)         5.005    13.689    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/SR[0]
    SLICE_X40Y103        FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.653    22.832    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I/C
                         clock pessimism              0.129    22.961                     
                         clock uncertainty           -0.302    22.659                     
    SLICE_X40Y103        FDRE (Setup_fdre_C_R)       -0.429    22.230    static           picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I
  -------------------------------------------------------------------
                         required time                         22.230                     
                         arrival time                         -13.689                     
  -------------------------------------------------------------------
                         slack                                  8.541                     

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 0.580ns (5.422%)  route 10.117ns (94.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.698     2.992    static         picorv32_i/porReset/U0/slowest_sync_clk
    SLICE_X59Y78         FDRE                                         r  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=94, routed)          5.112     8.560    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.684 r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=143, routed)         5.005    13.689    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/SR[0]
    SLICE_X40Y103        FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.653    22.832    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.129    22.961                     
                         clock uncertainty           -0.302    22.659                     
    SLICE_X40Y103        FDRE (Setup_fdre_C_R)       -0.429    22.230    static           picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         22.230                     
                         arrival time                         -13.689                     
  -------------------------------------------------------------------
                         slack                                  8.541                     

Slack (MET) :             8.541ns  (required time - arrival time)
  Source:                 picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 0.580ns (5.422%)  route 10.117ns (94.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.698     2.992    static         picorv32_i/porReset/U0/slowest_sync_clk
    SLICE_X59Y78         FDRE                                         r  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=94, routed)          5.112     8.560    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.684 r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=143, routed)         5.005    13.689    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/SR[0]
    SLICE_X40Y103        FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.653    22.832    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X40Y103        FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.129    22.961                     
                         clock uncertainty           -0.302    22.659                     
    SLICE_X40Y103        FDRE (Setup_fdre_C_R)       -0.429    22.230    static           picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         22.230                     
                         arrival time                         -13.689                     
  -------------------------------------------------------------------
                         slack                                  8.541                     

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.702ns  (logic 0.456ns (4.261%)  route 10.246ns (95.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 22.802 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.698     2.992    static         picorv32_i/porReset/U0/slowest_sync_clk
    SLICE_X59Y78         FDRE                                         r  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=94, routed)         10.246    13.694    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y9          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.623    22.802    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.115    22.917                     
                         clock uncertainty           -0.302    22.615                     
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    22.256    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         22.256                     
                         arrival time                         -13.694                     
  -------------------------------------------------------------------
                         slack                                  8.562                     

Slack (MET) :             8.589ns  (required time - arrival time)
  Source:                 picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.675ns  (logic 0.456ns (4.272%)  route 10.219ns (95.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 22.802 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.698     2.992    static         picorv32_i/porReset/U0/slowest_sync_clk
    SLICE_X59Y78         FDRE                                         r  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=94, routed)         10.219    13.667    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y1          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.623    22.802    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.115    22.917                     
                         clock uncertainty           -0.302    22.615                     
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    22.256    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         22.256                     
                         arrival time                         -13.667                     
  -------------------------------------------------------------------
                         slack                                  8.589                     

Slack (MET) :             8.619ns  (required time - arrival time)
  Source:                 picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 0.456ns (4.284%)  route 10.188ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 22.801 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.698     2.992    static         picorv32_i/porReset/U0/slowest_sync_clk
    SLICE_X59Y78         FDRE                                         r  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=94, routed)         10.188    13.636    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y8          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.622    22.801    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.115    22.916                     
                         clock uncertainty           -0.302    22.614                     
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    22.255    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         22.255                     
                         arrival time                         -13.636                     
  -------------------------------------------------------------------
                         slack                                  8.619                     

Slack (MET) :             8.765ns  (required time - arrival time)
  Source:                 picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.496ns  (logic 0.456ns (4.345%)  route 10.040ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.698     2.992    static         picorv32_i/porReset/U0/slowest_sync_clk
    SLICE_X59Y78         FDRE                                         r  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=94, routed)         10.040    13.488    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y2          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.620    22.799    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.115    22.914                     
                         clock uncertainty           -0.302    22.612                     
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    22.253    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         22.253                     
                         arrival time                         -13.488                     
  -------------------------------------------------------------------
                         slack                                  8.765                     

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.422ns  (logic 0.580ns (5.565%)  route 9.842ns (94.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.698     2.992    static         picorv32_i/porReset/U0/slowest_sync_clk
    SLICE_X59Y78         FDRE                                         r  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  static         picorv32_i/porReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=94, routed)          5.112     8.560    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.684 r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=143, routed)         4.730    13.414    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/SR[0]
    SLICE_X43Y102        FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r                 
    PS7_X0Y0             PS7                          0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.654    22.833    static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X43Y102        FDRE                                         r  static         picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[0]/C
                         clock pessimism              0.129    22.962                     
                         clock uncertainty           -0.302    22.660                     
    SLICE_X43Y102        FDRE (Setup_fdre_C_R)       -0.429    22.231    static           picorv32_i/processor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.231                     
                         arrival time                         -13.414                     
  -------------------------------------------------------------------
                         slack                                  8.817                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.542     0.878    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X50Y78         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.159     1.184    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[30]
    SLICE_X49Y78         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.812     1.178    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X49Y78         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                         clock pessimism             -0.035     1.143                     
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.016     1.159    static           picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.159                     
                         arrival time                           1.184                     
  -------------------------------------------------------------------
                         slack                                  0.025                     

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.548     0.884    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X47Y80         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.110     1.135    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X46Y79         SRLC32E                                      r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.813     1.179    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y79         SRLC32E                                      r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.897                     
    SLICE_X46Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.080    static           picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.080                     
                         arrival time                           1.135                     
  -------------------------------------------------------------------
                         slack                                  0.055                     

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.635     0.971    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X51Y102        FDRE                                         r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.222    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X50Y102        SRL16E                                       r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.907     1.273    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y102        SRL16E                                       r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.289     0.984                     
    SLICE_X50Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.167    static           picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.167                     
                         arrival time                           1.222                     
  -------------------------------------------------------------------
                         slack                                  0.055                     

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.191%)  route 0.284ns (66.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.634     0.970    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y103        FDRE                                         r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=1, routed)           0.284     1.395    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X50Y92         SRLC32E                                      r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.819     1.185    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X50Y92         SRLC32E                                      r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.035     1.150                     
    SLICE_X50Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.333    static           picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.333                     
                         arrival time                           1.395                     
  -------------------------------------------------------------------
                         slack                                  0.062                     

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.588%)  route 0.155ns (45.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.659     0.995    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y101        FDRE                                         r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.155     1.291    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i
    SLICE_X55Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.336 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.336    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
    SLICE_X55Y99         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.846     1.212    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y99         FDRE                                         r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism             -0.035     1.177                     
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.092     1.269    static           picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.269                     
                         arrival time                           1.336                     
  -------------------------------------------------------------------
                         slack                                  0.067                     

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.832%)  route 0.262ns (67.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.549     0.885    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X51Y87         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.262     1.274    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X46Y91         SRL16E                                       r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.823     1.189    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y91         SRL16E                                       r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.035     1.154                     
    SLICE_X46Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.195    static           picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.195                     
                         arrival time                           1.274                     
  -------------------------------------------------------------------
                         slack                                  0.080                     

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.873%)  route 0.274ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.548     0.884    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X52Y84         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.274     1.285    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X46Y91         SRL16E                                       r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.823     1.189    static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y91         SRL16E                                       r  static         picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.154                     
    SLICE_X46Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.202    static           picorv32_i/psAxiInterconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.202                     
                         arrival time                           1.285                     
  -------------------------------------------------------------------
                         slack                                  0.083                     

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.192ns (41.429%)  route 0.271ns (58.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.551     0.887    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X51Y91         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/Q
                         net (fo=98, routed)          0.271     1.299    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0
    SLICE_X48Y90         LUT3 (Prop_lut3_I1_O)        0.051     1.350 r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[38]_i_1__1/O
                         net (fo=1, routed)           0.000     1.350    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[38]_i_1__1_n_0
    SLICE_X48Y90         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.823     1.189    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X48Y90         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.035     1.154                     
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.107     1.261    static           picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.261                     
                         arrival time                           1.350                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.661%)  route 0.271ns (59.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.551     0.887    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X51Y91         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/Q
                         net (fo=98, routed)          0.271     1.299    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0
    SLICE_X48Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.344 r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[37]_i_1/O
                         net (fo=1, routed)           0.000     1.344    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[37]_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.823     1.189    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X48Y90         FDRE                                         r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]/C
                         clock pessimism             -0.035     1.154                     
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.092     1.246    static           picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.246                     
                         arrival time                           1.344                     
  -------------------------------------------------------------------
                         slack                                  0.098                     

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.388%)  route 0.257ns (64.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.638     0.974    static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/Q
                         net (fo=1, routed)           0.257     1.372    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X46Y94         SRLC32E                                      r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.824     1.190    static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y94         SRLC32E                                      r  static         picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.035     1.155                     
    SLICE_X46Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.270    static           picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.270                     
                         arrival time                           1.372                     
  -------------------------------------------------------------------
                         slack                                  0.103                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y1      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y5      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y13     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y10     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y2      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y100    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y100    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y102    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y102    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y102    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y102    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y102    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y102    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y83     picorv32_i/porReset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y95     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y95     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y95     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y95     picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X54Y93     picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X54Y93     picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X54Y93     picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  picorv32_i/subprocessorClk/inst/clk_in1
  To Clock:  picorv32_i/subprocessorClk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         picorv32_i/subprocessorClk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_picorv32_subprocessorClk_0
  To Clock:  clk_out1_picorv32_subprocessorClk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        11.845ns  (logic 0.580ns (4.896%)  route 11.265ns (95.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 25.606 - 20.000 ) 
    Source Clock Delay      (SCD):    6.067ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.980     1.980    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.692     6.067    static         picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X27Y61         FDRE                                         r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     6.523 r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.981     9.504    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.628 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=65, routed)          8.284    17.912    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena
    RAMB36_X5Y11         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.770    21.770    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.956 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.650    25.606    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.433    26.039                     
                         clock uncertainty           -0.102    25.937                     
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.494    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         25.494                     
                         arrival time                         -17.912                     
  -------------------------------------------------------------------
                         slack                                  7.581                     

Slack (MET) :             7.715ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        11.703ns  (logic 0.704ns (6.015%)  route 10.999ns (93.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 25.598 - 20.000 ) 
    Source Clock Delay      (SCD):    6.067ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.980     1.980    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.692     6.067    static         picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X27Y61         FDRE                                         r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     6.523 r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.981     9.504    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.628 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=65, routed)          7.445    17.073    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    SLICE_X89Y62         LUT3 (Prop_lut3_I2_O)        0.124    17.197 r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_46/O
                         net (fo=1, routed)           0.574    17.770    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_24
    RAMB36_X4Y12         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.770    21.770    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.956 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.642    25.598    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.433    26.031                     
                         clock uncertainty           -0.102    25.929                     
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.486    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.486                     
                         arrival time                         -17.770                     
  -------------------------------------------------------------------
                         slack                                  7.715                     

Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        11.448ns  (logic 0.704ns (6.149%)  route 10.744ns (93.851%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.067ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.980     1.980    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.692     6.067    static         picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X27Y61         FDRE                                         r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     6.523 r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.981     9.504    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.628 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=65, routed)          7.190    16.818    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    SLICE_X89Y42         LUT3 (Prop_lut3_I2_O)        0.124    16.942 r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_14/O
                         net (fo=1, routed)           0.574    17.515    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X4Y8          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.770    21.770    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.956 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.665    25.621    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.419    26.040                     
                         clock uncertainty           -0.102    25.938                     
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.495    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.495                     
                         arrival time                         -17.515                     
  -------------------------------------------------------------------
                         slack                                  7.979                     

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        11.285ns  (logic 0.580ns (5.140%)  route 10.705ns (94.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 25.593 - 20.000 ) 
    Source Clock Delay      (SCD):    6.067ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.980     1.980    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.692     6.067    static         picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X27Y61         FDRE                                         r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     6.523 r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.981     9.504    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.628 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=65, routed)          7.724    17.352    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena
    RAMB36_X4Y13         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.770    21.770    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.956 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.637    25.593    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.433    26.026                     
                         clock uncertainty           -0.102    25.924                     
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.481    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         25.481                     
                         arrival time                         -17.352                     
  -------------------------------------------------------------------
                         slack                                  8.129                     

Slack (MET) :             8.243ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        11.097ns  (logic 0.704ns (6.344%)  route 10.393ns (93.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.519ns = ( 25.519 - 20.000 ) 
    Source Clock Delay      (SCD):    6.067ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.980     1.980    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.692     6.067    static         picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X27Y61         FDRE                                         r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     6.523 r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.981     9.504    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.628 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=65, routed)          6.785    16.413    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ena
    SLICE_X54Y68         LUT3 (Prop_lut3_I2_O)        0.124    16.537 r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_44/O
                         net (fo=1, routed)           0.627    17.164    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X3Y14         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.770    21.770    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.956 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.563    25.519    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.433    25.952                     
                         clock uncertainty           -0.102    25.850                     
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.407    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.407                     
                         arrival time                         -17.164                     
  -------------------------------------------------------------------
                         slack                                  8.243                     

Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        11.169ns  (logic 0.580ns (5.193%)  route 10.589ns (94.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.602ns = ( 25.602 - 20.000 ) 
    Source Clock Delay      (SCD):    6.067ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.980     1.980    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.692     6.067    static         picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X27Y61         FDRE                                         r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     6.523 r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.981     9.504    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.628 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=65, routed)          7.608    17.236    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena
    RAMB36_X4Y11         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.770    21.770    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.956 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.646    25.602    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.433    26.035                     
                         clock uncertainty           -0.102    25.933                     
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.490    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         25.490                     
                         arrival time                         -17.236                     
  -------------------------------------------------------------------
                         slack                                  8.254                     

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 0.704ns (6.310%)  route 10.454ns (93.690%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 25.614 - 20.000 ) 
    Source Clock Delay      (SCD):    6.067ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.980     1.980    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.692     6.067    static         picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X27Y61         FDRE                                         r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     6.523 r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.981     9.504    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.628 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=65, routed)          6.899    16.527    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena
    SLICE_X89Y32         LUT3 (Prop_lut3_I2_O)        0.124    16.651 r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.574    17.225    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_4
    RAMB36_X4Y6          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.770    21.770    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.956 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.658    25.614    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.419    26.033                     
                         clock uncertainty           -0.102    25.931                     
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.488    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.488                     
                         arrival time                         -17.225                     
  -------------------------------------------------------------------
                         slack                                  8.263                     

Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        10.996ns  (logic 0.704ns (6.402%)  route 10.292ns (93.598%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 25.552 - 20.000 ) 
    Source Clock Delay      (SCD):    6.067ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.980     1.980    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.692     6.067    static         picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X27Y61         FDRE                                         r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     6.523 r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.981     9.504    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.628 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=65, routed)          6.970    16.598    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X54Y42         LUT3 (Prop_lut3_I2_O)        0.124    16.722 r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.341    17.063    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_26
    RAMB36_X3Y8          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.770    21.770    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.956 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.596    25.552    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y8          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.419    25.971                     
                         clock uncertainty           -0.102    25.869                     
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.426    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.426                     
                         arrival time                         -17.063                     
  -------------------------------------------------------------------
                         slack                                  8.363                     

Slack (MET) :             8.516ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 0.580ns (5.315%)  route 10.332ns (94.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 25.622 - 20.000 ) 
    Source Clock Delay      (SCD):    6.067ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.980     1.980    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.692     6.067    static         picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X27Y61         FDRE                                         r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     6.523 r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.981     9.504    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.628 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=65, routed)          7.351    16.979    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    RAMB36_X4Y9          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.770    21.770    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.956 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.666    25.622    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.419    26.041                     
                         clock uncertainty           -0.102    25.939                     
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.496    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         25.496                     
                         arrival time                         -16.979                     
  -------------------------------------------------------------------
                         slack                                  8.516                     

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 0.580ns (5.372%)  route 10.218ns (94.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.522ns = ( 25.522 - 20.000 ) 
    Source Clock Delay      (SCD):    6.067ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.980     1.980    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.692     6.067    static         picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X27Y61         FDRE                                         r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.456     6.523 r  static         picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.981     9.504    static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.628 r  static         picorv32_i/processor/riscvBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=65, routed)          7.237    16.865    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ena
    RAMB36_X3Y15         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        1.770    21.770    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.853 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    23.865    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.956 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        1.566    25.522    static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  static         picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.433    25.955                     
                         clock uncertainty           -0.102    25.853                     
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.410    static           picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         25.410                     
                         arrival time                         -16.865                     
  -------------------------------------------------------------------
                         slack                                  8.545                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processing_system7_0/inst/PS7_i/SAXIHP0ARADDR[21]
                            (rising edge-triggered cell PS7 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.613%)  route 0.352ns (71.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.672     0.672    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.592     2.036    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X25Y48         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     2.177 r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/Q
                         net (fo=3, routed)           0.352     2.529    static         picorv32_i/processing_system7_0/inst/S_AXI_HP0_ARADDR[21]
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/SAXIHP0ARADDR[21]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.945     0.945    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.968     2.747    static         picorv32_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.334     2.413                     
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0ARADDR[21])
                                                      0.000     2.413    static           picorv32_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.413                     
                         arrival time                           2.529                     
  -------------------------------------------------------------------
                         slack                                  0.116                     

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.672     0.672    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.592     2.036    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X15Y34         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     2.177 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg[22]/Q
                         net (fo=6, routed)           0.066     2.243    static         picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg_n_0_[22]
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.045     2.288 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm[22]_i_1/O
                         net (fo=1, routed)           0.000     2.288    static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm[22]_i_1_n_0
    SLICE_X14Y34         FDSE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.945     0.945    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.859     2.638    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X14Y34         FDSE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_reg[22]/C
                         clock pessimism             -0.589     2.049                     
    SLICE_X14Y34         FDSE (Hold_fdse_C_D)         0.121     2.170    static           picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.170                     
                         arrival time                           2.288                     
  -------------------------------------------------------------------
                         slack                                  0.118                     

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.672     0.672    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.597     2.041    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X15Y47         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     2.182 f  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/Q
                         net (fo=7, routed)           0.077     2.259    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_0[0]
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.304 r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000     2.304    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.945     0.945    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.866     2.645    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X14Y47         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism             -0.591     2.054                     
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.121     2.175    static           picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -2.175                     
                         arrival time                           2.304                     
  -------------------------------------------------------------------
                         slack                                  0.129                     

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.672     0.672    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.595     2.039    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y43         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     2.180 r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.087     2.267    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[20]
    SLICE_X20Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.312 r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000     2.312    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X20Y43         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.945     0.945    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.864     2.643    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y43         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism             -0.591     2.052                     
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.120     2.172    static           picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.172                     
                         arrival time                           2.312                     
  -------------------------------------------------------------------
                         slack                                  0.140                     

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processing_system7_0/inst/PS7_i/SAXIHP0AWADDR[22]
                            (rising edge-triggered cell PS7 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.025%)  route 0.381ns (72.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.672     0.672    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.592     2.036    static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X24Y48         FDRE                                         r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     2.177 r  static         picorv32_i/processor/riscvInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/Q
                         net (fo=3, routed)           0.381     2.558    static         picorv32_i/processing_system7_0/inst/S_AXI_HP0_AWADDR[22]
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/SAXIHP0AWADDR[22]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.945     0.945    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.968     2.747    static         picorv32_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  static         picorv32_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.334     2.413                     
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0AWADDR[22])
                                                      0.000     2.413    static           picorv32_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.413                     
                         arrival time                           2.558                     
  -------------------------------------------------------------------
                         slack                                  0.145                     

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/decoded_rs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.672     0.672    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.591     2.035    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X17Y34         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_rs1_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_rs1_reg[0]/Q
                         net (fo=4, routed)           0.099     2.276    static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_rs1[0]
    SLICE_X16Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.321 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm[15]_i_1/O
                         net (fo=1, routed)           0.000     2.321    static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm[15]_i_1_n_0
    SLICE_X16Y34         FDSE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.945     0.945    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.859     2.638    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X16Y34         FDSE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_reg[15]/C
                         clock pessimism             -0.590     2.048                     
    SLICE_X16Y34         FDSE (Hold_fdse_C_D)         0.120     2.168    static           picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.168                     
                         arrival time                           2.321                     
  -------------------------------------------------------------------
                         slack                                  0.152                     

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.358%)  route 0.356ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.672     0.672    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.591     2.035    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X17Y35         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.356     2.532    static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD0
    SLICE_X20Y34         RAMD32                                       r  static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.945     0.945    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.858     2.637    static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X20Y34         RAMD32                                       r  static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.568     2.069                     
    SLICE_X20Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.379    static           picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.379                     
                         arrival time                           2.532                     
  -------------------------------------------------------------------
                         slack                                  0.153                     

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.358%)  route 0.356ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.672     0.672    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.591     2.035    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X17Y35         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.356     2.532    static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD0
    SLICE_X20Y34         RAMD32                                       r  static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.945     0.945    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.858     2.637    static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X20Y34         RAMD32                                       r  static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.568     2.069                     
    SLICE_X20Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.379    static           picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.379                     
                         arrival time                           2.532                     
  -------------------------------------------------------------------
                         slack                                  0.153                     

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.358%)  route 0.356ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.672     0.672    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.591     2.035    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X17Y35         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.356     2.532    static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD0
    SLICE_X20Y34         RAMD32                                       r  static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.945     0.945    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.858     2.637    static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X20Y34         RAMD32                                       r  static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.568     2.069                     
    SLICE_X20Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.379    static           picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.379                     
                         arrival time                           2.532                     
  -------------------------------------------------------------------
                         slack                                  0.153                     

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.358%)  route 0.356ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.672     0.672    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.591     2.035    static         picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X17Y35         FDRE                                         r  static         picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     2.176 r  static         picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.356     2.532    static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/ADDRD0
    SLICE_X20Y34         RAMD32                                       r  static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  static         picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5020, routed)        0.945     0.945    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  static         picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1263, routed)        0.858     2.637    static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X20Y34         RAMD32                                       r  static         picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.568     2.069                     
    SLICE_X20Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.379    static           picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.379                     
                         arrival time                           2.532                     
  -------------------------------------------------------------------
                         slack                                  0.153                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_picorv32_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y13      picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y11      picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y1      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y5      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y13     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y10     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y2      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y37     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y30     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y30     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y30     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y30     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y30     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y30     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y30     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y30     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y35     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r2_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_picorv32_subprocessorClk_0
  To Clock:  clkfbout_picorv32_subprocessorClk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_picorv32_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



