1. [X] Cache is suppressing d cache flush if there is a dtlb miss.
   1. Fixed by disabling mmu's address translation on flush.
