// Seed: 3801012543
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  assign id_4 = 1'd0;
  logic id_7 = id_3;
  assign id_2 = id_2;
  assign id_7 = 1;
  logic id_8;
endmodule
