m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Espi_controller
Z1 w1678721972
Z2 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z7 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
Z8 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
l0
L7
VT]NZkchTmMf1UD8Pe0fem2
Z9 OV;C;10.1d;51
31
Z10 !s108 1678722784.724000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 ];SOYcdW7zIDPm1fc6TWK2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 14 spi_controller 0 22 T]NZkchTmMf1UD8Pe0fem2
l67
L22
VMb42@hhQmI`:]7Q<z@@[h0
R9
31
R10
R11
R12
R13
R14
!s100 ]3BS62U6CDGzBgOoojc4<2
!i10b 1
Espi_test_projektas
Z15 w1678722762
R2
R3
R4
R5
R6
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
l0
L6
V2jH6Nl^Q8JBzS4mfXJiMm2
!s100 m]04CDgnYjf6[3;g0mfbZ1
R9
31
!i10b 1
Z18 !s108 1678722784.954000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd|
Z20 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd|
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 18 spi_test_projektas 0 22 2jH6Nl^Q8JBzS4mfXJiMm2
l37
L15
V<8n<YPZaHXPGSX7:dn8Ol3
!s100 [gBiNCD5:8b^l8L5kH`A13
R9
31
!i10b 1
R18
R19
R20
R13
R14
Espi_tx
Z21 w1678552272
R2
R3
R4
R5
R6
Z22 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z23 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
VLBcnJb2UGk8dlf;Si]]DL0
R9
31
Z24 !s108 1678722784.784000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z26 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
R13
R14
!s100 9<A<Z8j70g6Eh;8K_3j@F0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 LBcnJb2UGk8dlf;Si]]DL0
l35
L23
VgCO1jzDVGh67VPEXQT9ob1
R9
31
R24
R25
R26
R13
R14
!s100 EH8ADjKDJCg`D5IVAGde=1
!i10b 1
Ewizard_spi_fifo
Z27 w1678371979
R4
R5
R6
Z28 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
Z29 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
l0
L42
VD^_hMGXQ:Gb^a7`Z41m0_3
R9
31
Z30 !s108 1678722784.844000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
Z32 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
R13
R14
!s100 iXYb4lzRU]hoTz`TM4jSd2
!i10b 1
Asyn
R4
R5
DEx4 work 15 wizard_spi_fifo 0 22 D^_hMGXQ:Gb^a7`Z41m0_3
l85
L55
VGAC:9NM]k6;]^j_:HdBIA0
R9
31
R30
R31
R32
R13
R14
!s100 AWLgO7mS@7W^7O`e>5Iac2
!i10b 1
