<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PROPIO7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CP.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CP_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CP_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CP_TB_isim_beh.wdb"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CP_TB_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CP_TB_isim_translate.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CP_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CP_TB_translate.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CP_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CP_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CP_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/CP_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/CP_synthesis.vhd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/CP_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/CP_translate.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1507318305" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1507318305">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507316314" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1507316314">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1507316961" xil_pn:in_ck="4572444201463469947" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1507316961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CP.vhd"/>
      <outfile xil_pn:name="CP_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507316971" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7179854536848108866" xil_pn:start_ts="1507316970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507316971" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5206410899577381692" xil_pn:start_ts="1507316971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507316314" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8683895321157622147" xil_pn:start_ts="1507316314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507316971" xil_pn:in_ck="4572444201463469947" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1507316971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CP.vhd"/>
      <outfile xil_pn:name="CP_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507316983" xil_pn:in_ck="4572444201463469947" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7512607005783866532" xil_pn:start_ts="1507316971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CP_TB_beh.prj"/>
      <outfile xil_pn:name="CP_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1507316984" xil_pn:in_ck="-4534013993339402407" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7714202776560070071" xil_pn:start_ts="1507316983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CP_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1507315466" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1507315466">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1507315466" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4236092579450259572" xil_pn:start_ts="1507315466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507315466" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8683895321157622147" xil_pn:start_ts="1507315466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507315466" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1507315466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507315466" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3202363068200832118" xil_pn:start_ts="1507315466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507315466" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1507315466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507315466" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-512046905888186227" xil_pn:start_ts="1507315466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507317930" xil_pn:in_ck="2718730147" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2033768013162623580" xil_pn:start_ts="1507317898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CP.lso"/>
      <outfile xil_pn:name="CP.ngc"/>
      <outfile xil_pn:name="CP.ngr"/>
      <outfile xil_pn:name="CP.prj"/>
      <outfile xil_pn:name="CP.stx"/>
      <outfile xil_pn:name="CP.syr"/>
      <outfile xil_pn:name="CP.xst"/>
      <outfile xil_pn:name="CP_TB_beh.prj"/>
      <outfile xil_pn:name="CP_TB_stx_beh.prj"/>
      <outfile xil_pn:name="CP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1507315494" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-902951632896048149" xil_pn:start_ts="1507315494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507318367" xil_pn:in_ck="2718721401" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5705458793698440558" xil_pn:start_ts="1507318345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CP.bld"/>
      <outfile xil_pn:name="CP.ngd"/>
      <outfile xil_pn:name="CP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1507318420" xil_pn:in_ck="2718721402" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1507318367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CP.pcf"/>
      <outfile xil_pn:name="CP_map.map"/>
      <outfile xil_pn:name="CP_map.mrp"/>
      <outfile xil_pn:name="CP_map.ncd"/>
      <outfile xil_pn:name="CP_map.ngm"/>
      <outfile xil_pn:name="CP_map.xrpt"/>
      <outfile xil_pn:name="CP_summary.xml"/>
      <outfile xil_pn:name="CP_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1507318481" xil_pn:in_ck="3226275597214099" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1507318420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CP.ncd"/>
      <outfile xil_pn:name="CP.pad"/>
      <outfile xil_pn:name="CP.par"/>
      <outfile xil_pn:name="CP.ptwx"/>
      <outfile xil_pn:name="CP.unroutes"/>
      <outfile xil_pn:name="CP.xpi"/>
      <outfile xil_pn:name="CP_pad.csv"/>
      <outfile xil_pn:name="CP_pad.txt"/>
      <outfile xil_pn:name="CP_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1507318481" xil_pn:in_ck="2718721270" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1507318456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CP.twr"/>
      <outfile xil_pn:name="CP.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1507318505" xil_pn:in_ck="2718721402" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="6118491586744080445" xil_pn:start_ts="1507318498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/CP_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/CP_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507318505" xil_pn:in_ck="1389130664546360341" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1507318505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CP_TB.vhd"/>
      <outfile xil_pn:name="netgen/translate/CP_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507318526" xil_pn:in_ck="1389130664546360341" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="2672137878492701692" xil_pn:start_ts="1507318505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CP_TB_isim_translate.exe"/>
      <outfile xil_pn:name="CP_TB_translate.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1507318527" xil_pn:in_ck="5833545057619231062" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="-5849620975401042141" xil_pn:start_ts="1507318526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CP_TB_isim_translate.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1507317937" xil_pn:in_ck="2718721401" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-8329806040014107774" xil_pn:start_ts="1507317930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/CP_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/CP_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
