// Seed: 1640390432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  genvar id_7;
  tri1 id_8;
  assign id_7 = id_8 > id_6;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output uwire id_4,
    output supply1 id_5
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  assign modCall_1.id_7 = 0;
endmodule
