<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>unicache.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_8fa5bb9d2f95926b04f2d59881b2c467.html">m4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">unicache.h File Reference<div class="ingroups"><a class="el" href="group___c_s_l___a_r_c_h.html">CSL ARCH Module</a> &raquo; <a class="el" href="group___c_s_l___a_r_c_h___m4.html">M4</a> &raquo; <a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html">Unicache</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the interfaces present in the Uni-cache HAL. This also contains some related macros, structures and enums.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8f752ef98cf899982266cfb967660455"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f752ef98cf899982266cfb967660455"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga8f752ef98cf899982266cfb967660455">UNICACHE_WAIT_INFINITE</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="memdesc:ga8f752ef98cf899982266cfb967660455"><td class="mdescLeft">&#160;</td><td class="mdescRight">UNICACHE_WAIT_INFINITE: Macro defining the flag for infinite wait. <br /></td></tr>
<tr class="separator:ga8f752ef98cf899982266cfb967660455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57aed98741666f557fc31737f9245cc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57aed98741666f557fc31737f9245cc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga57aed98741666f557fc31737f9245cc8">UNICACHE_WAIT_NOWAIT</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:ga57aed98741666f557fc31737f9245cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UNICACHE_WAIT_NOWAIT: Macro defining the flag for no wait. <br /></td></tr>
<tr class="separator:ga57aed98741666f557fc31737f9245cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ba4efc0d1ab050219f3fd7f133fcbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2ba4efc0d1ab050219f3fd7f133fcbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gac2ba4efc0d1ab050219f3fd7f133fcbe">UNICACHE_LINE_SIZE</a>&#160;&#160;&#160;((uint32_t) 32U)</td></tr>
<tr class="memdesc:gac2ba4efc0d1ab050219f3fd7f133fcbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro defines the size of the uni-cache line in bytes. <br /></td></tr>
<tr class="separator:gac2ba4efc0d1ab050219f3fd7f133fcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf056f42b8c8825d41b268bc67135a027"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf056f42b8c8825d41b268bc67135a027"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gaf056f42b8c8825d41b268bc67135a027">UNICACHE_LINE_ADDRESS_MASK</a>&#160;&#160;&#160;(~((uint32_t) 0x1FU))</td></tr>
<tr class="memdesc:gaf056f42b8c8825d41b268bc67135a027"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro defines the mask value used to calculate uni-cache line address. <br /></td></tr>
<tr class="separator:gaf056f42b8c8825d41b268bc67135a027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd54756089749492bf2ec47faffec64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gaecd54756089749492bf2ec47faffec64">UNICACHE_MAX_LINE_MODE_BUFF_SIZE</a>&#160;&#160;&#160;((uint32_t) 1024U)</td></tr>
<tr class="memdesc:gaecd54756089749492bf2ec47faffec64"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro defines the maximum buffer size for doing discrete cache line operations in bytes.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gaecd54756089749492bf2ec47faffec64">More...</a><br /></td></tr>
<tr class="separator:gaecd54756089749492bf2ec47faffec64"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gab69c25b036099f78d6e001db0666e8fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gab69c25b036099f78d6e001db0666e8fb">UNICACHEEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gab69c25b036099f78d6e001db0666e8fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function first checks if unicache is enabled and enables it if it is not enabled.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gab69c25b036099f78d6e001db0666e8fb">More...</a><br /></td></tr>
<tr class="separator:gab69c25b036099f78d6e001db0666e8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4927ea8ae6c1c5168f27c96d40cad68d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga4927ea8ae6c1c5168f27c96d40cad68d">UNICACHEDisable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga4927ea8ae6c1c5168f27c96d40cad68d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables the unicache.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga4927ea8ae6c1c5168f27c96d40cad68d">More...</a><br /></td></tr>
<tr class="separator:ga4927ea8ae6c1c5168f27c96d40cad68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd58001a33b6dae0d6a454e568e7c67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga5fd58001a33b6dae0d6a454e568e7c67">UNICACHEInvalidateCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:ga5fd58001a33b6dae0d6a454e568e7c67"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates one cache line.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga5fd58001a33b6dae0d6a454e568e7c67">More...</a><br /></td></tr>
<tr class="separator:ga5fd58001a33b6dae0d6a454e568e7c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab261dcb69952347a5d4eeaa01488391c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gab261dcb69952347a5d4eeaa01488391c">UNICACHEWaitCacheMaint</a> (uint32_t baseAddr, uint32_t numRetries)</td></tr>
<tr class="memdesc:gab261dcb69952347a5d4eeaa01488391c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function wait for cache maintenance operation to finish.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gab261dcb69952347a5d4eeaa01488391c">More...</a><br /></td></tr>
<tr class="separator:gab261dcb69952347a5d4eeaa01488391c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aee0342062dc838d9d53d1fcf1d51ea"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga2aee0342062dc838d9d53d1fcf1d51ea">UNICACHEInvalidate</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t tWait)</td></tr>
<tr class="memdesc:ga2aee0342062dc838d9d53d1fcf1d51ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates the cache lines in the region defined by maintenance start/end address.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga2aee0342062dc838d9d53d1fcf1d51ea">More...</a><br /></td></tr>
<tr class="separator:ga2aee0342062dc838d9d53d1fcf1d51ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bdd6f0d4553959299f011cfea16deca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga0bdd6f0d4553959299f011cfea16deca">UNICACHEWriteBackCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:ga0bdd6f0d4553959299f011cfea16deca"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function evicts one dirty cache line.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga0bdd6f0d4553959299f011cfea16deca">More...</a><br /></td></tr>
<tr class="separator:ga0bdd6f0d4553959299f011cfea16deca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22098bc16b1db185e8bccac5a8245aa"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gaf22098bc16b1db185e8bccac5a8245aa">UNICACHEWriteBack</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t tWait)</td></tr>
<tr class="memdesc:gaf22098bc16b1db185e8bccac5a8245aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function evicts the dirty cache lines in the region defined by maintenance start/end address.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gaf22098bc16b1db185e8bccac5a8245aa">More...</a><br /></td></tr>
<tr class="separator:gaf22098bc16b1db185e8bccac5a8245aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148a7701dabe9a73c565719b81cecbe7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga148a7701dabe9a73c565719b81cecbe7">UNICACHELockCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:ga148a7701dabe9a73c565719b81cecbe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function locks one cache line.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga148a7701dabe9a73c565719b81cecbe7">More...</a><br /></td></tr>
<tr class="separator:ga148a7701dabe9a73c565719b81cecbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ccdbd8aa9eaf7c0cb3f6dc3f3872780"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga6ccdbd8aa9eaf7c0cb3f6dc3f3872780">UNICACHELock</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t tWait)</td></tr>
<tr class="memdesc:ga6ccdbd8aa9eaf7c0cb3f6dc3f3872780"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function locks the region defined by maintenance start/end address.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga6ccdbd8aa9eaf7c0cb3f6dc3f3872780">More...</a><br /></td></tr>
<tr class="separator:ga6ccdbd8aa9eaf7c0cb3f6dc3f3872780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728afcc59a0b36e8274226668fbfac7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga728afcc59a0b36e8274226668fbfac7a">UNICACHEUnlockCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:ga728afcc59a0b36e8274226668fbfac7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function unlocks one cache line.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga728afcc59a0b36e8274226668fbfac7a">More...</a><br /></td></tr>
<tr class="separator:ga728afcc59a0b36e8274226668fbfac7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba75b2c54ce2e9eab6e040d8fea635f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gaeba75b2c54ce2e9eab6e040d8fea635f">UNICACHEUnlock</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t tWait)</td></tr>
<tr class="memdesc:gaeba75b2c54ce2e9eab6e040d8fea635f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function unlocks the region defined by maintenance start/end address.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gaeba75b2c54ce2e9eab6e040d8fea635f">More...</a><br /></td></tr>
<tr class="separator:gaeba75b2c54ce2e9eab6e040d8fea635f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5fdf1f0f4ee0baaba0e46d3bd8e39d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga2b5fdf1f0f4ee0baaba0e46d3bd8e39d">UNICACHEPreloadCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:ga2b5fdf1f0f4ee0baaba0e46d3bd8e39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function pre-loads one cache line.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga2b5fdf1f0f4ee0baaba0e46d3bd8e39d">More...</a><br /></td></tr>
<tr class="separator:ga2b5fdf1f0f4ee0baaba0e46d3bd8e39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd48d94134564998bb97410a712efbf0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gabd48d94134564998bb97410a712efbf0">UNICACHEPreload</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t tWait)</td></tr>
<tr class="memdesc:gabd48d94134564998bb97410a712efbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function pre-loads the region defined by maintenance start/end address.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gabd48d94134564998bb97410a712efbf0">More...</a><br /></td></tr>
<tr class="separator:gabd48d94134564998bb97410a712efbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9c1ce893abf3ad61a566f2af92971c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga1b9c1ce893abf3ad61a566f2af92971c">UNICACHEWriteBackAndInvalidateCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:ga1b9c1ce893abf3ad61a566f2af92971c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates and evicts one cache line.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga1b9c1ce893abf3ad61a566f2af92971c">More...</a><br /></td></tr>
<tr class="separator:ga1b9c1ce893abf3ad61a566f2af92971c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e9ef98496869c75db2df91d6cdc80b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga52e9ef98496869c75db2df91d6cdc80b">UNICACHEWriteBackAndInvalidate</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t tWait)</td></tr>
<tr class="memdesc:ga52e9ef98496869c75db2df91d6cdc80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates and evicts the cache lines in the region defined by maintenance start/end address.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga52e9ef98496869c75db2df91d6cdc80b">More...</a><br /></td></tr>
<tr class="separator:ga52e9ef98496869c75db2df91d6cdc80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2c39b0d1ae70335395bf6cb31686a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga0d2c39b0d1ae70335395bf6cb31686a2">UNICACHEPreloadAndLockCacheLine</a> (uint32_t baseAddr, uint32_t maintenanceAddr)</td></tr>
<tr class="memdesc:ga0d2c39b0d1ae70335395bf6cb31686a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function pre-loads and locks one cache line.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga0d2c39b0d1ae70335395bf6cb31686a2">More...</a><br /></td></tr>
<tr class="separator:ga0d2c39b0d1ae70335395bf6cb31686a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1487078c6a49d9c1ffba0747fefb5b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gadf1487078c6a49d9c1ffba0747fefb5b">UNICACHEPreloadAndLock</a> (uint32_t baseAddr, uint32_t startAddress, uint32_t byteCount, uint32_t tWait)</td></tr>
<tr class="memdesc:gadf1487078c6a49d9c1ffba0747fefb5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function pre-loads and locks the region defined by maintenance start/end address.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#gadf1487078c6a49d9c1ffba0747fefb5b">More...</a><br /></td></tr>
<tr class="separator:gadf1487078c6a49d9c1ffba0747fefb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a16c1d8cd87d18d204c121f40647cc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga78a16c1d8cd87d18d204c121f40647cc">UNICACHEWriteBackAll</a> (uint32_t baseAddr, uint32_t tWait)</td></tr>
<tr class="memdesc:ga78a16c1d8cd87d18d204c121f40647cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function evicts the whole unicache.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga78a16c1d8cd87d18d204c121f40647cc">More...</a><br /></td></tr>
<tr class="separator:ga78a16c1d8cd87d18d204c121f40647cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906411352cc5d443ad986934e80cfd96"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga906411352cc5d443ad986934e80cfd96">UNICACHEInvalidateAll</a> (uint32_t baseAddr, uint32_t tWait)</td></tr>
<tr class="memdesc:ga906411352cc5d443ad986934e80cfd96"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates the whole unicache.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga906411352cc5d443ad986934e80cfd96">More...</a><br /></td></tr>
<tr class="separator:ga906411352cc5d443ad986934e80cfd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70f9b31468422c84b4eaaac110a9faef"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga70f9b31468422c84b4eaaac110a9faef">UNICACHEWriteBackAndInvalidateAll</a> (uint32_t baseAddr, uint32_t tWait)</td></tr>
<tr class="memdesc:ga70f9b31468422c84b4eaaac110a9faef"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function invalidates and evicts the whole unicache.  <a href="group___c_s_l___a_r_c_h___m4___u_n_i_c_a_c_h_e.html#ga70f9b31468422c84b4eaaac110a9faef">More...</a><br /></td></tr>
<tr class="separator:ga70f9b31468422c84b4eaaac110a9faef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the interfaces present in the Uni-cache HAL. This also contains some related macros, structures and enums. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
