{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1392234220406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392234220407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 12:43:40 2014 " "Processing started: Wed Feb 12 12:43:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392234220407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1392234220407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1392234220407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1392234220949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_04-Lab_04_arch " "Found design unit 1: Lab_04-Lab_04_arch" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/EELE 367/Lab 4/Lab4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392234221545 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/EELE 367/Lab 4/Lab4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392234221545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392234221545 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \"end\", or \"begin\", or a declaration statement dflipflop.vhd(1) " "VHDL syntax error at dflipflop.vhd(1) near text \":\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Administrator/Documents/School/EELE 367/Lab 4/dflipflop.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1392234221547 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "dflipflop dflipflop.vhd(1) " "Ignored construct dflipflop at dflipflop.vhd(1) due to previous errors" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Administrator/Documents/School/EELE 367/Lab 4/dflipflop.vhd" 1 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1392234221547 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"D\";  expecting \"then\" dflipflop.vhd(12) " "VHDL syntax error at dflipflop.vhd(12) near text \"D\";  expecting \"then\"" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Administrator/Documents/School/EELE 367/Lab 4/dflipflop.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1392234221547 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" dflipflop.vhd(14) " "VHDL syntax error at dflipflop.vhd(14) near text \"if\";  expecting \"process\"" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Administrator/Documents/School/EELE 367/Lab 4/dflipflop.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1392234221547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dflipflop.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392234221548 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392234221700 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 12 12:43:41 2014 " "Processing ended: Wed Feb 12 12:43:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392234221700 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392234221700 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392234221700 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392234221700 ""}
