//
// Written by Synplify Pro 
// Product Version "V-2023.09M-3"
// Program "Synplify Pro", Mapper "map202309actp1, Build 008R"
// Sat Apr 12 14:19:12 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\generic\acg5.v "
// file 1 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\scemi_objects.v "
// file 3 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 4 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\component\polarfire_syn_comps.v "
// file 5 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\clk_div.v "
// file 6 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\dual_port_ram.v "
// file 7 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\adc_ad7663as.v "
// file 8 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\addr_decoder.v "
// file 9 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\clk_gen.v "
// file 10 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\dac_ad8803ar.v "
// file 11 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\fpga_wd.v "
// file 12 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\gpio.v "
// file 13 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\gantry_mot.v "
// file 14 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\lift_mot.v "
// file 15 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\timer_counter.v "
// file 16 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\freq_counter.v "
// file 17 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\pci_emu_target.v "
// file 18 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\hdl\scratchpadregister.v "
// file 19 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\component\work\top\top.v "
// file 20 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\nlconst.dat "
// file 21 "\c:\repo\jabil2025\dmd\p1060973_fpga\p1060973_testfw\designer\top\synthesis.fdc "

`timescale 100 ps/100 ps
module AdderDecode (
  DEC_DO_1_t_0,
  DEC_DO_1_t_11,
  DEC_DO_1_t_10,
  DEC_DO_1_t_12,
  DEC_DO_1_t_2,
  DEC_DO_1_t_3,
  AdderDecode_0_DEC_DO_m_0,
  AdderDecode_0_DEC_DO_m_10,
  GPIO_0_GPIO_DO,
  DEC_DO_1_1_iv_3_0,
  PCI_EMU_TARGET_0_OPB_ADDR,
  SCRATCH_PAD_REGISTER_0_SP_DO_11,
  SCRATCH_PAD_REGISTER_0_SP_DO_8,
  SCRATCH_PAD_REGISTER_0_SP_DO_0,
  SCRATCH_PAD_REGISTER_0_SP_DO_7,
  SCRATCH_PAD_REGISTER_0_SP_DO_10,
  SCRATCH_PAD_REGISTER_0_SP_DO_5,
  SCRATCH_PAD_REGISTER_0_SP_DO_12,
  SCRATCH_PAD_REGISTER_0_SP_DO_14,
  SCRATCH_PAD_REGISTER_0_SP_DO_2,
  SCRATCH_PAD_REGISTER_0_SP_DO_13,
  SCRATCH_PAD_REGISTER_0_SP_DO_4,
  GPIO_IN_m_0_3_0,
  CLK_GEN_DO_2_iv_0_0,
  PCI_EMU_TARGET_0_OPB_ADDR_fast_0,
  OPB_ADDR_1_fast,
  OSCILLATOR_COUNTER_0_OSC_CT_DO,
  CLK_GEN_IN_m_0,
  DEC_DO_1_1_iv_0_0_0,
  ADC_AD7663AS_0_ADC_DO_0,
  ADC_AD7663AS_0_ADC_DO_11,
  ADC_AD7663AS_0_ADC_DO_8,
  ADC_AD7663AS_0_ADC_DO_5,
  ADC_AD7663AS_0_ADC_DO_12,
  ADC_AD7663AS_0_ADC_DO_14,
  ADC_AD7663AS_0_ADC_DO_2,
  ADC_AD7663AS_0_ADC_DO_13,
  ADC_AD7663AS_0_ADC_DO_7,
  ADC_AD7663AS_0_ADC_DO_4,
  ADC_AD7663AS_0_ADC_DO_10,
  ADC_AD7663AS_0_ADC_DO_15,
  DAC_AD8803AR_0_DAC_DO,
  ILIM_DAC_IN_m_0,
  OSC_CT_IN_m_0,
  OPB_ADDR_0,
  GPIO_IN_m_0_3_1_0,
  DEC_DO_1_1_iv_2_0,
  clk16khz_div_fast_0,
  GPIO_DO_11_0_a2_1_o2_0_0,
  DATA_OUT_c,
  DEC_DO_1_en_4_0,
  AdderDecode_0_GPO_WE,
  digital_out8,
  digital_out9,
  digital_out7,
  digital_out6,
  digital_out5,
  AdderDecode_0_SP1_WE,
  dev_sp14,
  digital_out4,
  AdderDecode_0_GPO_RE,
  AdderDecode_0_LIFT_MOT_SENS_RE,
  AdderDecode_0_PWR_IF_RE,
  AdderDecode_0_SER_PENDANT_RE,
  AdderDecode_0_CCHL_IF_RE,
  N_471,
  AdderDecode_0_STD_CONT_RE,
  AdderDecode_0_SPD_DMD_IF_RE,
  AdderDecode_0_GANTRY_MOT_SENS_RE,
  AdderDecode_0_SPD_EMOPS_RE,
  un10_AD_i,
  N_253,
  N_444,
  N_284,
  N_248,
  N_434,
  N_430,
  PCI_EMU_TARGET_0_OPB_ADDR_0_rep1,
  un40_CLK_GEN_DO_i,
  N_443,
  SP1_N_3_mux,
  ADC_WE_0_a2_0_a2_1z,
  PCI_EMU_TARGET_0_OPB_WE,
  N_241,
  un20_CLK_GEN_DO_i,
  CLK_GEN_DO_1,
  clk16khz_div_3_rep1,
  un30_CLK_GEN_DO_i,
  N_453,
  PCI_EMU_TARGET_0_OPB_RE,
  un3_CLK_GEN_DO_6,
  OPB_RE_fast,
  GANTRY_m3_e_4_2_1z,
  LIFT_CURR_SAMP_c,
  g1_0,
  un1_N_5_mux,
  g1_2,
  N_4,
  AD_1,
  AdderDecode_0_GANT_MOT_RE,
  GANT_MOT_DRV_EN_c,
  LIFT_MOT_DRV_EN_c,
  AdderDecode_0_SP1_RE,
  AdderDecode_0_SP2_RE,
  AdderDecode_0_COUNTER_RE,
  g0_4_0,
  AdderDecode_0_CLOCK_RE,
  un10_CLK_GEN_DO_i,
  N_42_i_i_o2_3,
  un1_m2_e_2,
  N_244,
  AdderDecode_0_ADC_RE,
  AdderDecode_0_ILIM_DAC_RE,
  un1_m2_e_x,
  PCI_CLK2_i,
  OPB_RST_arst_i
)
;
output DEC_DO_1_t_0 ;
output DEC_DO_1_t_11 ;
output DEC_DO_1_t_10 ;
output DEC_DO_1_t_12 ;
output DEC_DO_1_t_2 ;
output DEC_DO_1_t_3 ;
output AdderDecode_0_DEC_DO_m_0 ;
output AdderDecode_0_DEC_DO_m_10 ;
input [14:0] GPIO_0_GPIO_DO ;
output DEC_DO_1_1_iv_3_0 ;
input [19:4] PCI_EMU_TARGET_0_OPB_ADDR ;
input SCRATCH_PAD_REGISTER_0_SP_DO_11 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_8 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_0 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_7 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_10 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_5 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_12 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_14 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_2 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_13 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_4 ;
output GPIO_IN_m_0_3_0 ;
input CLK_GEN_DO_2_iv_0_0 ;
input PCI_EMU_TARGET_0_OPB_ADDR_fast_0 ;
input [3:1] OPB_ADDR_1_fast ;
input [14:0] OSCILLATOR_COUNTER_0_OSC_CT_DO ;
output CLK_GEN_IN_m_0 ;
output DEC_DO_1_1_iv_0_0_0 ;
input ADC_AD7663AS_0_ADC_DO_0 ;
input ADC_AD7663AS_0_ADC_DO_11 ;
input ADC_AD7663AS_0_ADC_DO_8 ;
input ADC_AD7663AS_0_ADC_DO_5 ;
input ADC_AD7663AS_0_ADC_DO_12 ;
input ADC_AD7663AS_0_ADC_DO_14 ;
input ADC_AD7663AS_0_ADC_DO_2 ;
input ADC_AD7663AS_0_ADC_DO_13 ;
input ADC_AD7663AS_0_ADC_DO_7 ;
input ADC_AD7663AS_0_ADC_DO_4 ;
input ADC_AD7663AS_0_ADC_DO_10 ;
input ADC_AD7663AS_0_ADC_DO_15 ;
input [15:0] DAC_AD8803AR_0_DAC_DO ;
output ILIM_DAC_IN_m_0 ;
output OSC_CT_IN_m_0 ;
input OPB_ADDR_0 ;
output GPIO_IN_m_0_3_1_0 ;
output DEC_DO_1_1_iv_2_0 ;
input clk16khz_div_fast_0 ;
input GPIO_DO_11_0_a2_1_o2_0_0 ;
output [5:0] DATA_OUT_c ;
output DEC_DO_1_en_4_0 ;
output AdderDecode_0_GPO_WE ;
output digital_out8 ;
output digital_out9 ;
output digital_out7 ;
output digital_out6 ;
output digital_out5 ;
output AdderDecode_0_SP1_WE ;
output dev_sp14 ;
output digital_out4 ;
output AdderDecode_0_GPO_RE ;
output AdderDecode_0_LIFT_MOT_SENS_RE ;
output AdderDecode_0_PWR_IF_RE ;
output AdderDecode_0_SER_PENDANT_RE ;
output AdderDecode_0_CCHL_IF_RE ;
input N_471 ;
output AdderDecode_0_STD_CONT_RE ;
output AdderDecode_0_SPD_DMD_IF_RE ;
output AdderDecode_0_GANTRY_MOT_SENS_RE ;
output AdderDecode_0_SPD_EMOPS_RE ;
input un10_AD_i ;
output N_253 ;
output N_444 ;
output N_284 ;
output N_248 ;
output N_434 ;
input N_430 ;
input PCI_EMU_TARGET_0_OPB_ADDR_0_rep1 ;
input un40_CLK_GEN_DO_i ;
output N_443 ;
output SP1_N_3_mux ;
output ADC_WE_0_a2_0_a2_1z ;
input PCI_EMU_TARGET_0_OPB_WE ;
output N_241 ;
input un20_CLK_GEN_DO_i ;
input CLK_GEN_DO_1 ;
input clk16khz_div_3_rep1 ;
input un30_CLK_GEN_DO_i ;
output N_453 ;
input PCI_EMU_TARGET_0_OPB_RE ;
output un3_CLK_GEN_DO_6 ;
input OPB_RE_fast ;
output GANTRY_m3_e_4_2_1z ;
input LIFT_CURR_SAMP_c ;
output g1_0 ;
input un1_N_5_mux ;
output g1_2 ;
output N_4 ;
input AD_1 ;
output AdderDecode_0_GANT_MOT_RE ;
input GANT_MOT_DRV_EN_c ;
input LIFT_MOT_DRV_EN_c ;
output AdderDecode_0_SP1_RE ;
output AdderDecode_0_SP2_RE ;
output AdderDecode_0_COUNTER_RE ;
output g0_4_0 ;
output AdderDecode_0_CLOCK_RE ;
input un10_CLK_GEN_DO_i ;
output N_42_i_i_o2_3 ;
input un1_m2_e_2 ;
input N_244 ;
output AdderDecode_0_ADC_RE ;
output AdderDecode_0_ILIM_DAC_RE ;
input un1_m2_e_x ;
input PCI_CLK2_i ;
input OPB_RST_arst_i ;
wire DEC_DO_1_t_0 ;
wire DEC_DO_1_t_11 ;
wire DEC_DO_1_t_10 ;
wire DEC_DO_1_t_12 ;
wire DEC_DO_1_t_2 ;
wire DEC_DO_1_t_3 ;
wire AdderDecode_0_DEC_DO_m_0 ;
wire AdderDecode_0_DEC_DO_m_10 ;
wire DEC_DO_1_1_iv_3_0 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_11 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_8 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_0 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_7 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_10 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_5 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_12 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_14 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_2 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_13 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_4 ;
wire GPIO_IN_m_0_3_0 ;
wire CLK_GEN_DO_2_iv_0_0 ;
wire PCI_EMU_TARGET_0_OPB_ADDR_fast_0 ;
wire CLK_GEN_IN_m_0 ;
wire DEC_DO_1_1_iv_0_0_0 ;
wire ADC_AD7663AS_0_ADC_DO_0 ;
wire ADC_AD7663AS_0_ADC_DO_11 ;
wire ADC_AD7663AS_0_ADC_DO_8 ;
wire ADC_AD7663AS_0_ADC_DO_5 ;
wire ADC_AD7663AS_0_ADC_DO_12 ;
wire ADC_AD7663AS_0_ADC_DO_14 ;
wire ADC_AD7663AS_0_ADC_DO_2 ;
wire ADC_AD7663AS_0_ADC_DO_13 ;
wire ADC_AD7663AS_0_ADC_DO_7 ;
wire ADC_AD7663AS_0_ADC_DO_4 ;
wire ADC_AD7663AS_0_ADC_DO_10 ;
wire ADC_AD7663AS_0_ADC_DO_15 ;
wire ILIM_DAC_IN_m_0 ;
wire OSC_CT_IN_m_0 ;
wire OPB_ADDR_0 ;
wire GPIO_IN_m_0_3_1_0 ;
wire DEC_DO_1_1_iv_2_0 ;
wire clk16khz_div_fast_0 ;
wire GPIO_DO_11_0_a2_1_o2_0_0 ;
wire DEC_DO_1_en_4_0 ;
wire AdderDecode_0_GPO_WE ;
wire digital_out8 ;
wire digital_out9 ;
wire digital_out7 ;
wire digital_out6 ;
wire digital_out5 ;
wire AdderDecode_0_SP1_WE ;
wire dev_sp14 ;
wire digital_out4 ;
wire AdderDecode_0_GPO_RE ;
wire AdderDecode_0_LIFT_MOT_SENS_RE ;
wire AdderDecode_0_PWR_IF_RE ;
wire AdderDecode_0_SER_PENDANT_RE ;
wire AdderDecode_0_CCHL_IF_RE ;
wire N_471 ;
wire AdderDecode_0_STD_CONT_RE ;
wire AdderDecode_0_SPD_DMD_IF_RE ;
wire AdderDecode_0_GANTRY_MOT_SENS_RE ;
wire AdderDecode_0_SPD_EMOPS_RE ;
wire un10_AD_i ;
wire N_253 ;
wire N_444 ;
wire N_284 ;
wire N_248 ;
wire N_434 ;
wire N_430 ;
wire PCI_EMU_TARGET_0_OPB_ADDR_0_rep1 ;
wire un40_CLK_GEN_DO_i ;
wire N_443 ;
wire SP1_N_3_mux ;
wire ADC_WE_0_a2_0_a2_1z ;
wire PCI_EMU_TARGET_0_OPB_WE ;
wire N_241 ;
wire un20_CLK_GEN_DO_i ;
wire CLK_GEN_DO_1 ;
wire clk16khz_div_3_rep1 ;
wire un30_CLK_GEN_DO_i ;
wire N_453 ;
wire PCI_EMU_TARGET_0_OPB_RE ;
wire un3_CLK_GEN_DO_6 ;
wire OPB_RE_fast ;
wire GANTRY_m3_e_4_2_1z ;
wire LIFT_CURR_SAMP_c ;
wire g1_0 ;
wire un1_N_5_mux ;
wire g1_2 ;
wire N_4 ;
wire AD_1 ;
wire AdderDecode_0_GANT_MOT_RE ;
wire GANT_MOT_DRV_EN_c ;
wire LIFT_MOT_DRV_EN_c ;
wire AdderDecode_0_SP1_RE ;
wire AdderDecode_0_SP2_RE ;
wire AdderDecode_0_COUNTER_RE ;
wire g0_4_0 ;
wire AdderDecode_0_CLOCK_RE ;
wire un10_CLK_GEN_DO_i ;
wire N_42_i_i_o2_3 ;
wire un1_m2_e_2 ;
wire N_244 ;
wire AdderDecode_0_ADC_RE ;
wire AdderDecode_0_ILIM_DAC_RE ;
wire un1_m2_e_x ;
wire PCI_CLK2_i ;
wire OPB_RST_arst_i ;
wire [12:2] CLK_GEN_IN_m;
wire [13:4] GPIO_IN_m_0_3;
wire [5:5] DEC_DO_1_1_iv_0;
wire [13:2] GPIO_IN_m_0_0;
wire [14:14] DEC_DO_1_1_iv_0_a2_5_0;
wire [10:10] DEC_DO_1_1_iv_2_0_Z;
wire [5:5] DEC_DO_1_1_iv_1;
wire [13:2] GPIO_IN_m_0_1;
wire [14:14] DEC_DO_1_1_iv_0_a2_5_1;
wire [10:10] DEC_DO_1_1_iv_2_1;
wire [7:7] GPIO_IN_m_0_2;
wire [10:10] DEC_DO_1_1_iv_2;
wire [13:2] GPIO_IN_m_c;
wire [14:14] DEC_DO_1_1_iv_0_a2_c;
wire [5:5] DEC_DO_1_1_iv_3;
wire [14:14] DEC_DO_1_1_iv_0_a2_5_3;
wire VCC ;
wire GND ;
wire GANTRY_m3_e_4_Z ;
wire GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0_Z ;
wire ILIM_DAC_RE_0_a2_1_a2_RNIJHBBK_Z ;
wire DEC_DO_1_0_iv_5_N_2L1_1 ;
wire COUNTER_RE_0_a2_0_a2_RNIQKJKH_Z ;
wire COUNTER_RE_0_a2_0_a2_RNIC7VMR1_Z ;
wire ILIM_DAC_RE_0_a2_1_a2_RNIN661K_Z ;
wire COUNTER_RE_0_a2_0_a2_RNI6ETHO_Z ;
wire SP2_RE_0_a2_RNICQHIA_Z ;
wire COUNTER_RE_0_a2_0_a2_RNICOG4K_Z ;
wire AdderDecode_0_LIFT_MOT_RE ;
wire LIFT_MOT_RE_0_a2_0_a2_RNI3G2LM_Z ;
wire N_240 ;
wire N_239 ;
wire CLOCK_RE_0_a2_0_a2_1_0_Z ;
wire CLOCK_RE_0_a2_0_a2_1_Z ;
wire CLOCK_RE_0_a2_0_a2_0_Z ;
wire ADMUX_RE ;
wire ADSEL_RE ;
wire N_42_i_i_o2_3_1 ;
wire ILIM_DAC_RE_0_a2_1_o2_0_0_Z ;
wire LIFT_MOT_RE_0_a2_0_o2_0_Z ;
wire GANTRY_m3_e_4_0_Z ;
wire N_255 ;
wire GANTRY_MOT_SENS_RE_0_a2_0_a2_0_Z ;
wire SPD_EMOPS_RE_0_a2_0_a2_0_Z ;
wire GPO_RE_0_a2_0_a2_0_0_Z ;
wire AdderDecode_0_ADC_WE_4 ;
wire N_414 ;
wire N_475 ;
wire N_476 ;
wire N_482 ;
wire N_483 ;
wire LIFT_MOT_RE_0_a2_0_a2_0 ;
wire GANT_MOT_RE_0_a2_0_a2_0_Z ;
wire LIFT_MOT_RE_0_a2_0_o2_3_Z ;
wire STS_RE ;
wire LIFT_96V_IF_RE ;
wire GANTRY_96V_IF_RE ;
wire AdderDecode_0_SP1_WE_2 ;
wire MOT_GPO_WE_0_a2_0_a2_1_Z ;
wire N_458 ;
// @8:183
  SLE \dataout[5]  (
	.Q(DATA_OUT_c[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(GPIO_0_GPIO_DO[5]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:183
  SLE \dataout[4]  (
	.Q(DATA_OUT_c[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(GPIO_0_GPIO_DO[4]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:183
  SLE \dataout[3]  (
	.Q(DATA_OUT_c[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(GPIO_0_GPIO_DO[3]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:183
  SLE \dataout[2]  (
	.Q(DATA_OUT_c[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(GPIO_0_GPIO_DO[2]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:183
  SLE \dataout[1]  (
	.Q(DATA_OUT_c[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(GPIO_0_GPIO_DO[1]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:183
  SLE \dataout[0]  (
	.Q(DATA_OUT_c[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(GPIO_0_GPIO_DO[0]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:156
  CFG4 GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[5]),
	.B(GANTRY_m3_e_4_Z),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[17]),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[4]),
	.Y(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0_Z)
);
defparam GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0.INIT=16'h0004;
// @19:488
  CFG4 CLOCK_RE_0_a2_0_a2_RNIFRCDG1 (
	.A(un1_m2_e_x),
	.B(GPIO_0_GPIO_DO[2]),
	.C(GPIO_DO_11_0_a2_1_o2_0_0),
	.D(CLK_GEN_IN_m[2]),
	.Y(DEC_DO_1_t_0)
);
defparam CLOCK_RE_0_a2_0_a2_RNIFRCDG1.INIT=16'hFFC4;
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNIJHBBK (
	.A(DAC_AD8803AR_0_DAC_DO[0]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_0),
	.Y(ILIM_DAC_RE_0_a2_1_a2_RNIJHBBK_Z)
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNIJHBBK.INIT=16'hF888;
  CFG4 COUNTER_RE_0_a2_0_a2_RNIC7VMR1 (
	.A(N_244),
	.B(GPIO_0_GPIO_DO[0]),
	.C(DEC_DO_1_0_iv_5_N_2L1_1),
	.D(COUNTER_RE_0_a2_0_a2_RNIQKJKH_Z),
	.Y(COUNTER_RE_0_a2_0_a2_RNIC7VMR1_Z)
);
defparam COUNTER_RE_0_a2_0_a2_RNIC7VMR1.INIT=16'h0073;
  CFG3 STS_RE_0_a2_0_a2_RNI9OU651 (
	.A(un1_m2_e_2),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(N_42_i_i_o2_3),
	.Y(DEC_DO_1_0_iv_5_N_2L1_1)
);
defparam STS_RE_0_a2_0_a2_RNI9OU651.INIT=8'h02;
  CFG4 CLOCK_RE_0_a2_0_a2_RNICPF172 (
	.A(un10_CLK_GEN_DO_i),
	.B(clk16khz_div_fast_0),
	.C(AdderDecode_0_CLOCK_RE),
	.D(GPIO_IN_m_0_3[11]),
	.Y(g0_4_0)
);
defparam CLOCK_RE_0_a2_0_a2_RNICPF172.INIT=16'hFF80;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNIN661K (
	.A(DAC_AD8803AR_0_DAC_DO[11]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_11),
	.Y(ILIM_DAC_RE_0_a2_1_a2_RNIN661K_Z)
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNIN661K.INIT=16'h0777;
// @19:488
  CFG4 COUNTER_RE_0_a2_0_a2_RNI6ETHO (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[11]),
	.B(GPIO_0_GPIO_DO[11]),
	.C(AdderDecode_0_COUNTER_RE),
	.D(N_42_i_i_o2_3),
	.Y(COUNTER_RE_0_a2_0_a2_RNI6ETHO_Z)
);
defparam COUNTER_RE_0_a2_0_a2_RNI6ETHO.INIT=16'h135F;
// @19:488
  CFG4 COUNTER_RE_0_a2_0_a2_RNIJ816K1 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_11),
	.B(COUNTER_RE_0_a2_0_a2_RNI6ETHO_Z),
	.C(ILIM_DAC_RE_0_a2_1_a2_RNIN661K_Z),
	.D(DEC_DO_1_en_4_0),
	.Y(GPIO_IN_m_0_3[11])
);
defparam COUNTER_RE_0_a2_0_a2_RNIJ816K1.INIT=16'hBF3F;
// @19:488
  CFG3 SP2_RE_0_a2_RNICQHIA (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_8),
	.B(AdderDecode_0_SP2_RE),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP2_RE_0_a2_RNICQHIA_Z)
);
defparam SP2_RE_0_a2_RNICQHIA.INIT=8'hA8;
// @19:488
  CFG4 COUNTER_RE_0_a2_0_a2_RNICOG4K (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[8]),
	.B(AdderDecode_0_COUNTER_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_8),
	.Y(COUNTER_RE_0_a2_0_a2_RNICOG4K_Z)
);
defparam COUNTER_RE_0_a2_0_a2_RNICOG4K.INIT=16'h0777;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNID70061 (
	.A(DAC_AD8803AR_0_DAC_DO[8]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(COUNTER_RE_0_a2_0_a2_RNICOG4K_Z),
	.D(SP2_RE_0_a2_RNICQHIA_Z),
	.Y(DEC_DO_1_1_iv_2_0)
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNID70061.INIT=16'hFF8F;
  CFG4 LIFT_MOT_RE_0_a2_0_a2_RNI3G2LM (
	.A(LIFT_MOT_DRV_EN_c),
	.B(GANT_MOT_DRV_EN_c),
	.C(AdderDecode_0_LIFT_MOT_RE),
	.D(AdderDecode_0_GANT_MOT_RE),
	.Y(LIFT_MOT_RE_0_a2_0_a2_RNI3G2LM_Z)
);
defparam LIFT_MOT_RE_0_a2_0_a2_RNI3G2LM.INIT=16'h135F;
  CFG4 LIFT_MOT_RE_0_a2_0_a2_RNIUKVIE3 (
	.A(AD_1),
	.B(LIFT_MOT_RE_0_a2_0_a2_RNI3G2LM_Z),
	.C(ILIM_DAC_RE_0_a2_1_a2_RNIJHBBK_Z),
	.D(COUNTER_RE_0_a2_0_a2_RNIC7VMR1_Z),
	.Y(AdderDecode_0_DEC_DO_m_0)
);
defparam LIFT_MOT_RE_0_a2_0_a2_RNIUKVIE3.INIT=16'hA2AA;
// @19:488
  CFG2 ILIM_DAC_RE_0_a2_1_a2_RNIGFT87 (
	.A(AdderDecode_0_ILIM_DAC_RE),
	.B(DAC_AD8803AR_0_DAC_DO[3]),
	.Y(N_4)
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNIGFT87.INIT=4'h8;
// @19:488
  CFG2 COUNTER_RE_0_a2_0_a2_RNIP5227 (
	.A(AdderDecode_0_COUNTER_RE),
	.B(OSCILLATOR_COUNTER_0_OSC_CT_DO[3]),
	.Y(g1_2)
);
defparam COUNTER_RE_0_a2_0_a2_RNIP5227.INIT=4'h8;
// @19:488
  CFG3 STS_RE_0_a2_0_a2_RNIU98UC1 (
	.A(GPIO_0_GPIO_DO[3]),
	.B(un1_N_5_mux),
	.C(N_42_i_i_o2_3),
	.Y(g1_0)
);
defparam STS_RE_0_a2_0_a2_RNIU98UC1.INIT=8'hA2;
// @19:488
  CFG4 COUNTER_RE_0_a2_0_a2_RNIQKJKH (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_0),
	.B(OSCILLATOR_COUNTER_0_OSC_CT_DO[0]),
	.C(AdderDecode_0_COUNTER_RE),
	.D(DEC_DO_1_en_4_0),
	.Y(COUNTER_RE_0_a2_0_a2_RNIQKJKH_Z)
);
defparam COUNTER_RE_0_a2_0_a2_RNIQKJKH.INIT=16'hEAC0;
// @19:488
  CFG4 LIFT_MOT_RE_0_a2_0_a2_RNIPRJOF (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[1]),
	.B(LIFT_CURR_SAMP_c),
	.C(AdderDecode_0_LIFT_MOT_RE),
	.D(AdderDecode_0_COUNTER_RE),
	.Y(GPIO_IN_m_0_3_1_0)
);
defparam LIFT_MOT_RE_0_a2_0_a2_RNIPRJOF.INIT=16'h153F;
// @8:128
  CFG4 CLOCK_RE_0_a2_0_a2 (
	.A(N_240),
	.B(N_239),
	.C(CLOCK_RE_0_a2_0_a2_1_0_Z),
	.D(CLOCK_RE_0_a2_0_a2_1_Z),
	.Y(AdderDecode_0_CLOCK_RE)
);
defparam CLOCK_RE_0_a2_0_a2.INIT=16'h1000;
// @8:128
  CFG4 CLOCK_RE_0_a2_0_a2_1 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[5]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[4]),
	.C(OPB_ADDR_0),
	.D(CLOCK_RE_0_a2_0_a2_0_Z),
	.Y(CLOCK_RE_0_a2_0_a2_1_0_Z)
);
defparam CLOCK_RE_0_a2_0_a2_1.INIT=16'h5700;
// @19:488
  CFG2 ADMUX_RE_0_a2_0_a2_RNIQCJ67 (
	.A(ADMUX_RE),
	.B(ADSEL_RE),
	.Y(N_42_i_i_o2_3_1)
);
defparam ADMUX_RE_0_a2_0_a2_RNIQCJ67.INIT=4'hE;
// @8:132
  CFG2 ILIM_DAC_RE_0_a2_1_o2_0_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[19]),
	.Y(ILIM_DAC_RE_0_a2_1_o2_0_0_Z)
);
defparam ILIM_DAC_RE_0_a2_1_o2_0_0.INIT=4'hE;
// @8:147
  CFG2 LIFT_MOT_RE_0_a2_0_o2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[13]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[12]),
	.Y(LIFT_MOT_RE_0_a2_0_o2_0_Z)
);
defparam LIFT_MOT_RE_0_a2_0_o2_0.INIT=4'hE;
// @8:156
  CFG2 GANTRY_m3_e_4_2 (
	.A(OPB_ADDR_1_fast[2]),
	.B(OPB_ADDR_1_fast[3]),
	.Y(GANTRY_m3_e_4_2_1z)
);
defparam GANTRY_m3_e_4_2.INIT=4'h1;
// @8:156
  CFG2 GANTRY_m3_e_4_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[18]),
	.B(OPB_RE_fast),
	.Y(GANTRY_m3_e_4_0_Z)
);
defparam GANTRY_m3_e_4_0.INIT=4'h8;
// @8:128
  CFG2 CLOCK_RE_0_a2_0_a2_0_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[17]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[18]),
	.Y(CLOCK_RE_0_a2_0_a2_0_Z)
);
defparam CLOCK_RE_0_a2_0_a2_0_0.INIT=4'h2;
// @19:488
  CFG2 SP2_RE_0_a2_RNIQ5HT6 (
	.A(AdderDecode_0_SP1_RE),
	.B(AdderDecode_0_SP2_RE),
	.Y(DEC_DO_1_en_4_0)
);
defparam SP2_RE_0_a2_RNIQ5HT6.INIT=4'hE;
// @19:488
  CFG2 COUNTER_RE_0_a2_0_a2_RNIVB227 (
	.A(AdderDecode_0_COUNTER_RE),
	.B(OSCILLATOR_COUNTER_0_OSC_CT_DO[9]),
	.Y(OSC_CT_IN_m_0)
);
defparam COUNTER_RE_0_a2_0_a2_RNIVB227.INIT=4'h8;
// @19:488
  CFG2 ILIM_DAC_RE_0_a2_1_a2_RNIEDT87 (
	.A(AdderDecode_0_ILIM_DAC_RE),
	.B(DAC_AD8803AR_0_DAC_DO[1]),
	.Y(ILIM_DAC_IN_m_0)
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNIEDT87.INIT=4'h8;
// @8:162
  CFG2 MOT_GPO_WE_8_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[11]),
	.Y(un3_CLK_GEN_DO_6)
);
defparam MOT_GPO_WE_8_0_a2_0_a2.INIT=4'h1;
// @8:132
  CFG2 ILIM_DAC_RE_0_a2_1_o2_1 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.Y(N_239)
);
defparam ILIM_DAC_RE_0_a2_1_o2_1.INIT=4'hE;
// @8:141
  CFG2 ADC_RE_0_a2_0_o2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[13]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[14]),
	.Y(N_255)
);
defparam ADC_RE_0_a2_0_o2.INIT=4'h7;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNITRBBK (
	.A(DAC_AD8803AR_0_DAC_DO[5]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_5),
	.Y(DEC_DO_1_1_iv_0[5])
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNITRBBK.INIT=16'hF888;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNIP861K (
	.A(DAC_AD8803AR_0_DAC_DO[12]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_12),
	.Y(GPIO_IN_m_0_0[12])
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNIP861K.INIT=16'hF888;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNITC61K (
	.A(DAC_AD8803AR_0_DAC_DO[14]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_14),
	.Y(DEC_DO_1_1_iv_0_a2_5_0[14])
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNITC61K.INIT=16'hF888;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNINLBBK (
	.A(DAC_AD8803AR_0_DAC_DO[2]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_2),
	.Y(GPIO_IN_m_0_0[2])
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNINLBBK.INIT=16'hF888;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNIRA61K (
	.A(DAC_AD8803AR_0_DAC_DO[13]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_13),
	.Y(GPIO_IN_m_0_0[13])
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNIRA61K.INIT=16'hF888;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNI10CBK (
	.A(DAC_AD8803AR_0_DAC_DO[7]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_7),
	.Y(GPIO_IN_m_0_0[7])
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNI10CBK.INIT=16'hF888;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNIRPBBK (
	.A(DAC_AD8803AR_0_DAC_DO[4]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_4),
	.Y(GPIO_IN_m_0_0[4])
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNIRPBBK.INIT=16'hF888;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNIL461K (
	.A(DAC_AD8803AR_0_DAC_DO[10]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_10),
	.Y(DEC_DO_1_1_iv_2_0_Z[10])
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNIL461K.INIT=16'hF888;
// @19:488
  CFG4 ILIM_DAC_RE_0_a2_1_a2_RNIVE61K (
	.A(DAC_AD8803AR_0_DAC_DO[15]),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_15),
	.Y(DEC_DO_1_1_iv_0_0_0)
);
defparam ILIM_DAC_RE_0_a2_1_a2_RNIVE61K.INIT=16'hF888;
// @8:156
  CFG3 GANTRY_MOT_SENS_RE_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.Y(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_Z)
);
defparam GANTRY_MOT_SENS_RE_0_a2_0_a2_0.INIT=8'h08;
// @8:157
  CFG3 SPD_EMOPS_RE_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.Y(SPD_EMOPS_RE_0_a2_0_a2_0_Z)
);
defparam SPD_EMOPS_RE_0_a2_0_a2_0.INIT=8'h80;
// @8:128
  CFG3 CLOCK_RE_0_a2_0_a2_1_0 (
	.A(PCI_EMU_TARGET_0_OPB_RE),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.Y(CLOCK_RE_0_a2_0_a2_1_Z)
);
defparam CLOCK_RE_0_a2_0_a2_1_0.INIT=8'h08;
// @8:159
  CFG3 GPO_RE_0_a2_0_a2_0_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[17]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[5]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[4]),
	.Y(GPO_RE_0_a2_0_a2_0_0_Z)
);
defparam GPO_RE_0_a2_0_a2_0_0.INIT=8'h02;
// @8:141
  CFG4 ADC_RE_0_a2_0_a2_4 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[18]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[17]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[15]),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[19]),
	.Y(AdderDecode_0_ADC_WE_4)
);
defparam ADC_RE_0_a2_0_a2_4.INIT=16'h0100;
// @8:132
  CFG3 ILIM_DAC_RE_0_a2_1_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[18]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[17]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[5]),
	.Y(N_453)
);
defparam ILIM_DAC_RE_0_a2_1_a2_0.INIT=8'h02;
// @19:488
  CFG3 CLOCK_RE_0_a2_0_a2_RNIC921H (
	.A(un30_CLK_GEN_DO_i),
	.B(clk16khz_div_3_rep1),
	.C(AdderDecode_0_CLOCK_RE),
	.Y(CLK_GEN_IN_m[12])
);
defparam CLOCK_RE_0_a2_0_a2_RNIC921H.INIT=8'h80;
// @19:488
  CFG3 CLOCK_RE_0_a2_0_a2_RNINU2SD (
	.A(clk16khz_div_3_rep1),
	.B(CLK_GEN_DO_1),
	.C(AdderDecode_0_CLOCK_RE),
	.Y(CLK_GEN_IN_m_0)
);
defparam CLOCK_RE_0_a2_0_a2_RNINU2SD.INIT=8'h80;
// @19:488
  CFG3 CLOCK_RE_0_a2_0_a2_RNIBJQLD (
	.A(un20_CLK_GEN_DO_i),
	.B(clk16khz_div_3_rep1),
	.C(AdderDecode_0_CLOCK_RE),
	.Y(N_414)
);
defparam CLOCK_RE_0_a2_0_a2_RNIBJQLD.INIT=8'h80;
// @8:171
  CFG3 STS_RE_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.Y(N_475)
);
defparam STS_RE_0_a2_0_a2_0.INIT=8'h40;
// @8:175
  CFG3 GANTRY_96V_IF_RE_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.Y(N_476)
);
defparam GANTRY_96V_IF_RE_0_a2_0_a2_0.INIT=8'h02;
// @8:179
  CFG3 LIFT_96V_IF_RE_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.Y(N_482)
);
defparam LIFT_96V_IF_RE_0_a2_0_a2_0.INIT=8'h20;
// @8:168
  CFG3 ADSEL_RE_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.Y(N_483)
);
defparam ADSEL_RE_0_a2_0_a2_0.INIT=8'h04;
// @8:132
  CFG3 ILIM_DAC_RE_0_a2_1_o2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.Y(N_241)
);
defparam ILIM_DAC_RE_0_a2_1_o2.INIT=8'hFE;
// @19:488
  CFG3 CLOCK_RE_0_a2_0_a2_RNIPGERI (
	.A(un10_CLK_GEN_DO_i),
	.B(clk16khz_div_fast_0),
	.C(AdderDecode_0_CLOCK_RE),
	.Y(CLK_GEN_IN_m[2])
);
defparam CLOCK_RE_0_a2_0_a2_RNIPGERI.INIT=8'h80;
// @19:488
  CFG3 COUNTER_RE_0_a2_0_a2_RNIO3EDR (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[5]),
	.B(AdderDecode_0_COUNTER_RE),
	.C(DEC_DO_1_1_iv_0[5]),
	.Y(DEC_DO_1_1_iv_1[5])
);
defparam COUNTER_RE_0_a2_0_a2_RNIO3EDR.INIT=8'hF8;
// @19:488
  CFG3 COUNTER_RE_0_a2_0_a2_RNI216UR (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[12]),
	.B(AdderDecode_0_COUNTER_RE),
	.C(GPIO_IN_m_0_0[12]),
	.Y(GPIO_IN_m_0_1[12])
);
defparam COUNTER_RE_0_a2_0_a2_RNI216UR.INIT=8'hF8;
// @19:488
  CFG3 COUNTER_RE_0_a2_0_a2_RNI876UR (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[14]),
	.B(AdderDecode_0_COUNTER_RE),
	.C(DEC_DO_1_1_iv_0_a2_5_0[14]),
	.Y(DEC_DO_1_1_iv_0_a2_5_1[14])
);
defparam COUNTER_RE_0_a2_0_a2_RNI876UR.INIT=8'hF8;
// @19:488
  CFG3 COUNTER_RE_0_a2_0_a2_RNIFQDDR (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[2]),
	.B(AdderDecode_0_COUNTER_RE),
	.C(GPIO_IN_m_0_0[2]),
	.Y(GPIO_IN_m_0_1[2])
);
defparam COUNTER_RE_0_a2_0_a2_RNIFQDDR.INIT=8'hF8;
// @19:488
  CFG3 COUNTER_RE_0_a2_0_a2_RNI546UR (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[13]),
	.B(AdderDecode_0_COUNTER_RE),
	.C(GPIO_IN_m_0_0[13]),
	.Y(GPIO_IN_m_0_1[13])
);
defparam COUNTER_RE_0_a2_0_a2_RNI546UR.INIT=8'hF8;
// @19:488
  CFG3 COUNTER_RE_0_a2_0_a2_RNIU9EDR (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[7]),
	.B(AdderDecode_0_COUNTER_RE),
	.C(GPIO_IN_m_0_0[7]),
	.Y(GPIO_IN_m_0_1[7])
);
defparam COUNTER_RE_0_a2_0_a2_RNIU9EDR.INIT=8'hF8;
// @19:488
  CFG3 COUNTER_RE_0_a2_0_a2_RNIL0EDR (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[4]),
	.B(AdderDecode_0_COUNTER_RE),
	.C(GPIO_IN_m_0_0[4]),
	.Y(GPIO_IN_m_0_1[4])
);
defparam COUNTER_RE_0_a2_0_a2_RNIL0EDR.INIT=8'hF8;
// @19:488
  CFG3 COUNTER_RE_0_a2_0_a2_RNISQ5UR (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO[10]),
	.B(AdderDecode_0_COUNTER_RE),
	.C(DEC_DO_1_1_iv_2_0_Z[10]),
	.Y(DEC_DO_1_1_iv_2_1[10])
);
defparam COUNTER_RE_0_a2_0_a2_RNISQ5UR.INIT=8'hF8;
// @8:147
  CFG4 LIFT_MOT_RE_0_a2_0_a2_0_0 (
	.A(PCI_EMU_TARGET_0_OPB_RE),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[5]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[4]),
	.D(OPB_ADDR_0),
	.Y(LIFT_MOT_RE_0_a2_0_a2_0)
);
defparam LIFT_MOT_RE_0_a2_0_a2_0_0.INIT=16'h0002;
// @8:144
  CFG4 GANT_MOT_RE_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_RE),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[5]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[4]),
	.D(GANTRY_m3_e_4_2_1z),
	.Y(GANT_MOT_RE_0_a2_0_a2_0_Z)
);
defparam GANT_MOT_RE_0_a2_0_a2_0.INIT=16'h0200;
// @8:147
  CFG4 LIFT_MOT_RE_0_a2_0_o2_3 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[14]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[15]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[11]),
	.D(LIFT_MOT_RE_0_a2_0_o2_0_Z),
	.Y(LIFT_MOT_RE_0_a2_0_o2_3_Z)
);
defparam LIFT_MOT_RE_0_a2_0_o2_3.INIT=16'hFFFE;
// @19:488
  CFG4 STS_RE_0_a2_0_a2_RNI7U9CF (
	.A(STS_RE),
	.B(N_42_i_i_o2_3_1),
	.C(LIFT_96V_IF_RE),
	.D(GANTRY_96V_IF_RE),
	.Y(N_42_i_i_o2_3)
);
defparam STS_RE_0_a2_0_a2_RNI7U9CF.INIT=16'hFFFE;
// @8:142
  CFG4 ADC_WE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_WE),
	.B(N_255),
	.C(AdderDecode_0_ADC_WE_4),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.Y(ADC_WE_0_a2_0_a2_1z)
);
defparam ADC_WE_0_a2_0_a2.INIT=16'h0080;
// @8:141
  CFG4 ADC_RE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_RE),
	.B(N_255),
	.C(AdderDecode_0_ADC_WE_4),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.Y(AdderDecode_0_ADC_RE)
);
defparam ADC_RE_0_a2_0_a2.INIT=16'h0080;
// @8:136
  CFG4 ILIM_DAC_RE_0_a2_1_o2_1_RNIBCA3G (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[18]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[17]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.D(N_239),
	.Y(SP1_N_3_mux)
);
defparam ILIM_DAC_RE_0_a2_1_o2_1_RNIBCA3G.INIT=16'h0001;
// @8:128
  CFG4 CLOCK_RE_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.D(CLOCK_RE_0_a2_0_a2_0_Z),
	.Y(N_443)
);
defparam CLOCK_RE_0_a2_0_a2_0.INIT=16'h0100;
// @19:488
  CFG4 SP2_RE_0_a2_RNI930061 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_7),
	.B(AdderDecode_0_SP2_RE),
	.C(AdderDecode_0_SP1_RE),
	.D(GPIO_IN_m_0_1[7]),
	.Y(GPIO_IN_m_0_2[7])
);
defparam SP2_RE_0_a2_RNI930061.INIT=16'hFFA8;
// @19:488
  CFG4 SP2_RE_0_a2_RNIHD3H31 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_10),
	.B(AdderDecode_0_SP2_RE),
	.C(AdderDecode_0_SP1_RE),
	.D(DEC_DO_1_1_iv_2_1[10]),
	.Y(DEC_DO_1_1_iv_2[10])
);
defparam SP2_RE_0_a2_RNIHD3H31.INIT=16'hFFA8;
// @8:156
  CFG4 GANTRY_m3_e_4 (
	.A(OPB_ADDR_1_fast[1]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR_fast_0),
	.C(GANTRY_m3_e_4_2_1z),
	.D(GANTRY_m3_e_4_0_Z),
	.Y(GANTRY_m3_e_4_Z)
);
defparam GANTRY_m3_e_4.INIT=16'h1000;
// @19:488
  CFG2 STS_RE_0_a2_0_a2_RNI0PTKG (
	.A(N_42_i_i_o2_3),
	.B(GPIO_0_GPIO_DO[13]),
	.Y(GPIO_IN_m_c[13])
);
defparam STS_RE_0_a2_0_a2_RNI0PTKG.INIT=4'h8;
// @19:488
  CFG2 STS_RE_0_a2_0_a2_RNIVNTKG (
	.A(N_42_i_i_o2_3),
	.B(GPIO_0_GPIO_DO[12]),
	.Y(GPIO_IN_m_c[12])
);
defparam STS_RE_0_a2_0_a2_RNIVNTKG.INIT=4'h8;
// @19:488
  CFG2 STS_RE_0_a2_0_a2_RNIES1TF (
	.A(N_42_i_i_o2_3),
	.B(GPIO_0_GPIO_DO[2]),
	.Y(GPIO_IN_m_c[2])
);
defparam STS_RE_0_a2_0_a2_RNIES1TF.INIT=4'h8;
// @19:488
  CFG2 STS_RE_0_a2_0_a2_RNI1QTKG (
	.A(N_42_i_i_o2_3),
	.B(GPIO_0_GPIO_DO[14]),
	.Y(DEC_DO_1_1_iv_0_a2_c[14])
);
defparam STS_RE_0_a2_0_a2_RNI1QTKG.INIT=4'h8;
// @19:488
  CFG2 STS_RE_0_a2_0_a2_RNIGU1TF (
	.A(N_42_i_i_o2_3),
	.B(GPIO_0_GPIO_DO[4]),
	.Y(GPIO_IN_m_c[4])
);
defparam STS_RE_0_a2_0_a2_RNIGU1TF.INIT=4'h8;
// @19:488
  CFG2 STS_RE_0_a2_0_a2_RNIHV1TF (
	.A(N_42_i_i_o2_3),
	.B(GPIO_0_GPIO_DO[5]),
	.Y(GPIO_IN_m_c[5])
);
defparam STS_RE_0_a2_0_a2_RNIHV1TF.INIT=4'h8;
// @19:488
  CFG4 CLOCK_RE_0_a2_0_a2_RNIAUIGQ (
	.A(un40_CLK_GEN_DO_i),
	.B(clk16khz_div_3_rep1),
	.C(CLK_GEN_DO_2_iv_0_0),
	.D(AdderDecode_0_CLOCK_RE),
	.Y(CLK_GEN_IN_m[5])
);
defparam CLOCK_RE_0_a2_0_a2_RNIAUIGQ.INIT=16'hF800;
// @8:136
  CFG4 SP1_WE_0_a2_0_a2_0 (
	.A(OPB_ADDR_1_fast[1]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR_0_rep1),
	.C(GANTRY_m3_e_4_2_1z),
	.D(N_430),
	.Y(N_434)
);
defparam SP1_WE_0_a2_0_a2_0.INIT=16'h1000;
// @19:488
  CFG4 COUNTER_RE_0_a2_0_a2_RNIIQ1TL1 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_5),
	.B(GPIO_IN_m_c[5]),
	.C(DEC_DO_1_en_4_0),
	.D(DEC_DO_1_1_iv_1[5]),
	.Y(DEC_DO_1_1_iv_3[5])
);
defparam COUNTER_RE_0_a2_0_a2_RNIIQ1TL1.INIT=16'hFFEC;
// @19:488
  CFG4 COUNTER_RE_0_a2_0_a2_RNIOD16K1 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_12),
	.B(GPIO_IN_m_c[12]),
	.C(GPIO_IN_m_0_1[12]),
	.D(DEC_DO_1_en_4_0),
	.Y(GPIO_IN_m_0_3[12])
);
defparam COUNTER_RE_0_a2_0_a2_RNIOD16K1.INIT=16'hFEFC;
// @19:488
  CFG4 COUNTER_RE_0_a2_0_a2_RNI2O16K1 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_14),
	.B(DEC_DO_1_en_4_0),
	.C(DEC_DO_1_1_iv_0_a2_c[14]),
	.D(DEC_DO_1_1_iv_0_a2_5_1[14]),
	.Y(DEC_DO_1_1_iv_0_a2_5_3[14])
);
defparam COUNTER_RE_0_a2_0_a2_RNI2O16K1.INIT=16'hFFF8;
// @19:488
  CFG4 COUNTER_RE_0_a2_0_a2_RNI3B1TL1 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_2),
	.B(GPIO_IN_m_c[2]),
	.C(GPIO_IN_m_0_1[2]),
	.D(DEC_DO_1_en_4_0),
	.Y(GPIO_IN_m_0_3_0)
);
defparam COUNTER_RE_0_a2_0_a2_RNI3B1TL1.INIT=16'hFEFC;
// @19:488
  CFG4 COUNTER_RE_0_a2_0_a2_RNITI16K1 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_13),
	.B(GPIO_IN_m_c[13]),
	.C(GPIO_IN_m_0_1[13]),
	.D(DEC_DO_1_en_4_0),
	.Y(GPIO_IN_m_0_3[13])
);
defparam COUNTER_RE_0_a2_0_a2_RNITI16K1.INIT=16'hFEFC;
// @19:488
  CFG4 COUNTER_RE_0_a2_0_a2_RNIDL1TL1 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_4),
	.B(GPIO_IN_m_c[4]),
	.C(GPIO_IN_m_0_1[4]),
	.D(DEC_DO_1_en_4_0),
	.Y(GPIO_IN_m_0_3[4])
);
defparam COUNTER_RE_0_a2_0_a2_RNIDL1TL1.INIT=16'hFEFC;
// @8:132
  CFG4 ILIM_DAC_RE_0_a2_1_o2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[6]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[7]),
	.C(LIFT_MOT_RE_0_a2_0_o2_3_Z),
	.D(ILIM_DAC_RE_0_a2_1_o2_0_0_Z),
	.Y(N_248)
);
defparam ILIM_DAC_RE_0_a2_1_o2_0.INIT=16'hFFFE;
// @19:488
  CFG4 STS_RE_0_a2_0_a2_RNIDMJH91 (
	.A(N_244),
	.B(un1_m2_e_2),
	.C(GPIO_DO_11_0_a2_1_o2_0_0),
	.D(N_42_i_i_o2_3),
	.Y(N_284)
);
defparam STS_RE_0_a2_0_a2_RNIDMJH91.INIT=16'hFFFB;
// @8:147
  CFG4 LIFT_MOT_RE_0_a2_0_a2_1 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[19]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[7]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[6]),
	.D(LIFT_MOT_RE_0_a2_0_o2_3_Z),
	.Y(N_444)
);
defparam LIFT_MOT_RE_0_a2_0_a2_1.INIT=16'h0002;
// @8:132
  CFG4 ILIM_DAC_RE_0_a2_1_o2_2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[19]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[7]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[6]),
	.D(LIFT_MOT_RE_0_a2_0_o2_3_Z),
	.Y(N_240)
);
defparam ILIM_DAC_RE_0_a2_1_o2_2.INIT=16'hFFFE;
// @19:488
  CFG4 SP2_RE_0_a2_RNIBH8UI2 (
	.A(GPIO_0_GPIO_DO[7]),
	.B(un1_N_5_mux),
	.C(N_42_i_i_o2_3),
	.D(GPIO_IN_m_0_2[7]),
	.Y(DEC_DO_1_1_iv_3_0)
);
defparam SP2_RE_0_a2_RNIBH8UI2.INIT=16'hFFA2;
// @8:144
  CFG4 GANT_MOT_RE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.B(N_444),
	.C(SP1_N_3_mux),
	.D(GANT_MOT_RE_0_a2_0_a2_0_Z),
	.Y(AdderDecode_0_GANT_MOT_RE)
);
defparam GANT_MOT_RE_0_a2_0_a2.INIT=16'h8000;
// @8:132
  CFG4 ILIM_DAC_RE_0_a2_1_a2 (
	.A(N_453),
	.B(PCI_EMU_TARGET_0_OPB_RE),
	.C(N_248),
	.D(N_241),
	.Y(AdderDecode_0_ILIM_DAC_RE)
);
defparam ILIM_DAC_RE_0_a2_1_a2.INIT=16'h0008;
// @8:135
  CFG3 SP1_RE_0_a2_0_a2_2 (
	.A(N_240),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.C(SP1_N_3_mux),
	.Y(AdderDecode_0_SP1_WE_2)
);
defparam SP1_RE_0_a2_0_a2_2.INIT=8'h40;
// @8:139
  CFG2 SP2_WE_0_o2 (
	.A(N_248),
	.B(PCI_EMU_TARGET_0_OPB_WE),
	.Y(N_253)
);
defparam SP2_WE_0_o2.INIT=4'hB;
// @8:162
  CFG4 MOT_GPO_WE_0_a2_0_a2_1 (
	.A(PCI_EMU_TARGET_0_OPB_WE),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.C(N_241),
	.D(N_240),
	.Y(MOT_GPO_WE_0_a2_0_a2_1_Z)
);
defparam MOT_GPO_WE_0_a2_0_a2_1.INIT=16'h0008;
  CFG4 SP2_RE_0_a2_RNI2DJMK2 (
	.A(un10_AD_i),
	.B(N_284),
	.C(GPIO_0_GPIO_DO[10]),
	.D(DEC_DO_1_1_iv_2[10]),
	.Y(AdderDecode_0_DEC_DO_m_10)
);
defparam SP2_RE_0_a2_RNI2DJMK2.INIT=16'hAA80;
// @19:488
  CFG4 CLOCK_RE_0_a2_0_a2_RNIGDM503 (
	.A(N_414),
	.B(GPIO_0_GPIO_DO[13]),
	.C(un1_N_5_mux),
	.D(GPIO_IN_m_0_3[13]),
	.Y(DEC_DO_1_t_11)
);
defparam CLOCK_RE_0_a2_0_a2_RNIGDM503.INIT=16'hFFAE;
// @19:488
  CFG4 CLOCK_RE_0_a2_0_a2_RNIBTTG33 (
	.A(GPIO_0_GPIO_DO[12]),
	.B(un1_N_5_mux),
	.C(GPIO_IN_m_0_3[12]),
	.D(CLK_GEN_IN_m[12]),
	.Y(DEC_DO_1_t_10)
);
defparam CLOCK_RE_0_a2_0_a2_RNIBTTG33.INIT=16'hFFF2;
// @19:488
  CFG4 CLOCK_RE_0_a2_0_a2_RNIMJM503 (
	.A(N_414),
	.B(GPIO_0_GPIO_DO[14]),
	.C(un1_N_5_mux),
	.D(DEC_DO_1_1_iv_0_a2_5_3[14]),
	.Y(DEC_DO_1_t_12)
);
defparam CLOCK_RE_0_a2_0_a2_RNIMJM503.INIT=16'hFFAE;
// @19:488
  CFG4 CLOCK_RE_0_a2_0_a2_RNIS03B13 (
	.A(GPIO_0_GPIO_DO[4]),
	.B(un1_N_5_mux),
	.C(GPIO_IN_m_0_3[4]),
	.D(CLK_GEN_IN_m_0),
	.Y(DEC_DO_1_t_2)
);
defparam CLOCK_RE_0_a2_0_a2_RNIS03B13.INIT=16'hFFF2;
// @19:488
  CFG4 CLOCK_RE_0_a2_0_a2_RNIL6JVD3 (
	.A(GPIO_0_GPIO_DO[5]),
	.B(un1_N_5_mux),
	.C(DEC_DO_1_1_iv_3[5]),
	.D(CLK_GEN_IN_m[5]),
	.Y(DEC_DO_1_t_3)
);
defparam CLOCK_RE_0_a2_0_a2_RNIL6JVD3.INIT=16'hFFF2;
// @8:157
  CFG4 SPD_EMOPS_RE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.B(SPD_EMOPS_RE_0_a2_0_a2_0_Z),
	.C(N_240),
	.D(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0_Z),
	.Y(AdderDecode_0_SPD_EMOPS_RE)
);
defparam SPD_EMOPS_RE_0_a2_0_a2.INIT=16'h0800;
// @8:156
  CFG4 GANTRY_MOT_SENS_RE_0_a2_0_a2 (
	.A(N_240),
	.B(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0_Z),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.D(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_Z),
	.Y(AdderDecode_0_GANTRY_MOT_SENS_RE)
);
defparam GANTRY_MOT_SENS_RE_0_a2_0_a2.INIT=16'h4000;
// @8:147
  CFG4 LIFT_MOT_RE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.B(N_444),
	.C(N_443),
	.D(LIFT_MOT_RE_0_a2_0_a2_0),
	.Y(AdderDecode_0_LIFT_MOT_RE)
);
defparam LIFT_MOT_RE_0_a2_0_a2.INIT=16'h4000;
// @8:138
  CFG4 SP2_RE_0_a2 (
	.A(N_443),
	.B(PCI_EMU_TARGET_0_OPB_RE),
	.C(N_434),
	.D(N_248),
	.Y(AdderDecode_0_SP2_RE)
);
defparam SP2_RE_0_a2.INIT=16'h0080;
// @8:155
  CFG4 SPD_DMD_IF_RE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.B(N_482),
	.C(N_240),
	.D(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0_Z),
	.Y(AdderDecode_0_SPD_DMD_IF_RE)
);
defparam SPD_DMD_IF_RE_0_a2_0_a2.INIT=16'h0800;
// @8:150
  CFG4 STD_CONT_RE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.B(N_241),
	.C(N_240),
	.D(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0_Z),
	.Y(AdderDecode_0_STD_CONT_RE)
);
defparam STD_CONT_RE_0_a2_0_a2.INIT=16'h0200;
// @8:151
  CFG4 CCHL_IF_RE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.B(N_471),
	.C(N_240),
	.D(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0_Z),
	.Y(AdderDecode_0_CCHL_IF_RE)
);
defparam CCHL_IF_RE_0_a2_0_a2.INIT=16'h0800;
// @8:152
  CFG4 SER_PENDANT_RE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.B(N_483),
	.C(N_240),
	.D(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0_Z),
	.Y(AdderDecode_0_SER_PENDANT_RE)
);
defparam SER_PENDANT_RE_0_a2_0_a2.INIT=16'h0800;
// @8:153
  CFG4 PWR_IF_RE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.B(N_475),
	.C(N_240),
	.D(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0_Z),
	.Y(AdderDecode_0_PWR_IF_RE)
);
defparam PWR_IF_RE_0_a2_0_a2.INIT=16'h0800;
// @8:154
  CFG4 LIFT_MOT_SENS_RE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.B(N_476),
	.C(N_240),
	.D(GANTRY_MOT_SENS_RE_0_a2_0_a2_0_0_Z),
	.Y(AdderDecode_0_LIFT_MOT_SENS_RE)
);
defparam LIFT_MOT_SENS_RE_0_a2_0_a2.INIT=16'h0800;
// @8:159
  CFG4 GPO_RE_0_a2_0_a2 (
	.A(GANTRY_m3_e_4_Z),
	.B(GPO_RE_0_a2_0_a2_0_0_Z),
	.C(N_248),
	.D(N_241),
	.Y(AdderDecode_0_GPO_RE)
);
defparam GPO_RE_0_a2_0_a2.INIT=16'h0008;
// @8:164
  CFG4 ADMUX_RE_0_a2_0_a2 (
	.A(N_471),
	.B(N_248),
	.C(GPO_RE_0_a2_0_a2_0_0_Z),
	.D(GANTRY_m3_e_4_Z),
	.Y(ADMUX_RE)
);
defparam ADMUX_RE_0_a2_0_a2.INIT=16'h2000;
// @8:168
  CFG4 ADSEL_RE_0_a2_0_a2 (
	.A(N_483),
	.B(N_248),
	.C(GPO_RE_0_a2_0_a2_0_0_Z),
	.D(GANTRY_m3_e_4_Z),
	.Y(ADSEL_RE)
);
defparam ADSEL_RE_0_a2_0_a2.INIT=16'h2000;
// @8:171
  CFG4 STS_RE_0_a2_0_a2 (
	.A(N_475),
	.B(N_248),
	.C(GPO_RE_0_a2_0_a2_0_0_Z),
	.D(GANTRY_m3_e_4_Z),
	.Y(STS_RE)
);
defparam STS_RE_0_a2_0_a2.INIT=16'h2000;
// @8:175
  CFG4 GANTRY_96V_IF_RE_0_a2_0_a2 (
	.A(N_476),
	.B(N_248),
	.C(GPO_RE_0_a2_0_a2_0_0_Z),
	.D(GANTRY_m3_e_4_Z),
	.Y(GANTRY_96V_IF_RE)
);
defparam GANTRY_96V_IF_RE_0_a2_0_a2.INIT=16'h2000;
// @8:179
  CFG4 LIFT_96V_IF_RE_0_a2_0_a2 (
	.A(N_482),
	.B(N_248),
	.C(GPO_RE_0_a2_0_a2_0_0_Z),
	.D(GANTRY_m3_e_4_Z),
	.Y(LIFT_96V_IF_RE)
);
defparam LIFT_96V_IF_RE_0_a2_0_a2.INIT=16'h2000;
// @8:123
  CFG3 COUNTER_RE_0_a2_0_a2 (
	.A(N_248),
	.B(PCI_EMU_TARGET_0_OPB_RE),
	.C(SP1_N_3_mux),
	.Y(AdderDecode_0_COUNTER_RE)
);
defparam COUNTER_RE_0_a2_0_a2.INIT=8'h40;
// @8:165
  CFG4 ADMUX_WE_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[18]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[17]),
	.C(N_434),
	.D(N_253),
	.Y(N_458)
);
defparam ADMUX_WE_0_a2_0_a2_0.INIT=16'h0080;
// @8:162
  CFG4 MOT_GPO_WE_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[18]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[17]),
	.C(N_434),
	.D(MOT_GPO_WE_0_a2_0_a2_1_Z),
	.Y(digital_out4)
);
defparam MOT_GPO_WE_0_a2_0_a2.INIT=16'h8000;
// @8:139
  CFG3 SP2_WE_0_a2 (
	.A(N_443),
	.B(N_434),
	.C(N_253),
	.Y(dev_sp14)
);
defparam SP2_WE_0_a2.INIT=8'h08;
// @8:135
  CFG3 SP1_RE_0_a2_0_a2 (
	.A(N_434),
	.B(PCI_EMU_TARGET_0_OPB_RE),
	.C(AdderDecode_0_SP1_WE_2),
	.Y(AdderDecode_0_SP1_RE)
);
defparam SP1_RE_0_a2_0_a2.INIT=8'h80;
// @8:136
  CFG3 SP1_WE_0_a2_0_a2 (
	.A(N_434),
	.B(PCI_EMU_TARGET_0_OPB_WE),
	.C(AdderDecode_0_SP1_WE_2),
	.Y(AdderDecode_0_SP1_WE)
);
defparam SP1_WE_0_a2_0_a2.INIT=8'h80;
// @8:165
  CFG2 ADMUX_WE_0_a2_0_a2 (
	.A(N_458),
	.B(N_471),
	.Y(digital_out5)
);
defparam ADMUX_WE_0_a2_0_a2.INIT=4'h8;
// @8:169
  CFG2 ADSEL_WE_0_a2_0_a2 (
	.A(N_458),
	.B(N_483),
	.Y(digital_out6)
);
defparam ADSEL_WE_0_a2_0_a2.INIT=4'h8;
// @8:176
  CFG2 GANTRY_96V_IF_WE_0_a2_0_a2 (
	.A(N_458),
	.B(N_476),
	.Y(digital_out7)
);
defparam GANTRY_96V_IF_WE_0_a2_0_a2.INIT=4'h8;
// @8:172
  CFG2 STS_WE_0_a2_0_a2 (
	.A(N_458),
	.B(N_475),
	.Y(digital_out9)
);
defparam STS_WE_0_a2_0_a2.INIT=4'h8;
// @8:180
  CFG2 LIFT_96V_IF_WE_0_a2_0_a2 (
	.A(N_458),
	.B(N_482),
	.Y(digital_out8)
);
defparam LIFT_96V_IF_WE_0_a2_0_a2.INIT=4'h8;
// @8:160
  CFG2 GPO_WE_0_a2_0_a2 (
	.A(N_458),
	.B(N_241),
	.Y(AdderDecode_0_GPO_WE)
);
defparam GPO_WE_0_a2_0_a2.INIT=4'h2;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* AdderDecode */

module CLOCK_DIV_5 (
  clk16khz_div_0,
  ClkGen_0_PULSE_200KHZ,
  SYSCLK,
  OPB_RST_arst_i
)
;
input clk16khz_div_0 ;
output ClkGen_0_PULSE_200KHZ ;
input SYSCLK ;
input OPB_RST_arst_i ;
wire clk16khz_div_0 ;
wire ClkGen_0_PULSE_200KHZ ;
wire SYSCLK ;
wire OPB_RST_arst_i ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_Z;
wire VCC ;
wire un5_cntr_cry_5_S ;
wire GND ;
wire clkout_1_sqmuxa_Z ;
wire un5_cntr_cry_4_S ;
wire un5_cntr_cry_3_S ;
wire un5_cntr_cry_2_S ;
wire un5_cntr_cry_1_S ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S ;
wire un5_cntr_cry_14_S ;
wire un5_cntr_cry_13_S ;
wire un5_cntr_cry_12_S ;
wire un5_cntr_cry_11_S ;
wire un5_cntr_cry_10_S ;
wire un5_cntr_cry_9_S ;
wire un5_cntr_cry_8_S ;
wire un5_cntr_cry_7_S ;
wire un5_cntr_cry_6_S ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S_2 ;
wire un1_cntr_cry_1_Y_2 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S_3 ;
wire un1_cntr_cry_2_Y_3 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_6 ;
wire un1_cntr_cry_3_Y_6 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_6 ;
wire un1_cntr_cry_4_Y_6 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_6 ;
wire un1_cntr_cry_5_Y_6 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_6 ;
wire un1_cntr_cry_6_Y_6 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_6 ;
wire un1_cntr_cry_7_Y_6 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_6 ;
wire un1_cntr_cry_8_Y_6 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_6 ;
wire un1_cntr_cry_9_Y_6 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_6 ;
wire un1_cntr_cry_10_Y_6 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_6 ;
wire un1_cntr_cry_11_Y_6 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_6 ;
wire un1_cntr_cry_12_Y_6 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_6 ;
wire un1_cntr_cry_13_Y_6 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_6 ;
wire un1_cntr_cry_14_Y_6 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_6 ;
wire un1_cntr_cry_15_Y_6 ;
wire un5_cntr_s_1_492_FCO ;
wire un5_cntr_s_1_492_S ;
wire un5_cntr_s_1_492_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y ;
wire un5_cntr_s_15_FCO ;
wire un5_cntr_s_15_Y ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_Z[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(cntr_4_fast_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_s_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S_2),
	.Y(un1_cntr_cry_1_Y_2),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(GND)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S_3),
	.Y(un1_cntr_cry_2_Y_3),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_6),
	.Y(un1_cntr_cry_3_Y_6),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_6),
	.Y(un1_cntr_cry_4_Y_6),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_6),
	.Y(un1_cntr_cry_5_Y_6),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_6),
	.Y(un1_cntr_cry_6_Y_6),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_6),
	.Y(un1_cntr_cry_7_Y_6),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_6),
	.Y(un1_cntr_cry_8_Y_6),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_6),
	.Y(un1_cntr_cry_9_Y_6),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_6),
	.Y(un1_cntr_cry_10_Y_6),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_6),
	.Y(un1_cntr_cry_11_Y_6),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_6),
	.Y(un1_cntr_cry_12_Y_6),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_6),
	.Y(un1_cntr_cry_13_Y_6),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_6),
	.Y(un1_cntr_cry_14_Y_6),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_6),
	.Y(un1_cntr_cry_15_Y_6),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h45500;
// @5:48
  ARI1 un5_cntr_s_1_492 (
	.FCO(un5_cntr_s_1_492_FCO),
	.S(un5_cntr_s_1_492_S),
	.Y(un5_cntr_s_1_492_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_492.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S),
	.Y(un5_cntr_cry_1_Y),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_492_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S),
	.Y(un5_cntr_cry_2_Y),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S),
	.Y(un5_cntr_cry_3_Y),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S),
	.Y(un5_cntr_cry_4_Y),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S),
	.Y(un5_cntr_cry_5_Y),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S),
	.Y(un5_cntr_cry_6_Y),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S),
	.Y(un5_cntr_cry_7_Y),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S),
	.Y(un5_cntr_cry_8_Y),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S),
	.Y(un5_cntr_cry_9_Y),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S),
	.Y(un5_cntr_cry_10_Y),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S),
	.Y(un5_cntr_cry_11_Y),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S),
	.Y(un5_cntr_cry_12_Y),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S),
	.Y(un5_cntr_cry_13_Y),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO),
	.S(un5_cntr_s_15_S),
	.Y(un5_cntr_s_15_Y),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S),
	.Y(un5_cntr_cry_14_Y),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @5:38
  CFG2 clkout_4 (
	.A(clkout_Z),
	.B(clk16khz_div_0),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h4;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_Z)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @5:56
  CFG3 CLK_OUT (
	.A(SYSCLK),
	.B(clkout_Z),
	.C(clk16khz_div_0),
	.Y(ClkGen_0_PULSE_200KHZ)
);
defparam CLK_OUT.INIT=8'hCA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_5 */

module CLOCK_DIV_5_0 (
  clk16khz_div_0,
  ClkGen_0_PULSE_20KHZ,
  SYSCLK,
  OPB_RST_arst_i
)
;
input clk16khz_div_0 ;
output ClkGen_0_PULSE_20KHZ ;
input SYSCLK ;
input OPB_RST_arst_i ;
wire clk16khz_div_0 ;
wire ClkGen_0_PULSE_20KHZ ;
wire SYSCLK ;
wire OPB_RST_arst_i ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_0;
wire VCC ;
wire un5_cntr_cry_5_S_0 ;
wire GND ;
wire clkout_1_sqmuxa_0 ;
wire un5_cntr_cry_4_S_0 ;
wire un5_cntr_cry_3_S_0 ;
wire un5_cntr_cry_2_S_0 ;
wire un5_cntr_cry_1_S_0 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_0 ;
wire un5_cntr_cry_14_S_0 ;
wire un5_cntr_cry_13_S_0 ;
wire un5_cntr_cry_12_S_0 ;
wire un5_cntr_cry_11_S_0 ;
wire un5_cntr_cry_10_S_0 ;
wire un5_cntr_cry_9_S_0 ;
wire un5_cntr_cry_8_S_0 ;
wire un5_cntr_cry_7_S_0 ;
wire un5_cntr_cry_6_S_0 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S_2 ;
wire un1_cntr_cry_2_Y_2 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_5 ;
wire un1_cntr_cry_3_Y_5 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_5 ;
wire un1_cntr_cry_4_Y_5 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_5 ;
wire un1_cntr_cry_5_Y_5 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_5 ;
wire un1_cntr_cry_6_Y_5 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_5 ;
wire un1_cntr_cry_7_Y_5 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_5 ;
wire un1_cntr_cry_8_Y_5 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_5 ;
wire un1_cntr_cry_9_Y_5 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_5 ;
wire un1_cntr_cry_10_Y_5 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_5 ;
wire un1_cntr_cry_11_Y_5 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_5 ;
wire un1_cntr_cry_12_Y_5 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_5 ;
wire un1_cntr_cry_13_Y_5 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_5 ;
wire un1_cntr_cry_14_Y_5 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_5 ;
wire un1_cntr_cry_15_Y_5 ;
wire un5_cntr_s_1_493_FCO ;
wire un5_cntr_s_1_493_S ;
wire un5_cntr_s_1_493_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_0 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_0 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_0 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_0 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_0 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_0 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_0 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_0 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_0 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_0 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_0 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_0 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_0 ;
wire un5_cntr_s_15_FCO_0 ;
wire un5_cntr_s_15_Y_0 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_0 ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_0[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_5_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_4_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_2_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(cntr_4_fast_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_s_15_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_14_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_13_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_12_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_11_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_10_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_9_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_8_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_7_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_6_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S_2),
	.Y(un1_cntr_cry_2_Y_2),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(GND)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_5),
	.Y(un1_cntr_cry_3_Y_5),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_5),
	.Y(un1_cntr_cry_4_Y_5),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_5),
	.Y(un1_cntr_cry_5_Y_5),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_5),
	.Y(un1_cntr_cry_6_Y_5),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_5),
	.Y(un1_cntr_cry_7_Y_5),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_5),
	.Y(un1_cntr_cry_8_Y_5),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_5),
	.Y(un1_cntr_cry_9_Y_5),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_5),
	.Y(un1_cntr_cry_10_Y_5),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_5),
	.Y(un1_cntr_cry_11_Y_5),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_5),
	.Y(un1_cntr_cry_12_Y_5),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_5),
	.Y(un1_cntr_cry_13_Y_5),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_5),
	.Y(un1_cntr_cry_14_Y_5),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_5),
	.Y(un1_cntr_cry_15_Y_5),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h45500;
// @5:48
  ARI1 un5_cntr_s_1_493 (
	.FCO(un5_cntr_s_1_493_FCO),
	.S(un5_cntr_s_1_493_S),
	.Y(un5_cntr_s_1_493_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_493.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_0),
	.Y(un5_cntr_cry_1_Y_0),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_493_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_0),
	.Y(un5_cntr_cry_2_Y_0),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_0),
	.Y(un5_cntr_cry_3_Y_0),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_0),
	.Y(un5_cntr_cry_4_Y_0),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_0),
	.Y(un5_cntr_cry_5_Y_0),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_0),
	.Y(un5_cntr_cry_6_Y_0),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_0),
	.Y(un5_cntr_cry_7_Y_0),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_0),
	.Y(un5_cntr_cry_8_Y_0),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_0),
	.Y(un5_cntr_cry_9_Y_0),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_0),
	.Y(un5_cntr_cry_10_Y_0),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_0),
	.Y(un5_cntr_cry_11_Y_0),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_0),
	.Y(un5_cntr_cry_12_Y_0),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_0),
	.Y(un5_cntr_cry_13_Y_0),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_0),
	.S(un5_cntr_s_15_S_0),
	.Y(un5_cntr_s_15_Y_0),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_0),
	.Y(un5_cntr_cry_14_Y_0),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @5:38
  CFG2 clkout_4 (
	.A(clkout_Z),
	.B(clk16khz_div_0),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h4;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_0)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @5:56
  CFG3 CLK_OUT (
	.A(SYSCLK),
	.B(clkout_Z),
	.C(clk16khz_div_0),
	.Y(ClkGen_0_PULSE_20KHZ)
);
defparam CLK_OUT.INIT=8'hCA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_5_0 */

module CLOCK_DIV_5_1 (
  clk16khz_div_0,
  ClkGen_0_PULSE_2KHZ,
  SYSCLK,
  OPB_RST_arst_i
)
;
input clk16khz_div_0 ;
output ClkGen_0_PULSE_2KHZ ;
input SYSCLK ;
input OPB_RST_arst_i ;
wire clk16khz_div_0 ;
wire ClkGen_0_PULSE_2KHZ ;
wire SYSCLK ;
wire OPB_RST_arst_i ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_1;
wire VCC ;
wire un5_cntr_cry_5_S_1 ;
wire GND ;
wire clkout_1_sqmuxa_1 ;
wire un5_cntr_cry_4_S_1 ;
wire un5_cntr_cry_3_S_1 ;
wire un5_cntr_cry_2_S_1 ;
wire un5_cntr_cry_1_S_1 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_1 ;
wire un5_cntr_cry_14_S_1 ;
wire un5_cntr_cry_13_S_1 ;
wire un5_cntr_cry_12_S_1 ;
wire un5_cntr_cry_11_S_1 ;
wire un5_cntr_cry_10_S_1 ;
wire un5_cntr_cry_9_S_1 ;
wire un5_cntr_cry_8_S_1 ;
wire un5_cntr_cry_7_S_1 ;
wire un5_cntr_cry_6_S_1 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_4 ;
wire un1_cntr_cry_3_Y_4 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_4 ;
wire un1_cntr_cry_4_Y_4 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_4 ;
wire un1_cntr_cry_5_Y_4 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_4 ;
wire un1_cntr_cry_6_Y_4 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_4 ;
wire un1_cntr_cry_7_Y_4 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_4 ;
wire un1_cntr_cry_8_Y_4 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_4 ;
wire un1_cntr_cry_9_Y_4 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_4 ;
wire un1_cntr_cry_10_Y_4 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_4 ;
wire un1_cntr_cry_11_Y_4 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_4 ;
wire un1_cntr_cry_12_Y_4 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_4 ;
wire un1_cntr_cry_13_Y_4 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_4 ;
wire un1_cntr_cry_14_Y_4 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_4 ;
wire un1_cntr_cry_15_Y_4 ;
wire un5_cntr_s_1_494_FCO ;
wire un5_cntr_s_1_494_S ;
wire un5_cntr_s_1_494_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_1 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_1 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_1 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_1 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_1 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_1 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_1 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_1 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_1 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_1 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_1 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_1 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_1 ;
wire un5_cntr_s_15_FCO_1 ;
wire un5_cntr_s_15_Y_1 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_1 ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_1[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_5_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_4_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_2_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(cntr_4_fast_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_s_15_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_14_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_13_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_12_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_11_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_10_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_9_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_8_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_7_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_6_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_4),
	.Y(un1_cntr_cry_3_Y_4),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(GND)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_4),
	.Y(un1_cntr_cry_4_Y_4),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_4),
	.Y(un1_cntr_cry_5_Y_4),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_4),
	.Y(un1_cntr_cry_6_Y_4),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_4),
	.Y(un1_cntr_cry_7_Y_4),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_4),
	.Y(un1_cntr_cry_8_Y_4),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_4),
	.Y(un1_cntr_cry_9_Y_4),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_4),
	.Y(un1_cntr_cry_10_Y_4),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_4),
	.Y(un1_cntr_cry_11_Y_4),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_4),
	.Y(un1_cntr_cry_12_Y_4),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_4),
	.Y(un1_cntr_cry_13_Y_4),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_4),
	.Y(un1_cntr_cry_14_Y_4),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_4),
	.Y(un1_cntr_cry_15_Y_4),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h45500;
// @5:48
  ARI1 un5_cntr_s_1_494 (
	.FCO(un5_cntr_s_1_494_FCO),
	.S(un5_cntr_s_1_494_S),
	.Y(un5_cntr_s_1_494_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_494.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_1),
	.Y(un5_cntr_cry_1_Y_1),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_494_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_1),
	.Y(un5_cntr_cry_2_Y_1),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_1),
	.Y(un5_cntr_cry_3_Y_1),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_1),
	.Y(un5_cntr_cry_4_Y_1),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_1),
	.Y(un5_cntr_cry_5_Y_1),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_1),
	.Y(un5_cntr_cry_6_Y_1),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_1),
	.Y(un5_cntr_cry_7_Y_1),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_1),
	.Y(un5_cntr_cry_8_Y_1),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_1),
	.Y(un5_cntr_cry_9_Y_1),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_1),
	.Y(un5_cntr_cry_10_Y_1),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_1),
	.Y(un5_cntr_cry_11_Y_1),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_1),
	.Y(un5_cntr_cry_12_Y_1),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_1),
	.Y(un5_cntr_cry_13_Y_1),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_1),
	.S(un5_cntr_s_15_S_1),
	.Y(un5_cntr_s_15_Y_1),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_1),
	.Y(un5_cntr_cry_14_Y_1),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @5:38
  CFG2 clkout_4 (
	.A(clkout_Z),
	.B(clk16khz_div_0),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h4;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_1)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @5:56
  CFG3 CLK_OUT (
	.A(SYSCLK),
	.B(clkout_Z),
	.C(clk16khz_div_0),
	.Y(ClkGen_0_PULSE_2KHZ)
);
defparam CLK_OUT.INIT=8'hCA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_5_1 */

module CLOCK_DIV_4 (
  SYSCLK,
  OPB_RST_arst_i,
  ClkGen_0_CLK_2MHZ
)
;
input SYSCLK ;
input OPB_RST_arst_i ;
output ClkGen_0_CLK_2MHZ ;
wire SYSCLK ;
wire OPB_RST_arst_i ;
wire ClkGen_0_CLK_2MHZ ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_2;
wire ClkGen_0_CLK_2MHZ_i ;
wire VCC ;
wire un5_cntr_cry_6_S_2 ;
wire GND ;
wire un1_cntrlto15_Z ;
wire un5_cntr_cry_5_S_2 ;
wire un5_cntr_cry_4_S_2 ;
wire un5_cntr_cry_3_S_2 ;
wire un5_cntr_cry_2_S_2 ;
wire un5_cntr_cry_1_S_2 ;
wire N_17 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_2 ;
wire un5_cntr_cry_14_S_2 ;
wire un5_cntr_cry_13_S_2 ;
wire un5_cntr_cry_12_S_2 ;
wire un5_cntr_cry_11_S_2 ;
wire un5_cntr_cry_10_S_2 ;
wire un5_cntr_cry_9_S_2 ;
wire un5_cntr_cry_8_S_2 ;
wire un5_cntr_cry_7_S_2 ;
wire un5_cntr_s_1_495_FCO ;
wire un5_cntr_s_1_495_S ;
wire un5_cntr_s_1_495_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_2 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_2 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_2 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_2 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_2 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_2 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_2 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_2 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_2 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_2 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_2 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_2 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_2 ;
wire un5_cntr_s_15_FCO_2 ;
wire un5_cntr_s_15_Y_2 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_2 ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlt4 ;
wire un1_cntrlto4_0_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_6_Z ;
  CFG1 clkout_RNO (
	.A(ClkGen_0_CLK_2MHZ),
	.Y(ClkGen_0_CLK_2MHZ_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_2[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_6_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_5_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_4_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_2_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(cntr_4_fast_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE clkout (
	.Q(N_17),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(ClkGen_0_CLK_2MHZ_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_s_15_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_14_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_13_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_12_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_11_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_10_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_9_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_8_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_7_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:48
  ARI1 un5_cntr_s_1_495 (
	.FCO(un5_cntr_s_1_495_FCO),
	.S(un5_cntr_s_1_495_S),
	.Y(un5_cntr_s_1_495_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_495.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_2),
	.Y(un5_cntr_cry_1_Y_2),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_495_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_2),
	.Y(un5_cntr_cry_2_Y_2),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_2),
	.Y(un5_cntr_cry_3_Y_2),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_2),
	.Y(un5_cntr_cry_4_Y_2),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_2),
	.Y(un5_cntr_cry_5_Y_2),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_2),
	.Y(un5_cntr_cry_6_Y_2),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_2),
	.Y(un5_cntr_cry_7_Y_2),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_2),
	.Y(un5_cntr_cry_8_Y_2),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_2),
	.Y(un5_cntr_cry_9_Y_2),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_2),
	.Y(un5_cntr_cry_10_Y_2),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_2),
	.Y(un5_cntr_cry_11_Y_2),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_2),
	.Y(un5_cntr_cry_12_Y_2),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_2),
	.Y(un5_cntr_cry_13_Y_2),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_2),
	.S(un5_cntr_s_15_S_2),
	.Y(un5_cntr_s_15_Y_2),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_2),
	.Y(un5_cntr_cry_14_Y_2),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_8_Z),
	.B(un1_cntrlt4),
	.C(un1_cntrlto4_0_Z),
	.D(un1_cntrlto15_7_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h57FF;
// @5:43
  CFG2 un1_cntrlto4_0 (
	.A(cntr_Z[3]),
	.B(cntr_Z[4]),
	.Y(un1_cntrlto4_0_Z)
);
defparam un1_cntrlto4_0.INIT=4'h7;
// @5:43
  CFG4 un1_cntrlto15_7 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_6 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_6_Z)
);
defparam un1_cntrlto15_6.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto2 (
	.A(cntr_Z[2]),
	.B(cntr_Z[1]),
	.C(cntr_Z[0]),
	.Y(un1_cntrlt4)
);
defparam un1_cntrlto2.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[5]),
	.B(un1_cntrlto15_6_Z),
	.C(cntr_Z[7]),
	.D(cntr_Z[6]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0004;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_8_Z),
	.B(un1_cntrlt4),
	.C(un1_cntrlto4_0_Z),
	.D(un1_cntrlto15_7_Z),
	.Y(un1_cntrlto15_Z)
);
defparam un1_cntrlto15.INIT=16'hA800;
//@9:101
// @9:101
  CLKINT N_17_inferred_clock_RNIPGAT (
	.Y(ClkGen_0_CLK_2MHZ),
	.A(N_17)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_4 */

module CLOCK_DIV_1_2 (
  clk16khz_div_0,
  ClkGen_0_PULSE_100US,
  SYSCLK,
  OPB_RST_arst_i
)
;
input clk16khz_div_0 ;
output ClkGen_0_PULSE_100US ;
input SYSCLK ;
input OPB_RST_arst_i ;
wire clk16khz_div_0 ;
wire ClkGen_0_PULSE_100US ;
wire SYSCLK ;
wire OPB_RST_arst_i ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_3;
wire VCC ;
wire un5_cntr_cry_4_S_3 ;
wire GND ;
wire clkout_1_sqmuxa_2 ;
wire un5_cntr_cry_3_S_3 ;
wire un5_cntr_cry_2_S_3 ;
wire un5_cntr_cry_1_S_3 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_3 ;
wire un5_cntr_cry_14_S_3 ;
wire un5_cntr_cry_13_S_3 ;
wire un5_cntr_cry_12_S_3 ;
wire un5_cntr_cry_11_S_3 ;
wire un5_cntr_cry_10_S_3 ;
wire un5_cntr_cry_9_S_3 ;
wire un5_cntr_cry_8_S_3 ;
wire un5_cntr_cry_7_S_3 ;
wire un5_cntr_cry_6_S_3 ;
wire un5_cntr_cry_5_S_3 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_3 ;
wire un1_cntr_cry_3_Y_3 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_3 ;
wire un1_cntr_cry_4_Y_3 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_3 ;
wire un1_cntr_cry_5_Y_3 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_3 ;
wire un1_cntr_cry_6_Y_3 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_3 ;
wire un1_cntr_cry_7_Y_3 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_3 ;
wire un1_cntr_cry_8_Y_3 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_3 ;
wire un1_cntr_cry_9_Y_3 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_3 ;
wire un1_cntr_cry_10_Y_3 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_3 ;
wire un1_cntr_cry_11_Y_3 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_3 ;
wire un1_cntr_cry_12_Y_3 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_3 ;
wire un1_cntr_cry_13_Y_3 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_3 ;
wire un1_cntr_cry_14_Y_3 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_3 ;
wire un1_cntr_cry_15_Y_3 ;
wire un5_cntr_s_1_496_FCO ;
wire un5_cntr_s_1_496_S ;
wire un5_cntr_s_1_496_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_3 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_3 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_3 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_3 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_3 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_3 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_3 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_3 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_3 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_3 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_3 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_3 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_3 ;
wire un5_cntr_s_15_FCO_3 ;
wire un5_cntr_s_15_Y_3 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_3 ;
wire CLK_OUT_Z ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_3[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_4_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_2_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(cntr_4_fast_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_s_15_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_14_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_13_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_12_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_11_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_10_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_9_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_8_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_7_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_6_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_5_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_3),
	.Y(un1_cntr_cry_3_Y_3),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(GND)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_3),
	.Y(un1_cntr_cry_4_Y_3),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_3),
	.Y(un1_cntr_cry_5_Y_3),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_3),
	.Y(un1_cntr_cry_6_Y_3),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_3),
	.Y(un1_cntr_cry_7_Y_3),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_3),
	.Y(un1_cntr_cry_8_Y_3),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_3),
	.Y(un1_cntr_cry_9_Y_3),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_3),
	.Y(un1_cntr_cry_10_Y_3),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_3),
	.Y(un1_cntr_cry_11_Y_3),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_3),
	.Y(un1_cntr_cry_12_Y_3),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_3),
	.Y(un1_cntr_cry_13_Y_3),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_3),
	.Y(un1_cntr_cry_14_Y_3),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_3),
	.Y(un1_cntr_cry_15_Y_3),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h45500;
// @5:48
  ARI1 un5_cntr_s_1_496 (
	.FCO(un5_cntr_s_1_496_FCO),
	.S(un5_cntr_s_1_496_S),
	.Y(un5_cntr_s_1_496_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_496.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_3),
	.Y(un5_cntr_cry_1_Y_3),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_496_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_3),
	.Y(un5_cntr_cry_2_Y_3),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_3),
	.Y(un5_cntr_cry_3_Y_3),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_3),
	.Y(un5_cntr_cry_4_Y_3),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_3),
	.Y(un5_cntr_cry_5_Y_3),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_3),
	.Y(un5_cntr_cry_6_Y_3),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_3),
	.Y(un5_cntr_cry_7_Y_3),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_3),
	.Y(un5_cntr_cry_8_Y_3),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_3),
	.Y(un5_cntr_cry_9_Y_3),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_3),
	.Y(un5_cntr_cry_10_Y_3),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_3),
	.Y(un5_cntr_cry_11_Y_3),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_3),
	.Y(un5_cntr_cry_12_Y_3),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_3),
	.Y(un5_cntr_cry_13_Y_3),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_3),
	.S(un5_cntr_s_15_S_3),
	.Y(un5_cntr_s_15_Y_3),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_3),
	.Y(un5_cntr_cry_14_Y_3),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_2)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @5:38
  CFG2 clkout_4 (
	.A(clkout_Z),
	.B(clk16khz_div_0),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h4;
// @5:56
  CFG3 CLK_OUT (
	.A(SYSCLK),
	.B(clkout_Z),
	.C(clk16khz_div_0),
	.Y(CLK_OUT_Z)
);
defparam CLK_OUT.INIT=8'hCA;
// @9:108
  CLKINT CLK_OUT_RNI76D12 (
	.Y(ClkGen_0_PULSE_100US),
	.A(CLK_OUT_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_1_2 */

module CLOCK_DIV_2 (
  clk16khz_div_0,
  N_261,
  PCI_CLK2,
  OPB_RST_arst_i
)
;
input clk16khz_div_0 ;
output N_261 ;
input PCI_CLK2 ;
input OPB_RST_arst_i ;
wire clk16khz_div_0 ;
wire N_261 ;
wire PCI_CLK2 ;
wire OPB_RST_arst_i ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_4;
wire VCC ;
wire un5_cntr_cry_5_S_4 ;
wire GND ;
wire clkout_1_sqmuxa_3 ;
wire un5_cntr_cry_4_S_4 ;
wire un5_cntr_cry_3_S_4 ;
wire un5_cntr_cry_2_S_4 ;
wire un5_cntr_cry_1_S_4 ;
wire clkout_Z ;
wire clkout_4 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_4 ;
wire un5_cntr_cry_14_S_4 ;
wire un5_cntr_cry_13_S_4 ;
wire un5_cntr_cry_12_S_4 ;
wire un5_cntr_cry_11_S_4 ;
wire un5_cntr_cry_10_S_4 ;
wire un5_cntr_cry_9_S_4 ;
wire un5_cntr_cry_8_S_4 ;
wire un5_cntr_cry_7_S_4 ;
wire un5_cntr_cry_6_S_4 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_2 ;
wire un1_cntr_cry_3_Y_2 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_2 ;
wire un1_cntr_cry_4_Y_2 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_2 ;
wire un1_cntr_cry_5_Y_2 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_2 ;
wire un1_cntr_cry_6_Y_2 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_2 ;
wire un1_cntr_cry_7_Y_2 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_2 ;
wire un1_cntr_cry_8_Y_2 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_2 ;
wire un1_cntr_cry_9_Y_2 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_2 ;
wire un1_cntr_cry_10_Y_2 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_2 ;
wire un1_cntr_cry_11_Y_2 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_2 ;
wire un1_cntr_cry_12_Y_2 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_2 ;
wire un1_cntr_cry_13_Y_2 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_2 ;
wire un1_cntr_cry_14_Y_2 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_2 ;
wire un1_cntr_cry_15_Y_2 ;
wire un5_cntr_s_1_497_FCO ;
wire un5_cntr_s_1_497_S ;
wire un5_cntr_s_1_497_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_4 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_4 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_4 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_4 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_4 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_4 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_4 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_4 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_4 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_4 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_4 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_4 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_4 ;
wire un5_cntr_s_15_FCO_4 ;
wire un5_cntr_s_15_Y_4 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_4 ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_4[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_5_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_4_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_2_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(cntr_4_fast_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(clkout_4),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_s_15_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_14_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_13_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_12_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_11_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_10_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_9_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_8_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_7_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(un5_cntr_cry_6_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_2),
	.Y(un1_cntr_cry_3_Y_2),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(GND)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_2),
	.Y(un1_cntr_cry_4_Y_2),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_2),
	.Y(un1_cntr_cry_5_Y_2),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_2),
	.Y(un1_cntr_cry_6_Y_2),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_2),
	.Y(un1_cntr_cry_7_Y_2),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_2),
	.Y(un1_cntr_cry_8_Y_2),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_2),
	.Y(un1_cntr_cry_9_Y_2),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(clk16khz_div_0),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_2),
	.Y(un1_cntr_cry_10_Y_2),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_2),
	.Y(un1_cntr_cry_11_Y_2),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_2),
	.Y(un1_cntr_cry_12_Y_2),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_2),
	.Y(un1_cntr_cry_13_Y_2),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_2),
	.Y(un1_cntr_cry_14_Y_2),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_2),
	.Y(un1_cntr_cry_15_Y_2),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h45500;
// @5:48
  ARI1 un5_cntr_s_1_497 (
	.FCO(un5_cntr_s_1_497_FCO),
	.S(un5_cntr_s_1_497_S),
	.Y(un5_cntr_s_1_497_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_497.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_4),
	.Y(un5_cntr_cry_1_Y_4),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_497_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_4),
	.Y(un5_cntr_cry_2_Y_4),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_4),
	.Y(un5_cntr_cry_3_Y_4),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_4),
	.Y(un5_cntr_cry_4_Y_4),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_4),
	.Y(un5_cntr_cry_5_Y_4),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_4),
	.Y(un5_cntr_cry_6_Y_4),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_4),
	.Y(un5_cntr_cry_7_Y_4),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_4),
	.Y(un5_cntr_cry_8_Y_4),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_4),
	.Y(un5_cntr_cry_9_Y_4),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_4),
	.Y(un5_cntr_cry_10_Y_4),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_4),
	.Y(un5_cntr_cry_11_Y_4),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_4),
	.Y(un5_cntr_cry_12_Y_4),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_4),
	.Y(un5_cntr_cry_13_Y_4),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_4),
	.S(un5_cntr_s_15_S_4),
	.Y(un5_cntr_s_15_Y_4),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_4),
	.Y(un5_cntr_cry_14_Y_4),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(clk16khz_div_0),
	.Y(clkout_1_sqmuxa_3)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @5:38
  CFG2 clkout_4_0_a2 (
	.A(clk16khz_div_0),
	.B(clkout_Z),
	.Y(clkout_4)
);
defparam clkout_4_0_a2.INIT=4'h2;
// @5:56
  CFG3 CLK_OUT_i_m2 (
	.A(PCI_CLK2),
	.B(clkout_Z),
	.C(clk16khz_div_0),
	.Y(N_261)
);
defparam CLK_OUT_i_m2.INIT=8'hCA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_2 */

module ClkGen (
  OPB_ADDR_0,
  PCI_EMU_TARGET_0_OPB_ADDR,
  CLK_GEN_DO_2_t_1_0,
  CLK_GEN_DO_2_iv_0_0,
  CLK_GEN_DO_2_t_0,
  SP_DO_1_RNIM30LN_0,
  DAC_DO_1_RNIFRVAE_0,
  clk16khz_div_fast_0,
  N_261,
  ClkGen_0_PULSE_100US,
  ClkGen_0_CLK_2MHZ,
  ClkGen_0_PULSE_2KHZ,
  ClkGen_0_PULSE_20KHZ,
  SYSCLK,
  ClkGen_0_PULSE_200KHZ,
  un30_CLK_GEN_DO_i,
  SP1_N_3_mux,
  N_204,
  N_248,
  N_468,
  N_430,
  N_470,
  N_448,
  GANTRY_m3_e_4_2,
  un20_CLK_GEN_DO_i,
  PCI_EMU_TARGET_0_OPB_ADDR_0_rep1,
  G_25_0_3,
  AdderDecode_0_CLOCK_RE,
  CLK_GEN_DO_1,
  un10_CLK_GEN_DO_i,
  un40_CLK_GEN_DO_i,
  PCI_CLK2,
  OPB_RST_arst_i,
  clk16khz_div_3_rep1_1z
)
;
input OPB_ADDR_0 ;
input [5:1] PCI_EMU_TARGET_0_OPB_ADDR ;
output CLK_GEN_DO_2_t_1_0 ;
output CLK_GEN_DO_2_iv_0_0 ;
output CLK_GEN_DO_2_t_0 ;
input SP_DO_1_RNIM30LN_0 ;
input DAC_DO_1_RNIFRVAE_0 ;
output clk16khz_div_fast_0 ;
output N_261 ;
output ClkGen_0_PULSE_100US ;
output ClkGen_0_CLK_2MHZ ;
output ClkGen_0_PULSE_2KHZ ;
output ClkGen_0_PULSE_20KHZ ;
input SYSCLK ;
output ClkGen_0_PULSE_200KHZ ;
output un30_CLK_GEN_DO_i ;
input SP1_N_3_mux ;
input N_204 ;
input N_248 ;
output N_468 ;
input N_430 ;
output N_470 ;
output N_448 ;
input GANTRY_m3_e_4_2 ;
output un20_CLK_GEN_DO_i ;
input PCI_EMU_TARGET_0_OPB_ADDR_0_rep1 ;
output G_25_0_3 ;
input AdderDecode_0_CLOCK_RE ;
output CLK_GEN_DO_1 ;
output un10_CLK_GEN_DO_i ;
output un40_CLK_GEN_DO_i ;
input PCI_CLK2 ;
input OPB_RST_arst_i ;
output clk16khz_div_3_rep1_1z ;
wire OPB_ADDR_0 ;
wire CLK_GEN_DO_2_t_1_0 ;
wire CLK_GEN_DO_2_iv_0_0 ;
wire CLK_GEN_DO_2_t_0 ;
wire SP_DO_1_RNIM30LN_0 ;
wire DAC_DO_1_RNIFRVAE_0 ;
wire clk16khz_div_fast_0 ;
wire N_261 ;
wire ClkGen_0_PULSE_100US ;
wire ClkGen_0_CLK_2MHZ ;
wire ClkGen_0_PULSE_2KHZ ;
wire ClkGen_0_PULSE_20KHZ ;
wire SYSCLK ;
wire ClkGen_0_PULSE_200KHZ ;
wire un30_CLK_GEN_DO_i ;
wire SP1_N_3_mux ;
wire N_204 ;
wire N_248 ;
wire N_468 ;
wire N_430 ;
wire N_470 ;
wire N_448 ;
wire GANTRY_m3_e_4_2 ;
wire un20_CLK_GEN_DO_i ;
wire PCI_EMU_TARGET_0_OPB_ADDR_0_rep1 ;
wire G_25_0_3 ;
wire AdderDecode_0_CLOCK_RE ;
wire CLK_GEN_DO_1 ;
wire un10_CLK_GEN_DO_i ;
wire un40_CLK_GEN_DO_i ;
wire PCI_CLK2 ;
wire OPB_RST_arst_i ;
wire clk16khz_div_3_rep1_1z ;
wire [3:3] clk16khz_div_Z;
wire GND ;
wire VCC ;
wire CLK_GEN_DO_1_0_a2_0_a2_RNI6G7NF_Z ;
wire un30_CLK_GEN_DO_0_a2_0_a2_0_Z ;
wire un40_CLK_GEN_DO_0_a2_0_a2_0 ;
wire un40_CLK_GEN_DO_0_a2_0_a2_0_1_Z ;
wire N_1004 ;
wire N_1003 ;
wire N_1002 ;
wire N_1001 ;
wire N_1000 ;
wire N_999 ;
wire N_998 ;
wire N_997 ;
wire N_996 ;
wire N_995 ;
wire N_994 ;
wire N_993 ;
wire N_992 ;
wire N_991 ;
wire N_990 ;
// @9:152
  SLE clk16khz_div_3_rep1 (
	.Q(clk16khz_div_3_rep1_1z),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GND),
	.EN(GND),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:152
  SLE \clk16khz_div_fast[3]  (
	.Q(clk16khz_div_fast_0),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GND),
	.EN(GND),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:152
  SLE \clk16khz_div[3]  (
	.Q(clk16khz_div_Z[3]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GND),
	.EN(GND),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 CLK_GEN_DO_1_0_a2_0_a2_RNI6G7NF (
	.A(un40_CLK_GEN_DO_i),
	.B(un10_CLK_GEN_DO_i),
	.C(CLK_GEN_DO_1),
	.D(AdderDecode_0_CLOCK_RE),
	.Y(CLK_GEN_DO_1_0_a2_0_a2_RNI6G7NF_Z)
);
defparam CLK_GEN_DO_1_0_a2_0_a2_RNI6G7NF.INIT=16'hFE00;
  CFG4 \clk16khz_div_fast_RNI45NMT1[3]  (
	.A(DAC_DO_1_RNIFRVAE_0),
	.B(SP_DO_1_RNIM30LN_0),
	.C(CLK_GEN_DO_1_0_a2_0_a2_RNI6G7NF_Z),
	.D(clk16khz_div_fast_0),
	.Y(G_25_0_3)
);
defparam \clk16khz_div_fast_RNI45NMT1[3] .INIT=16'hF777;
// @9:145
  CFG2 un30_CLK_GEN_DO_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR_0_rep1),
	.Y(un30_CLK_GEN_DO_0_a2_0_a2_0_Z)
);
defparam un30_CLK_GEN_DO_0_a2_0_a2_0.INIT=4'h1;
// @9:149
  CFG2 un40_CLK_GEN_DO_0_a2_0_a2_0_2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR_0_rep1),
	.Y(un40_CLK_GEN_DO_0_a2_0_a2_0)
);
defparam un40_CLK_GEN_DO_0_a2_0_a2_0_2.INIT=4'h2;
// @19:546
  CFG2 un10_CLK_GEN_DO_0_a2_0_a2_RNI5RK2F (
	.A(clk16khz_div_3_rep1_1z),
	.B(un10_CLK_GEN_DO_i),
	.Y(CLK_GEN_DO_2_t_0)
);
defparam un10_CLK_GEN_DO_0_a2_0_a2_RNI5RK2F.INIT=4'h8;
// @19:546
  CFG3 CLK_GEN_DO_1_0_a2_0_a2_RNITU84E (
	.A(un20_CLK_GEN_DO_i),
	.B(clk16khz_div_fast_0),
	.C(CLK_GEN_DO_1),
	.Y(CLK_GEN_DO_2_iv_0_0)
);
defparam CLK_GEN_DO_1_0_a2_0_a2_RNITU84E.INIT=8'hC8;
// @19:546
  CFG3 CLK_GEN_DO_1_0_a2_0_a2_RNIVAOQC (
	.A(un40_CLK_GEN_DO_i),
	.B(clk16khz_div_fast_0),
	.C(CLK_GEN_DO_1),
	.Y(CLK_GEN_DO_2_t_1_0)
);
defparam CLK_GEN_DO_1_0_a2_0_a2_RNIVAOQC.INIT=8'hC8;
// @9:144
  CFG4 un20_CLK_GEN_DO_0_a2_0_a2_1 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[5]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[4]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0_rep1),
	.D(GANTRY_m3_e_4_2),
	.Y(N_448)
);
defparam un20_CLK_GEN_DO_0_a2_0_a2_1.INIT=16'h1000;
// @9:149
  CFG4 un40_CLK_GEN_DO_0_a2_0_a2_1 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[5]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[4]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.D(OPB_ADDR_0),
	.Y(N_470)
);
defparam un40_CLK_GEN_DO_0_a2_0_a2_1.INIT=16'h0010;
// @9:143
  CFG4 un10_CLK_GEN_DO_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(N_430),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0_rep1),
	.D(GANTRY_m3_e_4_2),
	.Y(N_468)
);
defparam un10_CLK_GEN_DO_0_a2_0_a2_0.INIT=16'h0800;
// @9:149
  CFG3 un40_CLK_GEN_DO_0_a2_0_a2_0_1 (
	.A(N_248),
	.B(N_204),
	.C(SP1_N_3_mux),
	.Y(un40_CLK_GEN_DO_0_a2_0_a2_0_1_Z)
);
defparam un40_CLK_GEN_DO_0_a2_0_a2_0_1.INIT=8'h40;
// @9:142
  CFG4 CLK_GEN_DO_1_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(N_448),
	.C(un40_CLK_GEN_DO_0_a2_0_a2_0_1_Z),
	.D(AdderDecode_0_CLOCK_RE),
	.Y(CLK_GEN_DO_1)
);
defparam CLK_GEN_DO_1_0_a2_0_a2.INIT=16'h4000;
// @9:144
  CFG4 un20_CLK_GEN_DO_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(N_448),
	.C(un40_CLK_GEN_DO_0_a2_0_a2_0_1_Z),
	.D(AdderDecode_0_CLOCK_RE),
	.Y(un20_CLK_GEN_DO_i)
);
defparam un20_CLK_GEN_DO_0_a2_0_a2.INIT=16'h8000;
// @9:143
  CFG3 un10_CLK_GEN_DO_0_a2_0_a2 (
	.A(N_468),
	.B(un40_CLK_GEN_DO_0_a2_0_a2_0_1_Z),
	.C(AdderDecode_0_CLOCK_RE),
	.Y(un10_CLK_GEN_DO_i)
);
defparam un10_CLK_GEN_DO_0_a2_0_a2.INIT=8'h80;
// @9:149
  CFG4 un40_CLK_GEN_DO_0_a2_0_a2 (
	.A(N_470),
	.B(un40_CLK_GEN_DO_0_a2_0_a2_0_1_Z),
	.C(un40_CLK_GEN_DO_0_a2_0_a2_0),
	.D(AdderDecode_0_CLOCK_RE),
	.Y(un40_CLK_GEN_DO_i)
);
defparam un40_CLK_GEN_DO_0_a2_0_a2.INIT=16'h8000;
// @9:145
  CFG4 un30_CLK_GEN_DO_0_a2_0_a2 (
	.A(N_470),
	.B(un40_CLK_GEN_DO_0_a2_0_a2_0_1_Z),
	.C(un30_CLK_GEN_DO_0_a2_0_a2_0_Z),
	.D(AdderDecode_0_CLOCK_RE),
	.Y(un30_CLK_GEN_DO_i)
);
defparam un30_CLK_GEN_DO_0_a2_0_a2.INIT=16'h8000;
// @9:79
  CLOCK_DIV_5 pulse200khz_div (
	.clk16khz_div_0(clk16khz_div_Z[3]),
	.ClkGen_0_PULSE_200KHZ(ClkGen_0_PULSE_200KHZ),
	.SYSCLK(SYSCLK),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
// @9:86
  CLOCK_DIV_5_0 pulse20khz_div (
	.clk16khz_div_0(clk16khz_div_Z[3]),
	.ClkGen_0_PULSE_20KHZ(ClkGen_0_PULSE_20KHZ),
	.SYSCLK(SYSCLK),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
// @9:93
  CLOCK_DIV_5_1 pulse2khz_div (
	.clk16khz_div_0(clk16khz_div_Z[3]),
	.ClkGen_0_PULSE_2KHZ(ClkGen_0_PULSE_2KHZ),
	.SYSCLK(SYSCLK),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
// @9:101
  CLOCK_DIV_4 pulse2mhz_div (
	.SYSCLK(SYSCLK),
	.OPB_RST_arst_i(OPB_RST_arst_i),
	.ClkGen_0_CLK_2MHZ(ClkGen_0_CLK_2MHZ)
);
// @9:108
  CLOCK_DIV_1_2 wdclk_div (
	.clk16khz_div_0(clk16khz_div_Z[3]),
	.ClkGen_0_PULSE_100US(ClkGen_0_PULSE_100US),
	.SYSCLK(SYSCLK),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
// @9:131
  CLOCK_DIV_2 clk_16khz_div (
	.clk16khz_div_0(clk16khz_div_Z[3]),
	.N_261(N_261),
	.PCI_CLK2(PCI_CLK2),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClkGen */

module FPGA_WDI (
  ClkGen_0_PULSE_100US,
  OPB_RST_arst_i,
  WD_OUT_c
)
;
input ClkGen_0_PULSE_100US ;
input OPB_RST_arst_i ;
output WD_OUT_c ;
wire ClkGen_0_PULSE_100US ;
wire OPB_RST_arst_i ;
wire WD_OUT_c ;
wire [3:1] watchdog_time_100us_Z;
wire [3:1] watchdog_time_100us_4_Z;
wire [2:2] SUM;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire ANC3 ;
wire GND ;
  CFG1 \watchdog_time_100us_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \watchdog_time_100us_RNO[0] .INIT=2'h1;
// @11:31
  SLE wdi (
	.Q(WD_OUT_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(ClkGen_0_PULSE_100US),
	.D(ANC3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:31
  SLE \watchdog_time_100us[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(ClkGen_0_PULSE_100US),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:31
  SLE \watchdog_time_100us[3]  (
	.Q(watchdog_time_100us_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(ClkGen_0_PULSE_100US),
	.D(watchdog_time_100us_4_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:31
  SLE \watchdog_time_100us[2]  (
	.Q(watchdog_time_100us_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(ClkGen_0_PULSE_100US),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:31
  SLE \watchdog_time_100us[1]  (
	.Q(watchdog_time_100us_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(ClkGen_0_PULSE_100US),
	.D(watchdog_time_100us_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:39
  CFG3 \un2_watchdog_time_100us_1.SUM[2]  (
	.A(watchdog_time_100us_Z[2]),
	.B(watchdog_time_100us_Z[1]),
	.C(CO0),
	.Y(SUM[2])
);
defparam \un2_watchdog_time_100us_1.SUM[2] .INIT=8'h6A;
// @11:41
  CFG4 \un2_watchdog_time_100us_1.ANC3  (
	.A(watchdog_time_100us_Z[3]),
	.B(watchdog_time_100us_Z[2]),
	.C(watchdog_time_100us_Z[1]),
	.D(CO0),
	.Y(ANC3)
);
defparam \un2_watchdog_time_100us_1.ANC3 .INIT=16'h0001;
// @11:37
  CFG3 \watchdog_time_100us_4[1]  (
	.A(watchdog_time_100us_Z[3]),
	.B(watchdog_time_100us_Z[1]),
	.C(CO0),
	.Y(watchdog_time_100us_4_Z[1])
);
defparam \watchdog_time_100us_4[1] .INIT=8'h14;
// @11:37
  CFG4 \watchdog_time_100us_4[3]  (
	.A(watchdog_time_100us_Z[3]),
	.B(watchdog_time_100us_Z[2]),
	.C(watchdog_time_100us_Z[1]),
	.D(CO0),
	.Y(watchdog_time_100us_4_Z[3])
);
defparam \watchdog_time_100us_4[3] .INIT=16'h4002;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FPGA_WDI */

module Gantry_Motor (
  PCI_EMU_TARGET_0_OPB_ADDR_15,
  PCI_EMU_TARGET_0_OPB_ADDR_0,
  GANT_PWM_c,
  PCI_EMU_TARGET_0_OPB_DO,
  N_468,
  N_448,
  SP1_N_3_mux,
  N_444,
  PCI_EMU_TARGET_0_OPB_WE,
  ClkGen_0_PULSE_200KHZ,
  ClkGen_0_PULSE_2KHZ,
  ClkGen_0_PULSE_20KHZ,
  GANT_MOT_DRV_EN_c,
  GANT_CURR_SAMP_c,
  PCI_CLK2,
  OPB_RST_arst_i
)
;
input PCI_EMU_TARGET_0_OPB_ADDR_15 ;
input PCI_EMU_TARGET_0_OPB_ADDR_0 ;
output [5:0] GANT_PWM_c ;
input [4:0] PCI_EMU_TARGET_0_OPB_DO ;
input N_468 ;
input N_448 ;
input SP1_N_3_mux ;
input N_444 ;
input PCI_EMU_TARGET_0_OPB_WE ;
input ClkGen_0_PULSE_200KHZ ;
input ClkGen_0_PULSE_2KHZ ;
input ClkGen_0_PULSE_20KHZ ;
output GANT_MOT_DRV_EN_c ;
output GANT_CURR_SAMP_c ;
input PCI_CLK2 ;
input OPB_RST_arst_i ;
wire PCI_EMU_TARGET_0_OPB_ADDR_15 ;
wire PCI_EMU_TARGET_0_OPB_ADDR_0 ;
wire N_468 ;
wire N_448 ;
wire SP1_N_3_mux ;
wire N_444 ;
wire PCI_EMU_TARGET_0_OPB_WE ;
wire ClkGen_0_PULSE_200KHZ ;
wire ClkGen_0_PULSE_2KHZ ;
wire ClkGen_0_PULSE_20KHZ ;
wire GANT_MOT_DRV_EN_c ;
wire GANT_CURR_SAMP_c ;
wire PCI_CLK2 ;
wire OPB_RST_arst_i ;
wire [2:0] phase_cnt_Z;
wire [0:0] phase_cnt_i;
wire [1:1] phase_cnt_ns;
wire [1:0] pwm_sel_Z;
wire [5:0] phase_Z;
wire [3:0] phase_9;
wire [3:0] phase_9_i;
wire pwm_cmd_Z ;
wire VCC ;
wire pwm_Z ;
wire pwm_out_en_Z ;
wire GND ;
wire pwm_out_en_1_sqmuxa ;
wire N_1 ;
wire pwm_5_0 ;
wire un1_pwm6_1_i ;
wire gpio_out_1_sqmuxa ;
wire pwm_sel_0_sqmuxa ;
wire N_135_i ;
wire CO2_0_o2 ;
wire pwm_5_0_1 ;
wire N_488 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
  CFG1 \phase_cnt_RNO[0]  (
	.A(phase_cnt_Z[0]),
	.Y(phase_cnt_i[0])
);
defparam \phase_cnt_RNO[0] .INIT=2'h1;
// @13:88
  SLE pwm_cmd (
	.Q(pwm_cmd_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(pwm_Z),
	.D(pwm_out_en_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:141
  SLE \phase_cnt[2]  (
	.Q(phase_cnt_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(pwm_Z),
	.D(phase_cnt_Z[1]),
	.EN(phase_cnt_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:141
  SLE \phase_cnt[1]  (
	.Q(phase_cnt_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(pwm_Z),
	.D(phase_cnt_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:141
  SLE \phase_cnt[0]  (
	.Q(phase_cnt_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(pwm_Z),
	.D(phase_cnt_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:98
  SLE pwm_out_en (
	.Q(pwm_out_en_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(pwm_out_en_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:72
  SLE pwm (
	.Q(N_1),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(pwm_5_0),
	.EN(un1_pwm6_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:98
  SLE \gpio_out[1]  (
	.Q(GANT_CURR_SAMP_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(gpio_out_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:98
  SLE \gpio_out[0]  (
	.Q(GANT_MOT_DRV_EN_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(gpio_out_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:98
  SLE \pwm_sel[1]  (
	.Q(pwm_sel_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(pwm_sel_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:98
  SLE \pwm_sel[0]  (
	.Q(pwm_sel_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(pwm_sel_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:141
  SLE \phase[5]  (
	.Q(phase_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(N_135_i),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:141
  SLE \phase[4]  (
	.Q(phase_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(CO2_0_o2),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:141
  SLE \phase[3]  (
	.Q(phase_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(phase_9[3]),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:141
  SLE \phase[2]  (
	.Q(phase_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(phase_9_i[3]),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:141
  SLE \phase[1]  (
	.Q(phase_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(phase_9_i[0]),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:141
  SLE \phase[0]  (
	.Q(phase_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(phase_9[0]),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:142
  CFG3 \phase_9_o2_0_i[0]  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(phase_9_i[0])
);
defparam \phase_9_o2_0_i[0] .INIT=8'h23;
// @13:142
  CFG3 \phase_9_i_o2_0_i[2]  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(phase_9_i[3])
);
defparam \phase_9_i_o2_0_i[2] .INIT=8'h31;
// @13:158
  CFG3 \un1_phase_cnt_1.CO2_0_o2_i  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(N_135_i)
);
defparam \un1_phase_cnt_1.CO2_0_o2_i .INIT=8'h15;
// @13:69
  CFG2 \GANT_PWM[5]  (
	.A(phase_Z[5]),
	.B(pwm_cmd_Z),
	.Y(GANT_PWM_c[5])
);
defparam \GANT_PWM[5] .INIT=4'h8;
// @13:69
  CFG2 \GANT_PWM[4]  (
	.A(phase_Z[4]),
	.B(pwm_cmd_Z),
	.Y(GANT_PWM_c[4])
);
defparam \GANT_PWM[4] .INIT=4'h8;
// @13:69
  CFG2 \GANT_PWM[3]  (
	.A(phase_Z[3]),
	.B(pwm_cmd_Z),
	.Y(GANT_PWM_c[3])
);
defparam \GANT_PWM[3] .INIT=4'h8;
// @13:69
  CFG2 \GANT_PWM[2]  (
	.A(phase_Z[2]),
	.B(pwm_cmd_Z),
	.Y(GANT_PWM_c[2])
);
defparam \GANT_PWM[2] .INIT=4'h8;
// @13:69
  CFG2 \GANT_PWM[1]  (
	.A(phase_Z[1]),
	.B(pwm_cmd_Z),
	.Y(GANT_PWM_c[1])
);
defparam \GANT_PWM[1] .INIT=4'h8;
// @13:69
  CFG2 \GANT_PWM[0]  (
	.A(phase_Z[0]),
	.B(pwm_cmd_Z),
	.Y(GANT_PWM_c[0])
);
defparam \GANT_PWM[0] .INIT=4'h8;
// @13:158
  CFG3 \un1_phase_cnt_1.CO2_0_o2  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(CO2_0_o2)
);
defparam \un1_phase_cnt_1.CO2_0_o2 .INIT=8'hEA;
// @13:142
  CFG3 \phase_9_o2_0[0]  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(phase_9[0])
);
defparam \phase_9_o2_0[0] .INIT=8'hDC;
// @13:142
  CFG3 \phase_9_i_o2_0[2]  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(phase_9[3])
);
defparam \phase_9_i_o2_0[2] .INIT=8'hCE;
// @13:72
  CFG2 pwm_RNO_0 (
	.A(pwm_sel_Z[0]),
	.B(pwm_sel_Z[1]),
	.Y(un1_pwm6_1_i)
);
defparam pwm_RNO_0.INIT=4'hE;
// @13:141
  CFG3 \phase_cnt_ns_0_0[1]  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(phase_cnt_ns[1])
);
defparam \phase_cnt_ns_0_0[1] .INIT=8'h1C;
// @13:73
  CFG4 pwm_RNO_1 (
	.A(ClkGen_0_PULSE_20KHZ),
	.B(ClkGen_0_PULSE_2KHZ),
	.C(pwm_sel_Z[1]),
	.D(pwm_sel_Z[0]),
	.Y(pwm_5_0_1)
);
defparam pwm_RNO_1.INIT=16'h0CAA;
// @13:73
  CFG4 pwm_RNO (
	.A(pwm_sel_Z[0]),
	.B(pwm_5_0_1),
	.C(ClkGen_0_PULSE_200KHZ),
	.D(pwm_sel_Z[1]),
	.Y(pwm_5_0)
);
defparam pwm_RNO.INIT=16'hECCC;
// @13:141
  CFG4 pwm_out_en_1_sqmuxa_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR_15),
	.B(PCI_EMU_TARGET_0_OPB_WE),
	.C(N_444),
	.D(SP1_N_3_mux),
	.Y(N_488)
);
defparam pwm_out_en_1_sqmuxa_0_a2_0_a2_0.INIT=16'h8000;
// @13:141
  CFG3 pwm_sel_0_sqmuxa_0_a2_0_a2 (
	.A(N_488),
	.B(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.C(N_448),
	.Y(pwm_sel_0_sqmuxa)
);
defparam pwm_sel_0_sqmuxa_0_a2_0_a2.INIT=8'h20;
// @13:141
  CFG3 gpio_out_1_sqmuxa_0_a2_0_a2 (
	.A(N_488),
	.B(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.C(N_448),
	.Y(gpio_out_1_sqmuxa)
);
defparam gpio_out_1_sqmuxa_0_a2_0_a2.INIT=8'h80;
// @13:141
  CFG2 pwm_out_en_1_sqmuxa_0_a2_0_a2 (
	.A(N_488),
	.B(N_468),
	.Y(pwm_out_en_1_sqmuxa)
);
defparam pwm_out_en_1_sqmuxa_0_a2_0_a2.INIT=4'h8;
//@19:593
// @19:593
  CLKINT N_1_inferred_clock_RNIPQST5 (
	.Y(pwm_Z),
	.A(N_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Gantry_Motor */

module GPIO (
  STAND_CONT_IF_c,
  DMD_IO_c,
  PWR_IF_c,
  SERVICE_PENDANT_c,
  CCHL_IF_c,
  LIFT_MOT_SNS_IF_c,
  SPD_EMOPS_IF_c,
  GPIO_DO_11_0_a2_1_o2_0_0,
  GANT_MOT_SNS_IF_c,
  SPD_DMD_IF_c,
  DEC_DO_1_t_0,
  STS_c,
  PCI_EMU_TARGET_0_OPB_DO,
  AD_SEL_c,
  AD_MUX_c,
  GPIO_0_GPIO_DO,
  AdderDecode_0_SPD_EMOPS_RE,
  AdderDecode_0_GPO_RE,
  AdderDecode_0_LIFT_MOT_SENS_RE,
  AdderDecode_0_PWR_IF_RE,
  GANT_96V_PWR_EN_c,
  GANT_24V_PWR_EN_c,
  LIFT_96V_PWR_EN_c,
  LIFT_24V_PWR_EN_c,
  AdderDecode_0_GANTRY_MOT_SENS_RE,
  AdderDecode_0_SPD_DMD_IF_RE,
  N_244,
  AdderDecode_0_STD_CONT_RE,
  N_42_i_i_o2_3,
  un1_N_5_mux,
  G_25_0_3,
  un1_m2_e_x_1z,
  AdderDecode_0_CCHL_IF_RE,
  AdderDecode_0_SER_PENDANT_RE,
  un1_m2_e_2_1z,
  digital_out9,
  SPDIO_RST_N_c,
  LIFT_HALL_PWR_EN_c,
  FAN_EN_c,
  EM_24V_EN_c,
  GANT_BRK_RLS1_c,
  GANT_SER_DATA0_c,
  GANT_SER_DATA1_c,
  GANT_SERIO_RST_N_c,
  EMOPS_STAT1_c,
  EMOPS_STAT2_c,
  LAT_LNG_BRK_RLS_c,
  LFT_BRK_RLS_c,
  GNT_BRK_RLS_c,
  GNT_HALL_PWR_EN_c,
  GNT_HW_EN_MON_c,
  LIFT_ST_DISB_MON_c,
  LIFT_HW_EN_MON_c,
  GANT_ST_DISB_MON_c,
  DMD_PWR_OK_c,
  AdderDecode_0_GPO_WE,
  SPARE_MON_c,
  digital_out6,
  digital_out5,
  LIFT_BRK_OVRD_LED_CTRL_c,
  LIFT_SER_CLK_c,
  LIFT_SER_SYNC_c,
  LIFT_SER_DATA0_c,
  LIFT_SER_DATA1_c,
  LIFT_SERIO_RST_N_c,
  GANT_SER_CLK_c,
  digital_out4,
  GANT_SER_SYNC_c,
  PCI_CLK2,
  GANT_MOT_SHUNT_EN_N_c,
  digital_out7,
  GANT_96V_BYPASS_c,
  LIFT_MOT_SHUNT_EN_N_c,
  digital_out8,
  LIFT_96V_BYPASS_c,
  PCI_CLK2_i,
  OPB_RST_arst_i,
  FPGA_DONE_c
)
;
input [5:0] STAND_CONT_IF_c ;
input [14:0] DMD_IO_c ;
input [6:0] PWR_IF_c ;
input [6:0] SERVICE_PENDANT_c ;
input [4:0] CCHL_IF_c ;
input [3:0] LIFT_MOT_SNS_IF_c ;
input [4:0] SPD_EMOPS_IF_c ;
output GPIO_DO_11_0_a2_1_o2_0_0 ;
input [4:0] GANT_MOT_SNS_IF_c ;
input [4:0] SPD_DMD_IF_c ;
output DEC_DO_1_t_0 ;
output [7:0] STS_c ;
input [16:0] PCI_EMU_TARGET_0_OPB_DO ;
output [2:0] AD_SEL_c ;
output [3:0] AD_MUX_c ;
output [14:0] GPIO_0_GPIO_DO ;
input AdderDecode_0_SPD_EMOPS_RE ;
input AdderDecode_0_GPO_RE ;
input AdderDecode_0_LIFT_MOT_SENS_RE ;
input AdderDecode_0_PWR_IF_RE ;
output GANT_96V_PWR_EN_c ;
output GANT_24V_PWR_EN_c ;
output LIFT_96V_PWR_EN_c ;
output LIFT_24V_PWR_EN_c ;
input AdderDecode_0_GANTRY_MOT_SENS_RE ;
input AdderDecode_0_SPD_DMD_IF_RE ;
output N_244 ;
input AdderDecode_0_STD_CONT_RE ;
input N_42_i_i_o2_3 ;
output un1_N_5_mux ;
input G_25_0_3 ;
output un1_m2_e_x_1z ;
input AdderDecode_0_CCHL_IF_RE ;
input AdderDecode_0_SER_PENDANT_RE ;
output un1_m2_e_2_1z ;
input digital_out9 ;
output SPDIO_RST_N_c ;
output LIFT_HALL_PWR_EN_c ;
output FAN_EN_c ;
output EM_24V_EN_c ;
output GANT_BRK_RLS1_c ;
output GANT_SER_DATA0_c ;
output GANT_SER_DATA1_c ;
output GANT_SERIO_RST_N_c ;
output EMOPS_STAT1_c ;
output EMOPS_STAT2_c ;
output LAT_LNG_BRK_RLS_c ;
output LFT_BRK_RLS_c ;
output GNT_BRK_RLS_c ;
output GNT_HALL_PWR_EN_c ;
output GNT_HW_EN_MON_c ;
output LIFT_ST_DISB_MON_c ;
output LIFT_HW_EN_MON_c ;
output GANT_ST_DISB_MON_c ;
output DMD_PWR_OK_c ;
input AdderDecode_0_GPO_WE ;
output SPARE_MON_c ;
input digital_out6 ;
input digital_out5 ;
output LIFT_BRK_OVRD_LED_CTRL_c ;
output LIFT_SER_CLK_c ;
output LIFT_SER_SYNC_c ;
output LIFT_SER_DATA0_c ;
output LIFT_SER_DATA1_c ;
output LIFT_SERIO_RST_N_c ;
output GANT_SER_CLK_c ;
input digital_out4 ;
output GANT_SER_SYNC_c ;
input PCI_CLK2 ;
output GANT_MOT_SHUNT_EN_N_c ;
input digital_out7 ;
output GANT_96V_BYPASS_c ;
output LIFT_MOT_SHUNT_EN_N_c ;
input digital_out8 ;
output LIFT_96V_BYPASS_c ;
input PCI_CLK2_i ;
input OPB_RST_arst_i ;
output FPGA_DONE_c ;
wire GPIO_DO_11_0_a2_1_o2_0_0 ;
wire DEC_DO_1_t_0 ;
wire AdderDecode_0_SPD_EMOPS_RE ;
wire AdderDecode_0_GPO_RE ;
wire AdderDecode_0_LIFT_MOT_SENS_RE ;
wire AdderDecode_0_PWR_IF_RE ;
wire GANT_96V_PWR_EN_c ;
wire GANT_24V_PWR_EN_c ;
wire LIFT_96V_PWR_EN_c ;
wire LIFT_24V_PWR_EN_c ;
wire AdderDecode_0_GANTRY_MOT_SENS_RE ;
wire AdderDecode_0_SPD_DMD_IF_RE ;
wire N_244 ;
wire AdderDecode_0_STD_CONT_RE ;
wire N_42_i_i_o2_3 ;
wire un1_N_5_mux ;
wire G_25_0_3 ;
wire un1_m2_e_x_1z ;
wire AdderDecode_0_CCHL_IF_RE ;
wire AdderDecode_0_SER_PENDANT_RE ;
wire un1_m2_e_2_1z ;
wire digital_out9 ;
wire SPDIO_RST_N_c ;
wire LIFT_HALL_PWR_EN_c ;
wire FAN_EN_c ;
wire EM_24V_EN_c ;
wire GANT_BRK_RLS1_c ;
wire GANT_SER_DATA0_c ;
wire GANT_SER_DATA1_c ;
wire GANT_SERIO_RST_N_c ;
wire EMOPS_STAT1_c ;
wire EMOPS_STAT2_c ;
wire LAT_LNG_BRK_RLS_c ;
wire LFT_BRK_RLS_c ;
wire GNT_BRK_RLS_c ;
wire GNT_HALL_PWR_EN_c ;
wire GNT_HW_EN_MON_c ;
wire LIFT_ST_DISB_MON_c ;
wire LIFT_HW_EN_MON_c ;
wire GANT_ST_DISB_MON_c ;
wire DMD_PWR_OK_c ;
wire AdderDecode_0_GPO_WE ;
wire SPARE_MON_c ;
wire digital_out6 ;
wire digital_out5 ;
wire LIFT_BRK_OVRD_LED_CTRL_c ;
wire LIFT_SER_CLK_c ;
wire LIFT_SER_SYNC_c ;
wire LIFT_SER_DATA0_c ;
wire LIFT_SER_DATA1_c ;
wire LIFT_SERIO_RST_N_c ;
wire GANT_SER_CLK_c ;
wire digital_out4 ;
wire GANT_SER_SYNC_c ;
wire PCI_CLK2 ;
wire GANT_MOT_SHUNT_EN_N_c ;
wire digital_out7 ;
wire GANT_96V_BYPASS_c ;
wire LIFT_MOT_SHUNT_EN_N_c ;
wire digital_out8 ;
wire LIFT_96V_BYPASS_c ;
wire PCI_CLK2_i ;
wire OPB_RST_arst_i ;
wire FPGA_DONE_c ;
wire [2:1] lift_96v_if_out_Z;
wire [2:1] gantry_96v_if_out_Z;
wire [14:5] GPIO_DO_11;
wire [5:5] GPIO_DO_11_m5_Z;
wire [5:5] GPIO_DO_11_0_0_0_Z;
wire [6:0] GPIO_DO_11_m4_Z;
wire [6:0] GPIO_DO_11_m3_Z;
wire [4:0] GPIO_DO_11_m1_Z;
wire [4:0] GPIO_DO_11_m0_Z;
wire [4:4] GPIO_DO_11_m5_2_Z;
wire [4:4] GPIO_DO_11_m5_1_Z;
wire VCC ;
wire GND ;
wire un1_N_5_mux_i ;
wire NN_1 ;
wire N_122 ;
wire N_930 ;
wire N_118 ;
wire N_116 ;
wire N_114 ;
wire N_259 ;
wire N_447 ;
wire N_256 ;
wire N_347 ;
wire N_350 ;
wire N_353 ;
wire N_365 ;
wire N_349 ;
wire N_352 ;
wire N_355 ;
wire N_361 ;
wire N_358 ;
wire N_356 ;
wire N_359 ;
// @12:191
  SLE fpga_done (
	.Q(FPGA_DONE_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \lift_96v_if_out[3]  (
	.Q(LIFT_96V_BYPASS_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(digital_out8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \lift_96v_if_out[2]  (
	.Q(lift_96v_if_out_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(digital_out8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \lift_96v_if_out[1]  (
	.Q(lift_96v_if_out_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(digital_out8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \lift_96v_if_out[0]  (
	.Q(LIFT_MOT_SHUNT_EN_N_c),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(digital_out8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \gantry_96v_if_out[3]  (
	.Q(GANT_96V_BYPASS_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(digital_out7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \gantry_96v_if_out[2]  (
	.Q(gantry_96v_if_out_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(digital_out7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \gantry_96v_if_out[1]  (
	.Q(gantry_96v_if_out_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(digital_out7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \gantry_96v_if_out[0]  (
	.Q(GANT_MOT_SHUNT_EN_N_c),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(digital_out7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[14]  (
	.Q(GPIO_0_GPIO_DO[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GPIO_DO_11[14]),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[13]  (
	.Q(GPIO_0_GPIO_DO[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GPIO_DO_11[13]),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[12]  (
	.Q(GPIO_0_GPIO_DO[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GPIO_DO_11[12]),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[11]  (
	.Q(GPIO_0_GPIO_DO[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GPIO_DO_11[11]),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[10]  (
	.Q(GPIO_0_GPIO_DO[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GPIO_DO_11[10]),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[9]  (
	.Q(GPIO_0_GPIO_DO[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GPIO_DO_11[9]),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[8]  (
	.Q(GPIO_0_GPIO_DO[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GPIO_DO_11[8]),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[7]  (
	.Q(GPIO_0_GPIO_DO[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GPIO_DO_11[7]),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[6]  (
	.Q(NN_1),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GPIO_DO_11[6]),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[5]  (
	.Q(GPIO_0_GPIO_DO[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(GPIO_DO_11[5]),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[4]  (
	.Q(GPIO_0_GPIO_DO[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(N_122),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[3]  (
	.Q(GPIO_0_GPIO_DO[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(N_930),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[2]  (
	.Q(GPIO_0_GPIO_DO[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(N_118),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[1]  (
	.Q(GPIO_0_GPIO_DO[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(N_116),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:242
  SLE \GPIO_DO_1[0]  (
	.Q(GPIO_0_GPIO_DO[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(N_114),
	.EN(un1_N_5_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[7]  (
	.Q(GANT_SER_SYNC_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[6]  (
	.Q(GANT_SER_CLK_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[5]  (
	.Q(LIFT_SERIO_RST_N_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[4]  (
	.Q(LIFT_SER_DATA1_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[3]  (
	.Q(LIFT_SER_DATA0_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[2]  (
	.Q(LIFT_SER_SYNC_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[1]  (
	.Q(LIFT_SER_CLK_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[0]  (
	.Q(LIFT_BRK_OVRD_LED_CTRL_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \ad_mux_out[3]  (
	.Q(AD_MUX_c[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(digital_out5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \ad_mux_out[2]  (
	.Q(AD_MUX_c[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(digital_out5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \ad_mux_out[1]  (
	.Q(AD_MUX_c[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(digital_out5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \ad_mux_out[0]  (
	.Q(AD_MUX_c[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(digital_out5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \ad_sel_out[2]  (
	.Q(AD_SEL_c[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(digital_out6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \ad_sel_out[1]  (
	.Q(AD_SEL_c[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(digital_out6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \ad_sel_out[0]  (
	.Q(AD_SEL_c[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(digital_out6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[11]  (
	.Q(SPARE_MON_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[11]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[10]  (
	.Q(DMD_PWR_OK_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[10]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[9]  (
	.Q(GANT_ST_DISB_MON_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[9]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[8]  (
	.Q(LIFT_HW_EN_MON_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[8]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[7]  (
	.Q(LIFT_ST_DISB_MON_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[6]  (
	.Q(GNT_HW_EN_MON_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[5]  (
	.Q(GNT_HALL_PWR_EN_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[4]  (
	.Q(GNT_BRK_RLS_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[3]  (
	.Q(LFT_BRK_RLS_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[2]  (
	.Q(LAT_LNG_BRK_RLS_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[1]  (
	.Q(EMOPS_STAT2_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[0]  (
	.Q(EMOPS_STAT1_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[10]  (
	.Q(GANT_SERIO_RST_N_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[10]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[9]  (
	.Q(GANT_SER_DATA1_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[9]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \mot_gpo_out[8]  (
	.Q(GANT_SER_DATA0_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[8]),
	.EN(digital_out4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[16]  (
	.Q(GANT_BRK_RLS1_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[16]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[15]  (
	.Q(EM_24V_EN_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[15]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[14]  (
	.Q(FAN_EN_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[14]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[13]  (
	.Q(LIFT_HALL_PWR_EN_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[13]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \digital_out[12]  (
	.Q(SPDIO_RST_N_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[12]),
	.EN(AdderDecode_0_GPO_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \sts_out[7]  (
	.Q(STS_c[7]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(digital_out9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \sts_out[6]  (
	.Q(STS_c[6]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(digital_out9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \sts_out[5]  (
	.Q(STS_c[5]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(digital_out9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \sts_out[4]  (
	.Q(STS_c[4]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(digital_out9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \sts_out[3]  (
	.Q(STS_c[3]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(digital_out9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \sts_out[2]  (
	.Q(STS_c[2]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(digital_out9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \sts_out[1]  (
	.Q(STS_c[1]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(digital_out9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:202
  SLE \sts_out[0]  (
	.Q(STS_c[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(digital_out9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  CFG3 un1_m2_e_x (
	.A(un1_m2_e_2_1z),
	.B(AdderDecode_0_SER_PENDANT_RE),
	.C(AdderDecode_0_CCHL_IF_RE),
	.Y(un1_m2_e_x_1z)
);
defparam un1_m2_e_x.INIT=8'h02;
  CFG4 \GPIO_DO_1_RNI5IVKA3[6]  (
	.A(G_25_0_3),
	.B(NN_1),
	.C(un1_N_5_mux),
	.D(N_42_i_i_o2_3),
	.Y(DEC_DO_1_t_0)
);
defparam \GPIO_DO_1_RNI5IVKA3[6] .INIT=16'hEEAE;
// @12:243
  CFG3 \GPIO_DO_11_0_0_0[5]  (
	.A(GPIO_DO_11_m5_Z[5]),
	.B(STAND_CONT_IF_c[5]),
	.C(AdderDecode_0_STD_CONT_RE),
	.Y(GPIO_DO_11_0_0_0_Z[5])
);
defparam \GPIO_DO_11_0_0_0[5] .INIT=8'hCA;
// @12:243
  CFG2 GPIO_DO_11_m5s2_i_o2_i_o2 (
	.A(AdderDecode_0_CCHL_IF_RE),
	.B(AdderDecode_0_SER_PENDANT_RE),
	.Y(N_244)
);
defparam GPIO_DO_11_m5s2_i_o2_i_o2.INIT=4'hE;
// @12:243
  CFG2 GPIO_DO_11_m2s2_i_a2_0_o2 (
	.A(AdderDecode_0_SPD_DMD_IF_RE),
	.B(AdderDecode_0_GANTRY_MOT_SENS_RE),
	.Y(N_259)
);
defparam GPIO_DO_11_m2s2_i_a2_0_o2.INIT=4'hE;
// @12:243
  CFG2 \GPIO_DO_11_m4[6]  (
	.A(AdderDecode_0_CCHL_IF_RE),
	.B(SERVICE_PENDANT_c[6]),
	.Y(GPIO_DO_11_m4_Z[6])
);
defparam \GPIO_DO_11_m4[6] .INIT=4'h4;
// @12:153
  CFG2 LIFT_24V_PWR_EN (
	.A(lift_96v_if_out_Z[1]),
	.B(lift_96v_if_out_Z[2]),
	.Y(LIFT_24V_PWR_EN_c)
);
defparam LIFT_24V_PWR_EN.INIT=4'h4;
// @12:154
  CFG2 LIFT_96V_PWR_EN (
	.A(lift_96v_if_out_Z[1]),
	.B(lift_96v_if_out_Z[2]),
	.Y(LIFT_96V_PWR_EN_c)
);
defparam LIFT_96V_PWR_EN.INIT=4'h2;
// @12:147
  CFG2 GANT_24V_PWR_EN (
	.A(gantry_96v_if_out_Z[1]),
	.B(gantry_96v_if_out_Z[2]),
	.Y(GANT_24V_PWR_EN_c)
);
defparam GANT_24V_PWR_EN.INIT=4'h4;
// @12:148
  CFG2 GANT_96V_PWR_EN (
	.A(gantry_96v_if_out_Z[1]),
	.B(gantry_96v_if_out_Z[2]),
	.Y(GANT_96V_PWR_EN_c)
);
defparam GANT_96V_PWR_EN.INIT=4'h2;
// @12:243
  CFG3 \GPIO_DO_11_m4[0]  (
	.A(SERVICE_PENDANT_c[0]),
	.B(CCHL_IF_c[0]),
	.C(AdderDecode_0_CCHL_IF_RE),
	.Y(GPIO_DO_11_m4_Z[0])
);
defparam \GPIO_DO_11_m4[0] .INIT=8'hCA;
// @12:243
  CFG3 \GPIO_DO_11_m4[1]  (
	.A(SERVICE_PENDANT_c[1]),
	.B(CCHL_IF_c[1]),
	.C(AdderDecode_0_CCHL_IF_RE),
	.Y(GPIO_DO_11_m4_Z[1])
);
defparam \GPIO_DO_11_m4[1] .INIT=8'hCA;
// @12:243
  CFG3 \GPIO_DO_11_m4[2]  (
	.A(SERVICE_PENDANT_c[2]),
	.B(CCHL_IF_c[2]),
	.C(AdderDecode_0_CCHL_IF_RE),
	.Y(GPIO_DO_11_m4_Z[2])
);
defparam \GPIO_DO_11_m4[2] .INIT=8'hCA;
// @12:243
  CFG3 \GPIO_DO_11_m3[0]  (
	.A(PWR_IF_c[0]),
	.B(LIFT_MOT_SNS_IF_c[0]),
	.C(AdderDecode_0_PWR_IF_RE),
	.Y(GPIO_DO_11_m3_Z[0])
);
defparam \GPIO_DO_11_m3[0] .INIT=8'hAC;
// @12:243
  CFG3 \GPIO_DO_11_m3[1]  (
	.A(PWR_IF_c[1]),
	.B(LIFT_MOT_SNS_IF_c[1]),
	.C(AdderDecode_0_PWR_IF_RE),
	.Y(GPIO_DO_11_m3_Z[1])
);
defparam \GPIO_DO_11_m3[1] .INIT=8'hAC;
// @12:243
  CFG3 \GPIO_DO_11_m3[2]  (
	.A(PWR_IF_c[2]),
	.B(LIFT_MOT_SNS_IF_c[2]),
	.C(AdderDecode_0_PWR_IF_RE),
	.Y(GPIO_DO_11_m3_Z[2])
);
defparam \GPIO_DO_11_m3[2] .INIT=8'hAC;
// @12:243
  CFG3 \GPIO_DO_11_m1[0]  (
	.A(SPD_DMD_IF_c[0]),
	.B(GANT_MOT_SNS_IF_c[0]),
	.C(AdderDecode_0_SPD_DMD_IF_RE),
	.Y(GPIO_DO_11_m1_Z[0])
);
defparam \GPIO_DO_11_m1[0] .INIT=8'hAC;
// @12:243
  CFG3 \GPIO_DO_11_m1[1]  (
	.A(SPD_DMD_IF_c[1]),
	.B(GANT_MOT_SNS_IF_c[1]),
	.C(AdderDecode_0_SPD_DMD_IF_RE),
	.Y(GPIO_DO_11_m1_Z[1])
);
defparam \GPIO_DO_11_m1[1] .INIT=8'hAC;
// @12:243
  CFG3 \GPIO_DO_11_m1[2]  (
	.A(SPD_DMD_IF_c[2]),
	.B(GANT_MOT_SNS_IF_c[2]),
	.C(AdderDecode_0_SPD_DMD_IF_RE),
	.Y(GPIO_DO_11_m1_Z[2])
);
defparam \GPIO_DO_11_m1[2] .INIT=8'hAC;
// @12:243
  CFG3 \GPIO_DO_11_m1[4]  (
	.A(SPD_DMD_IF_c[4]),
	.B(GANT_MOT_SNS_IF_c[4]),
	.C(AdderDecode_0_SPD_DMD_IF_RE),
	.Y(GPIO_DO_11_m1_Z[4])
);
defparam \GPIO_DO_11_m1[4] .INIT=8'hAC;
// @12:243
  CFG3 \GPIO_DO_11_m1[3]  (
	.A(SPD_DMD_IF_c[3]),
	.B(GANT_MOT_SNS_IF_c[3]),
	.C(AdderDecode_0_SPD_DMD_IF_RE),
	.Y(GPIO_DO_11_m1_Z[3])
);
defparam \GPIO_DO_11_m1[3] .INIT=8'hAC;
// @12:243
  CFG3 \GPIO_DO_11_m4[3]  (
	.A(SERVICE_PENDANT_c[3]),
	.B(CCHL_IF_c[3]),
	.C(AdderDecode_0_CCHL_IF_RE),
	.Y(GPIO_DO_11_m4_Z[3])
);
defparam \GPIO_DO_11_m4[3] .INIT=8'hCA;
// @12:24
  CFG4 un1_m2_e_2 (
	.A(AdderDecode_0_LIFT_MOT_SENS_RE),
	.B(AdderDecode_0_GPO_RE),
	.C(AdderDecode_0_PWR_IF_RE),
	.D(AdderDecode_0_STD_CONT_RE),
	.Y(un1_m2_e_2_1z)
);
defparam un1_m2_e_2.INIT=16'h0001;
// @12:243
  CFG3 \GPIO_DO_11_0_a2_1_o2_0[7]  (
	.A(AdderDecode_0_SPD_DMD_IF_RE),
	.B(AdderDecode_0_GANTRY_MOT_SENS_RE),
	.C(AdderDecode_0_SPD_EMOPS_RE),
	.Y(GPIO_DO_11_0_a2_1_o2_0_0)
);
defparam \GPIO_DO_11_0_a2_1_o2_0[7] .INIT=8'hFE;
// @12:243
  CFG3 \GPIO_DO_11_m3[6]  (
	.A(PWR_IF_c[6]),
	.B(AdderDecode_0_SER_PENDANT_RE),
	.C(AdderDecode_0_PWR_IF_RE),
	.Y(GPIO_DO_11_m3_Z[6])
);
defparam \GPIO_DO_11_m3[6] .INIT=8'h20;
// @12:243
  CFG3 \GPIO_DO_11_m3[5]  (
	.A(PWR_IF_c[5]),
	.B(AdderDecode_0_SER_PENDANT_RE),
	.C(AdderDecode_0_PWR_IF_RE),
	.Y(GPIO_DO_11_m3_Z[5])
);
defparam \GPIO_DO_11_m3[5] .INIT=8'h20;
// @12:243
  CFG4 \GPIO_DO_11_m0[0]  (
	.A(DMD_IO_c[0]),
	.B(SPD_EMOPS_IF_c[0]),
	.C(AdderDecode_0_SPD_EMOPS_RE),
	.D(AdderDecode_0_GANTRY_MOT_SENS_RE),
	.Y(GPIO_DO_11_m0_Z[0])
);
defparam \GPIO_DO_11_m0[0] .INIT=16'hAACA;
// @12:243
  CFG4 \GPIO_DO_11_m0[1]  (
	.A(DMD_IO_c[1]),
	.B(SPD_EMOPS_IF_c[1]),
	.C(AdderDecode_0_SPD_EMOPS_RE),
	.D(AdderDecode_0_GANTRY_MOT_SENS_RE),
	.Y(GPIO_DO_11_m0_Z[1])
);
defparam \GPIO_DO_11_m0[1] .INIT=16'hAACA;
// @12:243
  CFG4 \GPIO_DO_11_m0[2]  (
	.A(DMD_IO_c[2]),
	.B(SPD_EMOPS_IF_c[2]),
	.C(AdderDecode_0_SPD_EMOPS_RE),
	.D(AdderDecode_0_GANTRY_MOT_SENS_RE),
	.Y(GPIO_DO_11_m0_Z[2])
);
defparam \GPIO_DO_11_m0[2] .INIT=16'hAACA;
// @12:243
  CFG4 \GPIO_DO_11_m0[4]  (
	.A(DMD_IO_c[4]),
	.B(SPD_EMOPS_IF_c[4]),
	.C(AdderDecode_0_SPD_EMOPS_RE),
	.D(AdderDecode_0_GANTRY_MOT_SENS_RE),
	.Y(GPIO_DO_11_m0_Z[4])
);
defparam \GPIO_DO_11_m0[4] .INIT=16'hAACA;
// @12:243
  CFG4 \GPIO_DO_11_m0[3]  (
	.A(DMD_IO_c[3]),
	.B(SPD_EMOPS_IF_c[3]),
	.C(AdderDecode_0_SPD_EMOPS_RE),
	.D(AdderDecode_0_GANTRY_MOT_SENS_RE),
	.Y(GPIO_DO_11_m0_Z[3])
);
defparam \GPIO_DO_11_m0[3] .INIT=16'hAACA;
// @12:243
  CFG4 \GPIO_DO_11_m3[3]  (
	.A(PWR_IF_c[3]),
	.B(LIFT_MOT_SNS_IF_c[3]),
	.C(AdderDecode_0_SER_PENDANT_RE),
	.D(AdderDecode_0_PWR_IF_RE),
	.Y(GPIO_DO_11_m3_Z[3])
);
defparam \GPIO_DO_11_m3[3] .INIT=16'hCACC;
// @12:243
  CFG4 \GPIO_DO_11_m5_2[4]  (
	.A(CCHL_IF_c[4]),
	.B(SERVICE_PENDANT_c[4]),
	.C(N_244),
	.D(AdderDecode_0_CCHL_IF_RE),
	.Y(GPIO_DO_11_m5_2_Z[4])
);
defparam \GPIO_DO_11_m5_2[4] .INIT=16'hA0C0;
// @12:243
  CFG4 \GPIO_DO_11_i_i_a2_2[0]  (
	.A(AdderDecode_0_LIFT_MOT_SENS_RE),
	.B(AdderDecode_0_STD_CONT_RE),
	.C(AdderDecode_0_PWR_IF_RE),
	.D(N_244),
	.Y(N_447)
);
defparam \GPIO_DO_11_i_i_a2_2[0] .INIT=16'h3332;
// @12:243
  CFG4 \GPIO_DO_11_i_i_o2[0]  (
	.A(AdderDecode_0_LIFT_MOT_SENS_RE),
	.B(AdderDecode_0_STD_CONT_RE),
	.C(AdderDecode_0_PWR_IF_RE),
	.D(N_244),
	.Y(N_256)
);
defparam \GPIO_DO_11_i_i_o2[0] .INIT=16'hFFFE;
// @12:243
  CFG4 \GPIO_DO_11_m5[5]  (
	.A(GPIO_DO_11_m3_Z[5]),
	.B(N_244),
	.C(SERVICE_PENDANT_c[5]),
	.D(AdderDecode_0_CCHL_IF_RE),
	.Y(GPIO_DO_11_m5_Z[5])
);
defparam \GPIO_DO_11_m5[5] .INIT=16'h22E2;
// @12:243
  CFG3 \GPIO_DO_11_m5_1[4]  (
	.A(N_244),
	.B(PWR_IF_c[4]),
	.C(AdderDecode_0_PWR_IF_RE),
	.Y(GPIO_DO_11_m5_1_Z[4])
);
defparam \GPIO_DO_11_m5_1[4] .INIT=8'h40;
// @12:24
  CFG4 \GPIO_DO_11_0_a2_1_o2_0_RNIFC61T_0[7]  (
	.A(un1_m2_e_2_1z),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(AdderDecode_0_SER_PENDANT_RE),
	.D(AdderDecode_0_CCHL_IF_RE),
	.Y(un1_N_5_mux)
);
defparam \GPIO_DO_11_0_a2_1_o2_0_RNIFC61T_0[7] .INIT=16'h0002;
// @12:243
  CFG4 \GPIO_DO_11_i_i_a2[0]  (
	.A(GPIO_DO_11_m3_Z[0]),
	.B(GPIO_DO_11_m4_Z[0]),
	.C(N_244),
	.D(N_447),
	.Y(N_347)
);
defparam \GPIO_DO_11_i_i_a2[0] .INIT=16'hCA00;
// @12:243
  CFG4 \GPIO_DO_11_i_i_a2[1]  (
	.A(GPIO_DO_11_m3_Z[1]),
	.B(GPIO_DO_11_m4_Z[1]),
	.C(N_244),
	.D(N_447),
	.Y(N_350)
);
defparam \GPIO_DO_11_i_i_a2[1] .INIT=16'hCA00;
// @12:243
  CFG4 \GPIO_DO_11_i_i_a2[2]  (
	.A(GPIO_DO_11_m3_Z[2]),
	.B(GPIO_DO_11_m4_Z[2]),
	.C(N_244),
	.D(N_447),
	.Y(N_353)
);
defparam \GPIO_DO_11_i_i_a2[2] .INIT=16'hCA00;
// @12:243
  CFG4 \GPIO_DO_11_0_0_a2[6]  (
	.A(GPIO_DO_11_m3_Z[6]),
	.B(GPIO_DO_11_m4_Z[6]),
	.C(N_447),
	.D(N_244),
	.Y(N_365)
);
defparam \GPIO_DO_11_0_0_a2[6] .INIT=16'hC0A0;
// @19:488
  CFG4 \GPIO_DO_11_0_a2_1_o2_0_RNIFC61T[7]  (
	.A(AdderDecode_0_CCHL_IF_RE),
	.B(AdderDecode_0_SER_PENDANT_RE),
	.C(un1_m2_e_2_1z),
	.D(GPIO_DO_11_0_a2_1_o2_0_0),
	.Y(un1_N_5_mux_i)
);
defparam \GPIO_DO_11_0_a2_1_o2_0_RNIFC61T[7] .INIT=16'hFFEF;
// @12:243
  CFG4 \GPIO_DO_11_i_i_a2_1[0]  (
	.A(GPIO_DO_11_m1_Z[0]),
	.B(GPIO_DO_11_m0_Z[0]),
	.C(N_256),
	.D(N_259),
	.Y(N_349)
);
defparam \GPIO_DO_11_i_i_a2_1[0] .INIT=16'h0A0C;
// @12:243
  CFG4 \GPIO_DO_11_i_i_a2_1[1]  (
	.A(GPIO_DO_11_m1_Z[1]),
	.B(GPIO_DO_11_m0_Z[1]),
	.C(N_256),
	.D(N_259),
	.Y(N_352)
);
defparam \GPIO_DO_11_i_i_a2_1[1] .INIT=16'h0A0C;
// @12:243
  CFG4 \GPIO_DO_11_i_i_a2_1[2]  (
	.A(GPIO_DO_11_m1_Z[2]),
	.B(GPIO_DO_11_m0_Z[2]),
	.C(N_256),
	.D(N_259),
	.Y(N_355)
);
defparam \GPIO_DO_11_i_i_a2_1[2] .INIT=16'h0A0C;
// @12:243
  CFG4 \GPIO_DO_11_i_i_a2_1[4]  (
	.A(GPIO_DO_11_m1_Z[4]),
	.B(GPIO_DO_11_m0_Z[4]),
	.C(N_256),
	.D(N_259),
	.Y(N_361)
);
defparam \GPIO_DO_11_i_i_a2_1[4] .INIT=16'h0A0C;
// @12:243
  CFG4 \GPIO_DO_11_i_i_a2_1[3]  (
	.A(GPIO_DO_11_m1_Z[3]),
	.B(GPIO_DO_11_m0_Z[3]),
	.C(N_256),
	.D(N_259),
	.Y(N_358)
);
defparam \GPIO_DO_11_i_i_a2_1[3] .INIT=16'h0A0C;
// @12:243
  CFG4 \GPIO_DO_11_i_i_a2[3]  (
	.A(GPIO_DO_11_m3_Z[3]),
	.B(GPIO_DO_11_m4_Z[3]),
	.C(N_447),
	.D(N_244),
	.Y(N_356)
);
defparam \GPIO_DO_11_i_i_a2[3] .INIT=16'hC0A0;
// @12:243
  CFG3 \GPIO_DO_11_0_a3[14]  (
	.A(DMD_IO_c[14]),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(N_256),
	.Y(GPIO_DO_11[14])
);
defparam \GPIO_DO_11_0_a3[14] .INIT=8'h02;
// @12:243
  CFG3 \GPIO_DO_11_0_a3[13]  (
	.A(DMD_IO_c[13]),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(N_256),
	.Y(GPIO_DO_11[13])
);
defparam \GPIO_DO_11_0_a3[13] .INIT=8'h02;
// @12:243
  CFG3 \GPIO_DO_11_0_a3[12]  (
	.A(DMD_IO_c[12]),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(N_256),
	.Y(GPIO_DO_11[12])
);
defparam \GPIO_DO_11_0_a3[12] .INIT=8'h02;
// @12:243
  CFG3 \GPIO_DO_11_0_a3[11]  (
	.A(DMD_IO_c[11]),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(N_256),
	.Y(GPIO_DO_11[11])
);
defparam \GPIO_DO_11_0_a3[11] .INIT=8'h02;
// @12:243
  CFG3 \GPIO_DO_11_0_a3[10]  (
	.A(DMD_IO_c[10]),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(N_256),
	.Y(GPIO_DO_11[10])
);
defparam \GPIO_DO_11_0_a3[10] .INIT=8'h02;
// @12:243
  CFG3 \GPIO_DO_11_0_a3[9]  (
	.A(DMD_IO_c[9]),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(N_256),
	.Y(GPIO_DO_11[9])
);
defparam \GPIO_DO_11_0_a3[9] .INIT=8'h02;
// @12:243
  CFG3 \GPIO_DO_11_0_a3[8]  (
	.A(DMD_IO_c[8]),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(N_256),
	.Y(GPIO_DO_11[8])
);
defparam \GPIO_DO_11_0_a3[8] .INIT=8'h02;
// @12:243
  CFG3 \GPIO_DO_11_0_a3[7]  (
	.A(DMD_IO_c[7]),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(N_256),
	.Y(GPIO_DO_11[7])
);
defparam \GPIO_DO_11_0_a3[7] .INIT=8'h02;
// @12:243
  CFG3 \GPIO_DO_11_i_i_a2[4]  (
	.A(GPIO_DO_11_m5_1_Z[4]),
	.B(GPIO_DO_11_m5_2_Z[4]),
	.C(N_447),
	.Y(N_359)
);
defparam \GPIO_DO_11_i_i_a2[4] .INIT=8'hE0;
// @12:243
  CFG4 \GPIO_DO_11_0_0[6]  (
	.A(DMD_IO_c[6]),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(N_256),
	.D(N_365),
	.Y(GPIO_DO_11[6])
);
defparam \GPIO_DO_11_0_0[6] .INIT=16'hFF02;
// @12:243
  CFG4 \GPIO_DO_11_0_0[5]  (
	.A(DMD_IO_c[5]),
	.B(GPIO_DO_11_0_a2_1_o2_0_0),
	.C(GPIO_DO_11_0_0_0_Z[5]),
	.D(N_256),
	.Y(GPIO_DO_11[5])
);
defparam \GPIO_DO_11_0_0[5] .INIT=16'hF0F2;
// @12:243
  CFG4 \GPIO_DO_11_i_i[4]  (
	.A(N_359),
	.B(N_361),
	.C(STAND_CONT_IF_c[4]),
	.D(AdderDecode_0_STD_CONT_RE),
	.Y(N_122)
);
defparam \GPIO_DO_11_i_i[4] .INIT=16'hFEEE;
// @12:243
  CFG4 \GPIO_DO_11_i_i[2]  (
	.A(N_353),
	.B(N_355),
	.C(STAND_CONT_IF_c[2]),
	.D(AdderDecode_0_STD_CONT_RE),
	.Y(N_118)
);
defparam \GPIO_DO_11_i_i[2] .INIT=16'hFEEE;
// @12:243
  CFG4 \GPIO_DO_11_i_i[1]  (
	.A(N_350),
	.B(N_352),
	.C(STAND_CONT_IF_c[1]),
	.D(AdderDecode_0_STD_CONT_RE),
	.Y(N_116)
);
defparam \GPIO_DO_11_i_i[1] .INIT=16'hFEEE;
// @12:243
  CFG4 \GPIO_DO_11_i_i[0]  (
	.A(N_347),
	.B(N_349),
	.C(STAND_CONT_IF_c[0]),
	.D(AdderDecode_0_STD_CONT_RE),
	.Y(N_114)
);
defparam \GPIO_DO_11_i_i[0] .INIT=16'hFEEE;
// @12:243
  CFG4 \GPIO_DO_11_i_i[3]  (
	.A(N_356),
	.B(N_358),
	.C(STAND_CONT_IF_c[3]),
	.D(AdderDecode_0_STD_CONT_RE),
	.Y(N_930)
);
defparam \GPIO_DO_11_i_i[3] .INIT=16'hFEEE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* GPIO */

module Lift_Motor (
  PCI_EMU_TARGET_0_OPB_ADDR_15,
  PCI_EMU_TARGET_0_OPB_ADDR_0,
  LIFT_PWM_c,
  PCI_EMU_TARGET_0_OPB_DO,
  N_468,
  N_448,
  N_443,
  N_444,
  PCI_EMU_TARGET_0_OPB_WE,
  ClkGen_0_PULSE_200KHZ,
  ClkGen_0_PULSE_2KHZ,
  ClkGen_0_PULSE_20KHZ,
  LIFT_MOT_DRV_EN_c,
  LIFT_CURR_SAMP_c,
  PCI_CLK2,
  OPB_RST_arst_i
)
;
input PCI_EMU_TARGET_0_OPB_ADDR_15 ;
input PCI_EMU_TARGET_0_OPB_ADDR_0 ;
output [5:0] LIFT_PWM_c ;
input [4:0] PCI_EMU_TARGET_0_OPB_DO ;
input N_468 ;
input N_448 ;
input N_443 ;
input N_444 ;
input PCI_EMU_TARGET_0_OPB_WE ;
input ClkGen_0_PULSE_200KHZ ;
input ClkGen_0_PULSE_2KHZ ;
input ClkGen_0_PULSE_20KHZ ;
output LIFT_MOT_DRV_EN_c ;
output LIFT_CURR_SAMP_c ;
input PCI_CLK2 ;
input OPB_RST_arst_i ;
wire PCI_EMU_TARGET_0_OPB_ADDR_15 ;
wire PCI_EMU_TARGET_0_OPB_ADDR_0 ;
wire N_468 ;
wire N_448 ;
wire N_443 ;
wire N_444 ;
wire PCI_EMU_TARGET_0_OPB_WE ;
wire ClkGen_0_PULSE_200KHZ ;
wire ClkGen_0_PULSE_2KHZ ;
wire ClkGen_0_PULSE_20KHZ ;
wire LIFT_MOT_DRV_EN_c ;
wire LIFT_CURR_SAMP_c ;
wire PCI_CLK2 ;
wire OPB_RST_arst_i ;
wire [2:0] phase_cnt_Z;
wire [0:0] phase_cnt_i;
wire [1:1] phase_cnt_ns;
wire [1:0] pwm_sel_Z;
wire [5:0] phase_Z;
wire [3:0] phase_9;
wire [3:0] phase_9_i;
wire pwm_cmd_Z ;
wire VCC ;
wire pwm_Z ;
wire pwm_out_en_Z ;
wire GND ;
wire pwm_out_en_1_sqmuxa ;
wire N_1_0 ;
wire pwm_5_0 ;
wire un1_pwm6_1_i ;
wire gpio_out_1_sqmuxa ;
wire pwm_sel_0_sqmuxa ;
wire N_135_i ;
wire CO2_0_o2_0 ;
wire pwm_5_0_1 ;
wire N_487 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
  CFG1 \phase_cnt_RNO[0]  (
	.A(phase_cnt_Z[0]),
	.Y(phase_cnt_i[0])
);
defparam \phase_cnt_RNO[0] .INIT=2'h1;
// @14:88
  SLE pwm_cmd (
	.Q(pwm_cmd_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(pwm_Z),
	.D(pwm_out_en_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:141
  SLE \phase_cnt[2]  (
	.Q(phase_cnt_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(pwm_Z),
	.D(phase_cnt_Z[1]),
	.EN(phase_cnt_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:141
  SLE \phase_cnt[1]  (
	.Q(phase_cnt_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(pwm_Z),
	.D(phase_cnt_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:141
  SLE \phase_cnt[0]  (
	.Q(phase_cnt_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(pwm_Z),
	.D(phase_cnt_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:98
  SLE pwm_out_en (
	.Q(pwm_out_en_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(pwm_out_en_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:72
  SLE pwm (
	.Q(N_1_0),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(pwm_5_0),
	.EN(un1_pwm6_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:98
  SLE \gpio_out[1]  (
	.Q(LIFT_CURR_SAMP_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(gpio_out_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:98
  SLE \gpio_out[0]  (
	.Q(LIFT_MOT_DRV_EN_c),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(gpio_out_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:98
  SLE \pwm_sel[1]  (
	.Q(pwm_sel_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(pwm_sel_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:98
  SLE \pwm_sel[0]  (
	.Q(pwm_sel_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(pwm_sel_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:141
  SLE \phase[5]  (
	.Q(phase_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(N_135_i),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:141
  SLE \phase[4]  (
	.Q(phase_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(CO2_0_o2_0),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:141
  SLE \phase[3]  (
	.Q(phase_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(phase_9[3]),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:141
  SLE \phase[2]  (
	.Q(phase_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(phase_9_i[3]),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:141
  SLE \phase[1]  (
	.Q(phase_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(phase_9_i[0]),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:141
  SLE \phase[0]  (
	.Q(phase_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(pwm_Z),
	.D(phase_9[0]),
	.EN(OPB_RST_arst_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:142
  CFG3 \phase_9_o2_0_i[0]  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(phase_9_i[0])
);
defparam \phase_9_o2_0_i[0] .INIT=8'h23;
// @14:142
  CFG3 \phase_9_i_o2_0_i[2]  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(phase_9_i[3])
);
defparam \phase_9_i_o2_0_i[2] .INIT=8'h31;
// @14:158
  CFG3 \un1_phase_cnt_1.CO2_0_o2_i  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(N_135_i)
);
defparam \un1_phase_cnt_1.CO2_0_o2_i .INIT=8'h15;
// @14:69
  CFG2 \LIFT_PWM[5]  (
	.A(phase_Z[5]),
	.B(pwm_cmd_Z),
	.Y(LIFT_PWM_c[5])
);
defparam \LIFT_PWM[5] .INIT=4'h8;
// @14:69
  CFG2 \LIFT_PWM[4]  (
	.A(phase_Z[4]),
	.B(pwm_cmd_Z),
	.Y(LIFT_PWM_c[4])
);
defparam \LIFT_PWM[4] .INIT=4'h8;
// @14:69
  CFG2 \LIFT_PWM[3]  (
	.A(phase_Z[3]),
	.B(pwm_cmd_Z),
	.Y(LIFT_PWM_c[3])
);
defparam \LIFT_PWM[3] .INIT=4'h8;
// @14:69
  CFG2 \LIFT_PWM[2]  (
	.A(phase_Z[2]),
	.B(pwm_cmd_Z),
	.Y(LIFT_PWM_c[2])
);
defparam \LIFT_PWM[2] .INIT=4'h8;
// @14:69
  CFG2 \LIFT_PWM[1]  (
	.A(phase_Z[1]),
	.B(pwm_cmd_Z),
	.Y(LIFT_PWM_c[1])
);
defparam \LIFT_PWM[1] .INIT=4'h8;
// @14:69
  CFG2 \LIFT_PWM[0]  (
	.A(phase_Z[0]),
	.B(pwm_cmd_Z),
	.Y(LIFT_PWM_c[0])
);
defparam \LIFT_PWM[0] .INIT=4'h8;
// @14:158
  CFG3 \un1_phase_cnt_1.CO2_0_o2  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(CO2_0_o2_0)
);
defparam \un1_phase_cnt_1.CO2_0_o2 .INIT=8'hEA;
// @14:142
  CFG3 \phase_9_o2_0[0]  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(phase_9[0])
);
defparam \phase_9_o2_0[0] .INIT=8'hDC;
// @14:142
  CFG3 \phase_9_i_o2_0[2]  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(phase_9[3])
);
defparam \phase_9_i_o2_0[2] .INIT=8'hCE;
// @14:72
  CFG2 pwm_RNO_0 (
	.A(pwm_sel_Z[0]),
	.B(pwm_sel_Z[1]),
	.Y(un1_pwm6_1_i)
);
defparam pwm_RNO_0.INIT=4'hE;
// @14:141
  CFG3 \phase_cnt_ns_0_0[1]  (
	.A(phase_cnt_Z[2]),
	.B(phase_cnt_Z[1]),
	.C(phase_cnt_Z[0]),
	.Y(phase_cnt_ns[1])
);
defparam \phase_cnt_ns_0_0[1] .INIT=8'h1C;
// @14:73
  CFG4 pwm_RNO_1 (
	.A(ClkGen_0_PULSE_20KHZ),
	.B(ClkGen_0_PULSE_2KHZ),
	.C(pwm_sel_Z[1]),
	.D(pwm_sel_Z[0]),
	.Y(pwm_5_0_1)
);
defparam pwm_RNO_1.INIT=16'h0CAA;
// @14:73
  CFG4 pwm_RNO (
	.A(pwm_sel_Z[0]),
	.B(pwm_5_0_1),
	.C(ClkGen_0_PULSE_200KHZ),
	.D(pwm_sel_Z[1]),
	.Y(pwm_5_0)
);
defparam pwm_RNO.INIT=16'hECCC;
// @14:141
  CFG4 pwm_out_en_1_sqmuxa_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR_15),
	.B(PCI_EMU_TARGET_0_OPB_WE),
	.C(N_444),
	.D(N_443),
	.Y(N_487)
);
defparam pwm_out_en_1_sqmuxa_0_a2_0_a2_0.INIT=16'h4000;
// @14:141
  CFG3 pwm_sel_0_sqmuxa_0_a2_0_a2 (
	.A(N_487),
	.B(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.C(N_448),
	.Y(pwm_sel_0_sqmuxa)
);
defparam pwm_sel_0_sqmuxa_0_a2_0_a2.INIT=8'h20;
// @14:141
  CFG3 gpio_out_1_sqmuxa_0_a2_0_a2 (
	.A(N_487),
	.B(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.C(N_448),
	.Y(gpio_out_1_sqmuxa)
);
defparam gpio_out_1_sqmuxa_0_a2_0_a2.INIT=8'h80;
// @14:141
  CFG2 pwm_out_en_1_sqmuxa_0_a2_0_a2 (
	.A(N_487),
	.B(N_468),
	.Y(pwm_out_en_1_sqmuxa)
);
defparam pwm_out_en_1_sqmuxa_0_a2_0_a2.INIT=4'h8;
//@19:694
// @19:694
  CLKINT N_1_inferred_clock_RNIJ2JG6 (
	.Y(pwm_Z),
	.A(N_1_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Lift_Motor */

module TIMER_COUNTER (
  count_data,
  N_185_i,
  ClkGen_0_CLK_2MHZ,
  resetb_arst_i
)
;
output [15:0] count_data ;
input N_185_i ;
input ClkGen_0_CLK_2MHZ ;
input resetb_arst_i ;
wire N_185_i ;
wire ClkGen_0_CLK_2MHZ ;
wire resetb_arst_i ;
wire [14:0] count_s;
wire [15:15] count_s_Z;
wire [14:1] count_cry_Z;
wire [14:1] count_cry_Y;
wire [15:15] count_s_FCO;
wire [15:15] count_s_Y;
wire VCC ;
wire GND ;
wire count_s_491_FCO ;
wire count_s_491_S ;
wire count_s_491_Y ;
  CFG1 \count_RNO[0]  (
	.A(count_data[0]),
	.Y(count_s[0])
);
defparam \count_RNO[0] .INIT=2'h1;
// @15:42
  SLE \count[15]  (
	.Q(count_data[15]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s_Z[15]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[14]  (
	.Q(count_data[14]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[14]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[13]  (
	.Q(count_data[13]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[13]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[12]  (
	.Q(count_data[12]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[12]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[11]  (
	.Q(count_data[11]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[11]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[10]  (
	.Q(count_data[10]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[10]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[9]  (
	.Q(count_data[9]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[9]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[8]  (
	.Q(count_data[8]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[8]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[7]  (
	.Q(count_data[7]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[7]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[6]  (
	.Q(count_data[6]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[6]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[5]  (
	.Q(count_data[5]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[5]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[4]  (
	.Q(count_data[4]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[4]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[3]  (
	.Q(count_data[3]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[3]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[2]  (
	.Q(count_data[2]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[2]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[1]  (
	.Q(count_data[1]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[1]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  SLE \count[0]  (
	.Q(count_data[0]),
	.ADn(VCC),
	.ALn(resetb_arst_i),
	.CLK(ClkGen_0_CLK_2MHZ),
	.D(count_s[0]),
	.EN(N_185_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:42
  ARI1 count_s_491 (
	.FCO(count_s_491_FCO),
	.S(count_s_491_S),
	.Y(count_s_491_Y),
	.B(count_data[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_491.INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y[1]),
	.B(count_data[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_491_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y[2]),
	.B(count_data[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y[3]),
	.B(count_data[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y[4]),
	.B(count_data[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y[5]),
	.B(count_data[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y[6]),
	.B(count_data[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y[7]),
	.B(count_data[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y[8]),
	.B(count_data[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y[9]),
	.B(count_data[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y[10]),
	.B(count_data[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y[11]),
	.B(count_data[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y[12]),
	.B(count_data[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y[13]),
	.B(count_data[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_s[15]  (
	.FCO(count_s_FCO[15]),
	.S(count_s_Z[15]),
	.Y(count_s_Y[15]),
	.B(count_data[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_s[15] .INIT=20'h4AA00;
// @15:42
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y[14]),
	.B(count_data[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TIMER_COUNTER */

module OSCILLATOR_COUNTER (
  PCI_EMU_TARGET_0_OPB_ADDR_0,
  PCI_EMU_TARGET_0_OPB_ADDR_23,
  PCI_EMU_TARGET_0_OPB_ADDR_22,
  PCI_EMU_TARGET_0_OPB_ADDR_21,
  PCI_EMU_TARGET_0_OPB_ADDR_20,
  PCI_EMU_TARGET_0_OPB_ADDR_1,
  OSCILLATOR_COUNTER_0_OSC_CT_DO,
  PCI_EMU_TARGET_0_OPB_DO,
  ClkGen_0_CLK_2MHZ,
  N_434,
  N_448,
  PCI_EMU_TARGET_0_OPB_WE,
  GANTRY_m3_e_4_2,
  N_430,
  N_204,
  SP1_N_3_mux,
  AdderDecode_0_COUNTER_RE,
  N_248,
  PCI_CLK2,
  N_261,
  OPB_RST_arst_i
)
;
input PCI_EMU_TARGET_0_OPB_ADDR_0 ;
input PCI_EMU_TARGET_0_OPB_ADDR_23 ;
input PCI_EMU_TARGET_0_OPB_ADDR_22 ;
input PCI_EMU_TARGET_0_OPB_ADDR_21 ;
input PCI_EMU_TARGET_0_OPB_ADDR_20 ;
input PCI_EMU_TARGET_0_OPB_ADDR_1 ;
output [15:0] OSCILLATOR_COUNTER_0_OSC_CT_DO ;
input [15:0] PCI_EMU_TARGET_0_OPB_DO ;
input ClkGen_0_CLK_2MHZ ;
input N_434 ;
input N_448 ;
input PCI_EMU_TARGET_0_OPB_WE ;
input GANTRY_m3_e_4_2 ;
input N_430 ;
output N_204 ;
input SP1_N_3_mux ;
input AdderDecode_0_COUNTER_RE ;
input N_248 ;
input PCI_CLK2 ;
input N_261 ;
input OPB_RST_arst_i ;
wire PCI_EMU_TARGET_0_OPB_ADDR_0 ;
wire PCI_EMU_TARGET_0_OPB_ADDR_23 ;
wire PCI_EMU_TARGET_0_OPB_ADDR_22 ;
wire PCI_EMU_TARGET_0_OPB_ADDR_21 ;
wire PCI_EMU_TARGET_0_OPB_ADDR_20 ;
wire PCI_EMU_TARGET_0_OPB_ADDR_1 ;
wire ClkGen_0_CLK_2MHZ ;
wire N_434 ;
wire N_448 ;
wire PCI_EMU_TARGET_0_OPB_WE ;
wire GANTRY_m3_e_4_2 ;
wire N_430 ;
wire N_204 ;
wire SP1_N_3_mux ;
wire AdderDecode_0_COUNTER_RE ;
wire N_248 ;
wire PCI_CLK2 ;
wire N_261 ;
wire OPB_RST_arst_i ;
wire [15:0] sp_Z;
wire [15:0] OSC_CT_DO_4_Z;
wire [15:0] count_data;
wire resetb_Z ;
wire resetb_arst_i ;
wire cntr_trig_Z ;
wire VCC ;
wire startb_Z ;
wire GND ;
wire sp_1_sqmuxa ;
wire resetb_4 ;
wire N_77 ;
wire startb_4 ;
wire N_45 ;
wire un1_OSC_CT_DO10_0_a2_0_a2_Z ;
wire un1_OSC_CT_DO10_0_a2_0_a2_1 ;
wire un1_startb14_i_o2_0_a2_0 ;
wire N_185_i ;
wire N_260 ;
  CFG1 resetb_RNITAT26 (
	.A(resetb_Z),
	.Y(resetb_arst_i)
);
defparam resetb_RNITAT26.INIT=2'h1;
// @16:62
  SLE cntr_trig (
	.Q(cntr_trig_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(N_261),
	.D(startb_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[3]  (
	.Q(sp_Z[3]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[2]  (
	.Q(sp_Z[2]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[1]  (
	.Q(sp_Z[1]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[0]  (
	.Q(sp_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE resetb (
	.Q(resetb_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(resetb_4),
	.EN(N_77),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE startb (
	.Q(startb_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(startb_4),
	.EN(N_45),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[15]  (
	.Q(sp_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[15]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[14]  (
	.Q(sp_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[14]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[13]  (
	.Q(sp_Z[13]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[13]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[12]  (
	.Q(sp_Z[12]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[12]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[11]  (
	.Q(sp_Z[11]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[11]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[10]  (
	.Q(sp_Z[10]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[10]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[9]  (
	.Q(sp_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[9]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[8]  (
	.Q(sp_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[8]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[7]  (
	.Q(sp_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[6]  (
	.Q(sp_Z[6]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[5]  (
	.Q(sp_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:90
  SLE \sp[4]  (
	.Q(sp_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[10]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[10]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[9]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[9]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[8]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[8]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[7]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[7]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[6]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[6]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[5]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[5]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[4]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[4]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[3]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[3]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[2]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[2]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[1]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[1]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[0]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[0]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[15]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[15]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[14]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[14]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[13]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[13]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[12]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[12]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:75
  SLE \OSC_CT_DO_1[11]  (
	.Q(OSCILLATOR_COUNTER_0_OSC_CT_DO[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(OSC_CT_DO_4_Z[11]),
	.EN(un1_OSC_CT_DO10_0_a2_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:79
  CFG4 un1_OSC_CT_DO10_0_a2_0_a2 (
	.A(N_248),
	.B(AdderDecode_0_COUNTER_RE),
	.C(un1_OSC_CT_DO10_0_a2_0_a2_1),
	.D(SP1_N_3_mux),
	.Y(un1_OSC_CT_DO10_0_a2_0_a2_Z)
);
defparam un1_OSC_CT_DO10_0_a2_0_a2.INIT=16'h4000;
// @16:91
  CFG2 un1_startb14_i_o2_0_a2_0_0 (
	.A(cntr_trig_Z),
	.B(resetb_Z),
	.Y(un1_startb14_i_o2_0_a2_0)
);
defparam un1_startb14_i_o2_0_a2_0_0.INIT=4'h4;
// @16:76
  CFG3 \OSC_CT_DO_4[0]  (
	.A(count_data[0]),
	.B(sp_Z[0]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[0])
);
defparam \OSC_CT_DO_4[0] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[1]  (
	.A(count_data[1]),
	.B(sp_Z[1]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[1])
);
defparam \OSC_CT_DO_4[1] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[2]  (
	.A(count_data[2]),
	.B(sp_Z[2]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[2])
);
defparam \OSC_CT_DO_4[2] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[3]  (
	.A(count_data[3]),
	.B(sp_Z[3]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[3])
);
defparam \OSC_CT_DO_4[3] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[7]  (
	.A(count_data[7]),
	.B(sp_Z[7]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[7])
);
defparam \OSC_CT_DO_4[7] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[8]  (
	.A(count_data[8]),
	.B(sp_Z[8]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[8])
);
defparam \OSC_CT_DO_4[8] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[9]  (
	.A(count_data[9]),
	.B(sp_Z[9]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[9])
);
defparam \OSC_CT_DO_4[9] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[10]  (
	.A(count_data[10]),
	.B(sp_Z[10]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[10])
);
defparam \OSC_CT_DO_4[10] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[11]  (
	.A(count_data[11]),
	.B(sp_Z[11]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[11])
);
defparam \OSC_CT_DO_4[11] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[12]  (
	.A(count_data[12]),
	.B(sp_Z[12]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[12])
);
defparam \OSC_CT_DO_4[12] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[13]  (
	.A(count_data[13]),
	.B(sp_Z[13]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[13])
);
defparam \OSC_CT_DO_4[13] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[14]  (
	.A(count_data[14]),
	.B(sp_Z[14]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[14])
);
defparam \OSC_CT_DO_4[14] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[15]  (
	.A(count_data[15]),
	.B(sp_Z[15]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[15])
);
defparam \OSC_CT_DO_4[15] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[6]  (
	.A(count_data[6]),
	.B(sp_Z[6]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[6])
);
defparam \OSC_CT_DO_4[6] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[5]  (
	.A(count_data[5]),
	.B(sp_Z[5]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[5])
);
defparam \OSC_CT_DO_4[5] .INIT=8'hCA;
// @16:76
  CFG3 \OSC_CT_DO_4[4]  (
	.A(count_data[4]),
	.B(sp_Z[4]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_0),
	.Y(OSC_CT_DO_4_Z[4])
);
defparam \OSC_CT_DO_4[4] .INIT=8'hCA;
// @16:91
  CFG4 un1_startb14_i_a3_1 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR_23),
	.B(PCI_EMU_TARGET_0_OPB_ADDR_22),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_21),
	.D(PCI_EMU_TARGET_0_OPB_ADDR_20),
	.Y(N_204)
);
defparam un1_startb14_i_a3_1.INIT=16'h0001;
// @15:42
  CFG3 resetb_RNI66R4G (
	.A(resetb_Z),
	.B(cntr_trig_Z),
	.C(N_261),
	.Y(N_185_i)
);
defparam resetb_RNI66R4G.INIT=8'h40;
// @16:79
  CFG4 un1_OSC_CT_DO10_0_a2_0_a2_1_0 (
	.A(N_204),
	.B(N_430),
	.C(GANTRY_m3_e_4_2),
	.D(PCI_EMU_TARGET_0_OPB_ADDR_1),
	.Y(un1_OSC_CT_DO10_0_a2_0_a2_1)
);
defparam un1_OSC_CT_DO10_0_a2_0_a2_1_0.INIT=16'h8000;
// @16:91
  CFG3 un1_startb16_i_0_0_o2 (
	.A(N_248),
	.B(PCI_EMU_TARGET_0_OPB_WE),
	.C(SP1_N_3_mux),
	.Y(N_260)
);
defparam un1_startb16_i_0_0_o2.INIT=8'hBF;
// @16:91
  CFG4 resetb_4_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_DO[1]),
	.B(PCI_EMU_TARGET_0_OPB_WE),
	.C(N_248),
	.D(SP1_N_3_mux),
	.Y(resetb_4)
);
defparam resetb_4_0_a2_0_a2.INIT=16'h0800;
// @16:91
  CFG4 startb_4_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_DO[0]),
	.B(PCI_EMU_TARGET_0_OPB_WE),
	.C(N_248),
	.D(SP1_N_3_mux),
	.Y(startb_4)
);
defparam startb_4_0_a2_0_a2.INIT=16'h0800;
// @16:55
  CFG4 sp_1_sqmuxa_0_a2_0_a2 (
	.A(N_448),
	.B(N_260),
	.C(PCI_EMU_TARGET_0_OPB_ADDR_1),
	.D(N_204),
	.Y(sp_1_sqmuxa)
);
defparam sp_1_sqmuxa_0_a2_0_a2.INIT=16'h2000;
// @16:91
  CFG4 un1_startb14_i_o2_0_o2 (
	.A(N_434),
	.B(N_260),
	.C(un1_startb14_i_o2_0_a2_0),
	.D(N_204),
	.Y(N_77)
);
defparam un1_startb14_i_o2_0_o2.INIT=16'hE2C0;
// @16:91
  CFG4 un1_startb16_i_0_0 (
	.A(startb_Z),
	.B(cntr_trig_Z),
	.C(N_260),
	.D(N_77),
	.Y(N_45)
);
defparam un1_startb16_i_0_0.INIT=16'hFF80;
// @16:55
  TIMER_COUNTER counter (
	.count_data(count_data[15:0]),
	.N_185_i(N_185_i),
	.ClkGen_0_CLK_2MHZ(ClkGen_0_CLK_2MHZ),
	.resetb_arst_i(resetb_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSCILLATOR_COUNTER */

module SCRATCH_PAD_REGISTER (
  SP_DO_1_RNIM30LN_0,
  ADC_AD7663AS_0_ADC_DO_0,
  SCRATCH_PAD_REGISTER_0_SP_DO,
  DEC_DO_1_en_4_0,
  PCI_EMU_TARGET_0_OPB_DO,
  AdderDecode_0_SP1_RE,
  AdderDecode_0_ADC_RE,
  PCI_CLK2,
  dev_sp14,
  AdderDecode_0_SP1_WE,
  PCI_CLK2_i,
  OPB_RST_arst_i
)
;
output SP_DO_1_RNIM30LN_0 ;
input ADC_AD7663AS_0_ADC_DO_0 ;
output [15:0] SCRATCH_PAD_REGISTER_0_SP_DO ;
input DEC_DO_1_en_4_0 ;
input [15:0] PCI_EMU_TARGET_0_OPB_DO ;
input AdderDecode_0_SP1_RE ;
input AdderDecode_0_ADC_RE ;
input PCI_CLK2 ;
input dev_sp14 ;
input AdderDecode_0_SP1_WE ;
input PCI_CLK2_i ;
input OPB_RST_arst_i ;
wire SP_DO_1_RNIM30LN_0 ;
wire ADC_AD7663AS_0_ADC_DO_0 ;
wire DEC_DO_1_en_4_0 ;
wire AdderDecode_0_SP1_RE ;
wire AdderDecode_0_ADC_RE ;
wire PCI_CLK2 ;
wire dev_sp14 ;
wire AdderDecode_0_SP1_WE ;
wire PCI_CLK2_i ;
wire OPB_RST_arst_i ;
wire [15:0] dev_sp1_Z;
wire [15:0] dev_sp2_Z;
wire [15:0] SP_DO_4_Z;
wire VCC ;
wire GND ;
wire NN_1 ;
// @18:39
  SLE \dev_sp1[2]  (
	.Q(dev_sp1_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[1]  (
	.Q(dev_sp1_Z[1]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[0]  (
	.Q(dev_sp1_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[1]  (
	.Q(dev_sp2_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[0]  (
	.Q(dev_sp2_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[15]  (
	.Q(dev_sp1_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[15]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[14]  (
	.Q(dev_sp1_Z[14]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[14]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[13]  (
	.Q(dev_sp1_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[13]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[12]  (
	.Q(dev_sp1_Z[12]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[12]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[11]  (
	.Q(dev_sp1_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[11]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[10]  (
	.Q(dev_sp1_Z[10]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[10]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[9]  (
	.Q(dev_sp1_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[9]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[8]  (
	.Q(dev_sp1_Z[8]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[8]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[7]  (
	.Q(dev_sp1_Z[7]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[6]  (
	.Q(dev_sp1_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[5]  (
	.Q(dev_sp1_Z[5]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[4]  (
	.Q(dev_sp1_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[3]  (
	.Q(dev_sp1_Z[3]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(AdderDecode_0_SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[15]  (
	.Q(dev_sp2_Z[15]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[15]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[14]  (
	.Q(dev_sp2_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[14]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[13]  (
	.Q(dev_sp2_Z[13]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[13]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[12]  (
	.Q(dev_sp2_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[12]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[11]  (
	.Q(dev_sp2_Z[11]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[11]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[10]  (
	.Q(dev_sp2_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[10]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[9]  (
	.Q(dev_sp2_Z[9]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[9]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[8]  (
	.Q(dev_sp2_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[8]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[7]  (
	.Q(dev_sp2_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[6]  (
	.Q(dev_sp2_Z[6]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[5]  (
	.Q(dev_sp2_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[4]  (
	.Q(dev_sp2_Z[4]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[3]  (
	.Q(dev_sp2_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[2]  (
	.Q(dev_sp2_Z[2]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[12]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[12]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[11]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[11]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[10]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[10]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[9]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[9]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[8]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[8]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[7]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[7]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[6]  (
	.Q(NN_1),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[6]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[5]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[5]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[4]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[4]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[3]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[3]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[2]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[2]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[1]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[1]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[0]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[0]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[15]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[15]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[14]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[14]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  SLE \SP_DO_1[13]  (
	.Q(SCRATCH_PAD_REGISTER_0_SP_DO[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(SP_DO_4_Z[13]),
	.EN(DEC_DO_1_en_4_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 \SP_DO_1_RNIM30LN[6]  (
	.A(NN_1),
	.B(AdderDecode_0_ADC_RE),
	.C(DEC_DO_1_en_4_0),
	.D(ADC_AD7663AS_0_ADC_DO_0),
	.Y(SP_DO_1_RNIM30LN_0)
);
defparam \SP_DO_1_RNIM30LN[6] .INIT=16'h135F;
// @18:54
  CFG3 \SP_DO_4[0]  (
	.A(dev_sp2_Z[0]),
	.B(dev_sp1_Z[0]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[0])
);
defparam \SP_DO_4[0] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[1]  (
	.A(dev_sp2_Z[1]),
	.B(dev_sp1_Z[1]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[1])
);
defparam \SP_DO_4[1] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[2]  (
	.A(dev_sp2_Z[2]),
	.B(dev_sp1_Z[2]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[2])
);
defparam \SP_DO_4[2] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[3]  (
	.A(dev_sp2_Z[3]),
	.B(dev_sp1_Z[3]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[3])
);
defparam \SP_DO_4[3] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[4]  (
	.A(dev_sp2_Z[4]),
	.B(dev_sp1_Z[4]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[4])
);
defparam \SP_DO_4[4] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[5]  (
	.A(dev_sp2_Z[5]),
	.B(dev_sp1_Z[5]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[5])
);
defparam \SP_DO_4[5] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[6]  (
	.A(dev_sp2_Z[6]),
	.B(dev_sp1_Z[6]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[6])
);
defparam \SP_DO_4[6] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[7]  (
	.A(dev_sp2_Z[7]),
	.B(dev_sp1_Z[7]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[7])
);
defparam \SP_DO_4[7] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[8]  (
	.A(dev_sp2_Z[8]),
	.B(dev_sp1_Z[8]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[8])
);
defparam \SP_DO_4[8] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[9]  (
	.A(dev_sp2_Z[9]),
	.B(dev_sp1_Z[9]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[9])
);
defparam \SP_DO_4[9] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[10]  (
	.A(dev_sp2_Z[10]),
	.B(dev_sp1_Z[10]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[10])
);
defparam \SP_DO_4[10] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[11]  (
	.A(dev_sp2_Z[11]),
	.B(dev_sp1_Z[11]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[11])
);
defparam \SP_DO_4[11] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[12]  (
	.A(dev_sp2_Z[12]),
	.B(dev_sp1_Z[12]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[12])
);
defparam \SP_DO_4[12] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[13]  (
	.A(dev_sp2_Z[13]),
	.B(dev_sp1_Z[13]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[13])
);
defparam \SP_DO_4[13] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[14]  (
	.A(dev_sp2_Z[14]),
	.B(dev_sp1_Z[14]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[14])
);
defparam \SP_DO_4[14] .INIT=8'hCA;
// @18:54
  CFG3 \SP_DO_4[15]  (
	.A(dev_sp2_Z[15]),
	.B(dev_sp1_Z[15]),
	.C(AdderDecode_0_SP1_RE),
	.Y(SP_DO_4_Z[15])
);
defparam \SP_DO_4[15] .INIT=8'hCA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SCRATCH_PAD_REGISTER */

(* optimize_primitives="yes" , opt_mode="speed" *)module PCI_EMU_TARGET (
  DEC_DO_1_t_0,
  DEC_DO_1_t_12,
  DEC_DO_1_t_4,
  DEC_DO_1_t_11,
  DEC_DO_1_t_3,
  DEC_DO_1_t_10,
  DEC_DO_1_t_2,
  BYTE_SEL_c,
  GPIO_0_GPIO_DO_8,
  GPIO_0_GPIO_DO_7,
  GPIO_0_GPIO_DO_10,
  GPIO_0_GPIO_DO_0,
  SCRATCH_PAD_REGISTER_0_SP_DO_8,
  SCRATCH_PAD_REGISTER_0_SP_DO_2,
  SCRATCH_PAD_REGISTER_0_SP_DO_14,
  SCRATCH_PAD_REGISTER_0_SP_DO_0,
  DEC_DO_1_1_iv_3_0,
  CLK_GEN_DO_2_t_0,
  OSCILLATOR_COUNTER_0_OSC_CT_DO_0,
  DEC_DO_1_1_iv_0_0_0,
  CLK_GEN_IN_m_0,
  GPIO_IN_m_0_3_1_0,
  ILIM_DAC_IN_m_0,
  ADC_AD7663AS_0_ADC_DO_8,
  ADC_AD7663AS_0_ADC_DO_2,
  ADC_AD7663AS_0_ADC_DO_0,
  AdderDecode_0_DEC_DO_m_10,
  AdderDecode_0_DEC_DO_m_0,
  DEC_DO_1_1_iv_2_0,
  CLK_GEN_DO_2_t_1_0,
  GPIO_IN_m_0_3_0,
  DEC_DO_1_en_4_0,
  OSC_CT_IN_m_0,
  clk16khz_div_fast_0,
  DAC_AD8803AR_0_DAC_DO_0,
  AD_in,
  PCI_EMU_TARGET_0_OPB_ADDR,
  OPB_ADDR_0,
  PCI_EMU_TARGET_0_OPB_DO,
  OPB_ADDR_1_fast,
  PCI_EMU_TARGET_0_OPB_ADDR_fast_0,
  AD_t4,
  AD_t5,
  AD_t6,
  AD_en0_i_i,
  RESET_N_c,
  PCI_RST_c,
  AD_t7,
  AdderDecode_0_COUNTER_RE,
  g0_4_0,
  AD_t1,
  AdderDecode_0_GANT_MOT_RE,
  GANT_CURR_SAMP_c,
  AD_t0,
  N_42_i_i_o2_3,
  un1_N_5_mux,
  AD_t3,
  g1_0,
  AdderDecode_0_SP1_RE,
  AdderDecode_0_SP2_RE,
  un20_CLK_GEN_DO_i,
  N_4,
  g1_2,
  un30_CLK_GEN_DO_i,
  un40_CLK_GEN_DO_i,
  RD_WR_c,
  AD_t2,
  AD_1,
  un10_AD_i,
  N_284,
  AdderDecode_0_ADC_RE,
  AdderDecode_0_ILIM_DAC_RE,
  CS_c,
  ADDR_DATA_SEL_c,
  clk16khz_div_3_rep1,
  AdderDecode_0_CLOCK_RE,
  un10_CLK_GEN_DO_i,
  PCI_EMU_TARGET_0_OPB_WE,
  CS_c_i,
  PCI_EMU_TARGET_0_OPB_RE,
  OPB_RE_fast_1z,
  PCI_CLK2_i,
  PCI_EMU_TARGET_0_OPB_ADDR_0_rep1,
  OPB_RST_arst_i
)
;
input DEC_DO_1_t_0 ;
input DEC_DO_1_t_12 ;
input DEC_DO_1_t_4 ;
input DEC_DO_1_t_11 ;
input DEC_DO_1_t_3 ;
input DEC_DO_1_t_10 ;
input DEC_DO_1_t_2 ;
input [2:0] BYTE_SEL_c ;
input GPIO_0_GPIO_DO_8 ;
input GPIO_0_GPIO_DO_7 ;
input GPIO_0_GPIO_DO_10 ;
input GPIO_0_GPIO_DO_0 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_8 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_2 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_14 ;
input SCRATCH_PAD_REGISTER_0_SP_DO_0 ;
input DEC_DO_1_1_iv_3_0 ;
input CLK_GEN_DO_2_t_0 ;
input OSCILLATOR_COUNTER_0_OSC_CT_DO_0 ;
input DEC_DO_1_1_iv_0_0_0 ;
input CLK_GEN_IN_m_0 ;
input GPIO_IN_m_0_3_1_0 ;
input ILIM_DAC_IN_m_0 ;
input ADC_AD7663AS_0_ADC_DO_8 ;
input ADC_AD7663AS_0_ADC_DO_2 ;
input ADC_AD7663AS_0_ADC_DO_0 ;
input AdderDecode_0_DEC_DO_m_10 ;
input AdderDecode_0_DEC_DO_m_0 ;
input DEC_DO_1_1_iv_2_0 ;
input CLK_GEN_DO_2_t_1_0 ;
input GPIO_IN_m_0_3_0 ;
input DEC_DO_1_en_4_0 ;
input OSC_CT_IN_m_0 ;
input clk16khz_div_fast_0 ;
input DAC_AD8803AR_0_DAC_DO_0 ;
input [7:0] AD_in ;
output [23:0] PCI_EMU_TARGET_0_OPB_ADDR ;
output OPB_ADDR_0 ;
output [16:0] PCI_EMU_TARGET_0_OPB_DO ;
output [3:1] OPB_ADDR_1_fast ;
output PCI_EMU_TARGET_0_OPB_ADDR_fast_0 ;
output AD_t4 ;
output AD_t5 ;
output AD_t6 ;
output AD_en0_i_i ;
input RESET_N_c ;
input PCI_RST_c ;
output AD_t7 ;
input AdderDecode_0_COUNTER_RE ;
input g0_4_0 ;
output AD_t1 ;
input AdderDecode_0_GANT_MOT_RE ;
input GANT_CURR_SAMP_c ;
output AD_t0 ;
input N_42_i_i_o2_3 ;
input un1_N_5_mux ;
output AD_t3 ;
input g1_0 ;
input AdderDecode_0_SP1_RE ;
input AdderDecode_0_SP2_RE ;
input un20_CLK_GEN_DO_i ;
input N_4 ;
input g1_2 ;
input un30_CLK_GEN_DO_i ;
input un40_CLK_GEN_DO_i ;
input RD_WR_c ;
output AD_t2 ;
output AD_1 ;
output un10_AD_i ;
input N_284 ;
input AdderDecode_0_ADC_RE ;
input AdderDecode_0_ILIM_DAC_RE ;
input CS_c ;
input ADDR_DATA_SEL_c ;
input clk16khz_div_3_rep1 ;
input AdderDecode_0_CLOCK_RE ;
input un10_CLK_GEN_DO_i ;
output PCI_EMU_TARGET_0_OPB_WE ;
input CS_c_i ;
output PCI_EMU_TARGET_0_OPB_RE ;
output OPB_RE_fast_1z ;
input PCI_CLK2_i ;
output PCI_EMU_TARGET_0_OPB_ADDR_0_rep1 ;
output OPB_RST_arst_i ;
wire DEC_DO_1_t_0 ;
wire DEC_DO_1_t_12 ;
wire DEC_DO_1_t_4 ;
wire DEC_DO_1_t_11 ;
wire DEC_DO_1_t_3 ;
wire DEC_DO_1_t_10 ;
wire DEC_DO_1_t_2 ;
wire GPIO_0_GPIO_DO_8 ;
wire GPIO_0_GPIO_DO_7 ;
wire GPIO_0_GPIO_DO_10 ;
wire GPIO_0_GPIO_DO_0 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_8 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_2 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_14 ;
wire SCRATCH_PAD_REGISTER_0_SP_DO_0 ;
wire DEC_DO_1_1_iv_3_0 ;
wire CLK_GEN_DO_2_t_0 ;
wire OSCILLATOR_COUNTER_0_OSC_CT_DO_0 ;
wire DEC_DO_1_1_iv_0_0_0 ;
wire CLK_GEN_IN_m_0 ;
wire GPIO_IN_m_0_3_1_0 ;
wire ILIM_DAC_IN_m_0 ;
wire ADC_AD7663AS_0_ADC_DO_8 ;
wire ADC_AD7663AS_0_ADC_DO_2 ;
wire ADC_AD7663AS_0_ADC_DO_0 ;
wire AdderDecode_0_DEC_DO_m_10 ;
wire AdderDecode_0_DEC_DO_m_0 ;
wire DEC_DO_1_1_iv_2_0 ;
wire CLK_GEN_DO_2_t_1_0 ;
wire GPIO_IN_m_0_3_0 ;
wire DEC_DO_1_en_4_0 ;
wire OSC_CT_IN_m_0 ;
wire clk16khz_div_fast_0 ;
wire DAC_AD8803AR_0_DAC_DO_0 ;
wire OPB_ADDR_0 ;
wire PCI_EMU_TARGET_0_OPB_ADDR_fast_0 ;
wire AD_t4 ;
wire AD_t5 ;
wire AD_t6 ;
wire AD_en0_i_i ;
wire RESET_N_c ;
wire PCI_RST_c ;
wire AD_t7 ;
wire AdderDecode_0_COUNTER_RE ;
wire g0_4_0 ;
wire AD_t1 ;
wire AdderDecode_0_GANT_MOT_RE ;
wire GANT_CURR_SAMP_c ;
wire AD_t0 ;
wire N_42_i_i_o2_3 ;
wire un1_N_5_mux ;
wire AD_t3 ;
wire g1_0 ;
wire AdderDecode_0_SP1_RE ;
wire AdderDecode_0_SP2_RE ;
wire un20_CLK_GEN_DO_i ;
wire N_4 ;
wire g1_2 ;
wire un30_CLK_GEN_DO_i ;
wire un40_CLK_GEN_DO_i ;
wire RD_WR_c ;
wire AD_t2 ;
wire AD_1 ;
wire un10_AD_i ;
wire N_284 ;
wire AdderDecode_0_ADC_RE ;
wire AdderDecode_0_ILIM_DAC_RE ;
wire CS_c ;
wire ADDR_DATA_SEL_c ;
wire clk16khz_div_3_rep1 ;
wire AdderDecode_0_CLOCK_RE ;
wire un10_CLK_GEN_DO_i ;
wire PCI_EMU_TARGET_0_OPB_WE ;
wire CS_c_i ;
wire PCI_EMU_TARGET_0_OPB_RE ;
wire OPB_RE_fast_1z ;
wire PCI_CLK2_i ;
wire PCI_EMU_TARGET_0_OPB_ADDR_0_rep1 ;
wire OPB_RST_arst_i ;
wire [7:0] opb_do_byte_1_Z;
wire [7:0] opb_do_byte_3_Z;
wire [7:0] opb_do_byte_2_Z;
wire [1:1] AD_iv_1;
wire OPB_RST_Z ;
wire VCC ;
wire OPB_ADDR_0_sqmuxa ;
wire GND ;
wire OPB_RE6_fast ;
wire OPB_RE7_i_Z ;
wire OPB_RE6 ;
wire opb_addr_le_Z ;
wire opb_addr_le_RNO_Z ;
wire opb_do_le_Z ;
wire N_50 ;
wire N_777 ;
wire OPB_RE6_i ;
wire OPB_DO_0_sqmuxa ;
wire opb_addr_byte_2_1_sqmuxa ;
wire opb_addr_byte_3_1_sqmuxa ;
wire opb_addr_byte_1_1_sqmuxa ;
wire AD_iv_N_2L1_0_Z ;
wire AD_iv_N_3L3_0_Z ;
wire AD_iv_N_3L3_N_3L4_Z ;
wire AD_iv_N_3L3_N_2L1_Z ;
wire AD_iv_N_3L3_N_5L9_Z ;
wire AD_iv_N_3L3_N_6L11_Z ;
wire un10_AD_0_a2_RNIJGAL93_Z ;
wire g0_0_N_3L4_Z ;
wire g0_0_N_5L8_Z ;
wire g0_0_N_6L11_Z ;
wire g0_0_N_7L13_Z ;
wire N_4_0 ;
wire AD_iv_N_4L5_0_Z ;
wire AD_iv_N_3L4_Z ;
wire AD_iv_N_4L6_Z ;
wire AdderDecode_0_DEC_DO_m_0_N_5L8_Z ;
wire AdderDecode_0_DEC_DO_m_0_N_6L11_Z ;
wire un10_AD_0_a2_RNIJJCS91_Z ;
wire AdderDecode_0_DEC_DO_m_0_N_8L16_Z ;
wire AD_iv_N_2L1_Z ;
wire N_485 ;
wire N_479 ;
wire un20_AD_i ;
  CFG1 OPB_RST_RNIU8V73 (
	.A(OPB_RST_Z),
	.Y(OPB_RST_arst_i)
);
defparam OPB_RST_RNIU8V73.INIT=2'h1;
// @17:92
  SLE OPB_ADDR_1_0_rep1 (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR_0_rep1),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[0]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1_fast[0]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR_fast_0),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[0]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1_fast_Z[1]  (
	.Q(OPB_ADDR_1_fast[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[1]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:59
  SLE OPB_RE_fast (
	.Q(OPB_RE_fast_1z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(OPB_RE6_fast),
	.EN(OPB_RE7_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1_fast_Z[2]  (
	.Q(OPB_ADDR_1_fast[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[2]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1_fast_Z[3]  (
	.Q(OPB_ADDR_1_fast[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[3]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:59
  SLE OPB_RE (
	.Q(PCI_EMU_TARGET_0_OPB_RE),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(OPB_RE6),
	.EN(OPB_RE7_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE opb_addr_le (
	.Q(opb_addr_le_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(CS_c_i),
	.EN(opb_addr_le_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE opb_do_le (
	.Q(opb_do_le_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(CS_c_i),
	.EN(N_50),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:59
  SLE OPB_WE (
	.Q(PCI_EMU_TARGET_0_OPB_WE),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(N_777),
	.EN(OPB_RE6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[5]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[5]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[4]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[4]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[3]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[3]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[2]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[2]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[1]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[1]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[0]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[0]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[16]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[16]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_3_Z[0]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[15]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[7]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[14]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[6]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[13]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[5]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[12]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[4]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[11]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[3]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[10]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[2]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[9]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[1]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[8]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[0]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[7]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[7]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \OPB_DO_1[6]  (
	.Q(PCI_EMU_TARGET_0_OPB_DO[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[6]),
	.EN(OPB_DO_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[7]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[7]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[6]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[6]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[5]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[5]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[4]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[4]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[3]  (
	.Q(OPB_ADDR_0),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[3]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[2]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[2]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[1]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[1]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[0]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_1_Z[0]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[22]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[22]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_3_Z[6]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[21]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[21]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_3_Z[5]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[20]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[20]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_3_Z[4]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[19]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[19]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_3_Z[3]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[18]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[18]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_3_Z[2]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[17]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[17]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_3_Z[1]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[16]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_3_Z[0]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[15]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[7]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[14]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[6]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[13]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[5]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[12]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[4]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[11]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[3]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[10]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[2]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[9]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[1]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[8]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_2_Z[0]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:92
  SLE \OPB_ADDR_1[23]  (
	.Q(PCI_EMU_TARGET_0_OPB_ADDR[23]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(opb_do_byte_3_Z[7]),
	.EN(OPB_ADDR_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_2[3]  (
	.Q(opb_do_byte_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[3]),
	.EN(opb_addr_byte_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_2[2]  (
	.Q(opb_do_byte_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[2]),
	.EN(opb_addr_byte_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_2[1]  (
	.Q(opb_do_byte_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[1]),
	.EN(opb_addr_byte_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_2[0]  (
	.Q(opb_do_byte_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[0]),
	.EN(opb_addr_byte_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_3[7]  (
	.Q(opb_do_byte_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[7]),
	.EN(opb_addr_byte_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_3[6]  (
	.Q(opb_do_byte_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[6]),
	.EN(opb_addr_byte_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_3[5]  (
	.Q(opb_do_byte_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[5]),
	.EN(opb_addr_byte_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_3[4]  (
	.Q(opb_do_byte_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[4]),
	.EN(opb_addr_byte_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_3[3]  (
	.Q(opb_do_byte_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[3]),
	.EN(opb_addr_byte_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_3[2]  (
	.Q(opb_do_byte_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[2]),
	.EN(opb_addr_byte_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_3[1]  (
	.Q(opb_do_byte_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[1]),
	.EN(opb_addr_byte_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_3[0]  (
	.Q(opb_do_byte_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[0]),
	.EN(opb_addr_byte_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_1[7]  (
	.Q(opb_do_byte_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[7]),
	.EN(opb_addr_byte_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_1[6]  (
	.Q(opb_do_byte_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[6]),
	.EN(opb_addr_byte_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_1[5]  (
	.Q(opb_do_byte_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[5]),
	.EN(opb_addr_byte_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_1[4]  (
	.Q(opb_do_byte_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[4]),
	.EN(opb_addr_byte_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_1[3]  (
	.Q(opb_do_byte_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[3]),
	.EN(opb_addr_byte_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_1[2]  (
	.Q(opb_do_byte_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[2]),
	.EN(opb_addr_byte_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_1[1]  (
	.Q(opb_do_byte_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[1]),
	.EN(opb_addr_byte_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_1[0]  (
	.Q(opb_do_byte_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[0]),
	.EN(opb_addr_byte_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_2[7]  (
	.Q(opb_do_byte_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[7]),
	.EN(opb_addr_byte_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_2[6]  (
	.Q(opb_do_byte_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[6]),
	.EN(opb_addr_byte_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_2[5]  (
	.Q(opb_do_byte_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[5]),
	.EN(opb_addr_byte_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:129
  SLE \opb_do_byte_2[4]  (
	.Q(opb_do_byte_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCI_CLK2_i),
	.D(AD_in[4]),
	.EN(opb_addr_byte_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 AD_iv_N_3L3_0 (
	.A(un10_CLK_GEN_DO_i),
	.B(AdderDecode_0_CLOCK_RE),
	.C(clk16khz_div_3_rep1),
	.D(AD_iv_N_2L1_0_Z),
	.Y(AD_iv_N_3L3_0_Z)
);
defparam AD_iv_N_3L3_0.INIT=16'h7F3F;
  CFG4 opb_do_le_RNO (
	.A(opb_do_le_Z),
	.B(opb_addr_le_Z),
	.C(ADDR_DATA_SEL_c),
	.D(CS_c),
	.Y(N_50)
);
defparam opb_do_le_RNO.INIT=16'hFF40;
  CFG4 AD_iv_N_3L3_N_3L4 (
	.A(DAC_AD8803AR_0_DAC_DO_0),
	.B(AdderDecode_0_ILIM_DAC_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_8),
	.Y(AD_iv_N_3L3_N_3L4_Z)
);
defparam AD_iv_N_3L3_N_3L4.INIT=16'h0777;
  CFG4 AD_iv_N_3L3_N_5L9 (
	.A(AD_iv_N_3L3_N_3L4_Z),
	.B(AD_iv_N_3L3_N_2L1_Z),
	.C(clk16khz_div_fast_0),
	.D(OSC_CT_IN_m_0),
	.Y(AD_iv_N_3L3_N_5L9_Z)
);
defparam AD_iv_N_3L3_N_5L9.INIT=16'hFF75;
  CFG4 AD_iv_N_3L3_N_6L11 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_8),
	.B(N_284),
	.C(GPIO_0_GPIO_DO_8),
	.D(DEC_DO_1_en_4_0),
	.Y(AD_iv_N_3L3_N_6L11_Z)
);
defparam AD_iv_N_3L3_N_6L11.INIT=16'h153F;
  CFG3 un10_AD_0_a2_RNIJGAL93 (
	.A(un10_AD_i),
	.B(AD_iv_N_3L3_N_6L11_Z),
	.C(AD_iv_N_3L3_N_5L9_Z),
	.Y(un10_AD_0_a2_RNIJGAL93_Z)
);
defparam un10_AD_0_a2_RNIJGAL93.INIT=8'h5D;
  CFG4 AD_1_0_a2_0_a2_RNIGVJS26 (
	.A(AD_1),
	.B(AdderDecode_0_DEC_DO_m_10),
	.C(GPIO_IN_m_0_3_0),
	.D(DEC_DO_1_t_0),
	.Y(AD_t2)
);
defparam AD_1_0_a2_0_a2_RNIGVJS26.INIT=16'hEEEC;
  CFG2 OPB_RE_fast_RNO (
	.A(CS_c),
	.B(RD_WR_c),
	.Y(OPB_RE6_fast)
);
defparam OPB_RE_fast_RNO.INIT=4'h4;
  CFG3 AD_iv_N_3L3_N_2L1 (
	.A(un40_CLK_GEN_DO_i),
	.B(un30_CLK_GEN_DO_i),
	.C(AdderDecode_0_CLOCK_RE),
	.Y(AD_iv_N_3L3_N_2L1_Z)
);
defparam AD_iv_N_3L3_N_2L1.INIT=8'h1F;
  CFG4 g0_0_N_3L4 (
	.A(AdderDecode_0_ADC_RE),
	.B(g1_2),
	.C(N_4),
	.D(ADC_AD7663AS_0_ADC_DO_2),
	.Y(g0_0_N_3L4_Z)
);
defparam g0_0_N_3L4.INIT=16'h0103;
  CFG3 g0_0_N_5L8 (
	.A(un30_CLK_GEN_DO_i),
	.B(un20_CLK_GEN_DO_i),
	.C(clk16khz_div_3_rep1),
	.Y(g0_0_N_5L8_Z)
);
defparam g0_0_N_5L8.INIT=8'h1F;
  CFG4 g0_0_N_6L11 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_2),
	.B(g0_0_N_3L4_Z),
	.C(AdderDecode_0_SP2_RE),
	.D(AdderDecode_0_SP1_RE),
	.Y(g0_0_N_6L11_Z)
);
defparam g0_0_N_6L11.INIT=16'hBBB3;
  CFG4 g0_0_N_7L13 (
	.A(g0_0_N_6L11_Z),
	.B(g0_0_N_5L8_Z),
	.C(CLK_GEN_DO_2_t_1_0),
	.D(AdderDecode_0_CLOCK_RE),
	.Y(g0_0_N_7L13_Z)
);
defparam g0_0_N_7L13.INIT=16'h0455;
  CFG4 AD_1_0_a2_0_a2_RNIQRFB77 (
	.A(g0_0_N_7L13_Z),
	.B(N_4_0),
	.C(AD_1),
	.D(g1_0),
	.Y(AD_t3)
);
defparam AD_1_0_a2_0_a2_RNIQRFB77.INIT=16'hFCDC;
  CFG3 AD_iv_N_2L1_0 (
	.A(un40_CLK_GEN_DO_i),
	.B(un30_CLK_GEN_DO_i),
	.C(un20_CLK_GEN_DO_i),
	.Y(AD_iv_N_2L1_0_Z)
);
defparam AD_iv_N_2L1_0.INIT=8'h01;
  CFG4 AD_iv_N_4L5_0 (
	.A(GPIO_0_GPIO_DO_7),
	.B(un1_N_5_mux),
	.C(N_42_i_i_o2_3),
	.D(DEC_DO_1_1_iv_2_0),
	.Y(AD_iv_N_4L5_0_Z)
);
defparam AD_iv_N_4L5_0.INIT=16'h005D;
  CFG4 un10_AD_0_a2_RNIT8K657 (
	.A(un10_AD_i),
	.B(AD_iv_N_4L5_0_Z),
	.C(AD_iv_N_3L3_0_Z),
	.D(AdderDecode_0_DEC_DO_m_0),
	.Y(AD_t0)
);
defparam un10_AD_0_a2_RNIT8K657.INIT=16'hFF2A;
  CFG4 AD_iv_N_3L4 (
	.A(GANT_CURR_SAMP_c),
	.B(AdderDecode_0_GANT_MOT_RE),
	.C(AdderDecode_0_ADC_RE),
	.D(ADC_AD7663AS_0_ADC_DO_0),
	.Y(AD_iv_N_3L4_Z)
);
defparam AD_iv_N_3L4.INIT=16'h0777;
  CFG4 AD_iv_N_4L6 (
	.A(AD_iv_N_3L4_Z),
	.B(ILIM_DAC_IN_m_0),
	.C(GPIO_IN_m_0_3_1_0),
	.D(CLK_GEN_IN_m_0),
	.Y(AD_iv_N_4L6_Z)
);
defparam AD_iv_N_4L6.INIT=16'h0020;
  CFG4 AD_1_0_a2_0_a2_RNIOV9097 (
	.A(AD_iv_N_4L6_Z),
	.B(un10_AD_0_a2_RNIJGAL93_Z),
	.C(AD_iv_1[1]),
	.D(AD_1),
	.Y(AD_t1)
);
defparam AD_1_0_a2_0_a2_RNIOV9097.INIT=16'h7F33;
  CFG4 un10_AD_0_a2_RNI0GIMB3 (
	.A(un10_AD_i),
	.B(GPIO_0_GPIO_DO_10),
	.C(un1_N_5_mux),
	.D(g0_4_0),
	.Y(N_4_0)
);
defparam un10_AD_0_a2_RNI0GIMB3.INIT=16'hAA08;
  CFG3 AdderDecode_0_DEC_DO_m_0_N_5L8 (
	.A(SCRATCH_PAD_REGISTER_0_SP_DO_14),
	.B(DEC_DO_1_en_4_0),
	.C(DEC_DO_1_1_iv_0_0_0),
	.Y(AdderDecode_0_DEC_DO_m_0_N_5L8_Z)
);
defparam AdderDecode_0_DEC_DO_m_0_N_5L8.INIT=8'h07;
  CFG3 AdderDecode_0_DEC_DO_m_0_N_6L11 (
	.A(un30_CLK_GEN_DO_i),
	.B(un20_CLK_GEN_DO_i),
	.C(clk16khz_div_3_rep1),
	.Y(AdderDecode_0_DEC_DO_m_0_N_6L11_Z)
);
defparam AdderDecode_0_DEC_DO_m_0_N_6L11.INIT=8'hE0;
  CFG4 un10_AD_0_a2_RNIJJCS91 (
	.A(un10_AD_i),
	.B(AdderDecode_0_DEC_DO_m_0_N_5L8_Z),
	.C(OSCILLATOR_COUNTER_0_OSC_CT_DO_0),
	.D(AdderDecode_0_COUNTER_RE),
	.Y(un10_AD_0_a2_RNIJJCS91_Z)
);
defparam un10_AD_0_a2_RNIJJCS91.INIT=16'hA222;
  CFG4 AdderDecode_0_DEC_DO_m_0_N_8L16 (
	.A(AdderDecode_0_DEC_DO_m_0_N_6L11_Z),
	.B(CLK_GEN_DO_2_t_1_0),
	.C(CLK_GEN_DO_2_t_0),
	.D(AdderDecode_0_CLOCK_RE),
	.Y(AdderDecode_0_DEC_DO_m_0_N_8L16_Z)
);
defparam AdderDecode_0_DEC_DO_m_0_N_8L16.INIT=16'h01FF;
  CFG4 AD_1_0_a2_0_a2_RNI6FVJK5 (
	.A(AdderDecode_0_DEC_DO_m_0_N_8L16_Z),
	.B(un10_AD_0_a2_RNIJJCS91_Z),
	.C(AD_1),
	.D(DEC_DO_1_1_iv_3_0),
	.Y(AD_t7)
);
defparam AD_1_0_a2_0_a2_RNI6FVJK5.INIT=16'hFCDC;
  CFG2 AD_iv_N_2L1 (
	.A(DEC_DO_1_en_4_0),
	.B(SCRATCH_PAD_REGISTER_0_SP_DO_0),
	.Y(AD_iv_N_2L1_Z)
);
defparam AD_iv_N_2L1.INIT=4'h7;
  CFG4 AD_iv_N_4L5 (
	.A(AD_iv_N_2L1_Z),
	.B(GPIO_0_GPIO_DO_0),
	.C(un1_N_5_mux),
	.D(N_42_i_i_o2_3),
	.Y(AD_iv_1[1])
);
defparam AD_iv_N_4L5.INIT=16'h22A2;
  CFG2 OPB_WE_RNO (
	.A(CS_c),
	.B(RD_WR_c),
	.Y(OPB_RE6_i)
);
defparam OPB_WE_RNO.INIT=4'hB;
// @17:162
  CFG2 un20_AD_0_a2_0_a2_0 (
	.A(ADDR_DATA_SEL_c),
	.B(PCI_EMU_TARGET_0_OPB_RE),
	.Y(N_485)
);
defparam un20_AD_0_a2_0_a2_0.INIT=4'h4;
  CFG2 OPB_RST_RNI2L6V3 (
	.A(BYTE_SEL_c[0]),
	.B(OPB_RST_Z),
	.Y(N_479)
);
defparam OPB_RST_RNI2L6V3.INIT=4'h2;
  CFG2 OPB_RE_RNO (
	.A(CS_c),
	.B(RD_WR_c),
	.Y(OPB_RE6)
);
defparam OPB_RE_RNO.INIT=4'h4;
// @17:81
  CFG2 OPB_RST (
	.A(PCI_RST_c),
	.B(RESET_N_c),
	.Y(OPB_RST_Z)
);
defparam OPB_RST.INIT=4'h7;
  CFG3 opb_addr_le_RNO (
	.A(ADDR_DATA_SEL_c),
	.B(opb_addr_le_Z),
	.C(CS_c),
	.Y(opb_addr_le_RNO_Z)
);
defparam opb_addr_le_RNO.INIT=8'hF1;
  CFG4 m15_0_a2 (
	.A(CS_c),
	.B(BYTE_SEL_c[2]),
	.C(BYTE_SEL_c[1]),
	.D(BYTE_SEL_c[0]),
	.Y(N_777)
);
defparam m15_0_a2.INIT=16'h0001;
  CFG3 opb_addr_le_RNI7LGI6 (
	.A(ADDR_DATA_SEL_c),
	.B(opb_addr_le_Z),
	.C(CS_c),
	.Y(OPB_ADDR_0_sqmuxa)
);
defparam opb_addr_le_RNI7LGI6.INIT=8'h01;
  CFG3 un20_AD_0_a2_0_a2_RNIQP4CG (
	.A(un20_AD_i),
	.B(un10_AD_i),
	.C(AD_1),
	.Y(AD_en0_i_i)
);
defparam un20_AD_0_a2_0_a2_RNIQP4CG.INIT=8'hFE;
  CFG4 OPB_RST_RNI86H66_0 (
	.A(N_479),
	.B(CS_c),
	.C(BYTE_SEL_c[2]),
	.D(BYTE_SEL_c[1]),
	.Y(opb_addr_byte_1_1_sqmuxa)
);
defparam OPB_RST_RNI86H66_0.INIT=16'h0200;
// @17:161
  CFG4 un10_AD_0_a2 (
	.A(N_485),
	.B(BYTE_SEL_c[2]),
	.C(BYTE_SEL_c[1]),
	.D(BYTE_SEL_c[0]),
	.Y(un10_AD_i)
);
defparam un10_AD_0_a2.INIT=16'h0008;
// @17:162
  CFG4 un20_AD_0_a2_0_a2 (
	.A(N_485),
	.B(BYTE_SEL_c[2]),
	.C(BYTE_SEL_c[1]),
	.D(BYTE_SEL_c[0]),
	.Y(un20_AD_i)
);
defparam un20_AD_0_a2_0_a2.INIT=16'h0080;
// @17:160
  CFG4 AD_1_0_a2_0_a2 (
	.A(N_485),
	.B(BYTE_SEL_c[2]),
	.C(BYTE_SEL_c[1]),
	.D(BYTE_SEL_c[0]),
	.Y(AD_1)
);
defparam AD_1_0_a2_0_a2.INIT=16'h0020;
  CFG4 OPB_RST_RNI86H66_1 (
	.A(N_479),
	.B(CS_c),
	.C(BYTE_SEL_c[2]),
	.D(BYTE_SEL_c[1]),
	.Y(opb_addr_byte_2_1_sqmuxa)
);
defparam OPB_RST_RNI86H66_1.INIT=16'h0020;
  CFG4 opb_do_le_RNIF39D7 (
	.A(CS_c),
	.B(ADDR_DATA_SEL_c),
	.C(opb_do_le_Z),
	.D(opb_addr_le_Z),
	.Y(OPB_DO_0_sqmuxa)
);
defparam opb_do_le_RNIF39D7.INIT=16'h0400;
  CFG4 OPB_RST_RNI86H66 (
	.A(N_479),
	.B(CS_c),
	.C(BYTE_SEL_c[2]),
	.D(BYTE_SEL_c[1]),
	.Y(opb_addr_byte_3_1_sqmuxa)
);
defparam OPB_RST_RNI86H66.INIT=16'h2000;
// @17:59
  CFG2 OPB_RE7_i (
	.A(N_777),
	.B(RD_WR_c),
	.Y(OPB_RE7_i_Z)
);
defparam OPB_RE7_i.INIT=4'hD;
  CFG4 un10_AD_0_a2_RNI53H1P6 (
	.A(un10_AD_i),
	.B(AD_1),
	.C(DEC_DO_1_t_12),
	.D(DEC_DO_1_t_4),
	.Y(AD_t6)
);
defparam un10_AD_0_a2_RNI53H1P6.INIT=16'hECA0;
  CFG4 un10_AD_0_a2_RNIFH4CS6 (
	.A(un10_AD_i),
	.B(AD_1),
	.C(DEC_DO_1_t_11),
	.D(DEC_DO_1_t_3),
	.Y(AD_t5)
);
defparam un10_AD_0_a2_RNIFH4CS6.INIT=16'hECA0;
  CFG4 un10_AD_0_a2_RNIHRR2J6 (
	.A(un10_AD_i),
	.B(AD_1),
	.C(DEC_DO_1_t_10),
	.D(DEC_DO_1_t_2),
	.Y(AD_t4)
);
defparam un10_AD_0_a2_RNIHRR2J6.INIT=16'hECA0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PCI_EMU_TARGET */

module CLOCK_DIV_1_2_0 (
  tx_clk_div,
  tx_clk,
  SYSCLK,
  OPB_RST_arst_i
)
;
input [15:0] tx_clk_div ;
output tx_clk ;
input SYSCLK ;
input OPB_RST_arst_i ;
wire tx_clk ;
wire SYSCLK ;
wire OPB_RST_arst_i ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_5;
wire VCC ;
wire un5_cntr_cry_4_S_5 ;
wire GND ;
wire clkout_1_sqmuxa_4 ;
wire un5_cntr_cry_3_S_5 ;
wire un5_cntr_cry_2_S_5 ;
wire un5_cntr_cry_1_S_5 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_5 ;
wire un5_cntr_cry_14_S_5 ;
wire un5_cntr_cry_13_S_5 ;
wire un5_cntr_cry_12_S_5 ;
wire un5_cntr_cry_11_S_5 ;
wire un5_cntr_cry_10_S_5 ;
wire un5_cntr_cry_9_S_5 ;
wire un5_cntr_cry_8_S_5 ;
wire un5_cntr_cry_7_S_5 ;
wire un5_cntr_cry_6_S_5 ;
wire un5_cntr_cry_5_S_5 ;
wire un1_cntr_cry_0_Z ;
wire un1_cntr_cry_0_S_1 ;
wire un1_cntr_cry_0_Y_1 ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S_1 ;
wire un1_cntr_cry_1_Y_1 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S_1 ;
wire un1_cntr_cry_2_Y_1 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_1 ;
wire un1_cntr_cry_3_Y_1 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_1 ;
wire un1_cntr_cry_4_Y_1 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_1 ;
wire un1_cntr_cry_5_Y_1 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_1 ;
wire un1_cntr_cry_6_Y_1 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_1 ;
wire un1_cntr_cry_7_Y_1 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_1 ;
wire un1_cntr_cry_8_Y_1 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_1 ;
wire un1_cntr_cry_9_Y_1 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_1 ;
wire un1_cntr_cry_10_Y_1 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_1 ;
wire un1_cntr_cry_11_Y_1 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_1 ;
wire un1_cntr_cry_12_Y_1 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_1 ;
wire un1_cntr_cry_13_Y_1 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_1 ;
wire un1_cntr_cry_14_Y_1 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_1 ;
wire un1_cntr_cry_15_Y_1 ;
wire un5_cntr_s_1_498_FCO ;
wire un5_cntr_s_1_498_S ;
wire un5_cntr_s_1_498_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_5 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_5 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_5 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_5 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_5 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_5 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_5 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_5 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_5 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_5 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_5 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_5 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_5 ;
wire un5_cntr_s_15_FCO_5 ;
wire un5_cntr_s_15_Y_5 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_5 ;
wire N_7 ;
wire cntr21lto15_i_a2_11_Z ;
wire cntr21lto15_i_a2_10_Z ;
wire cntr21lto15_i_a2_9_Z ;
wire cntr21lto15_i_a2_8_Z ;
wire CLK_OUT_0 ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_5[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_4_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_3_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_2_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_1_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(cntr_4_fast_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_s_15_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_14_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_13_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_12_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_11_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_10_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_9_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_8_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_7_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_6_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_5_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_4)
);
// @5:43
  ARI1 un1_cntr_cry_0 (
	.FCO(un1_cntr_cry_0_Z),
	.S(un1_cntr_cry_0_S_1),
	.Y(un1_cntr_cry_0_Y_1),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[0]),
	.FCI(GND)
);
defparam un1_cntr_cry_0.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S_1),
	.Y(un1_cntr_cry_1_Y_1),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[1]),
	.FCI(un1_cntr_cry_0_Z)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S_1),
	.Y(un1_cntr_cry_2_Y_1),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[2]),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_1),
	.Y(un1_cntr_cry_3_Y_1),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[3]),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_1),
	.Y(un1_cntr_cry_4_Y_1),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[4]),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_1),
	.Y(un1_cntr_cry_5_Y_1),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[5]),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_1),
	.Y(un1_cntr_cry_6_Y_1),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[6]),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_1),
	.Y(un1_cntr_cry_7_Y_1),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[7]),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_1),
	.Y(un1_cntr_cry_8_Y_1),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[8]),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_1),
	.Y(un1_cntr_cry_9_Y_1),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[9]),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_1),
	.Y(un1_cntr_cry_10_Y_1),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[10]),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_1),
	.Y(un1_cntr_cry_11_Y_1),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[11]),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_1),
	.Y(un1_cntr_cry_12_Y_1),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[12]),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_1),
	.Y(un1_cntr_cry_13_Y_1),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[13]),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_1),
	.Y(un1_cntr_cry_14_Y_1),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[14]),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_1),
	.Y(un1_cntr_cry_15_Y_1),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(tx_clk_div[15]),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h5AA55;
// @5:48
  ARI1 un5_cntr_s_1_498 (
	.FCO(un5_cntr_s_1_498_FCO),
	.S(un5_cntr_s_1_498_S),
	.Y(un5_cntr_s_1_498_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_498.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_5),
	.Y(un5_cntr_cry_1_Y_5),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_498_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_5),
	.Y(un5_cntr_cry_2_Y_5),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_5),
	.Y(un5_cntr_cry_3_Y_5),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_5),
	.Y(un5_cntr_cry_4_Y_5),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_5),
	.Y(un5_cntr_cry_5_Y_5),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_5),
	.Y(un5_cntr_cry_6_Y_5),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_5),
	.Y(un5_cntr_cry_7_Y_5),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_5),
	.Y(un5_cntr_cry_8_Y_5),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_5),
	.Y(un5_cntr_cry_9_Y_5),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_5),
	.Y(un5_cntr_cry_10_Y_5),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_5),
	.Y(un5_cntr_cry_11_Y_5),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_5),
	.Y(un5_cntr_cry_12_Y_5),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_5),
	.Y(un5_cntr_cry_13_Y_5),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_5),
	.S(un5_cntr_s_15_S_5),
	.Y(un5_cntr_s_15_Y_5),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_5),
	.Y(un5_cntr_cry_14_Y_5),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(N_7),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'hD;
// @5:42
  CFG4 cntr21lto15_i_a2_11 (
	.A(tx_clk_div[7]),
	.B(tx_clk_div[6]),
	.C(tx_clk_div[5]),
	.D(tx_clk_div[4]),
	.Y(cntr21lto15_i_a2_11_Z)
);
defparam cntr21lto15_i_a2_11.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_10 (
	.A(tx_clk_div[3]),
	.B(tx_clk_div[2]),
	.C(tx_clk_div[1]),
	.D(tx_clk_div[0]),
	.Y(cntr21lto15_i_a2_10_Z)
);
defparam cntr21lto15_i_a2_10.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_9 (
	.A(tx_clk_div[15]),
	.B(tx_clk_div[14]),
	.C(tx_clk_div[13]),
	.D(tx_clk_div[12]),
	.Y(cntr21lto15_i_a2_9_Z)
);
defparam cntr21lto15_i_a2_9.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_8 (
	.A(tx_clk_div[11]),
	.B(tx_clk_div[10]),
	.C(tx_clk_div[9]),
	.D(tx_clk_div[8]),
	.Y(cntr21lto15_i_a2_8_Z)
);
defparam cntr21lto15_i_a2_8.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2 (
	.A(cntr21lto15_i_a2_11_Z),
	.B(cntr21lto15_i_a2_10_Z),
	.C(cntr21lto15_i_a2_9_Z),
	.D(cntr21lto15_i_a2_8_Z),
	.Y(N_7)
);
defparam cntr21lto15_i_a2.INIT=16'h8000;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(N_7),
	.Y(clkout_1_sqmuxa_4)
);
defparam clkout_1_sqmuxa.INIT=4'h2;
// @5:38
  CFG2 clkout_4 (
	.A(clkout_Z),
	.B(N_7),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h1;
// @5:56
  CFG3 CLK_OUT (
	.A(SYSCLK),
	.B(clkout_Z),
	.C(N_7),
	.Y(CLK_OUT_0)
);
defparam CLK_OUT.INIT=8'hAC;
// @10:61
  CLKINT CLK_OUT_RNIIK0H1 (
	.Y(tx_clk),
	.A(CLK_OUT_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_1_2_0 */

module DAC_AD8803AR (
  PCI_EMU_TARGET_0_OPB_ADDR,
  OPB_ADDR_0,
  DAC_DO_1_RNIFRVAE_0,
  OSCILLATOR_COUNTER_0_OSC_CT_DO_0,
  DAC_AD8803AR_0_DAC_DO,
  PCI_EMU_TARGET_0_OPB_DO,
  SYSCLK,
  N_241,
  N_253,
  N_453,
  un1_ILIM_DAC_CLK_i,
  AdderDecode_0_COUNTER_RE,
  AdderDecode_0_ILIM_DAC_RE,
  buffer10,
  PCI_CLK2,
  clk_en_1z,
  ILIM_DAC_CS_c,
  PCI_CLK2_i,
  OPB_RST_arst_i
)
;
input [2:0] PCI_EMU_TARGET_0_OPB_ADDR ;
input OPB_ADDR_0 ;
output DAC_DO_1_RNIFRVAE_0 ;
input OSCILLATOR_COUNTER_0_OSC_CT_DO_0 ;
output [15:0] DAC_AD8803AR_0_DAC_DO ;
input [15:0] PCI_EMU_TARGET_0_OPB_DO ;
input SYSCLK ;
input N_241 ;
input N_253 ;
input N_453 ;
output un1_ILIM_DAC_CLK_i ;
input AdderDecode_0_COUNTER_RE ;
input AdderDecode_0_ILIM_DAC_RE ;
output buffer10 ;
input PCI_CLK2 ;
output clk_en_1z ;
output ILIM_DAC_CS_c ;
input PCI_CLK2_i ;
input OPB_RST_arst_i ;
wire OPB_ADDR_0 ;
wire DAC_DO_1_RNIFRVAE_0 ;
wire OSCILLATOR_COUNTER_0_OSC_CT_DO_0 ;
wire SYSCLK ;
wire N_241 ;
wire N_253 ;
wire N_453 ;
wire un1_ILIM_DAC_CLK_i ;
wire AdderDecode_0_COUNTER_RE ;
wire AdderDecode_0_ILIM_DAC_RE ;
wire buffer10 ;
wire PCI_CLK2 ;
wire clk_en_1z ;
wire ILIM_DAC_CS_c ;
wire PCI_CLK2_i ;
wire OPB_RST_arst_i ;
wire [0:0] un1_trig_Z;
wire [15:0] tx_clk_div_Z;
wire [0:0] un1_trig_1_i;
wire [15:0] sp_Z;
wire [7:0] data_Z;
wire [2:0] address_Z;
wire [4:4] DAC_DO_6_i_i_Z;
wire [7:0] DAC_DO_6_Z;
wire [9:0] buffer_Z;
wire [10:0] buffer_5_Z;
wire [15:8] DAC_DO_6;
wire [3:0] bit_count_Z;
wire [3:0] bit_count_6_Z;
wire [2:1] DAC_DO_6_1_0_Z;
wire done_Z ;
wire VCC ;
wire tx_clk ;
wire GND ;
wire tx_clk_div_1_sqmuxa ;
wire trig_Z ;
wire trig_0_sqmuxa ;
wire un1_buffer17_Z ;
wire clk_en_2_iv_i_Z ;
wire buffer16_Z ;
wire sp_1_sqmuxa ;
wire data_1_sqmuxa ;
wire address_1_sqmuxa ;
wire un1_DAC_DO15_1_i ;
wire N_928 ;
wire N_291 ;
wire un1_buffer16_1_i ;
wire NN_1 ;
wire N_290 ;
wire un1_bit_count_1_i ;
wire done_0_sqmuxa_Z ;
wire buffer10_0 ;
wire un1_bit_count_i ;
wire buffer11_Z ;
wire N_179 ;
wire N_183 ;
wire N_270 ;
wire CO1 ;
wire N_469 ;
// @10:68
  SLE done (
	.Q(done_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(un1_trig_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[0]  (
	.Q(tx_clk_div_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE trig (
	.Q(trig_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(trig_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE ILIM_DAC_CS (
	.Q(ILIM_DAC_CS_c),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(un1_buffer17_Z),
	.EN(un1_trig_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE clk_en (
	.Q(clk_en_1z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(clk_en_2_iv_i_Z),
	.EN(buffer16_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[15]  (
	.Q(tx_clk_div_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[15]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[14]  (
	.Q(tx_clk_div_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[14]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[13]  (
	.Q(tx_clk_div_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[13]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[12]  (
	.Q(tx_clk_div_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[12]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[11]  (
	.Q(tx_clk_div_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[11]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[10]  (
	.Q(tx_clk_div_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[10]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[9]  (
	.Q(tx_clk_div_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[9]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[8]  (
	.Q(tx_clk_div_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[8]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[7]  (
	.Q(tx_clk_div_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[6]  (
	.Q(tx_clk_div_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[5]  (
	.Q(tx_clk_div_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[4]  (
	.Q(tx_clk_div_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[3]  (
	.Q(tx_clk_div_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[2]  (
	.Q(tx_clk_div_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \tx_clk_div[1]  (
	.Q(tx_clk_div_Z[1]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(tx_clk_div_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[2]  (
	.Q(sp_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[1]  (
	.Q(sp_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[0]  (
	.Q(sp_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \data[1]  (
	.Q(data_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(data_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \data[0]  (
	.Q(data_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(data_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[15]  (
	.Q(sp_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[15]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[14]  (
	.Q(sp_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[14]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[13]  (
	.Q(sp_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[13]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[12]  (
	.Q(sp_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[12]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[11]  (
	.Q(sp_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[11]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[10]  (
	.Q(sp_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[10]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[9]  (
	.Q(sp_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[9]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[8]  (
	.Q(sp_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[8]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[7]  (
	.Q(sp_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[6]  (
	.Q(sp_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[5]  (
	.Q(sp_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[4]  (
	.Q(sp_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \sp[3]  (
	.Q(sp_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \address[2]  (
	.Q(address_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(address_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \address[1]  (
	.Q(address_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(address_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \address[0]  (
	.Q(address_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(address_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \data[7]  (
	.Q(data_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(data_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \data[6]  (
	.Q(data_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(data_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \data[5]  (
	.Q(data_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(data_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \data[4]  (
	.Q(data_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(data_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \data[3]  (
	.Q(data_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(data_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:126
  SLE \data[2]  (
	.Q(data_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(data_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[4]  (
	.Q(DAC_AD8803AR_0_DAC_DO[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6_i_i_Z[4]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[3]  (
	.Q(DAC_AD8803AR_0_DAC_DO[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(N_928),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[2]  (
	.Q(DAC_AD8803AR_0_DAC_DO[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6_Z[2]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[1]  (
	.Q(DAC_AD8803AR_0_DAC_DO[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6_Z[1]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[0]  (
	.Q(DAC_AD8803AR_0_DAC_DO[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6_Z[0]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[3]  (
	.Q(buffer_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(N_291),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[2]  (
	.Q(buffer_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(buffer_5_Z[2]),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[1]  (
	.Q(buffer_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(buffer_5_Z[1]),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[0]  (
	.Q(buffer_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(buffer_5_Z[0]),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[15]  (
	.Q(DAC_AD8803AR_0_DAC_DO[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6[15]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[14]  (
	.Q(DAC_AD8803AR_0_DAC_DO[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6[14]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[13]  (
	.Q(DAC_AD8803AR_0_DAC_DO[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6[13]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[12]  (
	.Q(DAC_AD8803AR_0_DAC_DO[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6[12]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[11]  (
	.Q(DAC_AD8803AR_0_DAC_DO[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6[11]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[10]  (
	.Q(DAC_AD8803AR_0_DAC_DO[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6[10]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[9]  (
	.Q(DAC_AD8803AR_0_DAC_DO[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6[9]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[8]  (
	.Q(DAC_AD8803AR_0_DAC_DO[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6[8]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[7]  (
	.Q(DAC_AD8803AR_0_DAC_DO[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6_Z[7]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[6]  (
	.Q(NN_1),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6_Z[6]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:104
  SLE \DAC_DO_1[5]  (
	.Q(DAC_AD8803AR_0_DAC_DO[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(DAC_DO_6_Z[5]),
	.EN(un1_DAC_DO15_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[10]  (
	.Q(buffer10),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(buffer_5_Z[10]),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[9]  (
	.Q(buffer_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(buffer_5_Z[9]),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[8]  (
	.Q(buffer_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(buffer_5_Z[8]),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[7]  (
	.Q(buffer_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(buffer_5_Z[7]),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[6]  (
	.Q(buffer_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(buffer_5_Z[6]),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[5]  (
	.Q(buffer_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(buffer_5_Z[5]),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \buffer[4]  (
	.Q(buffer_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(N_290),
	.EN(un1_buffer16_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \bit_count[3]  (
	.Q(bit_count_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(bit_count_6_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \bit_count[2]  (
	.Q(bit_count_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(bit_count_6_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \bit_count[1]  (
	.Q(bit_count_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(bit_count_6_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:68
  SLE \bit_count[0]  (
	.Q(bit_count_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(tx_clk),
	.D(bit_count_6_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:76
  CFG3 done_0_sqmuxa (
	.A(done_Z),
	.B(un1_bit_count_1_i),
	.C(trig_Z),
	.Y(done_0_sqmuxa_Z)
);
defparam done_0_sqmuxa.INIT=8'h40;
  CFG4 \DAC_DO_1_RNIFRVAE[6]  (
	.A(OSCILLATOR_COUNTER_0_OSC_CT_DO_0),
	.B(NN_1),
	.C(AdderDecode_0_ILIM_DAC_RE),
	.D(AdderDecode_0_COUNTER_RE),
	.Y(DAC_DO_1_RNIFRVAE_0)
);
defparam \DAC_DO_1_RNIFRVAE[6] .INIT=16'h153F;
// @10:105
  CFG3 \DAC_DO_6[1]  (
	.A(data_Z[1]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.C(DAC_DO_6_1_0_Z[1]),
	.Y(DAC_DO_6_Z[1])
);
defparam \DAC_DO_6[1] .INIT=8'h2E;
// @10:105
  CFG4 \DAC_DO_6_1_0[1]  (
	.A(sp_Z[1]),
	.B(address_Z[1]),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.Y(DAC_DO_6_1_0_Z[1])
);
defparam \DAC_DO_6_1_0[1] .INIT=16'h535F;
// @10:105
  CFG3 \DAC_DO_6[2]  (
	.A(data_Z[2]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.C(DAC_DO_6_1_0_Z[2]),
	.Y(DAC_DO_6_Z[2])
);
defparam \DAC_DO_6[2] .INIT=8'h2E;
// @10:105
  CFG4 \DAC_DO_6_1_0[2]  (
	.A(sp_Z[2]),
	.B(address_Z[2]),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.Y(DAC_DO_6_1_0_Z[2])
);
defparam \DAC_DO_6_1_0[2] .INIT=16'h535F;
// @10:77
  CFG2 buffer11 (
	.A(buffer10_0),
	.B(un1_bit_count_i),
	.Y(buffer11_Z)
);
defparam buffer11.INIT=4'h4;
// @10:69
  CFG2 un1_buffer17 (
	.A(un1_bit_count_i),
	.B(trig_Z),
	.Y(un1_buffer17_Z)
);
defparam un1_buffer17.INIT=4'h7;
// @10:76
  CFG2 buffer16 (
	.A(done_Z),
	.B(trig_Z),
	.Y(buffer16_Z)
);
defparam buffer16.INIT=4'h4;
// @10:87
  CFG2 \un1_bit_count_1_1.CO3_1  (
	.A(bit_count_Z[2]),
	.B(bit_count_Z[3]),
	.Y(un1_bit_count_1_i)
);
defparam \un1_bit_count_1_1.CO3_1 .INIT=4'h7;
// @10:36
  CFG2 \DAC_DO_1_RNO[8]  (
	.A(OPB_ADDR_0),
	.B(sp_Z[8]),
	.Y(DAC_DO_6[8])
);
defparam \DAC_DO_1_RNO[8] .INIT=4'h8;
// @10:36
  CFG2 \DAC_DO_1_RNO[9]  (
	.A(OPB_ADDR_0),
	.B(sp_Z[9]),
	.Y(DAC_DO_6[9])
);
defparam \DAC_DO_1_RNO[9] .INIT=4'h8;
// @10:36
  CFG2 \DAC_DO_1_RNO[10]  (
	.A(OPB_ADDR_0),
	.B(sp_Z[10]),
	.Y(DAC_DO_6[10])
);
defparam \DAC_DO_1_RNO[10] .INIT=4'h8;
// @10:36
  CFG2 \DAC_DO_1_RNO[11]  (
	.A(OPB_ADDR_0),
	.B(sp_Z[11]),
	.Y(DAC_DO_6[11])
);
defparam \DAC_DO_1_RNO[11] .INIT=4'h8;
// @10:36
  CFG2 \DAC_DO_1_RNO[12]  (
	.A(OPB_ADDR_0),
	.B(sp_Z[12]),
	.Y(DAC_DO_6[12])
);
defparam \DAC_DO_1_RNO[12] .INIT=4'h8;
// @10:36
  CFG2 \DAC_DO_1_RNO[13]  (
	.A(OPB_ADDR_0),
	.B(sp_Z[13]),
	.Y(DAC_DO_6[13])
);
defparam \DAC_DO_1_RNO[13] .INIT=4'h8;
// @10:36
  CFG2 \DAC_DO_1_RNO[14]  (
	.A(OPB_ADDR_0),
	.B(sp_Z[14]),
	.Y(DAC_DO_6[14])
);
defparam \DAC_DO_1_RNO[14] .INIT=4'h8;
// @10:36
  CFG2 \DAC_DO_1_RNO[15]  (
	.A(OPB_ADDR_0),
	.B(sp_Z[15]),
	.Y(DAC_DO_6[15])
);
defparam \DAC_DO_1_RNO[15] .INIT=4'h8;
// @10:105
  CFG3 \DAC_DO_6_0[0]  (
	.A(done_Z),
	.B(address_Z[0]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.Y(N_179)
);
defparam \DAC_DO_6_0[0] .INIT=8'hCA;
// @10:105
  CFG3 \DAC_DO_6_1[0]  (
	.A(sp_Z[0]),
	.B(data_Z[0]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.Y(N_183)
);
defparam \DAC_DO_6_1[0] .INIT=8'hAC;
// @10:69
  CFG3 \buffer_5[8]  (
	.A(buffer10_0),
	.B(address_Z[0]),
	.C(buffer_Z[7]),
	.Y(buffer_5_Z[8])
);
defparam \buffer_5[8] .INIT=8'hD8;
// @10:69
  CFG3 \buffer_5[6]  (
	.A(data_Z[6]),
	.B(buffer_Z[5]),
	.C(buffer10_0),
	.Y(buffer_5_Z[6])
);
defparam \buffer_5[6] .INIT=8'hAC;
// @10:69
  CFG3 \buffer_5[5]  (
	.A(data_Z[5]),
	.B(buffer_Z[4]),
	.C(buffer10_0),
	.Y(buffer_5_Z[5])
);
defparam \buffer_5[5] .INIT=8'hAC;
// @10:69
  CFG3 \buffer_5[2]  (
	.A(data_Z[2]),
	.B(buffer_Z[1]),
	.C(buffer10_0),
	.Y(buffer_5_Z[2])
);
defparam \buffer_5[2] .INIT=8'hAC;
// @10:69
  CFG3 \buffer_5_i_m2[3]  (
	.A(data_Z[3]),
	.B(buffer_Z[2]),
	.C(buffer10_0),
	.Y(N_291)
);
defparam \buffer_5_i_m2[3] .INIT=8'hAC;
// @10:69
  CFG3 \buffer_5_i_m2[4]  (
	.A(data_Z[4]),
	.B(buffer_Z[3]),
	.C(buffer10_0),
	.Y(N_290)
);
defparam \buffer_5_i_m2[4] .INIT=8'hAC;
// @10:69
  CFG3 \buffer_5[0]  (
	.A(buffer10),
	.B(buffer10_0),
	.C(data_Z[0]),
	.Y(buffer_5_Z[0])
);
defparam \buffer_5[0] .INIT=8'hE2;
// @10:69
  CFG3 \buffer_5[1]  (
	.A(data_Z[1]),
	.B(buffer_Z[0]),
	.C(buffer10_0),
	.Y(buffer_5_Z[1])
);
defparam \buffer_5[1] .INIT=8'hAC;
// @10:69
  CFG3 \buffer_5[7]  (
	.A(data_Z[7]),
	.B(buffer_Z[6]),
	.C(buffer10_0),
	.Y(buffer_5_Z[7])
);
defparam \buffer_5[7] .INIT=8'hAC;
// @10:69
  CFG3 \buffer_5[9]  (
	.A(buffer10_0),
	.B(address_Z[1]),
	.C(buffer_Z[8]),
	.Y(buffer_5_Z[9])
);
defparam \buffer_5[9] .INIT=8'hD8;
// @10:69
  CFG3 \buffer_5[10]  (
	.A(buffer10_0),
	.B(address_Z[2]),
	.C(buffer_Z[9]),
	.Y(buffer_5_Z[10])
);
defparam \buffer_5[10] .INIT=8'hD8;
  CFG2 clk_en_RNIDUKS7 (
	.A(tx_clk),
	.B(clk_en_1z),
	.Y(un1_ILIM_DAC_CLK_i)
);
defparam clk_en_RNIDUKS7.INIT=4'h7;
// @10:77
  CFG4 \buffer10_1.CO3  (
	.A(bit_count_Z[3]),
	.B(bit_count_Z[1]),
	.C(bit_count_Z[2]),
	.D(bit_count_Z[0]),
	.Y(buffer10_0)
);
defparam \buffer10_1.CO3 .INIT=16'h0001;
// @10:105
  CFG4 \DAC_DO_6_i_i[3]  (
	.A(sp_Z[3]),
	.B(data_Z[3]),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.Y(N_928)
);
defparam \DAC_DO_6_i_i[3] .INIT=16'hA0EC;
// @10:105
  CFG4 \DAC_DO_6[5]  (
	.A(sp_Z[5]),
	.B(data_Z[5]),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.Y(DAC_DO_6_Z[5])
);
defparam \DAC_DO_6[5] .INIT=16'hA0CC;
// @10:105
  CFG4 \DAC_DO_6[6]  (
	.A(sp_Z[6]),
	.B(data_Z[6]),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.Y(DAC_DO_6_Z[6])
);
defparam \DAC_DO_6[6] .INIT=16'hA0CC;
// @10:105
  CFG4 \DAC_DO_6[7]  (
	.A(sp_Z[7]),
	.B(data_Z[7]),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.Y(DAC_DO_6_Z[7])
);
defparam \DAC_DO_6[7] .INIT=16'hA0CC;
// @11:31
  CFG3 \un1_trig[0]  (
	.A(buffer16_Z),
	.B(un1_bit_count_1_i),
	.C(trig_Z),
	.Y(un1_trig_Z[0])
);
defparam \un1_trig[0] .INIT=8'h72;
// @10:108
  CFG3 un1_DAC_DO15_1_0_0_o2 (
	.A(OPB_ADDR_0),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.Y(N_270)
);
defparam un1_DAC_DO15_1_0_0_o2.INIT=8'hD4;
// @10:105
  CFG4 \DAC_DO_6_i_i[4]  (
	.A(sp_Z[4]),
	.B(data_Z[4]),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.Y(DAC_DO_6_i_i_Z[4])
);
defparam \DAC_DO_6_i_i[4] .INIT=16'hA0CC;
// @10:105
  CFG4 \DAC_DO_6[0]  (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(OPB_ADDR_0),
	.C(N_183),
	.D(N_179),
	.Y(DAC_DO_6_Z[0])
);
defparam \DAC_DO_6[0] .INIT=16'hF2D0;
// @10:83
  CFG4 \un1_bit_count_1.CO3  (
	.A(bit_count_Z[3]),
	.B(bit_count_Z[1]),
	.C(bit_count_Z[2]),
	.D(bit_count_Z[0]),
	.Y(un1_bit_count_i)
);
defparam \un1_bit_count_1.CO3 .INIT=16'h575F;
// @10:68
  CFG2 buffer16_RNIEOKCI (
	.A(un1_bit_count_i),
	.B(buffer16_Z),
	.Y(un1_buffer16_1_i)
);
defparam buffer16_RNIEOKCI.INIT=4'h8;
// @10:79
  CFG3 \un1_bit_count_4_1.CO1  (
	.A(bit_count_Z[0]),
	.B(done_0_sqmuxa_Z),
	.C(bit_count_Z[1]),
	.Y(CO1)
);
defparam \un1_bit_count_4_1.CO1 .INIT=8'h80;
// @10:69
  CFG3 \bit_count_6[0]  (
	.A(trig_Z),
	.B(bit_count_Z[0]),
	.C(done_0_sqmuxa_Z),
	.Y(bit_count_6_Z[0])
);
defparam \bit_count_6[0] .INIT=8'h28;
// @10:68
  CFG4 ILIM_DAC_CS_RNO (
	.A(un1_bit_count_1_i),
	.B(buffer11_Z),
	.C(trig_Z),
	.D(buffer16_Z),
	.Y(un1_trig_1_i[0])
);
defparam ILIM_DAC_CS_RNO.INIT=16'h220F;
// @10:68
  CFG4 clk_en_2_iv_i (
	.A(clk_en_1z),
	.B(un1_bit_count_1_i),
	.C(un1_bit_count_i),
	.D(buffer10_0),
	.Y(clk_en_2_iv_i_Z)
);
defparam clk_en_2_iv_i.INIT=16'hC888;
// @10:69
  CFG4 \bit_count_6[1]  (
	.A(trig_Z),
	.B(bit_count_Z[1]),
	.C(bit_count_Z[0]),
	.D(done_0_sqmuxa_Z),
	.Y(bit_count_6_Z[1])
);
defparam \bit_count_6[1] .INIT=16'h2888;
// @10:69
  CFG3 \bit_count_6[2]  (
	.A(trig_Z),
	.B(bit_count_Z[2]),
	.C(CO1),
	.Y(bit_count_6_Z[2])
);
defparam \bit_count_6[2] .INIT=8'h28;
// @10:104
  CFG3 un1_DAC_DO15_1_0_0_o2_RNIKH0KF (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[0]),
	.B(N_270),
	.C(AdderDecode_0_ILIM_DAC_RE),
	.Y(un1_DAC_DO15_1_i)
);
defparam un1_DAC_DO15_1_0_0_o2_RNIKH0KF.INIT=8'h40;
// @10:61
  CFG4 address_1_sqmuxa_0_a2_0_a2_1 (
	.A(N_453),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[0]),
	.C(N_253),
	.D(N_241),
	.Y(N_469)
);
defparam address_1_sqmuxa_0_a2_0_a2_1.INIT=16'h0002;
// @10:69
  CFG4 \bit_count_6[3]  (
	.A(trig_Z),
	.B(bit_count_Z[3]),
	.C(bit_count_Z[2]),
	.D(CO1),
	.Y(bit_count_6_Z[3])
);
defparam \bit_count_6[3] .INIT=16'h2888;
// @10:61
  CFG4 address_1_sqmuxa_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(N_469),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.Y(address_1_sqmuxa)
);
defparam address_1_sqmuxa_0_a2_0_a2.INIT=16'h0800;
// @10:61
  CFG4 data_1_sqmuxa_0_a2_1_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(N_469),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.Y(data_1_sqmuxa)
);
defparam data_1_sqmuxa_0_a2_1_a2.INIT=16'h0400;
// @10:61
  CFG4 sp_1_sqmuxa_0_a2_2_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(N_469),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.Y(sp_1_sqmuxa)
);
defparam sp_1_sqmuxa_0_a2_2_a2.INIT=16'h8000;
// @10:61
  CFG4 tx_clk_div_1_sqmuxa_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(N_469),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.Y(tx_clk_div_1_sqmuxa)
);
defparam tx_clk_div_1_sqmuxa_0_a2.INIT=16'h0040;
// @10:61
  CFG4 trig_0_sqmuxa_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(N_469),
	.C(OPB_ADDR_0),
	.D(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.Y(trig_0_sqmuxa)
);
defparam trig_0_sqmuxa_0_a2.INIT=16'h0004;
// @10:61
  CLOCK_DIV_1_2_0 tx_clk_mod (
	.tx_clk_div(tx_clk_div_Z[15:0]),
	.tx_clk(tx_clk),
	.SYSCLK(SYSCLK),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DAC_AD8803AR */

module CLOCK_DIV_5_2 (
  clk_div_aq,
  N_859,
  SYSCLK,
  OPB_RST_arst_i
)
;
input [15:0] clk_div_aq ;
output N_859 ;
input SYSCLK ;
input OPB_RST_arst_i ;
wire N_859 ;
wire SYSCLK ;
wire OPB_RST_arst_i ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_6;
wire VCC ;
wire un5_cntr_cry_5_S_6 ;
wire GND ;
wire clkout_1_sqmuxa_5 ;
wire un5_cntr_cry_4_S_6 ;
wire un5_cntr_cry_3_S_6 ;
wire un5_cntr_cry_2_S_6 ;
wire un5_cntr_cry_1_S_6 ;
wire clkout_Z ;
wire clkout_4 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_6 ;
wire un5_cntr_cry_14_S_6 ;
wire un5_cntr_cry_13_S_6 ;
wire un5_cntr_cry_12_S_6 ;
wire un5_cntr_cry_11_S_6 ;
wire un5_cntr_cry_10_S_6 ;
wire un5_cntr_cry_9_S_6 ;
wire un5_cntr_cry_8_S_6 ;
wire un5_cntr_cry_7_S_6 ;
wire un5_cntr_cry_6_S_6 ;
wire un1_cntr_cry_0_Z ;
wire un1_cntr_cry_0_S_0 ;
wire un1_cntr_cry_0_Y_0 ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S_0 ;
wire un1_cntr_cry_1_Y_0 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S_0 ;
wire un1_cntr_cry_2_Y_0 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_0 ;
wire un1_cntr_cry_3_Y_0 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_0 ;
wire un1_cntr_cry_4_Y_0 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_0 ;
wire un1_cntr_cry_5_Y_0 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_0 ;
wire un1_cntr_cry_6_Y_0 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_0 ;
wire un1_cntr_cry_7_Y_0 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_0 ;
wire un1_cntr_cry_8_Y_0 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_0 ;
wire un1_cntr_cry_9_Y_0 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_0 ;
wire un1_cntr_cry_10_Y_0 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_0 ;
wire un1_cntr_cry_11_Y_0 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_0 ;
wire un1_cntr_cry_12_Y_0 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_0 ;
wire un1_cntr_cry_13_Y_0 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_0 ;
wire un1_cntr_cry_14_Y_0 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_0 ;
wire un1_cntr_cry_15_Y_0 ;
wire un5_cntr_s_1_499_FCO ;
wire un5_cntr_s_1_499_S ;
wire un5_cntr_s_1_499_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_6 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_6 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_6 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_6 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_6 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_6 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_6 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_6 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_6 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_6 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_6 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_6 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_6 ;
wire un5_cntr_s_15_FCO_6 ;
wire un5_cntr_s_15_Y_6 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_6 ;
wire N_6 ;
wire cntr21lto15_i_a2_11_Z ;
wire cntr21lto15_i_a2_10_Z ;
wire cntr21lto15_i_a2_9_Z ;
wire cntr21lto15_i_a2_8_Z ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_6[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_5_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_4_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_3_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_2_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_1_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(cntr_4_fast_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(clkout_4),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_s_15_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_14_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_13_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_12_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_11_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_10_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_9_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_8_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_7_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_6_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_5)
);
// @5:43
  ARI1 un1_cntr_cry_0 (
	.FCO(un1_cntr_cry_0_Z),
	.S(un1_cntr_cry_0_S_0),
	.Y(un1_cntr_cry_0_Y_0),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[0]),
	.FCI(GND)
);
defparam un1_cntr_cry_0.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S_0),
	.Y(un1_cntr_cry_1_Y_0),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[1]),
	.FCI(un1_cntr_cry_0_Z)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S_0),
	.Y(un1_cntr_cry_2_Y_0),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[2]),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_0),
	.Y(un1_cntr_cry_3_Y_0),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[3]),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_0),
	.Y(un1_cntr_cry_4_Y_0),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[4]),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_0),
	.Y(un1_cntr_cry_5_Y_0),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[5]),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_0),
	.Y(un1_cntr_cry_6_Y_0),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[6]),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_0),
	.Y(un1_cntr_cry_7_Y_0),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[7]),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_0),
	.Y(un1_cntr_cry_8_Y_0),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[8]),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_0),
	.Y(un1_cntr_cry_9_Y_0),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[9]),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_0),
	.Y(un1_cntr_cry_10_Y_0),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[10]),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_0),
	.Y(un1_cntr_cry_11_Y_0),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[11]),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_0),
	.Y(un1_cntr_cry_12_Y_0),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[12]),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_0),
	.Y(un1_cntr_cry_13_Y_0),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[13]),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_0),
	.Y(un1_cntr_cry_14_Y_0),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[14]),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_0),
	.Y(un1_cntr_cry_15_Y_0),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[15]),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h5AA55;
// @5:48
  ARI1 un5_cntr_s_1_499 (
	.FCO(un5_cntr_s_1_499_FCO),
	.S(un5_cntr_s_1_499_S),
	.Y(un5_cntr_s_1_499_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_499.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_6),
	.Y(un5_cntr_cry_1_Y_6),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_499_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_6),
	.Y(un5_cntr_cry_2_Y_6),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_6),
	.Y(un5_cntr_cry_3_Y_6),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_6),
	.Y(un5_cntr_cry_4_Y_6),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_6),
	.Y(un5_cntr_cry_5_Y_6),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_6),
	.Y(un5_cntr_cry_6_Y_6),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_6),
	.Y(un5_cntr_cry_7_Y_6),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_6),
	.Y(un5_cntr_cry_8_Y_6),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_6),
	.Y(un5_cntr_cry_9_Y_6),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_6),
	.Y(un5_cntr_cry_10_Y_6),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_6),
	.Y(un5_cntr_cry_11_Y_6),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_6),
	.Y(un5_cntr_cry_12_Y_6),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_6),
	.Y(un5_cntr_cry_13_Y_6),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_6),
	.S(un5_cntr_s_15_S_6),
	.Y(un5_cntr_s_15_Y_6),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_6),
	.Y(un5_cntr_cry_14_Y_6),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(N_6),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'hD;
// @5:42
  CFG4 cntr21lto15_i_a2_11 (
	.A(clk_div_aq[7]),
	.B(clk_div_aq[6]),
	.C(clk_div_aq[5]),
	.D(clk_div_aq[4]),
	.Y(cntr21lto15_i_a2_11_Z)
);
defparam cntr21lto15_i_a2_11.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_10 (
	.A(clk_div_aq[3]),
	.B(clk_div_aq[2]),
	.C(clk_div_aq[1]),
	.D(clk_div_aq[0]),
	.Y(cntr21lto15_i_a2_10_Z)
);
defparam cntr21lto15_i_a2_10.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_9 (
	.A(clk_div_aq[15]),
	.B(clk_div_aq[14]),
	.C(clk_div_aq[13]),
	.D(clk_div_aq[12]),
	.Y(cntr21lto15_i_a2_9_Z)
);
defparam cntr21lto15_i_a2_9.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_8 (
	.A(clk_div_aq[11]),
	.B(clk_div_aq[10]),
	.C(clk_div_aq[9]),
	.D(clk_div_aq[8]),
	.Y(cntr21lto15_i_a2_8_Z)
);
defparam cntr21lto15_i_a2_8.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2 (
	.A(cntr21lto15_i_a2_11_Z),
	.B(cntr21lto15_i_a2_10_Z),
	.C(cntr21lto15_i_a2_9_Z),
	.D(cntr21lto15_i_a2_8_Z),
	.Y(N_6)
);
defparam cntr21lto15_i_a2.INIT=16'h8000;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(N_6),
	.Y(clkout_1_sqmuxa_5)
);
defparam clkout_1_sqmuxa.INIT=4'h2;
// @5:38
  CFG2 clkout_4_0_a2 (
	.A(clkout_Z),
	.B(N_6),
	.Y(clkout_4)
);
defparam clkout_4_0_a2.INIT=4'h1;
// @5:56
  CFG3 CLK_OUT_i_m2 (
	.A(clkout_Z),
	.B(SYSCLK),
	.C(N_6),
	.Y(N_859)
);
defparam CLK_OUT_i_m2.INIT=8'hCA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_5_2 */

module CLOCK_DIV_1_2_1 (
  clk_div_sd,
  clk_sd,
  SYSCLK,
  OPB_RST_arst_i
)
;
input [15:0] clk_div_sd ;
output clk_sd ;
input SYSCLK ;
input OPB_RST_arst_i ;
wire clk_sd ;
wire SYSCLK ;
wire OPB_RST_arst_i ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_7;
wire VCC ;
wire un5_cntr_cry_4_S_7 ;
wire GND ;
wire clkout_1_sqmuxa_6 ;
wire un5_cntr_cry_3_S_7 ;
wire un5_cntr_cry_2_S_7 ;
wire un5_cntr_cry_1_S_7 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_7 ;
wire un5_cntr_cry_14_S_7 ;
wire un5_cntr_cry_13_S_7 ;
wire un5_cntr_cry_12_S_7 ;
wire un5_cntr_cry_11_S_7 ;
wire un5_cntr_cry_10_S_7 ;
wire un5_cntr_cry_9_S_7 ;
wire un5_cntr_cry_8_S_7 ;
wire un5_cntr_cry_7_S_7 ;
wire un5_cntr_cry_6_S_7 ;
wire un5_cntr_cry_5_S_7 ;
wire un1_cntr_cry_0_Z ;
wire un1_cntr_cry_0_S ;
wire un1_cntr_cry_0_Y ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S ;
wire un1_cntr_cry_1_Y ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S ;
wire un1_cntr_cry_2_Y ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S ;
wire un1_cntr_cry_3_Y ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S ;
wire un1_cntr_cry_4_Y ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S ;
wire un1_cntr_cry_5_Y ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S ;
wire un1_cntr_cry_6_Y ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S ;
wire un1_cntr_cry_7_Y ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S ;
wire un1_cntr_cry_8_Y ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S ;
wire un1_cntr_cry_9_Y ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S ;
wire un1_cntr_cry_10_Y ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S ;
wire un1_cntr_cry_11_Y ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S ;
wire un1_cntr_cry_12_Y ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S ;
wire un1_cntr_cry_13_Y ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S ;
wire un1_cntr_cry_14_Y ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S ;
wire un1_cntr_cry_15_Y ;
wire un5_cntr_s_1_500_FCO ;
wire un5_cntr_s_1_500_S ;
wire un5_cntr_s_1_500_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_7 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_7 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_7 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_7 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_7 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_7 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_7 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_7 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_7 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_7 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_7 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_7 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_7 ;
wire un5_cntr_s_15_FCO_7 ;
wire un5_cntr_s_15_Y_7 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_7 ;
wire N_7 ;
wire cntr21lto15_i_a2_11_Z ;
wire cntr21lto15_i_a2_10_Z ;
wire cntr21lto15_i_a2_9_Z ;
wire cntr21lto15_i_a2_8_Z ;
wire CLK_OUT_1 ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_7[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_4_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_3_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_2_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_1_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(cntr_4_fast_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_s_15_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_14_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_13_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_12_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_11_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_10_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_9_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_8_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_7_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_6_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(SYSCLK),
	.D(un5_cntr_cry_5_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_6)
);
// @5:43
  ARI1 un1_cntr_cry_0 (
	.FCO(un1_cntr_cry_0_Z),
	.S(un1_cntr_cry_0_S),
	.Y(un1_cntr_cry_0_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[0]),
	.FCI(GND)
);
defparam un1_cntr_cry_0.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S),
	.Y(un1_cntr_cry_1_Y),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[1]),
	.FCI(un1_cntr_cry_0_Z)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S),
	.Y(un1_cntr_cry_2_Y),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[2]),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S),
	.Y(un1_cntr_cry_3_Y),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[3]),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S),
	.Y(un1_cntr_cry_4_Y),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[4]),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S),
	.Y(un1_cntr_cry_5_Y),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[5]),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S),
	.Y(un1_cntr_cry_6_Y),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[6]),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S),
	.Y(un1_cntr_cry_7_Y),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[7]),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S),
	.Y(un1_cntr_cry_8_Y),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[8]),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S),
	.Y(un1_cntr_cry_9_Y),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[9]),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S),
	.Y(un1_cntr_cry_10_Y),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[10]),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S),
	.Y(un1_cntr_cry_11_Y),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[11]),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S),
	.Y(un1_cntr_cry_12_Y),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[12]),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S),
	.Y(un1_cntr_cry_13_Y),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[13]),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S),
	.Y(un1_cntr_cry_14_Y),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[14]),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S),
	.Y(un1_cntr_cry_15_Y),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[15]),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h5AA55;
// @5:48
  ARI1 un5_cntr_s_1_500 (
	.FCO(un5_cntr_s_1_500_FCO),
	.S(un5_cntr_s_1_500_S),
	.Y(un5_cntr_s_1_500_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_500.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_7),
	.Y(un5_cntr_cry_1_Y_7),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_500_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_7),
	.Y(un5_cntr_cry_2_Y_7),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_7),
	.Y(un5_cntr_cry_3_Y_7),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_7),
	.Y(un5_cntr_cry_4_Y_7),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_7),
	.Y(un5_cntr_cry_5_Y_7),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_7),
	.Y(un5_cntr_cry_6_Y_7),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_7),
	.Y(un5_cntr_cry_7_Y_7),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_7),
	.Y(un5_cntr_cry_8_Y_7),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_7),
	.Y(un5_cntr_cry_9_Y_7),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_7),
	.Y(un5_cntr_cry_10_Y_7),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_7),
	.Y(un5_cntr_cry_11_Y_7),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_7),
	.Y(un5_cntr_cry_12_Y_7),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_7),
	.Y(un5_cntr_cry_13_Y_7),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_7),
	.S(un5_cntr_s_15_S_7),
	.Y(un5_cntr_s_15_Y_7),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_7),
	.Y(un5_cntr_cry_14_Y_7),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(N_7),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'hD;
// @5:42
  CFG4 cntr21lto15_i_a2_11 (
	.A(clk_div_sd[7]),
	.B(clk_div_sd[6]),
	.C(clk_div_sd[5]),
	.D(clk_div_sd[4]),
	.Y(cntr21lto15_i_a2_11_Z)
);
defparam cntr21lto15_i_a2_11.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_10 (
	.A(clk_div_sd[3]),
	.B(clk_div_sd[2]),
	.C(clk_div_sd[1]),
	.D(clk_div_sd[0]),
	.Y(cntr21lto15_i_a2_10_Z)
);
defparam cntr21lto15_i_a2_10.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_9 (
	.A(clk_div_sd[15]),
	.B(clk_div_sd[14]),
	.C(clk_div_sd[13]),
	.D(clk_div_sd[12]),
	.Y(cntr21lto15_i_a2_9_Z)
);
defparam cntr21lto15_i_a2_9.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_8 (
	.A(clk_div_sd[11]),
	.B(clk_div_sd[10]),
	.C(clk_div_sd[9]),
	.D(clk_div_sd[8]),
	.Y(cntr21lto15_i_a2_8_Z)
);
defparam cntr21lto15_i_a2_8.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2 (
	.A(cntr21lto15_i_a2_11_Z),
	.B(cntr21lto15_i_a2_10_Z),
	.C(cntr21lto15_i_a2_9_Z),
	.D(cntr21lto15_i_a2_8_Z),
	.Y(N_7)
);
defparam cntr21lto15_i_a2.INIT=16'h8000;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(N_7),
	.Y(clkout_1_sqmuxa_6)
);
defparam clkout_1_sqmuxa.INIT=4'h2;
// @5:38
  CFG2 clkout_4 (
	.A(clkout_Z),
	.B(N_7),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h1;
// @5:56
  CFG3 CLK_OUT (
	.A(SYSCLK),
	.B(clkout_Z),
	.C(N_7),
	.Y(CLK_OUT_1)
);
defparam CLK_OUT.INIT=8'hAC;
// @7:112
  CLKINT CLK_OUT_RNIVAB15 (
	.Y(clk_sd),
	.A(CLK_OUT_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_1_2_1 */

module DP_RAM_2R_1W_16s_10s (
  sdout_buf,
  ram_wr_pt,
  ram_opb_do,
  PCI_EMU_TARGET_0_OPB_ADDR,
  OPB_ADDR_0,
  ram_wr_clk,
  PCI_CLK2
)
;
input [15:0] sdout_buf ;
input [9:0] ram_wr_pt ;
output [15:0] ram_opb_do ;
input [10:1] PCI_EMU_TARGET_0_OPB_ADDR ;
input OPB_ADDR_0 ;
input ram_wr_clk ;
input PCI_CLK2 ;
wire OPB_ADDR_0 ;
wire ram_wr_clk ;
wire PCI_CLK2 ;
wire [19:16] ram_ram_0_0_A_DOUT;
wire [19:0] ram_ram_0_0_B_DOUT;
wire GND ;
wire VCC ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
// @6:53
  RAM1K20 ram_ram_0_0 (
	.A_ADDR({PCI_EMU_TARGET_0_OPB_ADDR[10:4], OPB_ADDR_0, PCI_EMU_TARGET_0_OPB_ADDR[2:1], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(PCI_CLK2),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({ram_ram_0_0_A_DOUT[19:16], ram_opb_do[15:0]}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ram_wr_pt[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(ram_wr_clk),
	.B_DIN({GND, GND, GND, GND, sdout_buf[15:0]}),
	.B_DOUT(ram_ram_0_0_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC0),
	.DB_DETECT(NC1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC2)
);
defparam ram_ram_0_0.RAMINDEX="ram[15:0]%1024-1024%16-16%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DP_RAM_2R_1W_16s_10s */

module ADC_AD7663AS (
  PCI_EMU_TARGET_0_OPB_ADDR,
  OPB_ADDR_0,
  ADC_AD7663AS_0_ADC_DO,
  PCI_EMU_TARGET_0_OPB_DO,
  SYSCLK,
  AdderDecode_0_ADC_RE,
  N_470,
  N_468,
  N_434,
  N_241,
  N_471,
  un3_CLK_GEN_DO_6,
  N_430,
  ADC_WE_0_a2_0_a2,
  AD_SCLK_c,
  AD_BUSY_c,
  PCI_CLK2,
  AD_SDOUT_c,
  AD_CNVST_c,
  PCI_CLK2_i,
  OPB_RST_arst_i
)
;
input [11:0] PCI_EMU_TARGET_0_OPB_ADDR ;
input OPB_ADDR_0 ;
output [15:0] ADC_AD7663AS_0_ADC_DO ;
input [15:0] PCI_EMU_TARGET_0_OPB_DO ;
input SYSCLK ;
input AdderDecode_0_ADC_RE ;
input N_470 ;
input N_468 ;
input N_434 ;
input N_241 ;
output N_471 ;
input un3_CLK_GEN_DO_6 ;
output N_430 ;
input ADC_WE_0_a2_0_a2 ;
output AD_SCLK_c ;
input AD_BUSY_c ;
input PCI_CLK2 ;
input AD_SDOUT_c ;
output AD_CNVST_c ;
input PCI_CLK2_i ;
input OPB_RST_arst_i ;
wire OPB_ADDR_0 ;
wire SYSCLK ;
wire AdderDecode_0_ADC_RE ;
wire N_470 ;
wire N_468 ;
wire N_434 ;
wire N_241 ;
wire N_471 ;
wire un3_CLK_GEN_DO_6 ;
wire N_430 ;
wire ADC_WE_0_a2_0_a2 ;
wire AD_SCLK_c ;
wire AD_BUSY_c ;
wire PCI_CLK2 ;
wire AD_SDOUT_c ;
wire AD_CNVST_c ;
wire PCI_CLK2_i ;
wire OPB_RST_arst_i ;
wire [2:0] control_Z;
wire [6:0] time_out_count_Z;
wire [6:0] time_out_count_s;
wire [10:0] data_count_Z;
wire [10:0] data_count_s;
wire [23:0] state_Z;
wire [23:1] state_ns;
wire [11:0] status_Z;
wire [11:1] status_ns;
wire [11:0] data_length_Z;
wire [15:0] clk_div_aq_Z;
wire [15:0] clk_div_sd_Z;
wire [5:0] sp_Z;
wire [8:8] sp;
wire [2:2] control_4_Z;
wire [15:0] sdout_buf_Z;
wire [15:0] ADC_DO_10;
wire [1:0] clk_aq_high_Z;
wire [9:0] ram_wr_pt_Z;
wire [9:9] ram_wr_pt_RNO_S;
wire [8:8] ram_wr_pt_RNI1UK9L_S;
wire [7:7] ram_wr_pt_RNIJT2JK_S;
wire [6:6] ram_wr_pt_RNI6UGSJ_S;
wire [5:5] ram_wr_pt_RNIQVU5J_S;
wire [4:4] ram_wr_pt_RNIF2DFI_S;
wire [3:3] ram_wr_pt_RNI56ROH_S;
wire [2:2] ram_wr_pt_RNISA92H_S;
wire [1:1] ram_wr_pt_RNIKGNBG_S;
wire [0:0] ram_wr_pt_RNIDN5LF_S;
wire [1:0] clk_aq_low_Z;
wire [1:0] clk_aq_low_6_Z;
wire [21:21] state_RNI7VJUE_S;
wire [21:21] state_RNI7VJUE_Y;
wire [0:0] ram_wr_pt_RNIDN5LF_Y;
wire [1:1] ram_wr_pt_RNIKGNBG_Y;
wire [2:2] ram_wr_pt_RNISA92H_Y;
wire [3:3] ram_wr_pt_RNI56ROH_Y;
wire [4:4] ram_wr_pt_RNIF2DFI_Y;
wire [5:5] ram_wr_pt_RNIQVU5J_Y;
wire [6:6] ram_wr_pt_RNI6UGSJ_Y;
wire [7:7] ram_wr_pt_RNIJT2JK_Y;
wire [9:9] ram_wr_pt_RNO_FCO;
wire [9:9] ram_wr_pt_RNO_Y;
wire [8:8] ram_wr_pt_RNI1UK9L_Y;
wire [23:23] state_RNICEM2B_S;
wire [23:23] state_RNICEM2B_Y;
wire [9:0] data_count_cry;
wire [0:0] data_count_RNI0E69H_Y;
wire [1:1] data_count_RNILEMFN_Y;
wire [2:2] data_count_RNIBG6MT_Y;
wire [3:3] data_count_RNI2JMS31_Y;
wire [4:4] data_count_RNIQM63A1_Y;
wire [5:5] data_count_RNIJRM9G1_Y;
wire [6:6] data_count_RNID17GM1_Y;
wire [7:7] data_count_RNI88NMS1_Y;
wire [8:8] data_count_RNI4G7T22_Y;
wire [10:10] data_count_RNO_FCO;
wire [10:10] data_count_RNO_Y;
wire [9:9] data_count_RNI1PN392_Y;
wire [1:1] state_RNI967N31_S;
wire [1:1] state_RNI967N31_Y;
wire [5:0] time_out_count_cry;
wire [0:0] time_out_count_RNIRKJ9D2_Y;
wire [1:1] time_out_count_RNIE40SM3_Y;
wire [2:2] time_out_count_RNI2LCE05_Y;
wire [3:3] time_out_count_RNIN6P0A6_Y;
wire [4:4] time_out_count_RNIDP5JJ7_Y;
wire [6:6] time_out_count_RNO_FCO;
wire [6:6] time_out_count_RNO_Y;
wire [5:5] time_out_count_RNI4DI5T8_Y;
wire [10:1] status_ns_0_1_Z;
wire [10:10] status_ns_0_1_0_Z;
wire [4:0] un42_li;
wire [6:6] status_ns_0_o2_0_1_Z;
wire [11:11] status_ns_0_0_1_1_Z;
wire [11:11] status_ns_0_0_1_Z;
wire [22:1] state_ns_0_1_Z;
wire [7:7] status_ns_0_0_2_1_1_Z;
wire [7:7] status_ns_0_0_2_1_Z;
wire [7:7] status_ns_0_0_0_1_Z;
wire [7:7] status_ns_0_0_2_Z;
wire [2:2] status_ns_0_o2_0_i_o2_0_Z;
wire [11:7] clk_div_aq_m;
wire [8:2] sp_m;
wire [1:1] clk_div_sd_m;
wire [9:3] ADC_DO_10_0_iv_1_Z;
wire [15:0] ram_opb_do;
wire [15:3] ADC_DO_10_0_iv_0_Z;
wire [2:0] ADC_DO_10_iv_3_Z;
wire [2:0] ADC_DO_10_iv_2_Z;
wire [4:3] ADC_DO_10_0_iv_2_Z;
wire [1:1] status_ns_0_a5_0_1_Z;
wire [2:2] state_ns_0_a5_1;
wire [1:1] status_ns_0_a5_1_0_Z;
wire [1:1] status_ns_0_a5_2_1_Z;
wire [4:1] un42_i_a2_1_Z;
wire [3:3] state_ns_0_a5_0_0_a2_1_Z;
wire [3:0] un42_i_a2_3_Z;
wire [2:0] un42_i_a2_2_Z;
wire [1:1] state_ns_0_a2_3_4_Z;
wire [1:1] state_ns_0_a2_3_3_Z;
wire [1:1] state_ns_0_o2_0_tz_5_Z;
wire [1:1] state_ns_0_o2_0_tz_4_Z;
wire [3:3] un41_i_a2_0;
wire [6:6] status_ns_0_a5_c_Z;
wire [1:1] ADC_DO_10_iv_5_Z;
wire [10:1] status_ns_0_0_Z;
wire [2:0] ADC_DO_10_iv_0_Z;
wire [1:1] state_ns_0_a5_0_0_Z;
wire [23:23] state_ns_0_a5_1_1_Z;
wire [2:1] ADC_DO_10_iv_1_Z;
wire [23:23] state_ns_0_a5_0;
wire [2:2] status_ns_0_i_0_Z;
wire [0:0] ADC_DO_10_iv_4_Z;
wire [23:23] state_ns_0_1_tz_Z;
wire [2:1] state_ns_0_0_Z;
wire [4:4] status_ns_0_0_0_Z;
wire [6:6] status_ns_0_a5_d_Z;
wire N_1245_i ;
wire un1_control_1_Z ;
wire N_1244_i ;
wire VCC ;
wire clk_sd ;
wire N_1134_i ;
wire GND ;
wire data_counte ;
wire N_1573_i ;
wire N_27_i ;
wire N_1432_i ;
wire data_length_1_sqmuxa_Z ;
wire ad_sclk_en_Z ;
wire ad_sclk_en_2 ;
wire ram_wr_clk_Z ;
wire ram_wr_clk_RNO_Z ;
wire un71_i ;
wire un1_state_3_i ;
wire AD_CNVSTce_Z ;
wire clk_div_aq_1_sqmuxa_Z ;
wire clk_div_sd_1_sqmuxa_Z ;
wire un57_i ;
wire un1_control14_i ;
wire N_370 ;
wire N_369 ;
wire un58_i ;
wire un1_ADC_ADDR_7_i ;
wire N_49_i ;
wire N_840_i ;
wire un1_ram_wr_pt_cry_0_cy ;
wire status38 ;
wire un1_ram_wr_pt_cry_0 ;
wire un1_ram_wr_pt_cry_1 ;
wire un1_ram_wr_pt_cry_2 ;
wire un1_ram_wr_pt_cry_3 ;
wire un1_ram_wr_pt_cry_4 ;
wire un1_ram_wr_pt_cry_5 ;
wire un1_ram_wr_pt_cry_6 ;
wire un1_ram_wr_pt_cry_7 ;
wire un1_ram_wr_pt_cry_8 ;
wire data_count_cry_cy ;
wire time_out_count_lcry_cy ;
wire un1_state24_RNI0PFTK_S ;
wire un1_state24_RNI0PFTK_Y ;
wire un1_state24_i ;
wire N_846_i ;
wire time_out_count ;
wire un1_data_count_cry_0_Z ;
wire un1_data_count_cry_0_S ;
wire un1_data_count_cry_0_Y ;
wire un1_data_count_cry_1_Z ;
wire un1_data_count_cry_1_S ;
wire un1_data_count_cry_1_Y ;
wire un1_data_count_cry_2_Z ;
wire un1_data_count_cry_2_S ;
wire un1_data_count_cry_2_Y ;
wire un1_data_count_cry_3_Z ;
wire un1_data_count_cry_3_S ;
wire un1_data_count_cry_3_Y ;
wire un1_data_count_cry_4_Z ;
wire un1_data_count_cry_4_S ;
wire un1_data_count_cry_4_Y ;
wire un1_data_count_cry_5_Z ;
wire un1_data_count_cry_5_S ;
wire un1_data_count_cry_5_Y ;
wire un1_data_count_cry_6_Z ;
wire un1_data_count_cry_6_S ;
wire un1_data_count_cry_6_Y ;
wire un1_data_count_cry_7_Z ;
wire un1_data_count_cry_7_S ;
wire un1_data_count_cry_7_Y ;
wire un1_data_count_cry_8_Z ;
wire un1_data_count_cry_8_S ;
wire un1_data_count_cry_8_Y ;
wire un1_data_count_cry_9_Z ;
wire un1_data_count_cry_9_S ;
wire un1_data_count_cry_9_Y ;
wire un1_data_count_cry_10_Z ;
wire un1_data_count_cry_10_S ;
wire un1_data_count_cry_10_Y ;
wire un1_data_count_i_0 ;
wire un1_data_count_cry_11_S ;
wire un1_data_count_cry_11_Y ;
wire state8_Z ;
wire N_1482 ;
wire N_1533 ;
wire N_1513_1 ;
wire status_ns_0_a2_i_out ;
wire status_N_5_mux ;
wire N_1514 ;
wire N_868 ;
wire N_1616 ;
wire N_837 ;
wire N_848 ;
wire N_841 ;
wire N_739 ;
wire un63_0_Z ;
wire N_737 ;
wire control5 ;
wire un1_ADC_ADDR_3_i ;
wire N_1684 ;
wire N_1695 ;
wire N_730 ;
wire un1_clk_aq_low_Z ;
wire N_1626 ;
wire un1_ADC_ADDR_1_i_1 ;
wire N_732 ;
wire control6 ;
wire N_862 ;
wire N_867 ;
wire control7 ;
wire control4 ;
wire un1_ADC_ADDR_1_i ;
wire un1_ADC_ADDR_7_tz_5_Z ;
wire un1_ADC_ADDR_2_i ;
wire un1_ADC_ADDR_7_tz_1_Z ;
wire state61_i_a2_1 ;
wire N_1622 ;
wire N_1619 ;
wire N_1175 ;
wire N_734 ;
wire N_441 ;
wire N_842 ;
wire N_1468 ;
wire N_105 ;
wire un1_state_2_i_a2_2_Z ;
wire N_1177 ;
wire N_1176 ;
wire N_1213 ;
wire N_1492 ;
wire N_1545 ;
wire N_6_mux ;
wire N_727 ;
wire un65_1_Z ;
wire N_1598 ;
wire N_467 ;
wire N_95 ;
wire N_1516 ;
wire N_1506 ;
wire un63_Z ;
wire N_98 ;
wire N_87 ;
wire N_1541 ;
wire N_857 ;
wire un1_control_2_Z ;
wire N_1538 ;
wire N_120 ;
wire N_859 ;
wire un65_Z ;
wire un66_Z ;
wire N_838 ;
wire N_1597 ;
wire N_1539 ;
wire N_104 ;
wire N_861 ;
wire N_1504 ;
wire N_751 ;
wire N_750 ;
wire N_749 ;
wire N_748 ;
wire N_747 ;
wire N_746 ;
wire N_745 ;
wire N_744 ;
wire N_743 ;
wire N_742 ;
wire N_741 ;
wire N_740 ;
wire N_120_0 ;
wire N_119 ;
wire N_118 ;
wire N_117 ;
wire N_116 ;
wire N_115 ;
wire N_114 ;
wire N_113 ;
wire N_112 ;
wire N_111 ;
wire N_110 ;
wire N_109 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_105_0 ;
wire N_104_0 ;
wire N_103 ;
wire N_102 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_98_0 ;
wire N_97 ;
wire N_3439 ;
  CFG1 \control_RNIUJTR3[2]  (
	.A(control_Z[2]),
	.Y(N_1245_i)
);
defparam \control_RNIUJTR3[2] .INIT=2'h1;
  CFG1 un1_control_1_RNIN2BK1 (
	.A(un1_control_1_Z),
	.Y(N_1244_i)
);
defparam un1_control_1_RNIN2BK1.INIT=2'h1;
// @7:133
  SLE \time_out_count[6]  (
	.Q(time_out_count_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(time_out_count_s[6]),
	.EN(N_1134_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \time_out_count[5]  (
	.Q(time_out_count_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(time_out_count_s[5]),
	.EN(N_1134_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \time_out_count[4]  (
	.Q(time_out_count_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(time_out_count_s[4]),
	.EN(N_1134_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \time_out_count[3]  (
	.Q(time_out_count_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(time_out_count_s[3]),
	.EN(N_1134_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \time_out_count[2]  (
	.Q(time_out_count_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(time_out_count_s[2]),
	.EN(N_1134_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \time_out_count[1]  (
	.Q(time_out_count_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(time_out_count_s[1]),
	.EN(N_1134_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \time_out_count[0]  (
	.Q(time_out_count_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(time_out_count_s[0]),
	.EN(N_1134_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[10]  (
	.Q(data_count_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[10]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[9]  (
	.Q(data_count_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[9]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[8]  (
	.Q(data_count_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[8]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[7]  (
	.Q(data_count_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[7]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[6]  (
	.Q(data_count_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[6]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[5]  (
	.Q(data_count_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[5]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[4]  (
	.Q(data_count_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[4]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[3]  (
	.Q(data_count_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[3]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[2]  (
	.Q(data_count_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[2]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[1]  (
	.Q(data_count_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[1]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \data_count[0]  (
	.Q(data_count_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(data_count_s[0]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[12]  (
	.Q(state_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[11]  (
	.Q(state_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[10]  (
	.Q(state_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[9]  (
	.Q(state_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[8]  (
	.Q(state_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[7]  (
	.Q(state_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[6]  (
	.Q(state_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[5]  (
	.Q(state_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(N_1573_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[23]  (
	.Q(state_Z[23]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[22]  (
	.Q(state_Z[22]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[21]  (
	.Q(state_Z[21]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[20]  (
	.Q(state_Z[20]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[19]  (
	.Q(state_Z[19]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[18]  (
	.Q(state_Z[18]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[17]  (
	.Q(state_Z[17]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[16]  (
	.Q(state_Z[16]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[15]  (
	.Q(state_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[14]  (
	.Q(state_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \state[13]  (
	.Q(state_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(state_ns[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[8]  (
	.Q(status_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(status_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[7]  (
	.Q(status_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(status_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[6]  (
	.Q(status_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(status_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[5]  (
	.Q(status_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(status_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[4]  (
	.Q(status_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(status_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[3]  (
	.Q(status_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(status_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[2]  (
	.Q(status_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(N_27_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[1]  (
	.Q(status_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(status_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[0]  (
	.Q(status_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(N_1432_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[11]  (
	.Q(status_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(status_ns[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[10]  (
	.Q(status_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(status_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \status[9]  (
	.Q(status_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(status_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[2]  (
	.Q(data_length_Z[2]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[1]  (
	.Q(data_length_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[0]  (
	.Q(data_length_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE ad_sclk_en (
	.Q(ad_sclk_en_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ad_sclk_en_2),
	.EN(N_1134_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE ram_wr_clk (
	.Q(ram_wr_clk_Z),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_clk_RNO_Z),
	.EN(un71_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE AD_CNVST (
	.Q(AD_CNVST_c),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(un1_state_3_i),
	.EN(AD_CNVSTce_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[5]  (
	.Q(clk_div_aq_Z[5]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[4]  (
	.Q(clk_div_aq_Z[4]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[3]  (
	.Q(clk_div_aq_Z[3]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[2]  (
	.Q(clk_div_aq_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[1]  (
	.Q(clk_div_aq_Z[1]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[0]  (
	.Q(clk_div_aq_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[11]  (
	.Q(data_length_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[11]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[10]  (
	.Q(data_length_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[10]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[9]  (
	.Q(data_length_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[9]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[8]  (
	.Q(data_length_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[8]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[7]  (
	.Q(data_length_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[6]  (
	.Q(data_length_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[5]  (
	.Q(data_length_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[4]  (
	.Q(data_length_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \data_length[3]  (
	.Q(data_length_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[6]  (
	.Q(clk_div_sd_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[5]  (
	.Q(clk_div_sd_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[5]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[4]  (
	.Q(clk_div_sd_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[4]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[3]  (
	.Q(clk_div_sd_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[3]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[2]  (
	.Q(clk_div_sd_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[2]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[15]  (
	.Q(clk_div_aq_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[15]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[14]  (
	.Q(clk_div_aq_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[14]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[13]  (
	.Q(clk_div_aq_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[13]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[12]  (
	.Q(clk_div_aq_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[12]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[11]  (
	.Q(clk_div_aq_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[11]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[10]  (
	.Q(clk_div_aq_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[10]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[9]  (
	.Q(clk_div_aq_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[9]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[8]  (
	.Q(clk_div_aq_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[8]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[7]  (
	.Q(clk_div_aq_Z[7]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_aq[6]  (
	.Q(clk_div_aq_Z[6]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[6]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \sp[5]  (
	.Q(sp_Z[5]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(GND),
	.EN(un57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \sp[2]  (
	.Q(sp_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(control_Z[2]),
	.EN(un57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \sp[1]  (
	.Q(sp_Z[1]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(N_1245_i),
	.EN(un57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \sp[0]  (
	.Q(sp_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(N_1245_i),
	.EN(un57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[15]  (
	.Q(clk_div_sd_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[15]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[14]  (
	.Q(clk_div_sd_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[14]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[13]  (
	.Q(clk_div_sd_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[13]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[12]  (
	.Q(clk_div_sd_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[12]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[11]  (
	.Q(clk_div_sd_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[11]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[10]  (
	.Q(clk_div_sd_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[10]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[9]  (
	.Q(clk_div_sd_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[9]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[8]  (
	.Q(clk_div_sd_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[8]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[7]  (
	.Q(clk_div_sd_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[7]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \sp[12]  (
	.Q(sp[8]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(control_Z[2]),
	.EN(un57_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \control[2]  (
	.Q(control_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(control_4_Z[2]),
	.EN(un1_control14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \control[1]  (
	.Q(control_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(N_370),
	.EN(un1_control14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \control[0]  (
	.Q(control_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(N_369),
	.EN(un1_control14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[1]  (
	.Q(clk_div_sd_Z[1]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[1]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:352
  SLE \clk_div_sd[0]  (
	.Q(clk_div_sd_Z[0]),
	.ADn(GND),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2_i),
	.D(PCI_EMU_TARGET_0_OPB_DO[0]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \sdout_buf[14]  (
	.Q(sdout_buf_Z[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[13]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[13]  (
	.Q(sdout_buf_Z[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[12]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[12]  (
	.Q(sdout_buf_Z[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[11]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[11]  (
	.Q(sdout_buf_Z[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[10]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[10]  (
	.Q(sdout_buf_Z[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[9]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[9]  (
	.Q(sdout_buf_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[8]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[8]  (
	.Q(sdout_buf_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[7]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[7]  (
	.Q(sdout_buf_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[6]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[6]  (
	.Q(sdout_buf_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[5]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[5]  (
	.Q(sdout_buf_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[4]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[4]  (
	.Q(sdout_buf_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[3]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[3]  (
	.Q(sdout_buf_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[2]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[2]  (
	.Q(sdout_buf_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[1]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[1]  (
	.Q(sdout_buf_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[0]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[0]  (
	.Q(sdout_buf_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(AD_SDOUT_c),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:133
  SLE \sdout_buf[15]  (
	.Q(sdout_buf_Z[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(sdout_buf_Z[14]),
	.EN(un58_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1245_i)
);
// @7:318
  SLE \ADC_DO_1[12]  (
	.Q(ADC_AD7663AS_0_ADC_DO[12]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[12]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[11]  (
	.Q(ADC_AD7663AS_0_ADC_DO[11]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[11]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[10]  (
	.Q(ADC_AD7663AS_0_ADC_DO[10]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[10]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[9]  (
	.Q(ADC_AD7663AS_0_ADC_DO[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[9]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[8]  (
	.Q(ADC_AD7663AS_0_ADC_DO[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[8]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[7]  (
	.Q(ADC_AD7663AS_0_ADC_DO[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[7]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[6]  (
	.Q(ADC_AD7663AS_0_ADC_DO[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[6]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[5]  (
	.Q(ADC_AD7663AS_0_ADC_DO[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[5]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[4]  (
	.Q(ADC_AD7663AS_0_ADC_DO[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[4]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[3]  (
	.Q(ADC_AD7663AS_0_ADC_DO[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[3]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[2]  (
	.Q(ADC_AD7663AS_0_ADC_DO[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[2]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[1]  (
	.Q(ADC_AD7663AS_0_ADC_DO[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[1]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[0]  (
	.Q(ADC_AD7663AS_0_ADC_DO[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[0]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \clk_aq_high[1]  (
	.Q(clk_aq_high_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(N_49_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \clk_aq_high[0]  (
	.Q(clk_aq_high_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(N_840_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \ram_wr_pt[9]  (
	.Q(ram_wr_pt_Z[9]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNO_S[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1244_i)
);
// @7:133
  SLE \ram_wr_pt[8]  (
	.Q(ram_wr_pt_Z[8]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNI1UK9L_S[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1244_i)
);
// @7:133
  SLE \ram_wr_pt[7]  (
	.Q(ram_wr_pt_Z[7]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIJT2JK_S[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1244_i)
);
// @7:133
  SLE \ram_wr_pt[6]  (
	.Q(ram_wr_pt_Z[6]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNI6UGSJ_S[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1244_i)
);
// @7:133
  SLE \ram_wr_pt[5]  (
	.Q(ram_wr_pt_Z[5]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIQVU5J_S[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1244_i)
);
// @7:133
  SLE \ram_wr_pt[4]  (
	.Q(ram_wr_pt_Z[4]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIF2DFI_S[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1244_i)
);
// @7:133
  SLE \ram_wr_pt[3]  (
	.Q(ram_wr_pt_Z[3]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNI56ROH_S[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1244_i)
);
// @7:133
  SLE \ram_wr_pt[2]  (
	.Q(ram_wr_pt_Z[2]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNISA92H_S[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1244_i)
);
// @7:133
  SLE \ram_wr_pt[1]  (
	.Q(ram_wr_pt_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIKGNBG_S[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1244_i)
);
// @7:133
  SLE \ram_wr_pt[0]  (
	.Q(ram_wr_pt_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIDN5LF_S[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_1244_i)
);
// @7:318
  SLE \ADC_DO_1[15]  (
	.Q(ADC_AD7663AS_0_ADC_DO[15]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[15]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[14]  (
	.Q(ADC_AD7663AS_0_ADC_DO[14]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[14]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:318
  SLE \ADC_DO_1[13]  (
	.Q(ADC_AD7663AS_0_ADC_DO[13]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(PCI_CLK2),
	.D(ADC_DO_10[13]),
	.EN(un1_ADC_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \clk_aq_low[1]  (
	.Q(clk_aq_low_Z[1]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(clk_aq_low_6_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:133
  SLE \clk_aq_low[0]  (
	.Q(clk_aq_low_Z[0]),
	.ADn(VCC),
	.ALn(OPB_RST_arst_i),
	.CLK(clk_sd),
	.D(clk_aq_low_6_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:160
  ARI1 \state_RNI7VJUE[21]  (
	.FCO(un1_ram_wr_pt_cry_0_cy),
	.S(state_RNI7VJUE_S[21]),
	.Y(state_RNI7VJUE_Y[21]),
	.B(control_Z[1]),
	.C(control_Z[2]),
	.D(state_Z[21]),
	.A(status38),
	.FCI(VCC)
);
defparam \state_RNI7VJUE[21] .INIT=20'h42030;
// @7:160
  ARI1 \ram_wr_pt_RNIDN5LF[0]  (
	.FCO(un1_ram_wr_pt_cry_0),
	.S(ram_wr_pt_RNIDN5LF_S[0]),
	.Y(ram_wr_pt_RNIDN5LF_Y[0]),
	.B(ram_wr_pt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_0_cy)
);
defparam \ram_wr_pt_RNIDN5LF[0] .INIT=20'h4AA00;
// @7:160
  ARI1 \ram_wr_pt_RNIKGNBG[1]  (
	.FCO(un1_ram_wr_pt_cry_1),
	.S(ram_wr_pt_RNIKGNBG_S[1]),
	.Y(ram_wr_pt_RNIKGNBG_Y[1]),
	.B(ram_wr_pt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_0)
);
defparam \ram_wr_pt_RNIKGNBG[1] .INIT=20'h4AA00;
// @7:160
  ARI1 \ram_wr_pt_RNISA92H[2]  (
	.FCO(un1_ram_wr_pt_cry_2),
	.S(ram_wr_pt_RNISA92H_S[2]),
	.Y(ram_wr_pt_RNISA92H_Y[2]),
	.B(ram_wr_pt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_1)
);
defparam \ram_wr_pt_RNISA92H[2] .INIT=20'h4AA00;
// @7:160
  ARI1 \ram_wr_pt_RNI56ROH[3]  (
	.FCO(un1_ram_wr_pt_cry_3),
	.S(ram_wr_pt_RNI56ROH_S[3]),
	.Y(ram_wr_pt_RNI56ROH_Y[3]),
	.B(ram_wr_pt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_2)
);
defparam \ram_wr_pt_RNI56ROH[3] .INIT=20'h4AA00;
// @7:160
  ARI1 \ram_wr_pt_RNIF2DFI[4]  (
	.FCO(un1_ram_wr_pt_cry_4),
	.S(ram_wr_pt_RNIF2DFI_S[4]),
	.Y(ram_wr_pt_RNIF2DFI_Y[4]),
	.B(ram_wr_pt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_3)
);
defparam \ram_wr_pt_RNIF2DFI[4] .INIT=20'h4AA00;
// @7:160
  ARI1 \ram_wr_pt_RNIQVU5J[5]  (
	.FCO(un1_ram_wr_pt_cry_5),
	.S(ram_wr_pt_RNIQVU5J_S[5]),
	.Y(ram_wr_pt_RNIQVU5J_Y[5]),
	.B(ram_wr_pt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_4)
);
defparam \ram_wr_pt_RNIQVU5J[5] .INIT=20'h4AA00;
// @7:160
  ARI1 \ram_wr_pt_RNI6UGSJ[6]  (
	.FCO(un1_ram_wr_pt_cry_6),
	.S(ram_wr_pt_RNI6UGSJ_S[6]),
	.Y(ram_wr_pt_RNI6UGSJ_Y[6]),
	.B(ram_wr_pt_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_5)
);
defparam \ram_wr_pt_RNI6UGSJ[6] .INIT=20'h4AA00;
// @7:160
  ARI1 \ram_wr_pt_RNIJT2JK[7]  (
	.FCO(un1_ram_wr_pt_cry_7),
	.S(ram_wr_pt_RNIJT2JK_S[7]),
	.Y(ram_wr_pt_RNIJT2JK_Y[7]),
	.B(ram_wr_pt_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_6)
);
defparam \ram_wr_pt_RNIJT2JK[7] .INIT=20'h4AA00;
// @7:160
  ARI1 \ram_wr_pt_RNO[9]  (
	.FCO(ram_wr_pt_RNO_FCO[9]),
	.S(ram_wr_pt_RNO_S[9]),
	.Y(ram_wr_pt_RNO_Y[9]),
	.B(ram_wr_pt_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_8)
);
defparam \ram_wr_pt_RNO[9] .INIT=20'h4AA00;
// @7:160
  ARI1 \ram_wr_pt_RNI1UK9L[8]  (
	.FCO(un1_ram_wr_pt_cry_8),
	.S(ram_wr_pt_RNI1UK9L_S[8]),
	.Y(ram_wr_pt_RNI1UK9L_Y[8]),
	.B(ram_wr_pt_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_7)
);
defparam \ram_wr_pt_RNI1UK9L[8] .INIT=20'h4AA00;
// @7:134
  ARI1 \state_RNICEM2B[23]  (
	.FCO(data_count_cry_cy),
	.S(state_RNICEM2B_S[23]),
	.Y(state_RNICEM2B_Y[23]),
	.B(control_Z[2]),
	.C(state_Z[23]),
	.D(status38),
	.A(VCC),
	.FCI(VCC)
);
defparam \state_RNICEM2B[23] .INIT=20'h45100;
// @7:134
  ARI1 \data_count_RNI0E69H[0]  (
	.FCO(data_count_cry[0]),
	.S(data_count_s[0]),
	.Y(data_count_RNI0E69H_Y[0]),
	.B(data_count_Z[0]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry_cy)
);
defparam \data_count_RNI0E69H[0] .INIT=20'h42200;
// @7:134
  ARI1 \data_count_RNILEMFN[1]  (
	.FCO(data_count_cry[1]),
	.S(data_count_s[1]),
	.Y(data_count_RNILEMFN_Y[1]),
	.B(data_count_Z[1]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[0])
);
defparam \data_count_RNILEMFN[1] .INIT=20'h42200;
// @7:134
  ARI1 \data_count_RNIBG6MT[2]  (
	.FCO(data_count_cry[2]),
	.S(data_count_s[2]),
	.Y(data_count_RNIBG6MT_Y[2]),
	.B(data_count_Z[2]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[1])
);
defparam \data_count_RNIBG6MT[2] .INIT=20'h42200;
// @7:134
  ARI1 \data_count_RNI2JMS31[3]  (
	.FCO(data_count_cry[3]),
	.S(data_count_s[3]),
	.Y(data_count_RNI2JMS31_Y[3]),
	.B(data_count_Z[3]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[2])
);
defparam \data_count_RNI2JMS31[3] .INIT=20'h42200;
// @7:134
  ARI1 \data_count_RNIQM63A1[4]  (
	.FCO(data_count_cry[4]),
	.S(data_count_s[4]),
	.Y(data_count_RNIQM63A1_Y[4]),
	.B(data_count_Z[4]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[3])
);
defparam \data_count_RNIQM63A1[4] .INIT=20'h42200;
// @7:134
  ARI1 \data_count_RNIJRM9G1[5]  (
	.FCO(data_count_cry[5]),
	.S(data_count_s[5]),
	.Y(data_count_RNIJRM9G1_Y[5]),
	.B(data_count_Z[5]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[4])
);
defparam \data_count_RNIJRM9G1[5] .INIT=20'h42200;
// @7:134
  ARI1 \data_count_RNID17GM1[6]  (
	.FCO(data_count_cry[6]),
	.S(data_count_s[6]),
	.Y(data_count_RNID17GM1_Y[6]),
	.B(data_count_Z[6]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[5])
);
defparam \data_count_RNID17GM1[6] .INIT=20'h42200;
// @7:134
  ARI1 \data_count_RNI88NMS1[7]  (
	.FCO(data_count_cry[7]),
	.S(data_count_s[7]),
	.Y(data_count_RNI88NMS1_Y[7]),
	.B(data_count_Z[7]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[6])
);
defparam \data_count_RNI88NMS1[7] .INIT=20'h42200;
// @7:134
  ARI1 \data_count_RNI4G7T22[8]  (
	.FCO(data_count_cry[8]),
	.S(data_count_s[8]),
	.Y(data_count_RNI4G7T22_Y[8]),
	.B(data_count_Z[8]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[7])
);
defparam \data_count_RNI4G7T22[8] .INIT=20'h42200;
// @7:134
  ARI1 \data_count_RNO[10]  (
	.FCO(data_count_RNO_FCO[10]),
	.S(data_count_s[10]),
	.Y(data_count_RNO_Y[10]),
	.B(data_count_Z[10]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[9])
);
defparam \data_count_RNO[10] .INIT=20'h42200;
// @7:134
  ARI1 \data_count_RNI1PN392[9]  (
	.FCO(data_count_cry[9]),
	.S(data_count_s[9]),
	.Y(data_count_RNI1PN392_Y[9]),
	.B(data_count_Z[9]),
	.C(un1_control_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[8])
);
defparam \data_count_RNI1PN392[9] .INIT=20'h42200;
  ARI1 un1_state24_RNI0PFTK (
	.FCO(time_out_count_lcry_cy),
	.S(un1_state24_RNI0PFTK_S),
	.Y(un1_state24_RNI0PFTK_Y),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(un1_state24_i),
	.A(N_846_i),
	.FCI(VCC)
);
defparam un1_state24_RNI0PFTK.INIT=20'h40CAE;
  ARI1 \state_RNI967N31[1]  (
	.FCO(time_out_count),
	.S(state_RNI967N31_S[1]),
	.Y(state_RNI967N31_Y[1]),
	.B(AD_BUSY_c),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(time_out_count_lcry_cy)
);
defparam \state_RNI967N31[1] .INIT=20'h47700;
  ARI1 \time_out_count_RNIRKJ9D2[0]  (
	.FCO(time_out_count_cry[0]),
	.S(time_out_count_s[0]),
	.Y(time_out_count_RNIRKJ9D2_Y[0]),
	.B(state_RNI967N31_Y[1]),
	.C(time_out_count_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(time_out_count)
);
defparam \time_out_count_RNIRKJ9D2[0] .INIT=20'h48800;
  ARI1 \time_out_count_RNIE40SM3[1]  (
	.FCO(time_out_count_cry[1]),
	.S(time_out_count_s[1]),
	.Y(time_out_count_RNIE40SM3_Y[1]),
	.B(state_RNI967N31_Y[1]),
	.C(time_out_count_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(time_out_count_cry[0])
);
defparam \time_out_count_RNIE40SM3[1] .INIT=20'h48800;
  ARI1 \time_out_count_RNI2LCE05[2]  (
	.FCO(time_out_count_cry[2]),
	.S(time_out_count_s[2]),
	.Y(time_out_count_RNI2LCE05_Y[2]),
	.B(state_RNI967N31_Y[1]),
	.C(time_out_count_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(time_out_count_cry[1])
);
defparam \time_out_count_RNI2LCE05[2] .INIT=20'h48800;
  ARI1 \time_out_count_RNIN6P0A6[3]  (
	.FCO(time_out_count_cry[3]),
	.S(time_out_count_s[3]),
	.Y(time_out_count_RNIN6P0A6_Y[3]),
	.B(state_RNI967N31_Y[1]),
	.C(time_out_count_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(time_out_count_cry[2])
);
defparam \time_out_count_RNIN6P0A6[3] .INIT=20'h48800;
  ARI1 \time_out_count_RNIDP5JJ7[4]  (
	.FCO(time_out_count_cry[4]),
	.S(time_out_count_s[4]),
	.Y(time_out_count_RNIDP5JJ7_Y[4]),
	.B(state_RNI967N31_Y[1]),
	.C(time_out_count_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(time_out_count_cry[3])
);
defparam \time_out_count_RNIDP5JJ7[4] .INIT=20'h48800;
  ARI1 \time_out_count_RNO[6]  (
	.FCO(time_out_count_RNO_FCO[6]),
	.S(time_out_count_s[6]),
	.Y(time_out_count_RNO_Y[6]),
	.B(state_RNI967N31_Y[1]),
	.C(time_out_count_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(time_out_count_cry[5])
);
defparam \time_out_count_RNO[6] .INIT=20'h48800;
  ARI1 \time_out_count_RNI4DI5T8[5]  (
	.FCO(time_out_count_cry[5]),
	.S(time_out_count_s[5]),
	.Y(time_out_count_RNI4DI5T8_Y[5]),
	.B(state_RNI967N31_Y[1]),
	.C(time_out_count_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(time_out_count_cry[4])
);
defparam \time_out_count_RNI4DI5T8[5] .INIT=20'h48800;
// @7:283
  ARI1 un1_data_count_cry_0 (
	.FCO(un1_data_count_cry_0_Z),
	.S(un1_data_count_cry_0_S),
	.Y(un1_data_count_cry_0_Y),
	.B(data_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[0]),
	.FCI(GND)
);
defparam un1_data_count_cry_0.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_1 (
	.FCO(un1_data_count_cry_1_Z),
	.S(un1_data_count_cry_1_S),
	.Y(un1_data_count_cry_1_Y),
	.B(data_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[1]),
	.FCI(un1_data_count_cry_0_Z)
);
defparam un1_data_count_cry_1.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_2 (
	.FCO(un1_data_count_cry_2_Z),
	.S(un1_data_count_cry_2_S),
	.Y(un1_data_count_cry_2_Y),
	.B(data_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[2]),
	.FCI(un1_data_count_cry_1_Z)
);
defparam un1_data_count_cry_2.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_3 (
	.FCO(un1_data_count_cry_3_Z),
	.S(un1_data_count_cry_3_S),
	.Y(un1_data_count_cry_3_Y),
	.B(data_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[3]),
	.FCI(un1_data_count_cry_2_Z)
);
defparam un1_data_count_cry_3.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_4 (
	.FCO(un1_data_count_cry_4_Z),
	.S(un1_data_count_cry_4_S),
	.Y(un1_data_count_cry_4_Y),
	.B(data_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[4]),
	.FCI(un1_data_count_cry_3_Z)
);
defparam un1_data_count_cry_4.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_5 (
	.FCO(un1_data_count_cry_5_Z),
	.S(un1_data_count_cry_5_S),
	.Y(un1_data_count_cry_5_Y),
	.B(data_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[5]),
	.FCI(un1_data_count_cry_4_Z)
);
defparam un1_data_count_cry_5.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_6 (
	.FCO(un1_data_count_cry_6_Z),
	.S(un1_data_count_cry_6_S),
	.Y(un1_data_count_cry_6_Y),
	.B(data_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[6]),
	.FCI(un1_data_count_cry_5_Z)
);
defparam un1_data_count_cry_6.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_7 (
	.FCO(un1_data_count_cry_7_Z),
	.S(un1_data_count_cry_7_S),
	.Y(un1_data_count_cry_7_Y),
	.B(data_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[7]),
	.FCI(un1_data_count_cry_6_Z)
);
defparam un1_data_count_cry_7.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_8 (
	.FCO(un1_data_count_cry_8_Z),
	.S(un1_data_count_cry_8_S),
	.Y(un1_data_count_cry_8_Y),
	.B(data_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[8]),
	.FCI(un1_data_count_cry_7_Z)
);
defparam un1_data_count_cry_8.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_9 (
	.FCO(un1_data_count_cry_9_Z),
	.S(un1_data_count_cry_9_S),
	.Y(un1_data_count_cry_9_Y),
	.B(data_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[9]),
	.FCI(un1_data_count_cry_8_Z)
);
defparam un1_data_count_cry_9.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_10 (
	.FCO(un1_data_count_cry_10_Z),
	.S(un1_data_count_cry_10_S),
	.Y(un1_data_count_cry_10_Y),
	.B(data_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[10]),
	.FCI(un1_data_count_cry_9_Z)
);
defparam un1_data_count_cry_10.INIT=20'h5AA55;
// @7:283
  ARI1 un1_data_count_cry_11 (
	.FCO(un1_data_count_i_0),
	.S(un1_data_count_cry_11_S),
	.Y(un1_data_count_cry_11_Y),
	.B(data_length_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_data_count_cry_10_Z)
);
defparam un1_data_count_cry_11.INIT=20'h65500;
// @7:162
  CFG4 state8 (
	.A(clk_aq_high_Z[1]),
	.B(clk_aq_low_Z[1]),
	.C(clk_aq_high_Z[0]),
	.D(clk_aq_low_Z[0]),
	.Y(state8_Z)
);
defparam state8.INIT=16'h8000;
// @7:133
  CFG4 \status_ns_0[10]  (
	.A(status_ns_0_1_Z[10]),
	.B(N_1482),
	.C(N_1533),
	.D(status_ns_0_1_0_Z[10]),
	.Y(status_ns[10])
);
defparam \status_ns_0[10] .INIT=16'hEAFF;
// @7:133
  CFG3 \status_ns_0_1_0[10]  (
	.A(un42_li[1]),
	.B(N_1513_1),
	.C(status_Z[4]),
	.Y(status_ns_0_1_0_Z[10])
);
defparam \status_ns_0_1_0[10] .INIT=8'h7F;
// @7:133
  CFG4 \status_ns_0_o2_0[6]  (
	.A(status_Z[8]),
	.B(status_ns_0_a2_i_out),
	.C(status_N_5_mux),
	.D(status_ns_0_o2_0_1_Z[6]),
	.Y(N_1514)
);
defparam \status_ns_0_o2_0[6] .INIT=16'hAA02;
// @7:133
  CFG4 \status_ns_0_o2_0_1[6]  (
	.A(state8_Z),
	.B(control_Z[2]),
	.C(status_ns_0_a2_i_out),
	.D(un42_li[0]),
	.Y(status_ns_0_o2_0_1_Z[6])
);
defparam \status_ns_0_o2_0_1[6] .INIT=16'h0537;
// @7:133
  CFG4 \status_ns_0_0_1[11]  (
	.A(un42_li[0]),
	.B(control_Z[2]),
	.C(status_ns_0_0_1_1_Z[11]),
	.D(N_868),
	.Y(status_ns_0_0_1_Z[11])
);
defparam \status_ns_0_0_1[11] .INIT=16'hFF01;
// @7:133
  CFG4 \status_ns_0_0_1_1[11]  (
	.A(status_Z[11]),
	.B(status_Z[5]),
	.C(status_N_5_mux),
	.D(N_846_i),
	.Y(status_ns_0_0_1_1_Z[11])
);
defparam \status_ns_0_0_1_1[11] .INIT=16'h1555;
// @7:133
  CFG4 \state_ns_0[22]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[22]),
	.D(state_ns_0_1_Z[22]),
	.Y(state_ns[22])
);
defparam \state_ns_0[22] .INIT=16'hA0B3;
// @7:133
  CFG4 \state_ns_0_1[22]  (
	.A(un1_data_count_i_0),
	.B(state8_Z),
	.C(state_Z[22]),
	.D(state_Z[21]),
	.Y(state_ns_0_1_Z[22])
);
defparam \state_ns_0_1[22] .INIT=16'h45CF;
// @7:133
  CFG4 \status_ns_0_0_2_1[7]  (
	.A(status_Z[7]),
	.B(control_Z[2]),
	.C(status_ns_0_0_2_1_1_Z[7]),
	.D(un42_li[3]),
	.Y(status_ns_0_0_2_1_Z[7])
);
defparam \status_ns_0_0_2_1[7] .INIT=16'hFDDD;
// @7:133
  CFG4 \status_ns_0_0_2_1_1[7]  (
	.A(un42_li[0]),
	.B(N_848),
	.C(N_841),
	.D(status_ns_0_0_0_1_Z[7]),
	.Y(status_ns_0_0_2_1_1_Z[7])
);
defparam \status_ns_0_0_2_1_1[7] .INIT=16'h5700;
// @7:133
  CFG4 \status_ns_0_0_2[7]  (
	.A(un42_li[1]),
	.B(status_Z[1]),
	.C(N_1513_1),
	.D(status_ns_0_0_2_1_Z[7]),
	.Y(status_ns_0_0_2_Z[7])
);
defparam \status_ns_0_0_2[7] .INIT=16'h80FF;
// @7:133
  CFG4 \status_ns_0_0_0_1[7]  (
	.A(un42_li[4]),
	.B(un42_li[1]),
	.C(un42_li[2]),
	.D(un42_li[0]),
	.Y(status_ns_0_0_0_1_Z[7])
);
defparam \status_ns_0_0_0_1[7] .INIT=16'h3301;
// @7:160
  CFG3 un63_0 (
	.A(N_739),
	.B(status38),
	.C(state_Z[23]),
	.Y(un63_0_Z)
);
defparam un63_0.INIT=8'hD5;
// @7:133
  CFG2 \status_ns_0_o2_0_i_o2_0[2]  (
	.A(un42_li[3]),
	.B(control_Z[1]),
	.Y(status_ns_0_o2_0_i_o2_0_Z[2])
);
defparam \status_ns_0_o2_0_i_o2_0[2] .INIT=4'h7;
// @7:102
  CFG2 AD_SCLK (
	.A(ad_sclk_en_Z),
	.B(clk_sd),
	.Y(AD_SCLK_c)
);
defparam AD_SCLK.INIT=4'h8;
// @7:133
  CFG2 \un42_i_a2_2[0]  (
	.A(state_Z[15]),
	.B(state_Z[7]),
	.Y(N_737)
);
defparam \un42_i_a2_2[0] .INIT=4'h1;
// @7:353
  CFG2 \control_4[2]  (
	.A(ADC_WE_0_a2_0_a2),
	.B(PCI_EMU_TARGET_0_OPB_DO[2]),
	.Y(control_4_Z[2])
);
defparam \control_4[2] .INIT=4'h8;
// @7:319
  CFG2 \ADC_DO_10_0_iv_RNO[11]  (
	.A(control5),
	.B(clk_div_aq_Z[11]),
	.Y(clk_div_aq_m[11])
);
defparam \ADC_DO_10_0_iv_RNO[11] .INIT=4'h8;
// @7:319
  CFG2 \ADC_DO_10_0_iv_RNO[10]  (
	.A(control5),
	.B(clk_div_aq_Z[10]),
	.Y(clk_div_aq_m[10])
);
defparam \ADC_DO_10_0_iv_RNO[10] .INIT=4'h8;
// @7:319
  CFG2 \ADC_DO_10_0_iv_RNO[7]  (
	.A(control5),
	.B(clk_div_aq_Z[7]),
	.Y(clk_div_aq_m[7])
);
defparam \ADC_DO_10_0_iv_RNO[7] .INIT=4'h8;
// @7:133
  CFG2 ram_wr_clk_RNO (
	.A(state_Z[20]),
	.B(control_Z[2]),
	.Y(ram_wr_clk_RNO_Z)
);
defparam ram_wr_clk_RNO.INIT=4'h2;
// @7:319
  CFG2 \sp_RNIS9PG8[2]  (
	.A(un1_ADC_ADDR_3_i),
	.B(sp_Z[2]),
	.Y(sp_m[2])
);
defparam \sp_RNIS9PG8[2] .INIT=4'h8;
// @7:133
  CFG2 \state_ns_i_a2_0[0]  (
	.A(control_Z[0]),
	.B(control_Z[2]),
	.Y(N_1684)
);
defparam \state_ns_i_a2_0[0] .INIT=4'h2;
// @7:133
  CFG2 \state_ns_0_a2_1[1]  (
	.A(state_Z[1]),
	.B(AD_BUSY_c),
	.Y(N_1695)
);
defparam \state_ns_0_a2_1[1] .INIT=4'h2;
// @7:160
  CFG2 un50_0_a2 (
	.A(state_Z[3]),
	.B(state_Z[19]),
	.Y(N_730)
);
defparam un50_0_a2.INIT=4'h1;
// @7:295
  CFG2 un1_clk_aq_low (
	.A(clk_aq_low_Z[0]),
	.B(clk_aq_low_Z[1]),
	.Y(un1_clk_aq_low_Z)
);
defparam un1_clk_aq_low.INIT=4'h8;
// @7:353
  CFG2 \control_4_i_i_a2[0]  (
	.A(ADC_WE_0_a2_0_a2),
	.B(PCI_EMU_TARGET_0_OPB_DO[0]),
	.Y(N_369)
);
defparam \control_4_i_i_a2[0] .INIT=4'h8;
// @7:353
  CFG2 \control_4_i_i_a2[1]  (
	.A(ADC_WE_0_a2_0_a2),
	.B(PCI_EMU_TARGET_0_OPB_DO[1]),
	.Y(N_370)
);
defparam \control_4_i_i_a2[1] .INIT=4'h8;
// @7:133
  CFG2 \state_ns_0_o2_2[1]  (
	.A(state_Z[22]),
	.B(state_Z[0]),
	.Y(N_1626)
);
defparam \state_ns_0_o2_2[1] .INIT=4'hE;
// @7:319
  CFG2 \sp_RNIDUF68[12]  (
	.A(un1_ADC_ADDR_3_i),
	.B(sp[8]),
	.Y(sp_m[8])
);
defparam \sp_RNIDUF68[12] .INIT=4'h8;
// @7:334
  CFG2 un1_ADC_ADDR_1_0_a2_0_a2_1 (
	.A(OPB_ADDR_0),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[2]),
	.Y(un1_ADC_ADDR_1_i_1)
);
defparam un1_ADC_ADDR_1_0_a2_0_a2_1.INIT=4'h2;
// @7:337
  CFG2 un1_ADC_ADDR_2_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[4]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[5]),
	.Y(N_430)
);
defparam un1_ADC_ADDR_2_0_a2_0_a2_0.INIT=4'h1;
// @7:133
  CFG2 \un42_i_a2_0[3]  (
	.A(state_Z[14]),
	.B(state_Z[10]),
	.Y(N_732)
);
defparam \un42_i_a2_0[3] .INIT=4'h1;
// @7:133
  CFG2 \un42_i_a2_RNI2UMI6[2]  (
	.A(un42_li[2]),
	.B(un42_li[4]),
	.Y(N_841)
);
defparam \un42_i_a2_RNI2UMI6[2] .INIT=4'h7;
// @7:133
  CFG2 \status_ns_0_o2_0[10]  (
	.A(status_Z[11]),
	.B(status_Z[9]),
	.Y(N_1482)
);
defparam \status_ns_0_o2_0[10] .INIT=4'hE;
// @7:319
  CFG2 \ADC_DO_10_iv_5_RNO[1]  (
	.A(control6),
	.B(clk_div_sd_Z[1]),
	.Y(clk_div_sd_m[1])
);
defparam \ADC_DO_10_iv_5_RNO[1] .INIT=4'h8;
// @7:133
  CFG2 \status_ns_0_0_o2_0[4]  (
	.A(status_Z[5]),
	.B(status_Z[3]),
	.Y(N_862)
);
defparam \status_ns_0_0_o2_0[4] .INIT=4'hE;
// @7:133
  CFG2 \status_ns_i_0_a2[0]  (
	.A(status_Z[0]),
	.B(control_Z[2]),
	.Y(N_867)
);
defparam \status_ns_i_0_a2[0] .INIT=4'h1;
  CFG2 AD_CNVST_RNO (
	.A(N_846_i),
	.B(state_Z[1]),
	.Y(un1_state_3_i)
);
defparam AD_CNVST_RNO.INIT=4'hB;
// @7:319
  CFG4 \ADC_DO_10_0_iv_1[9]  (
	.A(clk_div_aq_Z[9]),
	.B(clk_div_sd_Z[9]),
	.C(control6),
	.D(control5),
	.Y(ADC_DO_10_0_iv_1_Z[9])
);
defparam \ADC_DO_10_0_iv_1[9] .INIT=16'hEAC0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[9]  (
	.A(un3_CLK_GEN_DO_6),
	.B(control7),
	.C(ram_opb_do[9]),
	.D(data_length_Z[9]),
	.Y(ADC_DO_10_0_iv_0_Z[9])
);
defparam \ADC_DO_10_0_iv_0[9] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_iv_3[2]  (
	.A(control4),
	.B(control5),
	.C(clk_div_aq_Z[2]),
	.D(control_Z[2]),
	.Y(ADC_DO_10_iv_3_Z[2])
);
defparam \ADC_DO_10_iv_3[2] .INIT=16'hEAC0;
// @7:319
  CFG4 \ADC_DO_10_iv_2[2]  (
	.A(control7),
	.B(control6),
	.C(data_length_Z[2]),
	.D(clk_div_sd_Z[2]),
	.Y(ADC_DO_10_iv_2_Z[2])
);
defparam \ADC_DO_10_iv_2[2] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_1[6]  (
	.A(clk_div_aq_Z[6]),
	.B(clk_div_sd_Z[6]),
	.C(control6),
	.D(control5),
	.Y(ADC_DO_10_0_iv_1_Z[6])
);
defparam \ADC_DO_10_0_iv_1[6] .INIT=16'hEAC0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[6]  (
	.A(un3_CLK_GEN_DO_6),
	.B(control7),
	.C(ram_opb_do[6]),
	.D(data_length_Z[6]),
	.Y(ADC_DO_10_0_iv_0_Z[6])
);
defparam \ADC_DO_10_0_iv_0[6] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_1[5]  (
	.A(clk_div_aq_Z[5]),
	.B(clk_div_sd_Z[5]),
	.C(control6),
	.D(control5),
	.Y(ADC_DO_10_0_iv_1_Z[5])
);
defparam \ADC_DO_10_0_iv_1[5] .INIT=16'hEAC0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[5]  (
	.A(un3_CLK_GEN_DO_6),
	.B(control7),
	.C(ram_opb_do[5]),
	.D(data_length_Z[5]),
	.Y(ADC_DO_10_0_iv_0_Z[5])
);
defparam \ADC_DO_10_0_iv_0[5] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_iv_3[1]  (
	.A(control4),
	.B(control5),
	.C(clk_div_aq_Z[1]),
	.D(control_Z[1]),
	.Y(ADC_DO_10_iv_3_Z[1])
);
defparam \ADC_DO_10_iv_3[1] .INIT=16'hEAC0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_2[4]  (
	.A(clk_div_aq_Z[4]),
	.B(clk_div_sd_Z[4]),
	.C(control6),
	.D(control5),
	.Y(ADC_DO_10_0_iv_2_Z[4])
);
defparam \ADC_DO_10_0_iv_2[4] .INIT=16'hEAC0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[4]  (
	.A(un3_CLK_GEN_DO_6),
	.B(un1_ADC_ADDR_1_i),
	.C(un42_li[4]),
	.D(ram_opb_do[4]),
	.Y(ADC_DO_10_0_iv_0_Z[4])
);
defparam \ADC_DO_10_0_iv_0[4] .INIT=16'hAE0C;
// @7:319
  CFG4 \ADC_DO_10_0_iv_1[8]  (
	.A(clk_div_aq_Z[8]),
	.B(clk_div_sd_Z[8]),
	.C(control6),
	.D(control5),
	.Y(ADC_DO_10_0_iv_1_Z[8])
);
defparam \ADC_DO_10_0_iv_1[8] .INIT=16'hEAC0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[8]  (
	.A(un3_CLK_GEN_DO_6),
	.B(control7),
	.C(ram_opb_do[8]),
	.D(data_length_Z[8]),
	.Y(ADC_DO_10_0_iv_0_Z[8])
);
defparam \ADC_DO_10_0_iv_0[8] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_iv_3[0]  (
	.A(control4),
	.B(control5),
	.C(control_Z[0]),
	.D(clk_div_aq_Z[0]),
	.Y(ADC_DO_10_iv_3_Z[0])
);
defparam \ADC_DO_10_iv_3[0] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_iv_2[0]  (
	.A(control7),
	.B(control6),
	.C(data_length_Z[0]),
	.D(clk_div_sd_Z[0]),
	.Y(ADC_DO_10_iv_2_Z[0])
);
defparam \ADC_DO_10_iv_2[0] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_2[3]  (
	.A(control7),
	.B(control6),
	.C(data_length_Z[3]),
	.D(clk_div_sd_Z[3]),
	.Y(ADC_DO_10_0_iv_2_Z[3])
);
defparam \ADC_DO_10_0_iv_2[3] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[13]  (
	.A(ram_opb_do[13]),
	.B(clk_div_sd_Z[13]),
	.C(un3_CLK_GEN_DO_6),
	.D(control6),
	.Y(ADC_DO_10_0_iv_0_Z[13])
);
defparam \ADC_DO_10_0_iv_0[13] .INIT=16'hECA0;
// @7:98
  CFG4 un1_ADC_ADDR_7_tz_5 (
	.A(control5),
	.B(control4),
	.C(control6),
	.D(control7),
	.Y(un1_ADC_ADDR_7_tz_5_Z)
);
defparam un1_ADC_ADDR_7_tz_5.INIT=16'h0001;
// @7:98
  CFG3 un1_ADC_ADDR_7_tz_1 (
	.A(un3_CLK_GEN_DO_6),
	.B(un1_ADC_ADDR_2_i),
	.C(un1_ADC_ADDR_1_i),
	.Y(un1_ADC_ADDR_7_tz_1_Z)
);
defparam un1_ADC_ADDR_7_tz_1.INIT=8'h01;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[12]  (
	.A(ram_opb_do[12]),
	.B(clk_div_sd_Z[12]),
	.C(un3_CLK_GEN_DO_6),
	.D(control6),
	.Y(ADC_DO_10_0_iv_0_Z[12])
);
defparam \ADC_DO_10_0_iv_0[12] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[11]  (
	.A(un3_CLK_GEN_DO_6),
	.B(control7),
	.C(ram_opb_do[11]),
	.D(data_length_Z[11]),
	.Y(ADC_DO_10_0_iv_0_Z[11])
);
defparam \ADC_DO_10_0_iv_0[11] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[7]  (
	.A(un3_CLK_GEN_DO_6),
	.B(control7),
	.C(ram_opb_do[7]),
	.D(data_length_Z[7]),
	.Y(ADC_DO_10_0_iv_0_Z[7])
);
defparam \ADC_DO_10_0_iv_0[7] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[10]  (
	.A(un3_CLK_GEN_DO_6),
	.B(control7),
	.C(ram_opb_do[10]),
	.D(data_length_Z[10]),
	.Y(ADC_DO_10_0_iv_0_Z[10])
);
defparam \ADC_DO_10_0_iv_0[10] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[14]  (
	.A(ram_opb_do[14]),
	.B(clk_div_sd_Z[14]),
	.C(un3_CLK_GEN_DO_6),
	.D(control6),
	.Y(ADC_DO_10_0_iv_0_Z[14])
);
defparam \ADC_DO_10_0_iv_0[14] .INIT=16'hECA0;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[15]  (
	.A(ram_opb_do[15]),
	.B(clk_div_sd_Z[15]),
	.C(un3_CLK_GEN_DO_6),
	.D(control6),
	.Y(ADC_DO_10_0_iv_0_Z[15])
);
defparam \ADC_DO_10_0_iv_0[15] .INIT=16'hECA0;
// @7:133
  CFG4 \status_ns_0_a5_0_1[1]  (
	.A(status_Z[1]),
	.B(control_Z[2]),
	.C(un42_li[1]),
	.D(un42_li[3]),
	.Y(status_ns_0_a5_0_1_Z[1])
);
defparam \status_ns_0_a5_0_1[1] .INIT=16'h2022;
// @7:133
  CFG3 \state_ns_0_a5_1_0[2]  (
	.A(state_Z[2]),
	.B(AD_BUSY_c),
	.C(time_out_count_Z[6]),
	.Y(state_ns_0_a5_1[2])
);
defparam \state_ns_0_a5_1_0[2] .INIT=8'h08;
// @7:133
  CFG3 \status_ns_0_a5_1_0[1]  (
	.A(control_Z[2]),
	.B(status_Z[1]),
	.C(un42_li[0]),
	.Y(status_ns_0_a5_1_0_Z[1])
);
defparam \status_ns_0_a5_1_0[1] .INIT=8'h40;
// @7:133
  CFG4 \status_ns_0_a5_2_1[1]  (
	.A(status_Z[1]),
	.B(control_Z[2]),
	.C(un42_li[0]),
	.D(un42_li[1]),
	.Y(status_ns_0_a5_2_1_Z[1])
);
defparam \status_ns_0_a5_2_1[1] .INIT=16'h0002;
// @7:133
  CFG3 \un42_i_a2_1[1]  (
	.A(state_Z[23]),
	.B(N_730),
	.C(state_Z[11]),
	.Y(un42_i_a2_1_Z[1])
);
defparam \un42_i_a2_1[1] .INIT=8'h04;
// @7:133
  CFG3 \state_ns_0_a5_0_0_a2_1[3]  (
	.A(AD_BUSY_c),
	.B(state_Z[2]),
	.C(control_Z[2]),
	.Y(state_ns_0_a5_0_0_a2_1_Z[3])
);
defparam \state_ns_0_a5_0_0_a2_1[3] .INIT=8'h04;
// @7:133
  CFG4 \un42_i_a2_3[2]  (
	.A(state_Z[5]),
	.B(state_Z[13]),
	.C(state_Z[12]),
	.D(state_Z[6]),
	.Y(un42_i_a2_3_Z[2])
);
defparam \un42_i_a2_3[2] .INIT=16'h0001;
// @7:133
  CFG3 \un42_i_a2_2[2]  (
	.A(state_Z[4]),
	.B(state_Z[14]),
	.C(state_Z[22]),
	.Y(un42_i_a2_2_Z[2])
);
defparam \un42_i_a2_2[2] .INIT=8'h01;
// @7:133
  CFG3 \un42_i_a2_1[4]  (
	.A(state_Z[17]),
	.B(state_Z[16]),
	.C(state_Z[19]),
	.Y(un42_i_a2_1_Z[4])
);
defparam \un42_i_a2_1[4] .INIT=8'h01;
// @7:133
  CFG4 \un42_i_a2_3[0]  (
	.A(state_Z[5]),
	.B(state_Z[13]),
	.C(state_Z[21]),
	.D(state_Z[23]),
	.Y(un42_i_a2_3_Z[0])
);
defparam \un42_i_a2_3[0] .INIT=16'h0001;
// @7:133
  CFG4 \un42_i_a2_2_0[0]  (
	.A(state_Z[17]),
	.B(state_Z[9]),
	.C(state_Z[1]),
	.D(state_Z[11]),
	.Y(un42_i_a2_2_Z[0])
);
defparam \un42_i_a2_2_0[0] .INIT=16'h0001;
// @7:133
  CFG4 \un42_i_a2_3[3]  (
	.A(state_Z[12]),
	.B(state_Z[9]),
	.C(state_Z[8]),
	.D(state_Z[15]),
	.Y(un42_i_a2_3_Z[3])
);
defparam \un42_i_a2_3[3] .INIT=16'h0001;
// @7:191
  CFG4 \state61.state61_i_a2_1  (
	.A(state_Z[14]),
	.B(state_Z[2]),
	.C(state_Z[10]),
	.D(state_Z[6]),
	.Y(state61_i_a2_1)
);
defparam \state61.state61_i_a2_1 .INIT=16'h0001;
// @7:133
  CFG4 \state_ns_0_a2_3_4[1]  (
	.A(status_Z[9]),
	.B(status_Z[8]),
	.C(status_Z[6]),
	.D(status_Z[2]),
	.Y(state_ns_0_a2_3_4_Z[1])
);
defparam \state_ns_0_a2_3_4[1] .INIT=16'h0001;
// @7:133
  CFG4 \state_ns_0_a2_3_3[1]  (
	.A(status_Z[0]),
	.B(status_Z[11]),
	.C(status_Z[3]),
	.D(status_Z[5]),
	.Y(state_ns_0_a2_3_3_Z[1])
);
defparam \state_ns_0_a2_3_3[1] .INIT=16'h0001;
// @7:133
  CFG4 \state_ns_0_o2_0_tz_5[1]  (
	.A(status_Z[11]),
	.B(status_Z[5]),
	.C(status_Z[2]),
	.D(status_Z[6]),
	.Y(state_ns_0_o2_0_tz_5_Z[1])
);
defparam \state_ns_0_o2_0_tz_5[1] .INIT=16'hFFFE;
// @7:133
  CFG4 \state_ns_0_o2_0_tz_4[1]  (
	.A(status_Z[3]),
	.B(status_Z[9]),
	.C(status_Z[8]),
	.D(status_Z[0]),
	.Y(state_ns_0_o2_0_tz_4_Z[1])
);
defparam \state_ns_0_o2_0_tz_4[1] .INIT=16'hFFFE;
// @7:133
  CFG3 \un41_i_a2_0_0[3]  (
	.A(status_Z[11]),
	.B(status_Z[9]),
	.C(status_Z[8]),
	.Y(un41_i_a2_0[3])
);
defparam \un41_i_a2_0_0[3] .INIT=8'h01;
// @7:133
  CFG4 \un41_i_a2[0]  (
	.A(status_Z[10]),
	.B(status_Z[7]),
	.C(status_Z[4]),
	.D(status_Z[1]),
	.Y(status38)
);
defparam \un41_i_a2[0] .INIT=16'h0001;
// @7:196
  CFG4 un1_time_out_count_1lto4 (
	.A(time_out_count_Z[3]),
	.B(time_out_count_Z[2]),
	.C(time_out_count_Z[1]),
	.D(time_out_count_Z[4]),
	.Y(N_1622)
);
defparam un1_time_out_count_1lto4.INIT=16'h57FF;
// @7:133
  CFG3 \state_ns_0_o2_6[1]  (
	.A(time_out_count_Z[4]),
	.B(time_out_count_Z[3]),
	.C(time_out_count_Z[2]),
	.Y(N_1619)
);
defparam \state_ns_0_o2_6[1] .INIT=8'hFE;
// @7:133
  CFG4 \un41_i_a2[1]  (
	.A(status_Z[11]),
	.B(status_Z[8]),
	.C(status_Z[5]),
	.D(status_Z[2]),
	.Y(N_1175)
);
defparam \un41_i_a2[1] .INIT=16'h0001;
// @7:133
  CFG3 \status_ns_0_a5_c[6]  (
	.A(control_Z[2]),
	.B(status_Z[6]),
	.C(un42_li[0]),
	.Y(status_ns_0_a5_c_Z[6])
);
defparam \status_ns_0_a5_c[6] .INIT=8'h04;
// @7:133
  CFG3 \un42_i_a2_0[2]  (
	.A(state_Z[20]),
	.B(state_Z[21]),
	.C(state_Z[23]),
	.Y(N_734)
);
defparam \un42_i_a2_0[2] .INIT=8'h01;
// @7:160
  CFG3 ad_sclk_en_2_f0 (
	.A(state_Z[3]),
	.B(ad_sclk_en_Z),
	.C(state_Z[19]),
	.Y(ad_sclk_en_2)
);
defparam ad_sclk_en_2_f0.INIT=8'h0E;
// @7:343
  CFG3 un1_ADC_ADDR_3_0_a2_0_a2_0 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[11]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[7]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[6]),
	.Y(N_441)
);
defparam un1_ADC_ADDR_3_0_a2_0_a2_0.INIT=8'h02;
// @7:343
  CFG3 un1_ADC_ADDR_3_0_a2_0_a2_1 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[10]),
	.B(PCI_EMU_TARGET_0_OPB_ADDR[9]),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[8]),
	.Y(N_471)
);
defparam un1_ADC_ADDR_3_0_a2_0_a2_1.INIT=8'h10;
// @7:133
  CFG2 \un42_i_a2_RNI3D2S9[3]  (
	.A(N_841),
	.B(un42_li[3]),
	.Y(N_842)
);
defparam \un42_i_a2_RNI3D2S9[3] .INIT=4'hB;
// @7:133
  CFG4 \status_ns_0_o2[10]  (
	.A(un42_li[3]),
	.B(un42_li[4]),
	.C(un42_li[1]),
	.D(un42_li[2]),
	.Y(N_1468)
);
defparam \status_ns_0_o2[10] .INIT=16'hFFFD;
// @7:133
  CFG3 \status_ns_0_0_a2_1[4]  (
	.A(control_Z[2]),
	.B(status_Z[4]),
	.C(un42_li[0]),
	.Y(N_105)
);
defparam \status_ns_0_0_a2_1[4] .INIT=8'h40;
// @7:319
  CFG4 \ADC_DO_10_iv_5[1]  (
	.A(control7),
	.B(clk_div_sd_m[1]),
	.C(data_length_Z[1]),
	.D(ADC_DO_10_iv_3_Z[1]),
	.Y(ADC_DO_10_iv_5_Z[1])
);
defparam \ADC_DO_10_iv_5[1] .INIT=16'hFFEC;
// @7:319
  CFG3 \ADC_DO_10_0_iv_1[4]  (
	.A(data_length_Z[4]),
	.B(control7),
	.C(ADC_DO_10_0_iv_0_Z[4]),
	.Y(ADC_DO_10_0_iv_1_Z[4])
);
defparam \ADC_DO_10_0_iv_1[4] .INIT=8'hF8;
// @7:160
  CFG4 un1_state_2_i_a2_2 (
	.A(state_Z[3]),
	.B(state_Z[2]),
	.C(state_Z[1]),
	.D(N_1626),
	.Y(un1_state_2_i_a2_2_Z)
);
defparam un1_state_2_i_a2_2.INIT=16'h0001;
// @7:133
  CFG4 \status_ns_i_a2_1_0_o2[0]  (
	.A(time_out_count_Z[5]),
	.B(AD_BUSY_c),
	.C(N_1619),
	.D(time_out_count_Z[6]),
	.Y(N_846_i)
);
defparam \status_ns_i_a2_1_0_o2[0] .INIT=16'h2000;
// @7:319
  CFG4 \ADC_DO_10_0_iv[7]  (
	.A(control6),
	.B(ADC_DO_10_0_iv_0_Z[7]),
	.C(clk_div_sd_Z[7]),
	.D(clk_div_aq_m[7]),
	.Y(ADC_DO_10[7])
);
defparam \ADC_DO_10_0_iv[7] .INIT=16'hFFEC;
// @7:319
  CFG4 \ADC_DO_10_0_iv[11]  (
	.A(control6),
	.B(ADC_DO_10_0_iv_0_Z[11]),
	.C(clk_div_sd_Z[11]),
	.D(clk_div_aq_m[11]),
	.Y(ADC_DO_10[11])
);
defparam \ADC_DO_10_0_iv[11] .INIT=16'hFFEC;
// @7:319
  CFG4 \ADC_DO_10_0_iv[10]  (
	.A(control6),
	.B(ADC_DO_10_0_iv_0_Z[10]),
	.C(clk_div_sd_Z[10]),
	.D(clk_div_aq_m[10]),
	.Y(ADC_DO_10[10])
);
defparam \ADC_DO_10_0_iv[10] .INIT=16'hFFEC;
// @7:133
  CFG4 \un41_i_a2[3]  (
	.A(un41_i_a2_0[3]),
	.B(status_Z[10]),
	.C(status_Z[7]),
	.D(status_Z[6]),
	.Y(N_1177)
);
defparam \un41_i_a2[3] .INIT=16'h0002;
// @7:133
  CFG4 \un41_i_a2[2]  (
	.A(N_862),
	.B(status_Z[10]),
	.C(status_Z[4]),
	.D(N_1482),
	.Y(N_1176)
);
defparam \un41_i_a2[2] .INIT=16'h0001;
// @7:191
  CFG3 \state61.state61_i_a2  (
	.A(state_Z[22]),
	.B(state61_i_a2_1),
	.C(state_Z[18]),
	.Y(N_739)
);
defparam \state61.state61_i_a2 .INIT=8'h04;
// @7:148
  CFG3 un48_0_a2 (
	.A(control_Z[1]),
	.B(status38),
	.C(control_Z[2]),
	.Y(N_1213)
);
defparam un48_0_a2.INIT=8'h04;
// @7:319
  CFG3 \ADC_DO_10_0_iv[15]  (
	.A(control5),
	.B(ADC_DO_10_0_iv_0_Z[15]),
	.C(clk_div_aq_Z[15]),
	.Y(ADC_DO_10[15])
);
defparam \ADC_DO_10_0_iv[15] .INIT=8'hEC;
// @7:319
  CFG3 \ADC_DO_10_0_iv[14]  (
	.A(control5),
	.B(ADC_DO_10_0_iv_0_Z[14]),
	.C(clk_div_aq_Z[14]),
	.Y(ADC_DO_10[14])
);
defparam \ADC_DO_10_0_iv[14] .INIT=8'hEC;
// @7:192
  CFG4 un1_state24 (
	.A(time_out_count_Z[5]),
	.B(AD_BUSY_c),
	.C(N_1622),
	.D(time_out_count_Z[6]),
	.Y(un1_state24_i)
);
defparam un1_state24.INIT=16'hFFBF;
// @7:133
  CFG3 \status_ns_0_a5_2[1]  (
	.A(un42_li[4]),
	.B(un42_li[2]),
	.C(status_ns_0_a5_2_1_Z[1]),
	.Y(N_1492)
);
defparam \status_ns_0_a5_2[1] .INIT=8'hE0;
// @7:133
  CFG4 \un42_i_a2[3]  (
	.A(N_732),
	.B(un42_i_a2_3_Z[3]),
	.C(state_Z[13]),
	.D(state_Z[11]),
	.Y(un42_li[3])
);
defparam \un42_i_a2[3] .INIT=16'h0008;
// @7:133
  CFG4 status_m2_0_a2 (
	.A(control_Z[1]),
	.B(un42_li[3]),
	.C(un42_li[1]),
	.D(N_841),
	.Y(status_N_5_mux)
);
defparam status_m2_0_a2.INIT=16'h0080;
// @7:133
  CFG3 \status_ns_0_a2_0_0_a2[2]  (
	.A(un42_li[0]),
	.B(N_1468),
	.C(control_Z[2]),
	.Y(N_1545)
);
defparam \status_ns_0_a2_0_0_a2[2] .INIT=8'h01;
  CFG3 AD_CNVSTce_RNO (
	.A(state_Z[1]),
	.B(un1_state24_i),
	.C(state_Z[2]),
	.Y(N_6_mux)
);
defparam AD_CNVSTce_RNO.INIT=8'h15;
// @7:133
  CFG4 \status_ns_0_0[10]  (
	.A(un42_li[0]),
	.B(N_1468),
	.C(control_Z[2]),
	.D(status_Z[10]),
	.Y(status_ns_0_0_Z[10])
);
defparam \status_ns_0_0[10] .INIT=16'h0E00;
// @7:319
  CFG4 \ADC_DO_10_iv_0[1]  (
	.A(ram_opb_do[1]),
	.B(N_1175),
	.C(un1_ADC_ADDR_2_i),
	.D(un3_CLK_GEN_DO_6),
	.Y(ADC_DO_10_iv_0_Z[1])
);
defparam \ADC_DO_10_iv_0[1] .INIT=16'hBA30;
// @7:319
  CFG4 \ADC_DO_10_iv_0[0]  (
	.A(status38),
	.B(ram_opb_do[0]),
	.C(un3_CLK_GEN_DO_6),
	.D(un1_ADC_ADDR_2_i),
	.Y(ADC_DO_10_iv_0_Z[0])
);
defparam \ADC_DO_10_iv_0[0] .INIT=16'hD5C0;
// @7:133
  CFG3 \state_ns_0_a5_0_0[1]  (
	.A(time_out_count_Z[6]),
	.B(N_1695),
	.C(N_1619),
	.Y(state_ns_0_a5_0_0_Z[1])
);
defparam \state_ns_0_a5_0_0[1] .INIT=8'h4C;
// @7:319
  CFG4 \ADC_DO_10_0_iv[5]  (
	.A(sp_Z[5]),
	.B(un1_ADC_ADDR_3_i),
	.C(ADC_DO_10_0_iv_0_Z[5]),
	.D(ADC_DO_10_0_iv_1_Z[5]),
	.Y(ADC_DO_10[5])
);
defparam \ADC_DO_10_0_iv[5] .INIT=16'hFFF8;
// @7:160
  CFG2 un1_state_2_i_a2 (
	.A(un1_state_2_i_a2_2_Z),
	.B(N_734),
	.Y(N_727)
);
defparam un1_state_2_i_a2.INIT=4'h8;
// @7:319
  CFG4 \ADC_DO_10_0_iv[6]  (
	.A(sp_Z[2]),
	.B(un1_ADC_ADDR_3_i),
	.C(ADC_DO_10_0_iv_0_Z[6]),
	.D(ADC_DO_10_0_iv_1_Z[6]),
	.Y(ADC_DO_10[6])
);
defparam \ADC_DO_10_0_iv[6] .INIT=16'hFFF8;
// @7:319
  CFG4 \ADC_DO_10_0_iv[9]  (
	.A(sp_Z[2]),
	.B(un1_ADC_ADDR_3_i),
	.C(ADC_DO_10_0_iv_0_Z[9]),
	.D(ADC_DO_10_0_iv_1_Z[9]),
	.Y(ADC_DO_10[9])
);
defparam \ADC_DO_10_0_iv[9] .INIT=16'hFFF8;
// @7:319
  CFG4 \ADC_DO_10_0_iv[13]  (
	.A(sp_m[2]),
	.B(ADC_DO_10_0_iv_0_Z[13]),
	.C(clk_div_aq_Z[13]),
	.D(control5),
	.Y(ADC_DO_10[13])
);
defparam \ADC_DO_10_0_iv[13] .INIT=16'hFEEE;
// @7:133
  CFG4 \un42_i_a2[4]  (
	.A(un42_i_a2_1_Z[4]),
	.B(N_734),
	.C(state_Z[18]),
	.D(state_Z[22]),
	.Y(un42_li[4])
);
defparam \un42_i_a2[4] .INIT=16'h0008;
// @7:133
  CFG3 \un42_i_a2[1]  (
	.A(un42_i_a2_1_Z[1]),
	.B(N_739),
	.C(N_737),
	.Y(un42_li[1])
);
defparam \un42_i_a2[1] .INIT=8'h80;
// @7:133
  CFG4 \un42_i_a2[0]  (
	.A(un42_i_a2_2_Z[0]),
	.B(N_730),
	.C(N_737),
	.D(un42_i_a2_3_Z[0]),
	.Y(un42_li[0])
);
defparam \un42_i_a2[0] .INIT=16'h8000;
// @7:319
  CFG4 \ADC_DO_10_0_iv[12]  (
	.A(sp_m[8]),
	.B(ADC_DO_10_0_iv_0_Z[12]),
	.C(clk_div_aq_Z[12]),
	.D(control5),
	.Y(ADC_DO_10[12])
);
defparam \ADC_DO_10_0_iv[12] .INIT=16'hFEEE;
// @7:319
  CFG3 \ADC_DO_10_0_iv[8]  (
	.A(ADC_DO_10_0_iv_1_Z[8]),
	.B(sp_m[8]),
	.C(ADC_DO_10_0_iv_0_Z[8]),
	.Y(ADC_DO_10[8])
);
defparam \ADC_DO_10_0_iv[8] .INIT=8'hFE;
// @7:133
  CFG4 \state_ns_0_a5_1_1[23]  (
	.A(time_out_count_Z[6]),
	.B(time_out_count_Z[5]),
	.C(N_1619),
	.D(N_1695),
	.Y(state_ns_0_a5_1_1_Z[23])
);
defparam \state_ns_0_a5_1_1[23] .INIT=16'h8000;
// @7:133
  CFG4 \state_ns_0_o2_0[1]  (
	.A(N_1684),
	.B(control_Z[1]),
	.C(state_ns_0_o2_0_tz_5_Z[1]),
	.D(state_ns_0_o2_0_tz_4_Z[1]),
	.Y(N_1616)
);
defparam \state_ns_0_o2_0[1] .INIT=16'h2220;
// @7:122
  CFG2 clk_div_aq_1_sqmuxa (
	.A(control5),
	.B(ADC_WE_0_a2_0_a2),
	.Y(clk_div_aq_1_sqmuxa_Z)
);
defparam clk_div_aq_1_sqmuxa.INIT=4'h8;
// @7:122
  CFG2 clk_div_sd_1_sqmuxa (
	.A(control6),
	.B(ADC_WE_0_a2_0_a2),
	.Y(clk_div_sd_1_sqmuxa_Z)
);
defparam clk_div_sd_1_sqmuxa.INIT=4'h8;
// @7:122
  CFG2 data_length_1_sqmuxa (
	.A(control7),
	.B(ADC_WE_0_a2_0_a2),
	.Y(data_length_1_sqmuxa_Z)
);
defparam data_length_1_sqmuxa.INIT=4'h8;
// @7:134
  CFG2 un65_1 (
	.A(N_1213),
	.B(N_1626),
	.Y(un65_1_Z)
);
defparam un65_1.INIT=4'hB;
// @7:134
  CFG3 un1_control_1 (
	.A(control_Z[2]),
	.B(state_Z[23]),
	.C(status38),
	.Y(un1_control_1_Z)
);
defparam un1_control_1.INIT=8'hAE;
// @7:133
  CFG3 \state_ns_0_o2_4[1]  (
	.A(control_Z[1]),
	.B(state_ns_0_a2_3_3_Z[1]),
	.C(state_ns_0_a2_3_4_Z[1]),
	.Y(N_1598)
);
defparam \state_ns_0_o2_4[1] .INIT=8'hEA;
// @7:337
  CFG3 un1_ADC_ADDR_2_0_a2_0_a2_1 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[0]),
	.B(N_441),
	.C(N_241),
	.Y(N_467)
);
defparam un1_ADC_ADDR_2_0_a2_0_a2_1.INIT=8'h04;
// @7:133
  CFG3 \status_ns_0_i_a2_0[2]  (
	.A(status_Z[2]),
	.B(N_1468),
	.C(status_Z[1]),
	.Y(N_95)
);
defparam \status_ns_0_i_a2_0[2] .INIT=8'h45;
// @7:133
  CFG4 \status_ns_0_0_o2_2[7]  (
	.A(time_out_count_Z[5]),
	.B(AD_BUSY_c),
	.C(N_1622),
	.D(time_out_count_Z[6]),
	.Y(N_848)
);
defparam \status_ns_0_0_o2_2[7] .INIT=16'h3373;
// @7:133
  CFG2 \status_ns_0_a5_1[8]  (
	.A(N_1545),
	.B(status_Z[7]),
	.Y(N_1516)
);
defparam \status_ns_0_a5_1[8] .INIT=4'h8;
// @7:133
  CFG2 \status_ns_0_a5_1[5]  (
	.A(N_1545),
	.B(status_Z[4]),
	.Y(N_1506)
);
defparam \status_ns_0_a5_1[5] .INIT=4'h8;
// @7:133
  CFG4 AD_CNVSTce (
	.A(control_Z[1]),
	.B(control_Z[2]),
	.C(N_6_mux),
	.D(status38),
	.Y(AD_CNVSTce_Z)
);
defparam AD_CNVSTce.INIT=16'h0203;
// @7:133
  CFG3 \un41_i_a2_RNIOAA8B[0]  (
	.A(control_Z[1]),
	.B(status38),
	.C(control_Z[2]),
	.Y(N_1134_i)
);
defparam \un41_i_a2_RNIOAA8B[0] .INIT=8'h0B;
// @7:319
  CFG4 \ADC_DO_10_iv_0[2]  (
	.A(ram_opb_do[2]),
	.B(N_1176),
	.C(un1_ADC_ADDR_2_i),
	.D(un3_CLK_GEN_DO_6),
	.Y(ADC_DO_10_iv_0_Z[2])
);
defparam \ADC_DO_10_iv_0[2] .INIT=16'hBA30;
// @7:319
  CFG3 \ADC_DO_10_iv_1[1]  (
	.A(un42_li[1]),
	.B(un1_ADC_ADDR_1_i),
	.C(ADC_DO_10_iv_0_Z[1]),
	.Y(ADC_DO_10_iv_1_Z[1])
);
defparam \ADC_DO_10_iv_1[1] .INIT=8'hF4;
// @7:319
  CFG4 \ADC_DO_10_0_iv_0[3]  (
	.A(ram_opb_do[3]),
	.B(N_1177),
	.C(un1_ADC_ADDR_2_i),
	.D(un3_CLK_GEN_DO_6),
	.Y(ADC_DO_10_0_iv_0_Z[3])
);
defparam \ADC_DO_10_0_iv_0[3] .INIT=16'hBA30;
// @7:160
  CFG3 un63 (
	.A(un63_0_Z),
	.B(un42_li[4]),
	.C(un42_li[2]),
	.Y(un63_Z)
);
defparam un63.INIT=8'hFE;
// @7:319
  CFG4 \ADC_DO_10_0_iv[4]  (
	.A(sp_Z[0]),
	.B(un1_ADC_ADDR_3_i),
	.C(ADC_DO_10_0_iv_1_Z[4]),
	.D(ADC_DO_10_0_iv_2_Z[4]),
	.Y(ADC_DO_10[4])
);
defparam \ADC_DO_10_0_iv[4] .INIT=16'hFFF8;
// @7:133
  CFG4 \un42_i_a2[2]  (
	.A(un42_i_a2_3_Z[2]),
	.B(un42_i_a2_2_Z[2]),
	.C(N_734),
	.D(N_737),
	.Y(un42_li[2])
);
defparam \un42_i_a2[2] .INIT=16'h8000;
// @7:343
  CFG3 un1_ADC_ADDR_3_0_a2_0_a2 (
	.A(N_471),
	.B(N_434),
	.C(N_441),
	.Y(un1_ADC_ADDR_3_i)
);
defparam un1_ADC_ADDR_3_0_a2_0_a2.INIT=8'h80;
// @7:337
  CFG4 un1_ADC_ADDR_2_0_a2_0_a2 (
	.A(N_430),
	.B(N_467),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.D(un1_ADC_ADDR_1_i_1),
	.Y(un1_ADC_ADDR_2_i)
);
defparam un1_ADC_ADDR_2_0_a2_0_a2.INIT=16'h0800;
// @7:334
  CFG4 un1_ADC_ADDR_1_0_a2_0_a2 (
	.A(N_430),
	.B(N_467),
	.C(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.D(un1_ADC_ADDR_1_i_1),
	.Y(un1_ADC_ADDR_1_i)
);
defparam un1_ADC_ADDR_1_0_a2_0_a2.INIT=16'h8000;
// @7:133
  CFG4 \status_ns_0_0_a2[11]  (
	.A(control_Z[2]),
	.B(status_Z[11]),
	.C(state8_Z),
	.D(status_N_5_mux),
	.Y(N_98)
);
defparam \status_ns_0_0_a2[11] .INIT=16'h0444;
// @7:363
  CFG3 control5_0_a2_0_a2 (
	.A(N_241),
	.B(N_468),
	.C(N_441),
	.Y(control5)
);
defparam control5_0_a2_0_a2.INIT=8'h40;
// @7:362
  CFG3 control4_0_a2_0_a2 (
	.A(N_434),
	.B(N_441),
	.C(N_241),
	.Y(control4)
);
defparam control4_0_a2_0_a2.INIT=8'h08;
// @7:133
  CFG2 \state_ns_0_a5_0_0[23]  (
	.A(N_848),
	.B(state_Z[2]),
	.Y(state_ns_0_a5_0[23])
);
defparam \state_ns_0_a5_0_0[23] .INIT=4'h4;
  CFG3 un48_0_a2_RNI84IH8 (
	.A(N_1213),
	.B(un1_control_1_Z),
	.C(state_Z[20]),
	.Y(data_counte)
);
defparam un48_0_a2_RNI84IH8.INIT=8'hDC;
// @7:133
  CFG2 \state_ns_0_a2_0_i[1]  (
	.A(N_1598),
	.B(control_Z[2]),
	.Y(N_837)
);
defparam \state_ns_0_a2_0_i[1] .INIT=4'hD;
// @7:133
  CFG4 \status_ns_0_a5_3_1_0_a2[7]  (
	.A(un42_li[0]),
	.B(N_842),
	.C(control_Z[2]),
	.D(N_846_i),
	.Y(N_1513_1)
);
defparam \status_ns_0_a5_3_1_0_a2[7] .INIT=16'h0100;
// @7:133
  CFG3 \status_ns_0_o2_i_a2[9]  (
	.A(status_N_5_mux),
	.B(state8_Z),
	.C(un42_li[0]),
	.Y(N_87)
);
defparam \status_ns_0_o2_i_a2[9] .INIT=8'h80;
// @7:133
  CFG4 \status_ns_i_a2_2_a2[0]  (
	.A(state8_Z),
	.B(control_Z[2]),
	.C(status_N_5_mux),
	.D(un42_li[0]),
	.Y(N_1533)
);
defparam \status_ns_i_a2_2_a2[0] .INIT=16'h2000;
// @7:133
  CFG4 \status_ns_i_a2_1_0_a2[0]  (
	.A(un42_li[0]),
	.B(status_N_5_mux),
	.C(control_Z[2]),
	.D(N_846_i),
	.Y(N_1541)
);
defparam \status_ns_i_a2_1_0_a2[0] .INIT=16'h0400;
// @7:133
  CFG4 \status_ns_0_0_m2[4]  (
	.A(un42_li[4]),
	.B(un42_li[1]),
	.C(N_846_i),
	.D(un42_li[2]),
	.Y(N_857)
);
defparam \status_ns_0_0_m2[4] .INIT=16'h7FEE;
// @7:133
  CFG4 \status_ns_0_i_0[2]  (
	.A(un42_li[0]),
	.B(status_N_5_mux),
	.C(control_Z[2]),
	.D(N_846_i),
	.Y(status_ns_0_i_0_Z[2])
);
defparam \status_ns_0_i_0[2] .INIT=16'hF4F0;
// @7:319
  CFG3 \ADC_DO_10_iv_1[2]  (
	.A(un42_li[2]),
	.B(un1_ADC_ADDR_1_i),
	.C(ADC_DO_10_iv_0_Z[2]),
	.Y(ADC_DO_10_iv_1_Z[2])
);
defparam \ADC_DO_10_iv_1[2] .INIT=8'hF4;
// @7:319
  CFG4 \ADC_DO_10_iv_4[0]  (
	.A(un1_ADC_ADDR_1_i),
	.B(un42_li[0]),
	.C(ADC_DO_10_iv_2_Z[0]),
	.D(ADC_DO_10_iv_0_Z[0]),
	.Y(ADC_DO_10_iv_4_Z[0])
);
defparam \ADC_DO_10_iv_4[0] .INIT=16'hFFF2;
// @7:319
  CFG3 \ADC_DO_10_0_iv_1[3]  (
	.A(un42_li[3]),
	.B(un1_ADC_ADDR_1_i),
	.C(ADC_DO_10_0_iv_0_Z[3]),
	.Y(ADC_DO_10_0_iv_1_Z[3])
);
defparam \ADC_DO_10_0_iv_1[3] .INIT=8'hF4;
// @7:133
  CFG4 \state_ns_0_1_tz[23]  (
	.A(state_ns_0_a5_1_1_Z[23]),
	.B(state_ns_0_a5_0[23]),
	.C(state_Z[21]),
	.D(un1_data_count_i_0),
	.Y(state_ns_0_1_tz_Z[23])
);
defparam \state_ns_0_1_tz[23] .INIT=16'hEEFE;
// @7:133
  CFG4 \state_ns_0[3]  (
	.A(state_Z[3]),
	.B(state_ns_0_a5_0_0_a2_1_Z[3]),
	.C(N_1598),
	.D(N_1616),
	.Y(state_ns[3])
);
defparam \state_ns_0[3] .INIT=16'hEAC0;
// @7:364
  CFG3 control6_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(N_470),
	.C(N_467),
	.Y(control6)
);
defparam control6_0_a2_0_a2.INIT=8'h40;
// @7:365
  CFG3 control7_0_a2_0_a2 (
	.A(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.B(N_470),
	.C(N_467),
	.Y(control7)
);
defparam control7_0_a2_0_a2.INIT=8'h80;
// @7:134
  CFG4 un1_control_2 (
	.A(control_Z[1]),
	.B(control_Z[2]),
	.C(status38),
	.D(state_Z[1]),
	.Y(un1_control_2_Z)
);
defparam un1_control_2.INIT=16'hEFCC;
// @7:133
  CFG4 \status_ns_0_a2_0_a2[4]  (
	.A(un42_li[1]),
	.B(control_Z[2]),
	.C(un42_li[0]),
	.D(N_848),
	.Y(N_1538)
);
defparam \status_ns_0_a2_0_a2[4] .INIT=16'h0010;
// @7:133
  CFG4 \status_ns_0_a2_i_a2[6]  (
	.A(un42_li[1]),
	.B(status_ns_0_o2_0_i_o2_0_Z[2]),
	.C(N_841),
	.D(N_848),
	.Y(N_120)
);
defparam \status_ns_0_a2_i_a2[6] .INIT=16'h0001;
// @7:352
  CFG3 control4_0_a2_0_a2_RNI1B2B7 (
	.A(ADC_WE_0_a2_0_a2),
	.B(control4),
	.C(state_Z[23]),
	.Y(un1_control14_i)
);
defparam control4_0_a2_0_a2_RNI1B2B7.INIT=8'hD8;
// @7:318
  CFG4 un1_ADC_ADDR_7_tz_1_RNIN0P9J (
	.A(un1_ADC_ADDR_7_tz_1_Z),
	.B(un1_ADC_ADDR_7_tz_5_Z),
	.C(AdderDecode_0_ADC_RE),
	.D(un1_ADC_ADDR_3_i),
	.Y(un1_ADC_ADDR_7_i)
);
defparam un1_ADC_ADDR_7_tz_1_RNIN0P9J.INIT=16'hF070;
// @7:134
  CFG3 un65 (
	.A(un65_1_Z),
	.B(N_859),
	.C(un1_clk_aq_low_Z),
	.Y(un65_Z)
);
defparam un65.INIT=8'hFE;
// @7:134
  CFG4 un66 (
	.A(un1_clk_aq_low_Z),
	.B(N_859),
	.C(un65_1_Z),
	.D(state8_Z),
	.Y(un66_Z)
);
defparam un66.INIT=16'hFFF7;
// @7:133
  CFG4 \status_ns_0_0[1]  (
	.A(status_ns_0_a5_1_0_Z[1]),
	.B(N_848),
	.C(N_841),
	.D(N_1492),
	.Y(status_ns_0_0_Z[1])
);
defparam \status_ns_0_0[1] .INIT=16'hFFA8;
// @7:133
  CFG4 \state_ns_0_0[2]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[2]),
	.D(state_RNI967N31_Y[1]),
	.Y(state_ns_0_0_Z[2])
);
defparam \state_ns_0_0[2] .INIT=16'hA0B3;
// @7:133
  CFG4 \state_ns_0_0[1]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[1]),
	.D(state_ns_0_a5_0_0_Z[1]),
	.Y(state_ns_0_0_Z[1])
);
defparam \state_ns_0_0[1] .INIT=16'hB3A0;
// @7:319
  CFG4 \ADC_DO_10_iv[0]  (
	.A(sp_Z[0]),
	.B(un1_ADC_ADDR_3_i),
	.C(ADC_DO_10_iv_3_Z[0]),
	.D(ADC_DO_10_iv_4_Z[0]),
	.Y(ADC_DO_10[0])
);
defparam \ADC_DO_10_iv[0] .INIT=16'hFFF8;
// @7:319
  CFG4 \ADC_DO_10_iv[1]  (
	.A(sp_Z[1]),
	.B(un1_ADC_ADDR_3_i),
	.C(ADC_DO_10_iv_1_Z[1]),
	.D(ADC_DO_10_iv_5_Z[1]),
	.Y(ADC_DO_10[1])
);
defparam \ADC_DO_10_iv[1] .INIT=16'hFFF8;
// @7:133
  CFG3 \status_ns_0_o2_i[3]  (
	.A(N_87),
	.B(N_1541),
	.C(control_Z[2]),
	.Y(N_838)
);
defparam \status_ns_0_o2_i[3] .INIT=8'hFE;
// @7:133
  CFG2 \status_ns_0_a2_i_s[6]  (
	.A(N_120),
	.B(control_Z[2]),
	.Y(status_ns_0_a2_i_out)
);
defparam \status_ns_0_a2_i_s[6] .INIT=4'hE;
// @7:133
  CFG4 \state_ns_0[21]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[20]),
	.D(state_Z[21]),
	.Y(state_ns[21])
);
defparam \state_ns_0[21] .INIT=16'hBA30;
// @7:133
  CFG4 \state_ns_0[20]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[20]),
	.D(state_Z[19]),
	.Y(state_ns[20])
);
defparam \state_ns_0[20] .INIT=16'hB3A0;
// @7:133
  CFG4 \state_ns_0[19]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[18]),
	.D(state_Z[19]),
	.Y(state_ns[19])
);
defparam \state_ns_0[19] .INIT=16'hBA30;
// @7:133
  CFG4 \state_ns_0[18]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[18]),
	.D(state_Z[17]),
	.Y(state_ns[18])
);
defparam \state_ns_0[18] .INIT=16'hB3A0;
// @7:133
  CFG4 \state_ns_0[17]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[16]),
	.D(state_Z[17]),
	.Y(state_ns[17])
);
defparam \state_ns_0[17] .INIT=16'hBA30;
// @7:133
  CFG4 \state_ns_0[16]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[16]),
	.D(state_Z[15]),
	.Y(state_ns[16])
);
defparam \state_ns_0[16] .INIT=16'hB3A0;
// @7:133
  CFG4 \state_ns_0[15]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[15]),
	.D(state_Z[14]),
	.Y(state_ns[15])
);
defparam \state_ns_0[15] .INIT=16'hB3A0;
// @7:133
  CFG4 \state_ns_0[14]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[14]),
	.D(state_Z[13]),
	.Y(state_ns[14])
);
defparam \state_ns_0[14] .INIT=16'hB3A0;
// @7:133
  CFG4 \state_ns_0[13]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[12]),
	.D(state_Z[13]),
	.Y(state_ns[13])
);
defparam \state_ns_0[13] .INIT=16'hBA30;
// @7:133
  CFG4 \state_ns_0[12]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[12]),
	.D(state_Z[11]),
	.Y(state_ns[12])
);
defparam \state_ns_0[12] .INIT=16'hB3A0;
// @7:133
  CFG4 \state_ns_0[11]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[10]),
	.D(state_Z[11]),
	.Y(state_ns[11])
);
defparam \state_ns_0[11] .INIT=16'hBA30;
// @7:133
  CFG4 \state_ns_0[10]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[10]),
	.D(state_Z[9]),
	.Y(state_ns[10])
);
defparam \state_ns_0[10] .INIT=16'hB3A0;
// @7:133
  CFG4 \state_ns_0[9]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[8]),
	.D(state_Z[9]),
	.Y(state_ns[9])
);
defparam \state_ns_0[9] .INIT=16'hBA30;
// @7:133
  CFG4 \state_ns_0[7]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[7]),
	.D(state_Z[6]),
	.Y(state_ns[7])
);
defparam \state_ns_0[7] .INIT=16'hB3A0;
// @7:133
  CFG4 \state_ns_0[6]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[6]),
	.D(state_Z[5]),
	.Y(state_ns[6])
);
defparam \state_ns_0[6] .INIT=16'hB3A0;
// @7:133
  CFG4 \state_ns_0[5]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[4]),
	.D(state_Z[5]),
	.Y(state_ns[5])
);
defparam \state_ns_0[5] .INIT=16'hBA30;
// @7:133
  CFG4 \state_ns_0[4]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[4]),
	.D(state_Z[3]),
	.Y(state_ns[4])
);
defparam \state_ns_0[4] .INIT=16'hB3A0;
// @7:133
  CFG3 \state_ns_0_o2[1]  (
	.A(N_1616),
	.B(N_837),
	.C(time_out_count_Z[5]),
	.Y(N_1597)
);
defparam \state_ns_0_o2[1] .INIT=8'hAB;
// @7:133
  CFG4 \state_ns_0[8]  (
	.A(N_1616),
	.B(N_837),
	.C(state_Z[8]),
	.D(state_Z[7]),
	.Y(state_ns[8])
);
defparam \state_ns_0[8] .INIT=16'hB3A0;
// @7:133
  CFG3 \status_ns_i_a2_0_0_a2[0]  (
	.A(N_841),
	.B(N_1538),
	.C(status_ns_0_o2_0_i_o2_0_Z[2]),
	.Y(N_1539)
);
defparam \status_ns_i_a2_0_0_a2[0] .INIT=8'h04;
// @7:133
  CFG4 \state_RNIC3JUE[17]  (
	.A(control_Z[1]),
	.B(control_Z[2]),
	.C(status38),
	.D(state_Z[17]),
	.Y(un57_i)
);
defparam \state_RNIC3JUE[17] .INIT=16'hEFCC;
// @7:133
  CFG4 un1_state_2_i_a2_RNIAG48J (
	.A(status38),
	.B(N_727),
	.C(control_Z[2]),
	.D(control_Z[1]),
	.Y(un58_i)
);
defparam un1_state_2_i_a2_RNIAG48J.INIT=16'hFCF4;
// @7:133
  CFG4 \status_ns_0_0_a2_0[4]  (
	.A(control_Z[2]),
	.B(status_Z[4]),
	.C(un42_li[3]),
	.D(N_857),
	.Y(N_104)
);
defparam \status_ns_0_0_a2_0[4] .INIT=16'h4404;
// @7:133
  CFG4 \status_ns_0_1[10]  (
	.A(N_1538),
	.B(status_Z[7]),
	.C(N_842),
	.D(status_ns_0_0_Z[10]),
	.Y(status_ns_0_1_Z[10])
);
defparam \status_ns_0_1[10] .INIT=16'hFF08;
// @7:133
  CFG4 \status_ns_0_1[1]  (
	.A(status_ns_0_a5_0_1_Z[1]),
	.B(N_846_i),
	.C(N_842),
	.D(status_ns_0_0_Z[1]),
	.Y(status_ns_0_1_Z[1])
);
defparam \status_ns_0_1[1] .INIT=16'hFFA2;
// @7:133
  CFG4 \status_ns_0_0_0[4]  (
	.A(N_1538),
	.B(N_842),
	.C(status_Z[1]),
	.D(N_105),
	.Y(status_ns_0_0_0_Z[4])
);
defparam \status_ns_0_0_0[4] .INIT=16'hFF20;
// @7:133
  CFG4 \state_ns_0_1[1]  (
	.A(state8_Z),
	.B(N_1626),
	.C(state_ns_0_0_Z[1]),
	.D(N_837),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'hF0F8;
// @7:133
  CFG4 \status_ns_0_a5_d[6]  (
	.A(status_Z[6]),
	.B(state8_Z),
	.C(status_ns_0_a2_i_out),
	.D(status_N_5_mux),
	.Y(status_ns_0_a5_d_Z[6])
);
defparam \status_ns_0_a5_d[6] .INIT=16'h020A;
// @7:319
  CFG4 \ADC_DO_10_0_iv[3]  (
	.A(control5),
	.B(clk_div_aq_Z[3]),
	.C(ADC_DO_10_0_iv_1_Z[3]),
	.D(ADC_DO_10_0_iv_2_Z[3]),
	.Y(ADC_DO_10[3])
);
defparam \ADC_DO_10_0_iv[3] .INIT=16'hFFF8;
// @7:319
  CFG4 \ADC_DO_10_iv[2]  (
	.A(sp_m[2]),
	.B(ADC_DO_10_iv_3_Z[2]),
	.C(ADC_DO_10_iv_1_Z[2]),
	.D(ADC_DO_10_iv_2_Z[2]),
	.Y(ADC_DO_10[2])
);
defparam \ADC_DO_10_iv[2] .INIT=16'hFFFE;
// @7:133
  CFG4 \status_ns_0_i_o2_0[2]  (
	.A(status_Z[2]),
	.B(state8_Z),
	.C(N_120),
	.D(status_N_5_mux),
	.Y(N_861)
);
defparam \status_ns_0_i_o2_0[2] .INIT=16'hFDF5;
// @7:133
  CFG4 \state_ns_0[23]  (
	.A(state_Z[23]),
	.B(N_1684),
	.C(state_ns_0_1_tz_Z[23]),
	.D(N_837),
	.Y(state_ns[23])
);
defparam \state_ns_0[23] .INIT=16'h88FA;
// @7:133
  CFG2 \status_ns_0_0_a2_2[11]  (
	.A(N_1539),
	.B(status_Z[8]),
	.Y(N_868)
);
defparam \status_ns_0_0_a2_2[11] .INIT=4'h8;
// @7:133
  CFG4 \status_ns_0_a5[5]  (
	.A(N_87),
	.B(N_1541),
	.C(control_Z[2]),
	.D(status_Z[5]),
	.Y(N_1504)
);
defparam \status_ns_0_a5[5] .INIT=16'h0100;
// @7:133
  CFG4 ram_wr_clk_RNO_0 (
	.A(control_Z[1]),
	.B(control_Z[2]),
	.C(un63_Z),
	.D(status38),
	.Y(un71_i)
);
defparam ram_wr_clk_RNO_0.INIT=16'hCECF;
// @7:134
  CFG3 \clk_aq_low_6[0]  (
	.A(un65_Z),
	.B(un1_control_2_Z),
	.C(clk_aq_low_Z[0]),
	.Y(clk_aq_low_6_Z[0])
);
defparam \clk_aq_low_6[0] .INIT=8'h21;
// @7:133
  CFG4 \status_ns_0_0[9]  (
	.A(status_Z[3]),
	.B(status_Z[6]),
	.C(N_1539),
	.D(N_1541),
	.Y(status_ns_0_0_Z[9])
);
defparam \status_ns_0_0[9] .INIT=16'hEAC0;
// @7:133
  CFG4 \status_ns_0_a5_1[6]  (
	.A(status_ns_0_a5_d_Z[6]),
	.B(N_1541),
	.C(status_Z[0]),
	.D(status_ns_0_a5_c_Z[6]),
	.Y(status_ns[6])
);
defparam \status_ns_0_a5_1[6] .INIT=16'hFFEA;
// @7:133
  CFG4 \state_ns_0[2]  (
	.A(state_ns_0_a5_1[2]),
	.B(N_1622),
	.C(state_ns_0_0_Z[2]),
	.D(N_1597),
	.Y(state_ns[2])
);
defparam \state_ns_0[2] .INIT=16'hF8F0;
// @7:133
  CFG3 \state_ns_0[1]  (
	.A(N_1597),
	.B(state_ns_0_1_Z[1]),
	.C(N_1695),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=8'hEC;
// @7:133
  CFG4 \status_ns_0_0[7]  (
	.A(status_ns_0_0_2_Z[7]),
	.B(N_1533),
	.C(status_Z[8]),
	.D(status_Z[6]),
	.Y(status_ns[7])
);
defparam \status_ns_0_0[7] .INIT=16'hEEEA;
// @7:133
  CFG4 \status_ns_0[1]  (
	.A(status_ns_0_1_Z[1]),
	.B(N_1533),
	.C(status_Z[0]),
	.D(status_Z[2]),
	.Y(status_ns[1])
);
defparam \status_ns_0[1] .INIT=16'hEEEA;
// @7:133
  CFG4 \status_ns_0[3]  (
	.A(N_1539),
	.B(N_838),
	.C(status_Z[3]),
	.D(status_Z[0]),
	.Y(status_ns[3])
);
defparam \status_ns_0[3] .INIT=16'hBA30;
// @7:133
  CFG4 \state_RNO[0]  (
	.A(N_1684),
	.B(state_Z[0]),
	.C(state8_Z),
	.D(N_837),
	.Y(N_1573_i)
);
defparam \state_RNO[0] .INIT=16'hDD0C;
// @7:134
  CFG4 \clk_aq_low_6[1]  (
	.A(un65_Z),
	.B(un1_control_2_Z),
	.C(clk_aq_low_Z[1]),
	.D(clk_aq_low_Z[0]),
	.Y(clk_aq_low_6_Z[1])
);
defparam \clk_aq_low_6[1] .INIT=16'h2130;
// @7:133
  CFG3 \clk_aq_high_RNO[0]  (
	.A(un66_Z),
	.B(un1_control_2_Z),
	.C(clk_aq_high_Z[0]),
	.Y(N_840_i)
);
defparam \clk_aq_high_RNO[0] .INIT=8'h21;
// @7:133
  CFG4 \status_ns_0_0[4]  (
	.A(N_862),
	.B(N_104),
	.C(status_ns_0_0_0_Z[4]),
	.D(N_1533),
	.Y(status_ns[4])
);
defparam \status_ns_0_0[4] .INIT=16'hFEFC;
// @7:133
  CFG4 \status_ns_0[9]  (
	.A(status_Z[9]),
	.B(control_Z[2]),
	.C(status_ns_0_0_Z[9]),
	.D(N_87),
	.Y(status_ns[9])
);
defparam \status_ns_0[9] .INIT=16'hF0F2;
// @7:133
  CFG4 \status_ns_0[5]  (
	.A(status_Z[2]),
	.B(N_1539),
	.C(N_1506),
	.D(N_1504),
	.Y(status_ns[5])
);
defparam \status_ns_0[5] .INIT=16'hFFF8;
// @7:133
  CFG4 \status_ns_0[8]  (
	.A(N_1516),
	.B(status_Z[2]),
	.C(N_1541),
	.D(N_1514),
	.Y(status_ns[8])
);
defparam \status_ns_0[8] .INIT=16'hFFEA;
// @7:133
  CFG4 \status_ns_0_0[11]  (
	.A(status_Z[10]),
	.B(N_1545),
	.C(N_98),
	.D(status_ns_0_0_1_Z[11]),
	.Y(status_ns[11])
);
defparam \status_ns_0_0[11] .INIT=16'hFFF8;
// @7:133
  CFG4 \clk_aq_high_RNO[1]  (
	.A(un66_Z),
	.B(un1_control_2_Z),
	.C(clk_aq_high_Z[1]),
	.D(clk_aq_high_Z[0]),
	.Y(N_49_i)
);
defparam \clk_aq_high_RNO[1] .INIT=16'h2130;
// @7:133
  CFG4 \status_RNO[2]  (
	.A(status_ns_0_i_0_Z[2]),
	.B(N_861),
	.C(un42_li[0]),
	.D(N_95),
	.Y(N_27_i)
);
defparam \status_RNO[2] .INIT=16'h0015;
// @7:133
  CFG4 \status_RNO[0]  (
	.A(N_867),
	.B(N_1539),
	.C(N_1541),
	.D(N_1533),
	.Y(N_1432_i)
);
defparam \status_RNO[0] .INIT=16'h0001;
// @7:105
  CLOCK_DIV_5_2 aqclkdiv (
	.clk_div_aq(clk_div_aq_Z[15:0]),
	.N_859(N_859),
	.SYSCLK(SYSCLK),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
// @7:112
  CLOCK_DIV_1_2_1 sclk (
	.clk_div_sd(clk_div_sd_Z[15:0]),
	.clk_sd(clk_sd),
	.SYSCLK(SYSCLK),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
// @7:122
  DP_RAM_2R_1W_16s_10s data_in_ram (
	.sdout_buf(sdout_buf_Z[15:0]),
	.ram_wr_pt(ram_wr_pt_Z[9:0]),
	.ram_opb_do(ram_opb_do[15:0]),
	.PCI_EMU_TARGET_0_OPB_ADDR({PCI_EMU_TARGET_0_OPB_ADDR[10:4], N_3439, PCI_EMU_TARGET_0_OPB_ADDR[2:1]}),
	.OPB_ADDR_0(OPB_ADDR_0),
	.ram_wr_clk(ram_wr_clk_Z),
	.PCI_CLK2(PCI_CLK2)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ADC_AD7663AS */

module Top (
  ADDR_DATA_SEL,
  AD_BUSY,
  AD_SDOUT,
  BYTE_SEL,
  CCHL_IF,
  CS,
  DMD_IO,
  GANT_MOT_SNS_IF,
  LIFT_MOT_SNS_IF,
  PCI_CLK2,
  PCI_RST,
  PWR_IF,
  RD_WR,
  RESET_N,
  SERVICE_PENDANT,
  SPD_DMD_IF,
  SPD_EMOPS_IF,
  STAND_CONT_IF,
  SYSCLK,
  AD_CNVST,
  AD_MUX,
  AD_SCLK,
  AD_SEL,
  DATA_OUT,
  DMD_PWR_OK,
  EMOPS_STAT1,
  EMOPS_STAT2,
  EM_24V_EN,
  FAN_EN,
  FPGA_DONE,
  GANT_24V_PWR_EN,
  GANT_96V_BYPASS,
  GANT_96V_PWR_EN,
  GANT_BRK_RLS1,
  GANT_CURR_SAMP,
  GANT_MOT_DRV_EN,
  GANT_MOT_SHUNT_EN_N,
  GANT_PWM,
  GANT_SERIO_RST_N,
  GANT_SER_CLK,
  GANT_SER_DATA0,
  GANT_SER_DATA1,
  GANT_SER_SYNC,
  GANT_ST_DISB_MON,
  GNT_BRK_RLS,
  GNT_HALL_PWR_EN,
  GNT_HW_EN_MON,
  ILIM_DAC_CLK,
  ILIM_DAC_CS,
  ILIM_DAC_SDI,
  LAT_LNG_BRK_RLS,
  LFT_BRK_RLS,
  LIFT_24V_PWR_EN,
  LIFT_96V_BYPASS,
  LIFT_96V_PWR_EN,
  LIFT_BRK_OVRD_LED_CTRL,
  LIFT_CURR_SAMP,
  LIFT_HALL_PWR_EN,
  LIFT_HW_EN_MON,
  LIFT_MOT_DRV_EN,
  LIFT_MOT_SHUNT_EN_N,
  LIFT_PWM,
  LIFT_SERIO_RST_N,
  LIFT_SER_CLK,
  LIFT_SER_DATA0,
  LIFT_SER_DATA1,
  LIFT_SER_SYNC,
  LIFT_ST_DISB_MON,
  SPARE_MON,
  SPDIO_RST_N,
  STS,
  WD_OUT,
  AD
)
;
input ADDR_DATA_SEL ;
input AD_BUSY ;
input AD_SDOUT ;
input [2:0] BYTE_SEL ;
input [4:0] CCHL_IF ;
input CS ;
input [14:0] DMD_IO ;
input [4:0] GANT_MOT_SNS_IF ;
input [3:0] LIFT_MOT_SNS_IF ;
input PCI_CLK2 ;
input PCI_RST ;
input [6:0] PWR_IF ;
input RD_WR ;
input RESET_N ;
input [6:0] SERVICE_PENDANT ;
input [4:0] SPD_DMD_IF ;
input [4:0] SPD_EMOPS_IF ;
input [5:0] STAND_CONT_IF ;
input SYSCLK ;
output AD_CNVST ;
output [3:0] AD_MUX ;
output AD_SCLK ;
output [2:0] AD_SEL ;
output [5:0] DATA_OUT ;
output DMD_PWR_OK ;
output EMOPS_STAT1 ;
output EMOPS_STAT2 ;
output EM_24V_EN ;
output FAN_EN ;
output FPGA_DONE ;
output GANT_24V_PWR_EN ;
output GANT_96V_BYPASS ;
output GANT_96V_PWR_EN ;
output GANT_BRK_RLS1 ;
output GANT_CURR_SAMP ;
output GANT_MOT_DRV_EN ;
output GANT_MOT_SHUNT_EN_N ;
output [5:0] GANT_PWM ;
output GANT_SERIO_RST_N ;
output GANT_SER_CLK ;
output GANT_SER_DATA0 ;
output GANT_SER_DATA1 ;
output GANT_SER_SYNC ;
output GANT_ST_DISB_MON ;
output GNT_BRK_RLS ;
output GNT_HALL_PWR_EN ;
output GNT_HW_EN_MON ;
output ILIM_DAC_CLK ;
output ILIM_DAC_CS ;
output ILIM_DAC_SDI ;
output LAT_LNG_BRK_RLS ;
output LFT_BRK_RLS ;
output LIFT_24V_PWR_EN ;
output LIFT_96V_BYPASS ;
output LIFT_96V_PWR_EN ;
output LIFT_BRK_OVRD_LED_CTRL ;
output LIFT_CURR_SAMP ;
output LIFT_HALL_PWR_EN ;
output LIFT_HW_EN_MON ;
output LIFT_MOT_DRV_EN ;
output LIFT_MOT_SHUNT_EN_N ;
output [5:0] LIFT_PWM ;
output LIFT_SERIO_RST_N ;
output LIFT_SER_CLK ;
output LIFT_SER_DATA0 ;
output LIFT_SER_DATA1 ;
output LIFT_SER_SYNC ;
output LIFT_ST_DISB_MON ;
output SPARE_MON ;
output SPDIO_RST_N ;
output [7:0] STS ;
output WD_OUT ;
inout [7:0] AD /* synthesis syn_tristate = 1 */ ;
wire ADDR_DATA_SEL ;
wire AD_BUSY ;
wire AD_SDOUT ;
wire CS ;
wire PCI_CLK2 ;
wire PCI_RST ;
wire RD_WR ;
wire RESET_N ;
wire SYSCLK ;
wire AD_CNVST ;
wire AD_SCLK ;
wire DMD_PWR_OK ;
wire EMOPS_STAT1 ;
wire EMOPS_STAT2 ;
wire EM_24V_EN ;
wire FAN_EN ;
wire FPGA_DONE ;
wire GANT_24V_PWR_EN ;
wire GANT_96V_BYPASS ;
wire GANT_96V_PWR_EN ;
wire GANT_BRK_RLS1 ;
wire GANT_CURR_SAMP ;
wire GANT_MOT_DRV_EN ;
wire GANT_MOT_SHUNT_EN_N ;
wire GANT_SERIO_RST_N ;
wire GANT_SER_CLK ;
wire GANT_SER_DATA0 ;
wire GANT_SER_DATA1 ;
wire GANT_SER_SYNC ;
wire GANT_ST_DISB_MON ;
wire GNT_BRK_RLS ;
wire GNT_HALL_PWR_EN ;
wire GNT_HW_EN_MON ;
wire ILIM_DAC_CLK ;
wire ILIM_DAC_CS ;
wire ILIM_DAC_SDI ;
wire LAT_LNG_BRK_RLS ;
wire LFT_BRK_RLS ;
wire LIFT_24V_PWR_EN ;
wire LIFT_96V_BYPASS ;
wire LIFT_96V_PWR_EN ;
wire LIFT_BRK_OVRD_LED_CTRL ;
wire LIFT_CURR_SAMP ;
wire LIFT_HALL_PWR_EN ;
wire LIFT_HW_EN_MON ;
wire LIFT_MOT_DRV_EN ;
wire LIFT_MOT_SHUNT_EN_N ;
wire LIFT_SERIO_RST_N ;
wire LIFT_SER_CLK ;
wire LIFT_SER_DATA0 ;
wire LIFT_SER_DATA1 ;
wire LIFT_SER_SYNC ;
wire LIFT_ST_DISB_MON ;
wire SPARE_MON ;
wire SPDIO_RST_N ;
wire WD_OUT ;
wire [15:0] ADC_AD7663AS_0_ADC_DO;
wire [16:0] PCI_EMU_TARGET_0_OPB_DO;
wire [23:0] PCI_EMU_TARGET_0_OPB_ADDR;
wire [3:3] DAC_AD8803AR_0_OPB_ADDR;
wire [15:0] SCRATCH_PAD_REGISTER_0_SP_DO;
wire [14:0] GPIO_0_GPIO_DO;
wire [15:0] OSCILLATOR_COUNTER_0_OSC_CT_DO;
wire [15:0] DAC_AD8803AR_0_DAC_DO;
wire [0:0] AdderDecode_0_DEC_DO_1_en_4;
wire [2:0] BYTE_SEL_c;
wire [4:0] CCHL_IF_c;
wire [14:0] DMD_IO_c;
wire [4:0] GANT_MOT_SNS_IF_c;
wire [3:0] LIFT_MOT_SNS_IF_c;
wire [6:0] PWR_IF_c;
wire [6:0] SERVICE_PENDANT_c;
wire [4:0] SPD_DMD_IF_c;
wire [4:0] SPD_EMOPS_IF_c;
wire [5:0] STAND_CONT_IF_c;
wire [7:0] AD_in;
wire [3:0] AD_MUX_c;
wire [2:0] AD_SEL_c;
wire [5:0] DATA_OUT_c;
wire [5:0] GANT_PWM_c;
wire [5:0] LIFT_PWM_c;
wire [7:0] STS_c;
wire [2:2] ClkGen_0_CLK_GEN_DO_2_t;
wire [3:3] ClkGen_0_CLK_GEN_DO_2_t_1;
wire [10:0] AdderDecode_0_DEC_DO_m;
wire [14:2] AdderDecode_0_DEC_DO_1_t;
wire [1:1] AdderDecode_0_ILIM_DAC_IN_m;
wire [1:1] AdderDecode_0_CLK_GEN_IN_m;
wire [9:9] AdderDecode_0_OSC_CT_IN_m;
wire [7:7] GPIO_0_GPIO_DO_11_0_a2_1_o2_0;
wire [7:7] AdderDecode_0_DEC_DO_1_1_iv_3;
wire [15:15] AdderDecode_0_DEC_DO_1_1_iv_0_0;
wire [5:5] ClkGen_0_CLK_GEN_DO_2_iv_0;
wire [2:2] AdderDecode_0_GPIO_IN_m_0_3;
wire [8:8] AdderDecode_0_DEC_DO_1_1_iv_2;
wire [1:1] AdderDecode_0_GPIO_IN_m_0_3_1;
wire [3:1] PCI_EMU_TARGET_0_OPB_ADDR_1_fast;
wire [3:3] ClkGen_0_clk16khz_div_fast;
wire [6:6] SP_DO_1_RNIM30LN;
wire [6:6] DAC_DO_1_RNIFRVAE;
wire [0:0] PCI_EMU_TARGET_0_OPB_ADDR_fast;
wire NN_1 ;
wire NN_2 ;
wire ADC_WE_0_a2_0_a2 ;
wire PCI_EMU_TARGET_0_OPB_RE ;
wire PCI_EMU_TARGET_0_OPB_WE ;
wire AdderDecode_0_SP1_WE ;
wire AdderDecode_0_GPO_WE ;
wire ClkGen_0_PULSE_100US ;
wire ClkGen_0_CLK_2MHZ ;
wire GND ;
wire VCC ;
wire AD_t0 ;
wire AD_t1 ;
wire AD_t2 ;
wire AD_t3 ;
wire AD_t4 ;
wire AD_t5 ;
wire AD_t6 ;
wire AD_t7 ;
wire buffer10 ;
wire SCRATCH_PAD_REGISTER_0_dev_sp14 ;
wire GPIO_0_digital_out4 ;
wire GPIO_0_digital_out5 ;
wire GPIO_0_digital_out6 ;
wire GPIO_0_digital_out7 ;
wire GPIO_0_digital_out8 ;
wire GPIO_0_digital_out9 ;
wire PCI_EMU_TARGET_0_AD_1 ;
wire PCI_EMU_TARGET_0_un10_AD_i ;
wire ClkGen_0_CLK_GEN_DO_1 ;
wire ClkGen_0_un10_CLK_GEN_DO_i ;
wire ClkGen_0_un20_CLK_GEN_DO_i ;
wire ClkGen_0_un30_CLK_GEN_DO_i ;
wire ClkGen_0_un40_CLK_GEN_DO_i ;
wire AdderDecode_0_ILIM_DAC_RE ;
wire AdderDecode_0_GANT_MOT_RE ;
wire AdderDecode_0_ADC_RE ;
wire AdderDecode_0_COUNTER_RE ;
wire AdderDecode_0_CLOCK_RE ;
wire AdderDecode_0_SP1_RE ;
wire AdderDecode_0_SP2_RE ;
wire AdderDecode_0_CCHL_IF_RE ;
wire AdderDecode_0_GANTRY_MOT_SENS_RE ;
wire AdderDecode_0_GPO_RE ;
wire AdderDecode_0_LIFT_MOT_SENS_RE ;
wire AdderDecode_0_PWR_IF_RE ;
wire AdderDecode_0_SER_PENDANT_RE ;
wire AdderDecode_0_SPD_DMD_IF_RE ;
wire AdderDecode_0_SPD_EMOPS_RE ;
wire AdderDecode_0_STD_CONT_RE ;
wire ClkGen_0_un3_CLK_GEN_DO_6 ;
wire N_261 ;
wire ADDR_DATA_SEL_c ;
wire AD_BUSY_c ;
wire CS_c ;
wire PCI_CLK2_ibuf_Z ;
wire PCI_RST_c ;
wire RD_WR_c ;
wire RESET_N_c ;
wire SYSCLK_ibuf_Z ;
wire AD_CNVST_c ;
wire AD_SCLK_c ;
wire DMD_PWR_OK_c ;
wire EMOPS_STAT1_c ;
wire EMOPS_STAT2_c ;
wire EM_24V_EN_c ;
wire FAN_EN_c ;
wire FPGA_DONE_c ;
wire GANT_24V_PWR_EN_c ;
wire GANT_96V_BYPASS_c ;
wire GANT_96V_PWR_EN_c ;
wire GANT_BRK_RLS1_c ;
wire GANT_CURR_SAMP_c ;
wire GANT_MOT_DRV_EN_c ;
wire GANT_MOT_SHUNT_EN_N_c ;
wire GANT_SERIO_RST_N_c ;
wire GANT_SER_CLK_c ;
wire GANT_SER_DATA0_c ;
wire GANT_SER_DATA1_c ;
wire GANT_SER_SYNC_c ;
wire GANT_ST_DISB_MON_c ;
wire GNT_BRK_RLS_c ;
wire GNT_HALL_PWR_EN_c ;
wire GNT_HW_EN_MON_c ;
wire ILIM_DAC_CS_c ;
wire LAT_LNG_BRK_RLS_c ;
wire LFT_BRK_RLS_c ;
wire LIFT_24V_PWR_EN_c ;
wire LIFT_96V_BYPASS_c ;
wire LIFT_96V_PWR_EN_c ;
wire LIFT_BRK_OVRD_LED_CTRL_c ;
wire LIFT_CURR_SAMP_c ;
wire LIFT_HALL_PWR_EN_c ;
wire LIFT_HW_EN_MON_c ;
wire LIFT_MOT_DRV_EN_c ;
wire LIFT_MOT_SHUNT_EN_N_c ;
wire LIFT_SERIO_RST_N_c ;
wire LIFT_SER_CLK_c ;
wire LIFT_SER_DATA0_c ;
wire LIFT_SER_DATA1_c ;
wire LIFT_SER_SYNC_c ;
wire LIFT_ST_DISB_MON_c ;
wire SPARE_MON_c ;
wire SPDIO_RST_N_c ;
wire WD_OUT_c ;
wire N_434 ;
wire ClkGen_0_PULSE_2KHZ ;
wire ClkGen_0_PULSE_20KHZ ;
wire ClkGen_0_PULSE_200KHZ ;
wire N_468 ;
wire N_443 ;
wire N_248 ;
wire N_244 ;
wire N_430 ;
wire N_241 ;
wire N_453 ;
wire N_444 ;
wire N_253 ;
wire N_470 ;
wire N_204 ;
wire N_471 ;
wire N_448 ;
wire GPIO_0_un1_N_5_mux ;
wire AdderDecode_0_SP1_N_3_mux ;
wire AdderDecode_0_N_42_i_i_o2_3 ;
wire N_284 ;
wire AdderDecode_0_GANTRY_m3_e_4_2 ;
wire GPIO_0_un1_m2_e_2 ;
wire CS_c_i ;
wire DAC_AD8803AR_0_un1_ILIM_DAC_CLK_i ;
wire G_25_0_3 ;
wire AdderDecode_0_g1_2 ;
wire AdderDecode_0_N_4 ;
wire AdderDecode_0_g1_0 ;
wire AdderDecode_0_g0_4_0 ;
wire ClkGen_0_clk16khz_div_3_rep1 ;
wire PCI_EMU_TARGET_0_OPB_RE_fast ;
wire PCI_EMU_TARGET_0_OPB_ADDR_0_rep1 ;
wire un1_m2_e_x ;
wire clk_en ;
wire AD_en0_i_i ;
wire PCI_CLK2_i ;
wire OPB_RST_arst_i ;
wire AD_SDOUT_c ;
wire N_3428 ;
wire N_3429 ;
wire N_3430 ;
wire N_3431 ;
wire N_3432 ;
wire N_3433 ;
wire N_3434 ;
wire N_3435 ;
wire N_3436 ;
wire N_3437 ;
wire N_3438 ;
wire N_3440 ;
  CFG1 CS_ibuf_RNIRLRO (
	.A(CS_c),
	.Y(CS_c_i)
);
defparam CS_ibuf_RNIRLRO.INIT=2'h1;
  CFG1 I_1_RNIPNG2 (
	.A(NN_1),
	.Y(PCI_CLK2_i)
);
defparam I_1_RNIPNG2.INIT=2'h1;
// @19:91
  INBUF ADDR_DATA_SEL_ibuf (
	.Y(ADDR_DATA_SEL_c),
	.PAD(ADDR_DATA_SEL)
);
// @19:92
  INBUF AD_BUSY_ibuf (
	.Y(AD_BUSY_c),
	.PAD(AD_BUSY)
);
// @19:93
  INBUF AD_SDOUT_ibuf (
	.Y(AD_SDOUT_c),
	.PAD(AD_SDOUT)
);
// @19:94
  INBUF \BYTE_SEL_ibuf[0]  (
	.Y(BYTE_SEL_c[0]),
	.PAD(BYTE_SEL[0])
);
// @19:94
  INBUF \BYTE_SEL_ibuf[1]  (
	.Y(BYTE_SEL_c[1]),
	.PAD(BYTE_SEL[1])
);
// @19:94
  INBUF \BYTE_SEL_ibuf[2]  (
	.Y(BYTE_SEL_c[2]),
	.PAD(BYTE_SEL[2])
);
// @19:95
  INBUF \CCHL_IF_ibuf[0]  (
	.Y(CCHL_IF_c[0]),
	.PAD(CCHL_IF[0])
);
// @19:95
  INBUF \CCHL_IF_ibuf[1]  (
	.Y(CCHL_IF_c[1]),
	.PAD(CCHL_IF[1])
);
// @19:95
  INBUF \CCHL_IF_ibuf[2]  (
	.Y(CCHL_IF_c[2]),
	.PAD(CCHL_IF[2])
);
// @19:95
  INBUF \CCHL_IF_ibuf[3]  (
	.Y(CCHL_IF_c[3]),
	.PAD(CCHL_IF[3])
);
// @19:95
  INBUF \CCHL_IF_ibuf[4]  (
	.Y(CCHL_IF_c[4]),
	.PAD(CCHL_IF[4])
);
// @19:96
  INBUF CS_ibuf (
	.Y(CS_c),
	.PAD(CS)
);
// @19:97
  INBUF \DMD_IO_ibuf[0]  (
	.Y(DMD_IO_c[0]),
	.PAD(DMD_IO[0])
);
// @19:97
  INBUF \DMD_IO_ibuf[1]  (
	.Y(DMD_IO_c[1]),
	.PAD(DMD_IO[1])
);
// @19:97
  INBUF \DMD_IO_ibuf[2]  (
	.Y(DMD_IO_c[2]),
	.PAD(DMD_IO[2])
);
// @19:97
  INBUF \DMD_IO_ibuf[3]  (
	.Y(DMD_IO_c[3]),
	.PAD(DMD_IO[3])
);
// @19:97
  INBUF \DMD_IO_ibuf[4]  (
	.Y(DMD_IO_c[4]),
	.PAD(DMD_IO[4])
);
// @19:97
  INBUF \DMD_IO_ibuf[5]  (
	.Y(DMD_IO_c[5]),
	.PAD(DMD_IO[5])
);
// @19:97
  INBUF \DMD_IO_ibuf[6]  (
	.Y(DMD_IO_c[6]),
	.PAD(DMD_IO[6])
);
// @19:97
  INBUF \DMD_IO_ibuf[7]  (
	.Y(DMD_IO_c[7]),
	.PAD(DMD_IO[7])
);
// @19:97
  INBUF \DMD_IO_ibuf[8]  (
	.Y(DMD_IO_c[8]),
	.PAD(DMD_IO[8])
);
// @19:97
  INBUF \DMD_IO_ibuf[9]  (
	.Y(DMD_IO_c[9]),
	.PAD(DMD_IO[9])
);
// @19:97
  INBUF \DMD_IO_ibuf[10]  (
	.Y(DMD_IO_c[10]),
	.PAD(DMD_IO[10])
);
// @19:97
  INBUF \DMD_IO_ibuf[11]  (
	.Y(DMD_IO_c[11]),
	.PAD(DMD_IO[11])
);
// @19:97
  INBUF \DMD_IO_ibuf[12]  (
	.Y(DMD_IO_c[12]),
	.PAD(DMD_IO[12])
);
// @19:97
  INBUF \DMD_IO_ibuf[13]  (
	.Y(DMD_IO_c[13]),
	.PAD(DMD_IO[13])
);
// @19:97
  INBUF \DMD_IO_ibuf[14]  (
	.Y(DMD_IO_c[14]),
	.PAD(DMD_IO[14])
);
// @19:98
  INBUF \GANT_MOT_SNS_IF_ibuf[0]  (
	.Y(GANT_MOT_SNS_IF_c[0]),
	.PAD(GANT_MOT_SNS_IF[0])
);
// @19:98
  INBUF \GANT_MOT_SNS_IF_ibuf[1]  (
	.Y(GANT_MOT_SNS_IF_c[1]),
	.PAD(GANT_MOT_SNS_IF[1])
);
// @19:98
  INBUF \GANT_MOT_SNS_IF_ibuf[2]  (
	.Y(GANT_MOT_SNS_IF_c[2]),
	.PAD(GANT_MOT_SNS_IF[2])
);
// @19:98
  INBUF \GANT_MOT_SNS_IF_ibuf[3]  (
	.Y(GANT_MOT_SNS_IF_c[3]),
	.PAD(GANT_MOT_SNS_IF[3])
);
// @19:98
  INBUF \GANT_MOT_SNS_IF_ibuf[4]  (
	.Y(GANT_MOT_SNS_IF_c[4]),
	.PAD(GANT_MOT_SNS_IF[4])
);
// @19:99
  INBUF \LIFT_MOT_SNS_IF_ibuf[0]  (
	.Y(LIFT_MOT_SNS_IF_c[0]),
	.PAD(LIFT_MOT_SNS_IF[0])
);
// @19:99
  INBUF \LIFT_MOT_SNS_IF_ibuf[1]  (
	.Y(LIFT_MOT_SNS_IF_c[1]),
	.PAD(LIFT_MOT_SNS_IF[1])
);
// @19:99
  INBUF \LIFT_MOT_SNS_IF_ibuf[2]  (
	.Y(LIFT_MOT_SNS_IF_c[2]),
	.PAD(LIFT_MOT_SNS_IF[2])
);
// @19:99
  INBUF \LIFT_MOT_SNS_IF_ibuf[3]  (
	.Y(LIFT_MOT_SNS_IF_c[3]),
	.PAD(LIFT_MOT_SNS_IF[3])
);
// @19:100
  INBUF PCI_CLK2_ibuf (
	.Y(PCI_CLK2_ibuf_Z),
	.PAD(PCI_CLK2)
);
// @19:101
  INBUF PCI_RST_ibuf (
	.Y(PCI_RST_c),
	.PAD(PCI_RST)
);
// @19:102
  INBUF \PWR_IF_ibuf[0]  (
	.Y(PWR_IF_c[0]),
	.PAD(PWR_IF[0])
);
// @19:102
  INBUF \PWR_IF_ibuf[1]  (
	.Y(PWR_IF_c[1]),
	.PAD(PWR_IF[1])
);
// @19:102
  INBUF \PWR_IF_ibuf[2]  (
	.Y(PWR_IF_c[2]),
	.PAD(PWR_IF[2])
);
// @19:102
  INBUF \PWR_IF_ibuf[3]  (
	.Y(PWR_IF_c[3]),
	.PAD(PWR_IF[3])
);
// @19:102
  INBUF \PWR_IF_ibuf[4]  (
	.Y(PWR_IF_c[4]),
	.PAD(PWR_IF[4])
);
// @19:102
  INBUF \PWR_IF_ibuf[5]  (
	.Y(PWR_IF_c[5]),
	.PAD(PWR_IF[5])
);
// @19:102
  INBUF \PWR_IF_ibuf[6]  (
	.Y(PWR_IF_c[6]),
	.PAD(PWR_IF[6])
);
// @19:103
  INBUF RD_WR_ibuf (
	.Y(RD_WR_c),
	.PAD(RD_WR)
);
// @19:104
  INBUF RESET_N_ibuf (
	.Y(RESET_N_c),
	.PAD(RESET_N)
);
// @19:105
  INBUF \SERVICE_PENDANT_ibuf[0]  (
	.Y(SERVICE_PENDANT_c[0]),
	.PAD(SERVICE_PENDANT[0])
);
// @19:105
  INBUF \SERVICE_PENDANT_ibuf[1]  (
	.Y(SERVICE_PENDANT_c[1]),
	.PAD(SERVICE_PENDANT[1])
);
// @19:105
  INBUF \SERVICE_PENDANT_ibuf[2]  (
	.Y(SERVICE_PENDANT_c[2]),
	.PAD(SERVICE_PENDANT[2])
);
// @19:105
  INBUF \SERVICE_PENDANT_ibuf[3]  (
	.Y(SERVICE_PENDANT_c[3]),
	.PAD(SERVICE_PENDANT[3])
);
// @19:105
  INBUF \SERVICE_PENDANT_ibuf[4]  (
	.Y(SERVICE_PENDANT_c[4]),
	.PAD(SERVICE_PENDANT[4])
);
// @19:105
  INBUF \SERVICE_PENDANT_ibuf[5]  (
	.Y(SERVICE_PENDANT_c[5]),
	.PAD(SERVICE_PENDANT[5])
);
// @19:105
  INBUF \SERVICE_PENDANT_ibuf[6]  (
	.Y(SERVICE_PENDANT_c[6]),
	.PAD(SERVICE_PENDANT[6])
);
// @19:106
  INBUF \SPD_DMD_IF_ibuf[0]  (
	.Y(SPD_DMD_IF_c[0]),
	.PAD(SPD_DMD_IF[0])
);
// @19:106
  INBUF \SPD_DMD_IF_ibuf[1]  (
	.Y(SPD_DMD_IF_c[1]),
	.PAD(SPD_DMD_IF[1])
);
// @19:106
  INBUF \SPD_DMD_IF_ibuf[2]  (
	.Y(SPD_DMD_IF_c[2]),
	.PAD(SPD_DMD_IF[2])
);
// @19:106
  INBUF \SPD_DMD_IF_ibuf[3]  (
	.Y(SPD_DMD_IF_c[3]),
	.PAD(SPD_DMD_IF[3])
);
// @19:106
  INBUF \SPD_DMD_IF_ibuf[4]  (
	.Y(SPD_DMD_IF_c[4]),
	.PAD(SPD_DMD_IF[4])
);
// @19:107
  INBUF \SPD_EMOPS_IF_ibuf[0]  (
	.Y(SPD_EMOPS_IF_c[0]),
	.PAD(SPD_EMOPS_IF[0])
);
// @19:107
  INBUF \SPD_EMOPS_IF_ibuf[1]  (
	.Y(SPD_EMOPS_IF_c[1]),
	.PAD(SPD_EMOPS_IF[1])
);
// @19:107
  INBUF \SPD_EMOPS_IF_ibuf[2]  (
	.Y(SPD_EMOPS_IF_c[2]),
	.PAD(SPD_EMOPS_IF[2])
);
// @19:107
  INBUF \SPD_EMOPS_IF_ibuf[3]  (
	.Y(SPD_EMOPS_IF_c[3]),
	.PAD(SPD_EMOPS_IF[3])
);
// @19:107
  INBUF \SPD_EMOPS_IF_ibuf[4]  (
	.Y(SPD_EMOPS_IF_c[4]),
	.PAD(SPD_EMOPS_IF[4])
);
// @19:108
  INBUF \STAND_CONT_IF_ibuf[0]  (
	.Y(STAND_CONT_IF_c[0]),
	.PAD(STAND_CONT_IF[0])
);
// @19:108
  INBUF \STAND_CONT_IF_ibuf[1]  (
	.Y(STAND_CONT_IF_c[1]),
	.PAD(STAND_CONT_IF[1])
);
// @19:108
  INBUF \STAND_CONT_IF_ibuf[2]  (
	.Y(STAND_CONT_IF_c[2]),
	.PAD(STAND_CONT_IF[2])
);
// @19:108
  INBUF \STAND_CONT_IF_ibuf[3]  (
	.Y(STAND_CONT_IF_c[3]),
	.PAD(STAND_CONT_IF[3])
);
// @19:108
  INBUF \STAND_CONT_IF_ibuf[4]  (
	.Y(STAND_CONT_IF_c[4]),
	.PAD(STAND_CONT_IF[4])
);
// @19:108
  INBUF \STAND_CONT_IF_ibuf[5]  (
	.Y(STAND_CONT_IF_c[5]),
	.PAD(STAND_CONT_IF[5])
);
// @19:109
  INBUF SYSCLK_ibuf (
	.Y(SYSCLK_ibuf_Z),
	.PAD(SYSCLK)
);
// @19:169
  BIBUF \AD_iobuf[0]  (
	.Y(AD_in[0]),
	.PAD(AD[0]),
	.D(AD_t0),
	.E(AD_en0_i_i)
);
// @19:169
  BIBUF \AD_iobuf[1]  (
	.Y(AD_in[1]),
	.PAD(AD[1]),
	.D(AD_t1),
	.E(AD_en0_i_i)
);
// @19:169
  BIBUF \AD_iobuf[2]  (
	.Y(AD_in[2]),
	.PAD(AD[2]),
	.D(AD_t2),
	.E(AD_en0_i_i)
);
// @19:169
  BIBUF \AD_iobuf[3]  (
	.Y(AD_in[3]),
	.PAD(AD[3]),
	.D(AD_t3),
	.E(AD_en0_i_i)
);
// @19:169
  BIBUF \AD_iobuf[4]  (
	.Y(AD_in[4]),
	.PAD(AD[4]),
	.D(AD_t4),
	.E(AD_en0_i_i)
);
// @19:169
  BIBUF \AD_iobuf[5]  (
	.Y(AD_in[5]),
	.PAD(AD[5]),
	.D(AD_t5),
	.E(AD_en0_i_i)
);
// @19:169
  BIBUF \AD_iobuf[6]  (
	.Y(AD_in[6]),
	.PAD(AD[6]),
	.D(AD_t6),
	.E(AD_en0_i_i)
);
// @19:169
  BIBUF \AD_iobuf[7]  (
	.Y(AD_in[7]),
	.PAD(AD[7]),
	.D(AD_t7),
	.E(AD_en0_i_i)
);
// @19:113
  OUTBUF AD_CNVST_obuf (
	.PAD(AD_CNVST),
	.D(AD_CNVST_c)
);
// @19:114
  OUTBUF \AD_MUX_obuf[0]  (
	.PAD(AD_MUX[0]),
	.D(AD_MUX_c[0])
);
// @19:114
  OUTBUF \AD_MUX_obuf[1]  (
	.PAD(AD_MUX[1]),
	.D(AD_MUX_c[1])
);
// @19:114
  OUTBUF \AD_MUX_obuf[2]  (
	.PAD(AD_MUX[2]),
	.D(AD_MUX_c[2])
);
// @19:114
  OUTBUF \AD_MUX_obuf[3]  (
	.PAD(AD_MUX[3]),
	.D(AD_MUX_c[3])
);
// @19:115
  OUTBUF AD_SCLK_obuf (
	.PAD(AD_SCLK),
	.D(AD_SCLK_c)
);
// @19:116
  OUTBUF \AD_SEL_obuf[0]  (
	.PAD(AD_SEL[0]),
	.D(AD_SEL_c[0])
);
// @19:116
  OUTBUF \AD_SEL_obuf[1]  (
	.PAD(AD_SEL[1]),
	.D(AD_SEL_c[1])
);
// @19:116
  OUTBUF \AD_SEL_obuf[2]  (
	.PAD(AD_SEL[2]),
	.D(AD_SEL_c[2])
);
// @19:117
  OUTBUF \DATA_OUT_obuf[0]  (
	.PAD(DATA_OUT[0]),
	.D(DATA_OUT_c[0])
);
// @19:117
  OUTBUF \DATA_OUT_obuf[1]  (
	.PAD(DATA_OUT[1]),
	.D(DATA_OUT_c[1])
);
// @19:117
  OUTBUF \DATA_OUT_obuf[2]  (
	.PAD(DATA_OUT[2]),
	.D(DATA_OUT_c[2])
);
// @19:117
  OUTBUF \DATA_OUT_obuf[3]  (
	.PAD(DATA_OUT[3]),
	.D(DATA_OUT_c[3])
);
// @19:117
  OUTBUF \DATA_OUT_obuf[4]  (
	.PAD(DATA_OUT[4]),
	.D(DATA_OUT_c[4])
);
// @19:117
  OUTBUF \DATA_OUT_obuf[5]  (
	.PAD(DATA_OUT[5]),
	.D(DATA_OUT_c[5])
);
// @19:118
  OUTBUF DMD_PWR_OK_obuf (
	.PAD(DMD_PWR_OK),
	.D(DMD_PWR_OK_c)
);
// @19:119
  OUTBUF EMOPS_STAT1_obuf (
	.PAD(EMOPS_STAT1),
	.D(EMOPS_STAT1_c)
);
// @19:120
  OUTBUF EMOPS_STAT2_obuf (
	.PAD(EMOPS_STAT2),
	.D(EMOPS_STAT2_c)
);
// @19:121
  OUTBUF EM_24V_EN_obuf (
	.PAD(EM_24V_EN),
	.D(EM_24V_EN_c)
);
// @19:122
  OUTBUF FAN_EN_obuf (
	.PAD(FAN_EN),
	.D(FAN_EN_c)
);
// @19:123
  OUTBUF FPGA_DONE_obuf (
	.PAD(FPGA_DONE),
	.D(FPGA_DONE_c)
);
// @19:124
  OUTBUF GANT_24V_PWR_EN_obuf (
	.PAD(GANT_24V_PWR_EN),
	.D(GANT_24V_PWR_EN_c)
);
// @19:125
  OUTBUF GANT_96V_BYPASS_obuf (
	.PAD(GANT_96V_BYPASS),
	.D(GANT_96V_BYPASS_c)
);
// @19:126
  OUTBUF GANT_96V_PWR_EN_obuf (
	.PAD(GANT_96V_PWR_EN),
	.D(GANT_96V_PWR_EN_c)
);
// @19:127
  OUTBUF GANT_BRK_RLS1_obuf (
	.PAD(GANT_BRK_RLS1),
	.D(GANT_BRK_RLS1_c)
);
// @19:128
  OUTBUF GANT_CURR_SAMP_obuf (
	.PAD(GANT_CURR_SAMP),
	.D(GANT_CURR_SAMP_c)
);
// @19:129
  OUTBUF GANT_MOT_DRV_EN_obuf (
	.PAD(GANT_MOT_DRV_EN),
	.D(GANT_MOT_DRV_EN_c)
);
// @19:130
  OUTBUF GANT_MOT_SHUNT_EN_N_obuf (
	.PAD(GANT_MOT_SHUNT_EN_N),
	.D(GANT_MOT_SHUNT_EN_N_c)
);
// @19:131
  OUTBUF \GANT_PWM_obuf[0]  (
	.PAD(GANT_PWM[0]),
	.D(GANT_PWM_c[0])
);
// @19:131
  OUTBUF \GANT_PWM_obuf[1]  (
	.PAD(GANT_PWM[1]),
	.D(GANT_PWM_c[1])
);
// @19:131
  OUTBUF \GANT_PWM_obuf[2]  (
	.PAD(GANT_PWM[2]),
	.D(GANT_PWM_c[2])
);
// @19:131
  OUTBUF \GANT_PWM_obuf[3]  (
	.PAD(GANT_PWM[3]),
	.D(GANT_PWM_c[3])
);
// @19:131
  OUTBUF \GANT_PWM_obuf[4]  (
	.PAD(GANT_PWM[4]),
	.D(GANT_PWM_c[4])
);
// @19:131
  OUTBUF \GANT_PWM_obuf[5]  (
	.PAD(GANT_PWM[5]),
	.D(GANT_PWM_c[5])
);
// @19:132
  OUTBUF GANT_SERIO_RST_N_obuf (
	.PAD(GANT_SERIO_RST_N),
	.D(GANT_SERIO_RST_N_c)
);
// @19:133
  OUTBUF GANT_SER_CLK_obuf (
	.PAD(GANT_SER_CLK),
	.D(GANT_SER_CLK_c)
);
// @19:134
  OUTBUF GANT_SER_DATA0_obuf (
	.PAD(GANT_SER_DATA0),
	.D(GANT_SER_DATA0_c)
);
// @19:135
  OUTBUF GANT_SER_DATA1_obuf (
	.PAD(GANT_SER_DATA1),
	.D(GANT_SER_DATA1_c)
);
// @19:136
  OUTBUF GANT_SER_SYNC_obuf (
	.PAD(GANT_SER_SYNC),
	.D(GANT_SER_SYNC_c)
);
// @19:137
  OUTBUF GANT_ST_DISB_MON_obuf (
	.PAD(GANT_ST_DISB_MON),
	.D(GANT_ST_DISB_MON_c)
);
// @19:138
  OUTBUF GNT_BRK_RLS_obuf (
	.PAD(GNT_BRK_RLS),
	.D(GNT_BRK_RLS_c)
);
// @19:139
  OUTBUF GNT_HALL_PWR_EN_obuf (
	.PAD(GNT_HALL_PWR_EN),
	.D(GNT_HALL_PWR_EN_c)
);
// @19:140
  OUTBUF GNT_HW_EN_MON_obuf (
	.PAD(GNT_HW_EN_MON),
	.D(GNT_HW_EN_MON_c)
);
// @19:141
  OUTBUF ILIM_DAC_CLK_obuf (
	.PAD(ILIM_DAC_CLK),
	.D(DAC_AD8803AR_0_un1_ILIM_DAC_CLK_i)
);
// @19:142
  OUTBUF ILIM_DAC_CS_obuf (
	.PAD(ILIM_DAC_CS),
	.D(ILIM_DAC_CS_c)
);
// @19:143
  TRIBUFF ILIM_DAC_SDI_obuft (
	.PAD(ILIM_DAC_SDI),
	.D(buffer10),
	.E(clk_en)
);
// @19:144
  OUTBUF LAT_LNG_BRK_RLS_obuf (
	.PAD(LAT_LNG_BRK_RLS),
	.D(LAT_LNG_BRK_RLS_c)
);
// @19:145
  OUTBUF LFT_BRK_RLS_obuf (
	.PAD(LFT_BRK_RLS),
	.D(LFT_BRK_RLS_c)
);
// @19:146
  OUTBUF LIFT_24V_PWR_EN_obuf (
	.PAD(LIFT_24V_PWR_EN),
	.D(LIFT_24V_PWR_EN_c)
);
// @19:147
  OUTBUF LIFT_96V_BYPASS_obuf (
	.PAD(LIFT_96V_BYPASS),
	.D(LIFT_96V_BYPASS_c)
);
// @19:148
  OUTBUF LIFT_96V_PWR_EN_obuf (
	.PAD(LIFT_96V_PWR_EN),
	.D(LIFT_96V_PWR_EN_c)
);
// @19:149
  OUTBUF LIFT_BRK_OVRD_LED_CTRL_obuf (
	.PAD(LIFT_BRK_OVRD_LED_CTRL),
	.D(LIFT_BRK_OVRD_LED_CTRL_c)
);
// @19:150
  OUTBUF LIFT_CURR_SAMP_obuf (
	.PAD(LIFT_CURR_SAMP),
	.D(LIFT_CURR_SAMP_c)
);
// @19:151
  OUTBUF LIFT_HALL_PWR_EN_obuf (
	.PAD(LIFT_HALL_PWR_EN),
	.D(LIFT_HALL_PWR_EN_c)
);
// @19:152
  OUTBUF LIFT_HW_EN_MON_obuf (
	.PAD(LIFT_HW_EN_MON),
	.D(LIFT_HW_EN_MON_c)
);
// @19:153
  OUTBUF LIFT_MOT_DRV_EN_obuf (
	.PAD(LIFT_MOT_DRV_EN),
	.D(LIFT_MOT_DRV_EN_c)
);
// @19:154
  OUTBUF LIFT_MOT_SHUNT_EN_N_obuf (
	.PAD(LIFT_MOT_SHUNT_EN_N),
	.D(LIFT_MOT_SHUNT_EN_N_c)
);
// @19:155
  OUTBUF \LIFT_PWM_obuf[0]  (
	.PAD(LIFT_PWM[0]),
	.D(LIFT_PWM_c[0])
);
// @19:155
  OUTBUF \LIFT_PWM_obuf[1]  (
	.PAD(LIFT_PWM[1]),
	.D(LIFT_PWM_c[1])
);
// @19:155
  OUTBUF \LIFT_PWM_obuf[2]  (
	.PAD(LIFT_PWM[2]),
	.D(LIFT_PWM_c[2])
);
// @19:155
  OUTBUF \LIFT_PWM_obuf[3]  (
	.PAD(LIFT_PWM[3]),
	.D(LIFT_PWM_c[3])
);
// @19:155
  OUTBUF \LIFT_PWM_obuf[4]  (
	.PAD(LIFT_PWM[4]),
	.D(LIFT_PWM_c[4])
);
// @19:155
  OUTBUF \LIFT_PWM_obuf[5]  (
	.PAD(LIFT_PWM[5]),
	.D(LIFT_PWM_c[5])
);
// @19:156
  OUTBUF LIFT_SERIO_RST_N_obuf (
	.PAD(LIFT_SERIO_RST_N),
	.D(LIFT_SERIO_RST_N_c)
);
// @19:157
  OUTBUF LIFT_SER_CLK_obuf (
	.PAD(LIFT_SER_CLK),
	.D(LIFT_SER_CLK_c)
);
// @19:158
  OUTBUF LIFT_SER_DATA0_obuf (
	.PAD(LIFT_SER_DATA0),
	.D(LIFT_SER_DATA0_c)
);
// @19:159
  OUTBUF LIFT_SER_DATA1_obuf (
	.PAD(LIFT_SER_DATA1),
	.D(LIFT_SER_DATA1_c)
);
// @19:160
  OUTBUF LIFT_SER_SYNC_obuf (
	.PAD(LIFT_SER_SYNC),
	.D(LIFT_SER_SYNC_c)
);
// @19:161
  OUTBUF LIFT_ST_DISB_MON_obuf (
	.PAD(LIFT_ST_DISB_MON),
	.D(LIFT_ST_DISB_MON_c)
);
// @19:162
  OUTBUF SPARE_MON_obuf (
	.PAD(SPARE_MON),
	.D(SPARE_MON_c)
);
// @19:163
  OUTBUF SPDIO_RST_N_obuf (
	.PAD(SPDIO_RST_N),
	.D(SPDIO_RST_N_c)
);
// @19:164
  OUTBUF \STS_obuf[0]  (
	.PAD(STS[0]),
	.D(STS_c[0])
);
// @19:164
  OUTBUF \STS_obuf[1]  (
	.PAD(STS[1]),
	.D(STS_c[1])
);
// @19:164
  OUTBUF \STS_obuf[2]  (
	.PAD(STS[2]),
	.D(STS_c[2])
);
// @19:164
  OUTBUF \STS_obuf[3]  (
	.PAD(STS[3]),
	.D(STS_c[3])
);
// @19:164
  OUTBUF \STS_obuf[4]  (
	.PAD(STS[4]),
	.D(STS_c[4])
);
// @19:164
  OUTBUF \STS_obuf[5]  (
	.PAD(STS[5]),
	.D(STS_c[5])
);
// @19:164
  OUTBUF \STS_obuf[6]  (
	.PAD(STS[6]),
	.D(STS_c[6])
);
// @19:164
  OUTBUF \STS_obuf[7]  (
	.PAD(STS[7]),
	.D(STS_c[7])
);
// @19:165
  OUTBUF WD_OUT_obuf (
	.PAD(WD_OUT),
	.D(WD_OUT_c)
);
  CLKINT I_2 (
	.Y(NN_2),
	.A(SYSCLK_ibuf_Z)
);
  CLKINT I_1 (
	.Y(NN_1),
	.A(PCI_CLK2_ibuf_Z)
);
// @19:488
  AdderDecode AdderDecode_0 (
	.DEC_DO_1_t_0(AdderDecode_0_DEC_DO_1_t[2]),
	.DEC_DO_1_t_11(AdderDecode_0_DEC_DO_1_t[13]),
	.DEC_DO_1_t_10(AdderDecode_0_DEC_DO_1_t[12]),
	.DEC_DO_1_t_12(AdderDecode_0_DEC_DO_1_t[14]),
	.DEC_DO_1_t_2(AdderDecode_0_DEC_DO_1_t[4]),
	.DEC_DO_1_t_3(AdderDecode_0_DEC_DO_1_t[5]),
	.AdderDecode_0_DEC_DO_m_0(AdderDecode_0_DEC_DO_m[0]),
	.AdderDecode_0_DEC_DO_m_10(AdderDecode_0_DEC_DO_m[10]),
	.GPIO_0_GPIO_DO({GPIO_0_GPIO_DO[14:10], N_3430, N_3429, GPIO_0_GPIO_DO[7], N_3428, GPIO_0_GPIO_DO[5:0]}),
	.DEC_DO_1_1_iv_3_0(AdderDecode_0_DEC_DO_1_1_iv_3[7]),
	.PCI_EMU_TARGET_0_OPB_ADDR(PCI_EMU_TARGET_0_OPB_ADDR[19:4]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_11(SCRATCH_PAD_REGISTER_0_SP_DO[11]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_8(SCRATCH_PAD_REGISTER_0_SP_DO[8]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_0(SCRATCH_PAD_REGISTER_0_SP_DO[0]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_7(SCRATCH_PAD_REGISTER_0_SP_DO[7]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_10(SCRATCH_PAD_REGISTER_0_SP_DO[10]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_5(SCRATCH_PAD_REGISTER_0_SP_DO[5]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_12(SCRATCH_PAD_REGISTER_0_SP_DO[12]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_14(SCRATCH_PAD_REGISTER_0_SP_DO[14]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_2(SCRATCH_PAD_REGISTER_0_SP_DO[2]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_13(SCRATCH_PAD_REGISTER_0_SP_DO[13]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_4(SCRATCH_PAD_REGISTER_0_SP_DO[4]),
	.GPIO_IN_m_0_3_0(AdderDecode_0_GPIO_IN_m_0_3[2]),
	.CLK_GEN_DO_2_iv_0_0(ClkGen_0_CLK_GEN_DO_2_iv_0[5]),
	.PCI_EMU_TARGET_0_OPB_ADDR_fast_0(PCI_EMU_TARGET_0_OPB_ADDR_fast[0]),
	.OPB_ADDR_1_fast(PCI_EMU_TARGET_0_OPB_ADDR_1_fast[3:1]),
	.OSCILLATOR_COUNTER_0_OSC_CT_DO({OSCILLATOR_COUNTER_0_OSC_CT_DO[14:7], N_3431, OSCILLATOR_COUNTER_0_OSC_CT_DO[5:0]}),
	.CLK_GEN_IN_m_0(AdderDecode_0_CLK_GEN_IN_m[1]),
	.DEC_DO_1_1_iv_0_0_0(AdderDecode_0_DEC_DO_1_1_iv_0_0[15]),
	.ADC_AD7663AS_0_ADC_DO_0(ADC_AD7663AS_0_ADC_DO[0]),
	.ADC_AD7663AS_0_ADC_DO_11(ADC_AD7663AS_0_ADC_DO[11]),
	.ADC_AD7663AS_0_ADC_DO_8(ADC_AD7663AS_0_ADC_DO[8]),
	.ADC_AD7663AS_0_ADC_DO_5(ADC_AD7663AS_0_ADC_DO[5]),
	.ADC_AD7663AS_0_ADC_DO_12(ADC_AD7663AS_0_ADC_DO[12]),
	.ADC_AD7663AS_0_ADC_DO_14(ADC_AD7663AS_0_ADC_DO[14]),
	.ADC_AD7663AS_0_ADC_DO_2(ADC_AD7663AS_0_ADC_DO[2]),
	.ADC_AD7663AS_0_ADC_DO_13(ADC_AD7663AS_0_ADC_DO[13]),
	.ADC_AD7663AS_0_ADC_DO_7(ADC_AD7663AS_0_ADC_DO[7]),
	.ADC_AD7663AS_0_ADC_DO_4(ADC_AD7663AS_0_ADC_DO[4]),
	.ADC_AD7663AS_0_ADC_DO_10(ADC_AD7663AS_0_ADC_DO[10]),
	.ADC_AD7663AS_0_ADC_DO_15(ADC_AD7663AS_0_ADC_DO[15]),
	.DAC_AD8803AR_0_DAC_DO({DAC_AD8803AR_0_DAC_DO[15:10], N_3433, DAC_AD8803AR_0_DAC_DO[8:7], N_3432, DAC_AD8803AR_0_DAC_DO[5:0]}),
	.ILIM_DAC_IN_m_0(AdderDecode_0_ILIM_DAC_IN_m[1]),
	.OSC_CT_IN_m_0(AdderDecode_0_OSC_CT_IN_m[9]),
	.OPB_ADDR_0(DAC_AD8803AR_0_OPB_ADDR[3]),
	.GPIO_IN_m_0_3_1_0(AdderDecode_0_GPIO_IN_m_0_3_1[1]),
	.DEC_DO_1_1_iv_2_0(AdderDecode_0_DEC_DO_1_1_iv_2[8]),
	.clk16khz_div_fast_0(ClkGen_0_clk16khz_div_fast[3]),
	.GPIO_DO_11_0_a2_1_o2_0_0(GPIO_0_GPIO_DO_11_0_a2_1_o2_0[7]),
	.DATA_OUT_c(DATA_OUT_c[5:0]),
	.DEC_DO_1_en_4_0(AdderDecode_0_DEC_DO_1_en_4[0]),
	.AdderDecode_0_GPO_WE(AdderDecode_0_GPO_WE),
	.digital_out8(GPIO_0_digital_out8),
	.digital_out9(GPIO_0_digital_out9),
	.digital_out7(GPIO_0_digital_out7),
	.digital_out6(GPIO_0_digital_out6),
	.digital_out5(GPIO_0_digital_out5),
	.AdderDecode_0_SP1_WE(AdderDecode_0_SP1_WE),
	.dev_sp14(SCRATCH_PAD_REGISTER_0_dev_sp14),
	.digital_out4(GPIO_0_digital_out4),
	.AdderDecode_0_GPO_RE(AdderDecode_0_GPO_RE),
	.AdderDecode_0_LIFT_MOT_SENS_RE(AdderDecode_0_LIFT_MOT_SENS_RE),
	.AdderDecode_0_PWR_IF_RE(AdderDecode_0_PWR_IF_RE),
	.AdderDecode_0_SER_PENDANT_RE(AdderDecode_0_SER_PENDANT_RE),
	.AdderDecode_0_CCHL_IF_RE(AdderDecode_0_CCHL_IF_RE),
	.N_471(N_471),
	.AdderDecode_0_STD_CONT_RE(AdderDecode_0_STD_CONT_RE),
	.AdderDecode_0_SPD_DMD_IF_RE(AdderDecode_0_SPD_DMD_IF_RE),
	.AdderDecode_0_GANTRY_MOT_SENS_RE(AdderDecode_0_GANTRY_MOT_SENS_RE),
	.AdderDecode_0_SPD_EMOPS_RE(AdderDecode_0_SPD_EMOPS_RE),
	.un10_AD_i(PCI_EMU_TARGET_0_un10_AD_i),
	.N_253(N_253),
	.N_444(N_444),
	.N_284(N_284),
	.N_248(N_248),
	.N_434(N_434),
	.N_430(N_430),
	.PCI_EMU_TARGET_0_OPB_ADDR_0_rep1(PCI_EMU_TARGET_0_OPB_ADDR_0_rep1),
	.un40_CLK_GEN_DO_i(ClkGen_0_un40_CLK_GEN_DO_i),
	.N_443(N_443),
	.SP1_N_3_mux(AdderDecode_0_SP1_N_3_mux),
	.ADC_WE_0_a2_0_a2_1z(ADC_WE_0_a2_0_a2),
	.PCI_EMU_TARGET_0_OPB_WE(PCI_EMU_TARGET_0_OPB_WE),
	.N_241(N_241),
	.un20_CLK_GEN_DO_i(ClkGen_0_un20_CLK_GEN_DO_i),
	.CLK_GEN_DO_1(ClkGen_0_CLK_GEN_DO_1),
	.clk16khz_div_3_rep1(ClkGen_0_clk16khz_div_3_rep1),
	.un30_CLK_GEN_DO_i(ClkGen_0_un30_CLK_GEN_DO_i),
	.N_453(N_453),
	.PCI_EMU_TARGET_0_OPB_RE(PCI_EMU_TARGET_0_OPB_RE),
	.un3_CLK_GEN_DO_6(ClkGen_0_un3_CLK_GEN_DO_6),
	.OPB_RE_fast(PCI_EMU_TARGET_0_OPB_RE_fast),
	.GANTRY_m3_e_4_2_1z(AdderDecode_0_GANTRY_m3_e_4_2),
	.LIFT_CURR_SAMP_c(LIFT_CURR_SAMP_c),
	.g1_0(AdderDecode_0_g1_0),
	.un1_N_5_mux(GPIO_0_un1_N_5_mux),
	.g1_2(AdderDecode_0_g1_2),
	.N_4(AdderDecode_0_N_4),
	.AD_1(PCI_EMU_TARGET_0_AD_1),
	.AdderDecode_0_GANT_MOT_RE(AdderDecode_0_GANT_MOT_RE),
	.GANT_MOT_DRV_EN_c(GANT_MOT_DRV_EN_c),
	.LIFT_MOT_DRV_EN_c(LIFT_MOT_DRV_EN_c),
	.AdderDecode_0_SP1_RE(AdderDecode_0_SP1_RE),
	.AdderDecode_0_SP2_RE(AdderDecode_0_SP2_RE),
	.AdderDecode_0_COUNTER_RE(AdderDecode_0_COUNTER_RE),
	.g0_4_0(AdderDecode_0_g0_4_0),
	.AdderDecode_0_CLOCK_RE(AdderDecode_0_CLOCK_RE),
	.un10_CLK_GEN_DO_i(ClkGen_0_un10_CLK_GEN_DO_i),
	.N_42_i_i_o2_3(AdderDecode_0_N_42_i_i_o2_3),
	.un1_m2_e_2(GPIO_0_un1_m2_e_2),
	.N_244(N_244),
	.AdderDecode_0_ADC_RE(AdderDecode_0_ADC_RE),
	.AdderDecode_0_ILIM_DAC_RE(AdderDecode_0_ILIM_DAC_RE),
	.un1_m2_e_x(un1_m2_e_x),
	.PCI_CLK2_i(PCI_CLK2_i),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
// @19:546
  ClkGen ClkGen_0 (
	.OPB_ADDR_0(DAC_AD8803AR_0_OPB_ADDR[3]),
	.PCI_EMU_TARGET_0_OPB_ADDR({PCI_EMU_TARGET_0_OPB_ADDR[5:4], N_3434, PCI_EMU_TARGET_0_OPB_ADDR[2:1]}),
	.CLK_GEN_DO_2_t_1_0(ClkGen_0_CLK_GEN_DO_2_t_1[3]),
	.CLK_GEN_DO_2_iv_0_0(ClkGen_0_CLK_GEN_DO_2_iv_0[5]),
	.CLK_GEN_DO_2_t_0(ClkGen_0_CLK_GEN_DO_2_t[2]),
	.SP_DO_1_RNIM30LN_0(SP_DO_1_RNIM30LN[6]),
	.DAC_DO_1_RNIFRVAE_0(DAC_DO_1_RNIFRVAE[6]),
	.clk16khz_div_fast_0(ClkGen_0_clk16khz_div_fast[3]),
	.N_261(N_261),
	.ClkGen_0_PULSE_100US(ClkGen_0_PULSE_100US),
	.ClkGen_0_CLK_2MHZ(ClkGen_0_CLK_2MHZ),
	.ClkGen_0_PULSE_2KHZ(ClkGen_0_PULSE_2KHZ),
	.ClkGen_0_PULSE_20KHZ(ClkGen_0_PULSE_20KHZ),
	.SYSCLK(NN_2),
	.ClkGen_0_PULSE_200KHZ(ClkGen_0_PULSE_200KHZ),
	.un30_CLK_GEN_DO_i(ClkGen_0_un30_CLK_GEN_DO_i),
	.SP1_N_3_mux(AdderDecode_0_SP1_N_3_mux),
	.N_204(N_204),
	.N_248(N_248),
	.N_468(N_468),
	.N_430(N_430),
	.N_470(N_470),
	.N_448(N_448),
	.GANTRY_m3_e_4_2(AdderDecode_0_GANTRY_m3_e_4_2),
	.un20_CLK_GEN_DO_i(ClkGen_0_un20_CLK_GEN_DO_i),
	.PCI_EMU_TARGET_0_OPB_ADDR_0_rep1(PCI_EMU_TARGET_0_OPB_ADDR_0_rep1),
	.G_25_0_3(G_25_0_3),
	.AdderDecode_0_CLOCK_RE(AdderDecode_0_CLOCK_RE),
	.CLK_GEN_DO_1(ClkGen_0_CLK_GEN_DO_1),
	.un10_CLK_GEN_DO_i(ClkGen_0_un10_CLK_GEN_DO_i),
	.un40_CLK_GEN_DO_i(ClkGen_0_un40_CLK_GEN_DO_i),
	.PCI_CLK2(NN_1),
	.OPB_RST_arst_i(OPB_RST_arst_i),
	.clk16khz_div_3_rep1_1z(ClkGen_0_clk16khz_div_3_rep1)
);
// @19:583
  FPGA_WDI FPGA_WDI_0 (
	.ClkGen_0_PULSE_100US(ClkGen_0_PULSE_100US),
	.OPB_RST_arst_i(OPB_RST_arst_i),
	.WD_OUT_c(WD_OUT_c)
);
// @19:593
  Gantry_Motor Gantry_Motor_0 (
	.PCI_EMU_TARGET_0_OPB_ADDR_15(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.PCI_EMU_TARGET_0_OPB_ADDR_0(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.GANT_PWM_c(GANT_PWM_c[5:0]),
	.PCI_EMU_TARGET_0_OPB_DO(PCI_EMU_TARGET_0_OPB_DO[4:0]),
	.N_468(N_468),
	.N_448(N_448),
	.SP1_N_3_mux(AdderDecode_0_SP1_N_3_mux),
	.N_444(N_444),
	.PCI_EMU_TARGET_0_OPB_WE(PCI_EMU_TARGET_0_OPB_WE),
	.ClkGen_0_PULSE_200KHZ(ClkGen_0_PULSE_200KHZ),
	.ClkGen_0_PULSE_2KHZ(ClkGen_0_PULSE_2KHZ),
	.ClkGen_0_PULSE_20KHZ(ClkGen_0_PULSE_20KHZ),
	.GANT_MOT_DRV_EN_c(GANT_MOT_DRV_EN_c),
	.GANT_CURR_SAMP_c(GANT_CURR_SAMP_c),
	.PCI_CLK2(NN_1),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
// @19:613
  GPIO GPIO_0 (
	.STAND_CONT_IF_c(STAND_CONT_IF_c[5:0]),
	.DMD_IO_c(DMD_IO_c[14:0]),
	.PWR_IF_c(PWR_IF_c[6:0]),
	.SERVICE_PENDANT_c(SERVICE_PENDANT_c[6:0]),
	.CCHL_IF_c(CCHL_IF_c[4:0]),
	.LIFT_MOT_SNS_IF_c(LIFT_MOT_SNS_IF_c[3:0]),
	.SPD_EMOPS_IF_c(SPD_EMOPS_IF_c[4:0]),
	.GPIO_DO_11_0_a2_1_o2_0_0(GPIO_0_GPIO_DO_11_0_a2_1_o2_0[7]),
	.GANT_MOT_SNS_IF_c(GANT_MOT_SNS_IF_c[4:0]),
	.SPD_DMD_IF_c(SPD_DMD_IF_c[4:0]),
	.DEC_DO_1_t_0(AdderDecode_0_DEC_DO_1_t[6]),
	.STS_c(STS_c[7:0]),
	.PCI_EMU_TARGET_0_OPB_DO(PCI_EMU_TARGET_0_OPB_DO[16:0]),
	.AD_SEL_c(AD_SEL_c[2:0]),
	.AD_MUX_c(AD_MUX_c[3:0]),
	.GPIO_0_GPIO_DO({GPIO_0_GPIO_DO[14:7], N_3435, GPIO_0_GPIO_DO[5:0]}),
	.AdderDecode_0_SPD_EMOPS_RE(AdderDecode_0_SPD_EMOPS_RE),
	.AdderDecode_0_GPO_RE(AdderDecode_0_GPO_RE),
	.AdderDecode_0_LIFT_MOT_SENS_RE(AdderDecode_0_LIFT_MOT_SENS_RE),
	.AdderDecode_0_PWR_IF_RE(AdderDecode_0_PWR_IF_RE),
	.GANT_96V_PWR_EN_c(GANT_96V_PWR_EN_c),
	.GANT_24V_PWR_EN_c(GANT_24V_PWR_EN_c),
	.LIFT_96V_PWR_EN_c(LIFT_96V_PWR_EN_c),
	.LIFT_24V_PWR_EN_c(LIFT_24V_PWR_EN_c),
	.AdderDecode_0_GANTRY_MOT_SENS_RE(AdderDecode_0_GANTRY_MOT_SENS_RE),
	.AdderDecode_0_SPD_DMD_IF_RE(AdderDecode_0_SPD_DMD_IF_RE),
	.N_244(N_244),
	.AdderDecode_0_STD_CONT_RE(AdderDecode_0_STD_CONT_RE),
	.N_42_i_i_o2_3(AdderDecode_0_N_42_i_i_o2_3),
	.un1_N_5_mux(GPIO_0_un1_N_5_mux),
	.G_25_0_3(G_25_0_3),
	.un1_m2_e_x_1z(un1_m2_e_x),
	.AdderDecode_0_CCHL_IF_RE(AdderDecode_0_CCHL_IF_RE),
	.AdderDecode_0_SER_PENDANT_RE(AdderDecode_0_SER_PENDANT_RE),
	.un1_m2_e_2_1z(GPIO_0_un1_m2_e_2),
	.digital_out9(GPIO_0_digital_out9),
	.SPDIO_RST_N_c(SPDIO_RST_N_c),
	.LIFT_HALL_PWR_EN_c(LIFT_HALL_PWR_EN_c),
	.FAN_EN_c(FAN_EN_c),
	.EM_24V_EN_c(EM_24V_EN_c),
	.GANT_BRK_RLS1_c(GANT_BRK_RLS1_c),
	.GANT_SER_DATA0_c(GANT_SER_DATA0_c),
	.GANT_SER_DATA1_c(GANT_SER_DATA1_c),
	.GANT_SERIO_RST_N_c(GANT_SERIO_RST_N_c),
	.EMOPS_STAT1_c(EMOPS_STAT1_c),
	.EMOPS_STAT2_c(EMOPS_STAT2_c),
	.LAT_LNG_BRK_RLS_c(LAT_LNG_BRK_RLS_c),
	.LFT_BRK_RLS_c(LFT_BRK_RLS_c),
	.GNT_BRK_RLS_c(GNT_BRK_RLS_c),
	.GNT_HALL_PWR_EN_c(GNT_HALL_PWR_EN_c),
	.GNT_HW_EN_MON_c(GNT_HW_EN_MON_c),
	.LIFT_ST_DISB_MON_c(LIFT_ST_DISB_MON_c),
	.LIFT_HW_EN_MON_c(LIFT_HW_EN_MON_c),
	.GANT_ST_DISB_MON_c(GANT_ST_DISB_MON_c),
	.DMD_PWR_OK_c(DMD_PWR_OK_c),
	.AdderDecode_0_GPO_WE(AdderDecode_0_GPO_WE),
	.SPARE_MON_c(SPARE_MON_c),
	.digital_out6(GPIO_0_digital_out6),
	.digital_out5(GPIO_0_digital_out5),
	.LIFT_BRK_OVRD_LED_CTRL_c(LIFT_BRK_OVRD_LED_CTRL_c),
	.LIFT_SER_CLK_c(LIFT_SER_CLK_c),
	.LIFT_SER_SYNC_c(LIFT_SER_SYNC_c),
	.LIFT_SER_DATA0_c(LIFT_SER_DATA0_c),
	.LIFT_SER_DATA1_c(LIFT_SER_DATA1_c),
	.LIFT_SERIO_RST_N_c(LIFT_SERIO_RST_N_c),
	.GANT_SER_CLK_c(GANT_SER_CLK_c),
	.digital_out4(GPIO_0_digital_out4),
	.GANT_SER_SYNC_c(GANT_SER_SYNC_c),
	.PCI_CLK2(NN_1),
	.GANT_MOT_SHUNT_EN_N_c(GANT_MOT_SHUNT_EN_N_c),
	.digital_out7(GPIO_0_digital_out7),
	.GANT_96V_BYPASS_c(GANT_96V_BYPASS_c),
	.LIFT_MOT_SHUNT_EN_N_c(LIFT_MOT_SHUNT_EN_N_c),
	.digital_out8(GPIO_0_digital_out8),
	.LIFT_96V_BYPASS_c(LIFT_96V_BYPASS_c),
	.PCI_CLK2_i(PCI_CLK2_i),
	.OPB_RST_arst_i(OPB_RST_arst_i),
	.FPGA_DONE_c(FPGA_DONE_c)
);
// @19:694
  Lift_Motor Lift_Motor_0 (
	.PCI_EMU_TARGET_0_OPB_ADDR_15(PCI_EMU_TARGET_0_OPB_ADDR[16]),
	.PCI_EMU_TARGET_0_OPB_ADDR_0(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.LIFT_PWM_c(LIFT_PWM_c[5:0]),
	.PCI_EMU_TARGET_0_OPB_DO(PCI_EMU_TARGET_0_OPB_DO[4:0]),
	.N_468(N_468),
	.N_448(N_448),
	.N_443(N_443),
	.N_444(N_444),
	.PCI_EMU_TARGET_0_OPB_WE(PCI_EMU_TARGET_0_OPB_WE),
	.ClkGen_0_PULSE_200KHZ(ClkGen_0_PULSE_200KHZ),
	.ClkGen_0_PULSE_2KHZ(ClkGen_0_PULSE_2KHZ),
	.ClkGen_0_PULSE_20KHZ(ClkGen_0_PULSE_20KHZ),
	.LIFT_MOT_DRV_EN_c(LIFT_MOT_DRV_EN_c),
	.LIFT_CURR_SAMP_c(LIFT_CURR_SAMP_c),
	.PCI_CLK2(NN_1),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
// @19:714
  OSCILLATOR_COUNTER OSCILLATOR_COUNTER_0 (
	.PCI_EMU_TARGET_0_OPB_ADDR_0(PCI_EMU_TARGET_0_OPB_ADDR[0]),
	.PCI_EMU_TARGET_0_OPB_ADDR_23(PCI_EMU_TARGET_0_OPB_ADDR[23]),
	.PCI_EMU_TARGET_0_OPB_ADDR_22(PCI_EMU_TARGET_0_OPB_ADDR[22]),
	.PCI_EMU_TARGET_0_OPB_ADDR_21(PCI_EMU_TARGET_0_OPB_ADDR[21]),
	.PCI_EMU_TARGET_0_OPB_ADDR_20(PCI_EMU_TARGET_0_OPB_ADDR[20]),
	.PCI_EMU_TARGET_0_OPB_ADDR_1(PCI_EMU_TARGET_0_OPB_ADDR[1]),
	.OSCILLATOR_COUNTER_0_OSC_CT_DO(OSCILLATOR_COUNTER_0_OSC_CT_DO[15:0]),
	.PCI_EMU_TARGET_0_OPB_DO(PCI_EMU_TARGET_0_OPB_DO[15:0]),
	.ClkGen_0_CLK_2MHZ(ClkGen_0_CLK_2MHZ),
	.N_434(N_434),
	.N_448(N_448),
	.PCI_EMU_TARGET_0_OPB_WE(PCI_EMU_TARGET_0_OPB_WE),
	.GANTRY_m3_e_4_2(AdderDecode_0_GANTRY_m3_e_4_2),
	.N_430(N_430),
	.N_204(N_204),
	.SP1_N_3_mux(AdderDecode_0_SP1_N_3_mux),
	.AdderDecode_0_COUNTER_RE(AdderDecode_0_COUNTER_RE),
	.N_248(N_248),
	.PCI_CLK2(NN_1),
	.N_261(N_261),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
// @19:751
  SCRATCH_PAD_REGISTER SCRATCH_PAD_REGISTER_0 (
	.SP_DO_1_RNIM30LN_0(SP_DO_1_RNIM30LN[6]),
	.ADC_AD7663AS_0_ADC_DO_0(ADC_AD7663AS_0_ADC_DO[6]),
	.SCRATCH_PAD_REGISTER_0_SP_DO({SCRATCH_PAD_REGISTER_0_SP_DO[15:7], N_3436, SCRATCH_PAD_REGISTER_0_SP_DO[5:0]}),
	.DEC_DO_1_en_4_0(AdderDecode_0_DEC_DO_1_en_4[0]),
	.PCI_EMU_TARGET_0_OPB_DO(PCI_EMU_TARGET_0_OPB_DO[15:0]),
	.AdderDecode_0_SP1_RE(AdderDecode_0_SP1_RE),
	.AdderDecode_0_ADC_RE(AdderDecode_0_ADC_RE),
	.PCI_CLK2(NN_1),
	.dev_sp14(SCRATCH_PAD_REGISTER_0_dev_sp14),
	.AdderDecode_0_SP1_WE(AdderDecode_0_SP1_WE),
	.PCI_CLK2_i(PCI_CLK2_i),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
  PCI_EMU_TARGET PCI_EMU_TARGET_0 (
	.DEC_DO_1_t_0(AdderDecode_0_DEC_DO_1_t[2]),
	.DEC_DO_1_t_12(AdderDecode_0_DEC_DO_1_t[14]),
	.DEC_DO_1_t_4(AdderDecode_0_DEC_DO_1_t[6]),
	.DEC_DO_1_t_11(AdderDecode_0_DEC_DO_1_t[13]),
	.DEC_DO_1_t_3(AdderDecode_0_DEC_DO_1_t[5]),
	.DEC_DO_1_t_10(AdderDecode_0_DEC_DO_1_t[12]),
	.DEC_DO_1_t_2(AdderDecode_0_DEC_DO_1_t[4]),
	.BYTE_SEL_c(BYTE_SEL_c[2:0]),
	.GPIO_0_GPIO_DO_8(GPIO_0_GPIO_DO[9]),
	.GPIO_0_GPIO_DO_7(GPIO_0_GPIO_DO[8]),
	.GPIO_0_GPIO_DO_10(GPIO_0_GPIO_DO[11]),
	.GPIO_0_GPIO_DO_0(GPIO_0_GPIO_DO[1]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_8(SCRATCH_PAD_REGISTER_0_SP_DO[9]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_2(SCRATCH_PAD_REGISTER_0_SP_DO[3]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_14(SCRATCH_PAD_REGISTER_0_SP_DO[15]),
	.SCRATCH_PAD_REGISTER_0_SP_DO_0(SCRATCH_PAD_REGISTER_0_SP_DO[1]),
	.DEC_DO_1_1_iv_3_0(AdderDecode_0_DEC_DO_1_1_iv_3[7]),
	.CLK_GEN_DO_2_t_0(ClkGen_0_CLK_GEN_DO_2_t[2]),
	.OSCILLATOR_COUNTER_0_OSC_CT_DO_0(OSCILLATOR_COUNTER_0_OSC_CT_DO[15]),
	.DEC_DO_1_1_iv_0_0_0(AdderDecode_0_DEC_DO_1_1_iv_0_0[15]),
	.CLK_GEN_IN_m_0(AdderDecode_0_CLK_GEN_IN_m[1]),
	.GPIO_IN_m_0_3_1_0(AdderDecode_0_GPIO_IN_m_0_3_1[1]),
	.ILIM_DAC_IN_m_0(AdderDecode_0_ILIM_DAC_IN_m[1]),
	.ADC_AD7663AS_0_ADC_DO_8(ADC_AD7663AS_0_ADC_DO[9]),
	.ADC_AD7663AS_0_ADC_DO_2(ADC_AD7663AS_0_ADC_DO[3]),
	.ADC_AD7663AS_0_ADC_DO_0(ADC_AD7663AS_0_ADC_DO[1]),
	.AdderDecode_0_DEC_DO_m_10(AdderDecode_0_DEC_DO_m[10]),
	.AdderDecode_0_DEC_DO_m_0(AdderDecode_0_DEC_DO_m[0]),
	.DEC_DO_1_1_iv_2_0(AdderDecode_0_DEC_DO_1_1_iv_2[8]),
	.CLK_GEN_DO_2_t_1_0(ClkGen_0_CLK_GEN_DO_2_t_1[3]),
	.GPIO_IN_m_0_3_0(AdderDecode_0_GPIO_IN_m_0_3[2]),
	.DEC_DO_1_en_4_0(AdderDecode_0_DEC_DO_1_en_4[0]),
	.OSC_CT_IN_m_0(AdderDecode_0_OSC_CT_IN_m[9]),
	.clk16khz_div_fast_0(ClkGen_0_clk16khz_div_fast[3]),
	.DAC_AD8803AR_0_DAC_DO_0(DAC_AD8803AR_0_DAC_DO[9]),
	.AD_in(AD_in[7:0]),
	.PCI_EMU_TARGET_0_OPB_ADDR({PCI_EMU_TARGET_0_OPB_ADDR[23:4], N_3437, PCI_EMU_TARGET_0_OPB_ADDR[2:0]}),
	.OPB_ADDR_0(DAC_AD8803AR_0_OPB_ADDR[3]),
	.PCI_EMU_TARGET_0_OPB_DO(PCI_EMU_TARGET_0_OPB_DO[16:0]),
	.OPB_ADDR_1_fast(PCI_EMU_TARGET_0_OPB_ADDR_1_fast[3:1]),
	.PCI_EMU_TARGET_0_OPB_ADDR_fast_0(PCI_EMU_TARGET_0_OPB_ADDR_fast[0]),
	.AD_t4(AD_t4),
	.AD_t5(AD_t5),
	.AD_t6(AD_t6),
	.AD_en0_i_i(AD_en0_i_i),
	.RESET_N_c(RESET_N_c),
	.PCI_RST_c(PCI_RST_c),
	.AD_t7(AD_t7),
	.AdderDecode_0_COUNTER_RE(AdderDecode_0_COUNTER_RE),
	.g0_4_0(AdderDecode_0_g0_4_0),
	.AD_t1(AD_t1),
	.AdderDecode_0_GANT_MOT_RE(AdderDecode_0_GANT_MOT_RE),
	.GANT_CURR_SAMP_c(GANT_CURR_SAMP_c),
	.AD_t0(AD_t0),
	.N_42_i_i_o2_3(AdderDecode_0_N_42_i_i_o2_3),
	.un1_N_5_mux(GPIO_0_un1_N_5_mux),
	.AD_t3(AD_t3),
	.g1_0(AdderDecode_0_g1_0),
	.AdderDecode_0_SP1_RE(AdderDecode_0_SP1_RE),
	.AdderDecode_0_SP2_RE(AdderDecode_0_SP2_RE),
	.un20_CLK_GEN_DO_i(ClkGen_0_un20_CLK_GEN_DO_i),
	.N_4(AdderDecode_0_N_4),
	.g1_2(AdderDecode_0_g1_2),
	.un30_CLK_GEN_DO_i(ClkGen_0_un30_CLK_GEN_DO_i),
	.un40_CLK_GEN_DO_i(ClkGen_0_un40_CLK_GEN_DO_i),
	.RD_WR_c(RD_WR_c),
	.AD_t2(AD_t2),
	.AD_1(PCI_EMU_TARGET_0_AD_1),
	.un10_AD_i(PCI_EMU_TARGET_0_un10_AD_i),
	.N_284(N_284),
	.AdderDecode_0_ADC_RE(AdderDecode_0_ADC_RE),
	.AdderDecode_0_ILIM_DAC_RE(AdderDecode_0_ILIM_DAC_RE),
	.CS_c(CS_c),
	.ADDR_DATA_SEL_c(ADDR_DATA_SEL_c),
	.clk16khz_div_3_rep1(ClkGen_0_clk16khz_div_3_rep1),
	.AdderDecode_0_CLOCK_RE(AdderDecode_0_CLOCK_RE),
	.un10_CLK_GEN_DO_i(ClkGen_0_un10_CLK_GEN_DO_i),
	.PCI_EMU_TARGET_0_OPB_WE(PCI_EMU_TARGET_0_OPB_WE),
	.CS_c_i(CS_c_i),
	.PCI_EMU_TARGET_0_OPB_RE(PCI_EMU_TARGET_0_OPB_RE),
	.OPB_RE_fast_1z(PCI_EMU_TARGET_0_OPB_RE_fast),
	.PCI_CLK2_i(PCI_CLK2_i),
	.PCI_EMU_TARGET_0_OPB_ADDR_0_rep1(PCI_EMU_TARGET_0_OPB_ADDR_0_rep1),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
  DAC_AD8803AR DAC_AD8803AR_0 (
	.PCI_EMU_TARGET_0_OPB_ADDR(PCI_EMU_TARGET_0_OPB_ADDR[2:0]),
	.OPB_ADDR_0(DAC_AD8803AR_0_OPB_ADDR[3]),
	.DAC_DO_1_RNIFRVAE_0(DAC_DO_1_RNIFRVAE[6]),
	.OSCILLATOR_COUNTER_0_OSC_CT_DO_0(OSCILLATOR_COUNTER_0_OSC_CT_DO[6]),
	.DAC_AD8803AR_0_DAC_DO({DAC_AD8803AR_0_DAC_DO[15:7], N_3438, DAC_AD8803AR_0_DAC_DO[5:0]}),
	.PCI_EMU_TARGET_0_OPB_DO(PCI_EMU_TARGET_0_OPB_DO[15:0]),
	.SYSCLK(NN_2),
	.N_241(N_241),
	.N_253(N_253),
	.N_453(N_453),
	.un1_ILIM_DAC_CLK_i(DAC_AD8803AR_0_un1_ILIM_DAC_CLK_i),
	.AdderDecode_0_COUNTER_RE(AdderDecode_0_COUNTER_RE),
	.AdderDecode_0_ILIM_DAC_RE(AdderDecode_0_ILIM_DAC_RE),
	.buffer10(buffer10),
	.PCI_CLK2(NN_1),
	.clk_en_1z(clk_en),
	.ILIM_DAC_CS_c(ILIM_DAC_CS_c),
	.PCI_CLK2_i(PCI_CLK2_i),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
  ADC_AD7663AS ADC_AD7663AS_0 (
	.PCI_EMU_TARGET_0_OPB_ADDR({PCI_EMU_TARGET_0_OPB_ADDR[11:4], N_3440, PCI_EMU_TARGET_0_OPB_ADDR[2:0]}),
	.OPB_ADDR_0(DAC_AD8803AR_0_OPB_ADDR[3]),
	.ADC_AD7663AS_0_ADC_DO(ADC_AD7663AS_0_ADC_DO[15:0]),
	.PCI_EMU_TARGET_0_OPB_DO(PCI_EMU_TARGET_0_OPB_DO[15:0]),
	.SYSCLK(NN_2),
	.AdderDecode_0_ADC_RE(AdderDecode_0_ADC_RE),
	.N_470(N_470),
	.N_468(N_468),
	.N_434(N_434),
	.N_241(N_241),
	.N_471(N_471),
	.un3_CLK_GEN_DO_6(ClkGen_0_un3_CLK_GEN_DO_6),
	.N_430(N_430),
	.ADC_WE_0_a2_0_a2(ADC_WE_0_a2_0_a2),
	.AD_SCLK_c(AD_SCLK_c),
	.AD_BUSY_c(AD_BUSY_c),
	.PCI_CLK2(NN_1),
	.AD_SDOUT_c(AD_SDOUT_c),
	.AD_CNVST_c(AD_CNVST_c),
	.PCI_CLK2_i(PCI_CLK2_i),
	.OPB_RST_arst_i(OPB_RST_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Top */

