// Language: Verilog 2001

`resetall
`timescale 1ns / 1ps
`default_nettype none

/*
 * AXI4-Stream frame arbiter, strict priority with starvation protection
 *
 * Arbitrates S_COUNT independent AXI4-Stream frame sources onto one output
 * stream.  A frame is everything between two frame boundaries and is
 * signalled by s_axis_tlast on its final beat.  Arbitration is frame atomic:
 * once a source is granted it keeps the output until the last beat of its
 * frame has been accepted, so frames are never interleaved, and a source may
 * present back to back frames without dropping tvalid in between.
 *
 * Priority
 *   With ARB_LSB_HIGH_PRIORITY = 1 port 0 is the highest priority port,
 *   with ARB_LSB_HIGH_PRIORITY = 0 port S_COUNT-1 is.  Among the requesting
 *   ports the highest priority port wins, so pure strict priority would let a
 *   busy high priority port block every lower priority port forever.
 *
 * Starvation protection
 *   Each port counts the frames that were granted to other ports while it was
 *   requesting.  As soon as the count reaches STARVE_LIMIT the port is forced
 *   through at the next frame boundary regardless of its priority, and the
 *   count restarts.  A lower priority port therefore waits for at most
 *   STARVE_LIMIT frames.  STARVE_LIMIT = 0 disables the protection and gives
 *   pure strict priority.
 *
 * Protocol requirements on the sources
 *   A source must keep tvalid asserted (with tdata/tkeep/tlast stable) until
 *   the beat is accepted and must not drop tvalid in the middle of a frame.
 *   A source that is not granted simply keeps its first beat pending; the
 *   arbiter asserts tready only for the granted port.
 *
 * The output is fully registered with one extra skid register, so m_axis_*
 * has no combinational path back to the s_axis_* ports.
 *
 * Use as a drop-in replacement for eth_arb_mux_v1: since the arbiter only
 * moves AXI streams it cannot select the Ethernet header descriptor anymore,
 * so every input has to carry a complete Ethernet frame.  Insert the header
 * per port with eth_axis_tx_v1 (s_eth_dest_mac/s_eth_src_mac/s_eth_type) and
 * connect the resulting frame streams to this arbiter.
 */
module axis_arbiter #
(
    parameter S_COUNT = 4,
    parameter DATA_WIDTH = 8,
    parameter KEEP_ENABLE = (DATA_WIDTH>8),
    parameter KEEP_WIDTH = (DATA_WIDTH/8),
    parameter ID_ENABLE = 0,
    parameter ID_WIDTH = 8,
    parameter DEST_ENABLE = 0,
    parameter DEST_WIDTH = 8,
    parameter USER_ENABLE = 1,
    parameter USER_WIDTH = 1,
    // 1: port 0 is the highest priority port, 0: port S_COUNT-1 is
    parameter ARB_LSB_HIGH_PRIORITY = 1,
    // frames a requesting port may lose before it is forced through,
    // 0 disables the starvation protection
    parameter STARVE_LIMIT = 4
)
(
    input  wire                          clk,
    input  wire                          rst,

    /*
     * AXI stream frame inputs
     */
    input  wire [S_COUNT*DATA_WIDTH-1:0] s_axis_tdata,
    input  wire [S_COUNT*KEEP_WIDTH-1:0] s_axis_tkeep,
    input  wire [S_COUNT-1:0]            s_axis_tvalid,
    output wire [S_COUNT-1:0]            s_axis_tready,
    input  wire [S_COUNT-1:0]            s_axis_tlast,
    input  wire [S_COUNT*ID_WIDTH-1:0]   s_axis_tid,
    input  wire [S_COUNT*DEST_WIDTH-1:0] s_axis_tdest,
    input  wire [S_COUNT*USER_WIDTH-1:0] s_axis_tuser,

    /*
     * AXI stream frame output
     */
    output wire [DATA_WIDTH-1:0]         m_axis_tdata,
    output wire [KEEP_WIDTH-1:0]         m_axis_tkeep,
    output wire                          m_axis_tvalid,
    input  wire                          m_axis_tready,
    output wire                          m_axis_tlast,
    output wire [ID_WIDTH-1:0]           m_axis_tid,
    output wire [DEST_WIDTH-1:0]         m_axis_tdest,
    output wire [USER_WIDTH-1:0]         m_axis_tuser
);

localparam CL_S_COUNT = $clog2(S_COUNT);

localparam STARVE_WIDTH = (STARVE_LIMIT > 0) ? $clog2(STARVE_LIMIT+1) : 1;
localparam [STARVE_WIDTH-1:0] STARVE_LEVEL = STARVE_LIMIT;

integer k;

// arbitration state
reg [S_COUNT-1:0]              grant_reg = {S_COUNT{1'b0}};
reg                            grant_valid_reg = 1'b0;
reg [CL_S_COUNT-1:0]           grant_encoded_reg = {CL_S_COUNT{1'b0}};
reg [S_COUNT*STARVE_WIDTH-1:0] starve_cnt_reg = {S_COUNT*STARVE_WIDTH{1'b0}};

reg [S_COUNT-1:0]              grant_next;
reg                            grant_valid_next;
reg [CL_S_COUNT-1:0]           grant_encoded_next;
reg [S_COUNT*STARVE_WIDTH-1:0] starve_cnt_next;

wire [S_COUNT-1:0]    grant         = grant_reg;
wire                  grant_valid   = grant_valid_reg;
wire [CL_S_COUNT-1:0] grant_encoded = grant_encoded_reg;

// internal datapath
reg  [DATA_WIDTH-1:0] m_axis_tdata_int;
reg  [KEEP_WIDTH-1:0] m_axis_tkeep_int;
reg                   m_axis_tvalid_int;
reg                   m_axis_tready_int_reg = 1'b0;
reg                   m_axis_tlast_int;
reg  [ID_WIDTH-1:0]   m_axis_tid_int;
reg  [DEST_WIDTH-1:0] m_axis_tdest_int;
reg  [USER_WIDTH-1:0] m_axis_tuser_int;
wire                  m_axis_tready_int_early;

assign s_axis_tready = (m_axis_tready_int_reg && grant_valid) << grant_encoded;

// mux for incoming packet
wire [DATA_WIDTH-1:0] current_s_tdata  = s_axis_tdata[grant_encoded*DATA_WIDTH +: DATA_WIDTH];
wire [KEEP_WIDTH-1:0] current_s_tkeep  = s_axis_tkeep[grant_encoded*KEEP_WIDTH +: KEEP_WIDTH];
wire                  current_s_tvalid = s_axis_tvalid[grant_encoded];
wire                  current_s_tready = s_axis_tready[grant_encoded];
wire                  current_s_tlast  = s_axis_tlast[grant_encoded];
wire [ID_WIDTH-1:0]   current_s_tid    = s_axis_tid[grant_encoded*ID_WIDTH +: ID_WIDTH];
wire [DEST_WIDTH-1:0] current_s_tdest  = s_axis_tdest[grant_encoded*DEST_WIDTH +: DEST_WIDTH];
wire [USER_WIDTH-1:0] current_s_tuser  = s_axis_tuser[grant_encoded*USER_WIDTH +: USER_WIDTH];

/*
 * Arbitration
 *
 * The arbiter is idle when no frame is in progress.  Only an idle arbiter may
 * change the grant, so the grant always covers exactly one frame.  A decision
 * takes one clock; the grant is registered and drives the input mux, which
 * keeps the selection off the tvalid/tready paths.
 */
wire frame_done = grant_valid && current_s_tvalid && current_s_tlast && current_s_tready;

wire [S_COUNT-1:0] request = s_axis_tvalid;

// highest priority request, LSB (port 0) or MSB depending on the parameter
function [CL_S_COUNT-1:0] prio_pick;
    input [S_COUNT-1:0] req;
    integer p;
    begin
        prio_pick = {CL_S_COUNT{1'b0}};
        if (ARB_LSB_HIGH_PRIORITY) begin
            for (p = S_COUNT-1; p >= 0; p = p - 1) begin
                if (req[p]) prio_pick = p;
            end
        end else begin
            for (p = 0; p < S_COUNT; p = p + 1) begin
                if (req[p]) prio_pick = p;
            end
        end
    end
endfunction

// ports that lost STARVE_LIMIT frames while requesting
wire [S_COUNT-1:0] starved;

genvar g;

generate
    for (g = 0; g < S_COUNT; g = g + 1) begin : g_starve
        assign starved[g] = (STARVE_LIMIT > 0) &&
            (starve_cnt_reg[g*STARVE_WIDTH +: STARVE_WIDTH] >= STARVE_LEVEL);
    end
endgenerate

wire [S_COUNT-1:0]    starved_request = request & starved;
wire                  force_valid     = |starved_request;
wire [CL_S_COUNT-1:0] sel             = force_valid ? prio_pick(starved_request) : prio_pick(request);
wire [S_COUNT-1:0]    sel_decoded     = 1 << sel;

always @* begin
    grant_next         = grant_reg;
    grant_valid_next   = grant_valid_reg;
    grant_encoded_next = grant_encoded_reg;
    starve_cnt_next    = starve_cnt_reg;

    if (!grant_valid) begin
        // idle: pick the next frame
        if (|request) begin
            grant_valid_next   = 1'b1;
            grant_encoded_next = sel;
            grant_next         = sel_decoded;

            for (k = 0; k < S_COUNT; k = k + 1) begin
                if (sel_decoded[k]) begin
                    // served: restart the starvation count
                    starve_cnt_next[k*STARVE_WIDTH +: STARVE_WIDTH] = {STARVE_WIDTH{1'b0}};
                end else if (request[k] && (STARVE_LIMIT > 0)) begin
                    // lost this frame: count it unless the limit is reached
                    if (!starved[k]) begin
                        starve_cnt_next[k*STARVE_WIDTH +: STARVE_WIDTH] =
                            starve_cnt_reg[k*STARVE_WIDTH +: STARVE_WIDTH] + 1'b1;
                    end
                end else begin
                    starve_cnt_next[k*STARVE_WIDTH +: STARVE_WIDTH] = {STARVE_WIDTH{1'b0}};
                end
            end
        end else begin
            grant_valid_next = 1'b0;
            grant_next = {S_COUNT{1'b0}};
            starve_cnt_next = {S_COUNT*STARVE_WIDTH{1'b0}};
        end
    end else if (frame_done) begin
        // frame finished, release the grant and arbitrate again next cycle
        grant_valid_next = 1'b0;
        grant_next = {S_COUNT{1'b0}};
    end
end

always @(posedge clk) begin
    grant_reg         <= grant_next;
    grant_valid_reg   <= grant_valid_next;
    grant_encoded_reg <= grant_encoded_next;
    starve_cnt_reg    <= starve_cnt_next;

    if (rst) begin
        grant_reg         <= {S_COUNT{1'b0}};
        grant_valid_reg   <= 1'b0;
        grant_encoded_reg <= {CL_S_COUNT{1'b0}};
        starve_cnt_reg    <= {S_COUNT*STARVE_WIDTH{1'b0}};
    end
end

always @* begin
    // pass through selected packet data
    m_axis_tdata_int  = current_s_tdata;
    m_axis_tkeep_int  = current_s_tkeep;
    m_axis_tvalid_int = current_s_tvalid && m_axis_tready_int_reg && grant_valid;
    m_axis_tlast_int  = current_s_tlast;
    m_axis_tid_int    = current_s_tid;
    m_axis_tdest_int  = current_s_tdest;
    m_axis_tuser_int  = current_s_tuser;
end

// output datapath logic
reg [DATA_WIDTH-1:0] m_axis_tdata_reg  = {DATA_WIDTH{1'b0}};
reg [KEEP_WIDTH-1:0] m_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};
reg                  m_axis_tvalid_reg = 1'b0, m_axis_tvalid_next;
reg                  m_axis_tlast_reg  = 1'b0;
reg [ID_WIDTH-1:0]   m_axis_tid_reg    = {ID_WIDTH{1'b0}};
reg [DEST_WIDTH-1:0] m_axis_tdest_reg  = {DEST_WIDTH{1'b0}};
reg [USER_WIDTH-1:0] m_axis_tuser_reg  = {USER_WIDTH{1'b0}};

reg [DATA_WIDTH-1:0] temp_m_axis_tdata_reg  = {DATA_WIDTH{1'b0}};
reg [KEEP_WIDTH-1:0] temp_m_axis_tkeep_reg  = {KEEP_WIDTH{1'b0}};
reg                  temp_m_axis_tvalid_reg = 1'b0, temp_m_axis_tvalid_next;
reg                  temp_m_axis_tlast_reg  = 1'b0;
reg [ID_WIDTH-1:0]   temp_m_axis_tid_reg    = {ID_WIDTH{1'b0}};
reg [DEST_WIDTH-1:0] temp_m_axis_tdest_reg  = {DEST_WIDTH{1'b0}};
reg [USER_WIDTH-1:0] temp_m_axis_tuser_reg  = {USER_WIDTH{1'b0}};

// datapath control
reg store_axis_int_to_output;
reg store_axis_int_to_temp;
reg store_axis_temp_to_output;

assign m_axis_tdata  = m_axis_tdata_reg;
assign m_axis_tkeep  = KEEP_ENABLE ? m_axis_tkeep_reg : {KEEP_WIDTH{1'b1}};
assign m_axis_tvalid = m_axis_tvalid_reg;
assign m_axis_tlast  = m_axis_tlast_reg;
assign m_axis_tid    = ID_ENABLE   ? m_axis_tid_reg   : {ID_WIDTH{1'b0}};
assign m_axis_tdest  = DEST_ENABLE ? m_axis_tdest_reg : {DEST_WIDTH{1'b0}};
assign m_axis_tuser  = USER_ENABLE ? m_axis_tuser_reg : {USER_WIDTH{1'b0}};

// enable ready input next cycle if output is ready or if both output registers are empty
assign m_axis_tready_int_early = m_axis_tready || (!temp_m_axis_tvalid_reg && !m_axis_tvalid_reg);

always @* begin
    // transfer sink ready state to source
    m_axis_tvalid_next = m_axis_tvalid_reg;
    temp_m_axis_tvalid_next = temp_m_axis_tvalid_reg;

    store_axis_int_to_output = 1'b0;
    store_axis_int_to_temp = 1'b0;
    store_axis_temp_to_output = 1'b0;

    if (m_axis_tready_int_reg) begin
        // input is ready
        if (m_axis_tready || !m_axis_tvalid_reg) begin
            // output is ready or currently not valid, transfer data to output
            m_axis_tvalid_next = m_axis_tvalid_int;
            store_axis_int_to_output = 1'b1;
        end else begin
            // output is not ready, store input in temp
            temp_m_axis_tvalid_next = m_axis_tvalid_int;
            store_axis_int_to_temp = 1'b1;
        end
    end else if (m_axis_tready) begin
        // input is not ready, but output is ready
        m_axis_tvalid_next = temp_m_axis_tvalid_reg;
        temp_m_axis_tvalid_next = 1'b0;
        store_axis_temp_to_output = 1'b1;
    end
end

always @(posedge clk) begin
    m_axis_tvalid_reg <= m_axis_tvalid_next;
    m_axis_tready_int_reg <= m_axis_tready_int_early;
    temp_m_axis_tvalid_reg <= temp_m_axis_tvalid_next;

    // datapath
    if (store_axis_int_to_output) begin
        m_axis_tdata_reg <= m_axis_tdata_int;
        m_axis_tkeep_reg <= m_axis_tkeep_int;
        m_axis_tlast_reg <= m_axis_tlast_int;
        m_axis_tid_reg   <= m_axis_tid_int;
        m_axis_tdest_reg <= m_axis_tdest_int;
        m_axis_tuser_reg <= m_axis_tuser_int;
    end else if (store_axis_temp_to_output) begin
        m_axis_tdata_reg <= temp_m_axis_tdata_reg;
        m_axis_tkeep_reg <= temp_m_axis_tkeep_reg;
        m_axis_tlast_reg <= temp_m_axis_tlast_reg;
        m_axis_tid_reg   <= temp_m_axis_tid_reg;
        m_axis_tdest_reg <= temp_m_axis_tdest_reg;
        m_axis_tuser_reg <= temp_m_axis_tuser_reg;
    end

    if (store_axis_int_to_temp) begin
        temp_m_axis_tdata_reg <= m_axis_tdata_int;
        temp_m_axis_tkeep_reg <= m_axis_tkeep_int;
        temp_m_axis_tlast_reg <= m_axis_tlast_int;
        temp_m_axis_tid_reg   <= m_axis_tid_int;
        temp_m_axis_tdest_reg <= m_axis_tdest_int;
        temp_m_axis_tuser_reg <= m_axis_tuser_int;
    end

    if (rst) begin
        m_axis_tvalid_reg <= 1'b0;
        m_axis_tready_int_reg <= 1'b0;
        temp_m_axis_tvalid_reg <= 1'b0;
    end
end

endmodule

`resetall
