Analysis & Synthesis report for rotiwero4
Thu Aug 29 22:06:07 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Aug 29 22:06:07 2019        ;
; Quartus II Version          ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name               ; rotiwero4                                    ;
; Top-level Entity Name       ; Roteiro5                                     ;
; Family                      ; ACEX1K                                       ;
; Total logic elements        ; 0                                            ;
; Total pins                  ; 21                                           ;
; Total memory bits           ; 0                                            ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                 ;
+--------------------------------------------------------------+----------------+---------------+
; Option                                                       ; Setting        ; Default Value ;
+--------------------------------------------------------------+----------------+---------------+
; Device                                                       ; EP1K100QC208-3 ;               ;
; Top-level entity name                                        ; Roteiro5       ; rotiwero4     ;
; Family name                                                  ; ACEX1K         ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off            ;               ;
; Use smart compilation                                        ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off            ; Off           ;
; Preserve fewer node names                                    ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off            ; Off           ;
; Verilog Version                                              ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93         ; VHDL93        ;
; State Machine Processing                                     ; Auto           ; Auto          ;
; Safe State Machine                                           ; Off            ; Off           ;
; Extract Verilog State Machines                               ; On             ; On            ;
; Extract VHDL State Machines                                  ; On             ; On            ;
; Ignore Verilog initial constructs                            ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On             ; On            ;
; Parallel Synthesis                                           ; Off            ; Off           ;
; NOT Gate Push-Back                                           ; On             ; On            ;
; Power-Up Don't Care                                          ; On             ; On            ;
; Remove Redundant Logic Cells                                 ; Off            ; Off           ;
; Remove Duplicate Registers                                   ; On             ; On            ;
; Ignore CARRY Buffers                                         ; Off            ; Off           ;
; Ignore CASCADE Buffers                                       ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off            ; Off           ;
; Ignore LCELL Buffers                                         ; Off            ; Off           ;
; Ignore SOFT Buffers                                          ; On             ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off            ; Off           ;
; Auto Implement in ROM                                        ; Off            ; Off           ;
; Optimization Technique                                       ; Area           ; Area          ;
; Carry Chain Length                                           ; 32             ; 32            ;
; Cascade Chain Length                                         ; 2              ; 2             ;
; Auto Carry Chains                                            ; On             ; On            ;
; Auto Open-Drain Pins                                         ; On             ; On            ;
; Auto ROM Replacement                                         ; On             ; On            ;
; Auto RAM Replacement                                         ; On             ; On            ;
; Auto Clock Enable Replacement                                ; On             ; On            ;
; Strict RAM Replacement                                       ; Off            ; Off           ;
; Auto Resource Sharing                                        ; Off            ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off            ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off            ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On             ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On             ; On            ;
; HDL message level                                            ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100            ; 100           ;
; Block Design Naming                                          ; Auto           ; Auto          ;
; Synthesis Effort                                             ; Auto           ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On             ; On            ;
; Analysis & Synthesis Message Level                           ; Medium         ; Medium        ;
+--------------------------------------------------------------+----------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                    ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+
; Figura3.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Usuário/Documents/IAN UEFS/Semestres/3º Semestre/roteiro4/Figura3.bdf  ;
; Figura2.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Usuário/Documents/IAN UEFS/Semestres/3º Semestre/roteiro4/Figura2.bdf  ;
; Figura1.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Usuário/Documents/IAN UEFS/Semestres/3º Semestre/roteiro4/Figura1.bdf  ;
; Figura4.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Usuário/Documents/IAN UEFS/Semestres/3º Semestre/roteiro4/Figura4.bdf  ;
; Roteiro5.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Usuário/Documents/IAN UEFS/Semestres/3º Semestre/roteiro4/Roteiro5.bdf ;
; 74153.bdf                        ; yes             ; Megafunction                       ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74153.bdf                     ;
; 74293.bdf                        ; yes             ; Megafunction                       ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74293.bdf                     ;
; 74294.bdf                        ; yes             ; Megafunction                       ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74294.bdf                     ;
; 74273.bdf                        ; yes             ; Megafunction                       ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf                     ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------------+------------+
; Resource                       ; Usage      ;
+--------------------------------+------------+
; Total logic elements           ; 0          ;
; Total combinational functions  ; 0          ;
;     -- Total 4-input functions ; 0          ;
;     -- Total 3-input functions ; 0          ;
;     -- Total 2-input functions ; 0          ;
;     -- Total 1-input functions ; 0          ;
;     -- Total 0-input functions ; 0          ;
; Total registers                ; 0          ;
; I/O pins                       ; 21         ;
+--------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                    ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |Roteiro5                  ; 0 (0)       ; 0            ; 0           ; 21   ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Roteiro5           ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; Figura3:inst2|74273:inst7|19           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst7|18           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst7|17           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst7|16           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst7|15           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst7|14           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst7|13           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst7|12           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst4|19           ; Stuck at GND due to stuck port clock ;
; Figura3:inst2|74273:inst4|18           ; Stuck at GND due to stuck port clock ;
; Figura3:inst2|74273:inst4|17           ; Stuck at GND due to stuck port clock ;
; Figura3:inst2|74273:inst4|16           ; Stuck at GND due to stuck port clock ;
; Figura3:inst2|74273:inst4|15           ; Stuck at GND due to stuck port clock ;
; Figura3:inst2|74273:inst4|14           ; Stuck at GND due to stuck port clock ;
; Figura3:inst2|74273:inst4|13           ; Stuck at GND due to stuck port clock ;
; Figura3:inst2|74273:inst4|12           ; Stuck at GND due to stuck port clock ;
; Figura3:inst2|74273:inst6|19           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst6|18           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst6|17           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst6|16           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst6|15           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst6|14           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst6|13           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst6|12           ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst|19            ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst|18            ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst|17            ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst|16            ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst|15            ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst|14            ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst|13            ; Stuck at GND due to stuck port clear ;
; Figura3:inst2|74273:inst|12            ; Stuck at GND due to stuck port clear ;
; Figura1:inst|inst2                     ; Lost fanout                          ;
; Figura1:inst|74294:inst|56             ; Lost fanout                          ;
; Figura1:inst|74294:inst|8              ; Lost fanout                          ;
; Figura1:inst|74294:inst|9              ; Lost fanout                          ;
; Figura1:inst|74294:inst|16             ; Lost fanout                          ;
; Figura1:inst|74294:inst|24             ; Lost fanout                          ;
; Figura1:inst|74294:inst|32             ; Lost fanout                          ;
; Figura1:inst|74294:inst|36             ; Lost fanout                          ;
; Figura1:inst|74294:inst|45             ; Lost fanout                          ;
; Figura1:inst|74294:inst|50             ; Lost fanout                          ;
; Figura1:inst|74294:inst|104            ; Lost fanout                          ;
; Figura1:inst|74294:inst|66             ; Lost fanout                          ;
; Figura1:inst|74294:inst|70             ; Lost fanout                          ;
; Figura1:inst|74294:inst|75             ; Lost fanout                          ;
; Figura1:inst|74294:inst|76             ; Lost fanout                          ;
; Figura1:inst|74294:inst|93             ; Lost fanout                          ;
; Figura1:inst|74294:inst1|56            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|8             ; Lost fanout                          ;
; Figura1:inst|74294:inst1|9             ; Lost fanout                          ;
; Figura1:inst|74294:inst1|16            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|24            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|32            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|36            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|45            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|50            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|104           ; Lost fanout                          ;
; Figura1:inst|74294:inst1|66            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|70            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|75            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|76            ; Lost fanout                          ;
; Figura1:inst|74294:inst1|93            ; Lost fanout                          ;
; Figura2:inst1|74293:inst|14            ; Lost fanout                          ;
; Figura2:inst1|74293:inst|15            ; Lost fanout                          ;
; Figura2:inst1|74293:inst|16            ; Lost fanout                          ;
; Total Number of Removed Registers = 66 ;                                      ;
+----------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+------------------------------+-------------------------+-------------------------------------------------------------------------------------+
; Register name                ; Reason for Removal      ; Registers Removed due to This Register                                              ;
+------------------------------+-------------------------+-------------------------------------------------------------------------------------+
; Figura1:inst|74294:inst|56   ; Lost Fanouts            ; Figura1:inst|74294:inst|32, Figura1:inst|74294:inst|36, Figura1:inst|74294:inst|45, ;
;                              ;                         ; Figura1:inst|74294:inst|50                                                          ;
; Figura1:inst|74294:inst|104  ; Lost Fanouts            ; Figura1:inst|74294:inst|70, Figura1:inst|74294:inst|75, Figura1:inst|74294:inst|76, ;
;                              ;                         ; Figura1:inst|74294:inst|93                                                          ;
; Figura1:inst|74294:inst1|104 ; Lost Fanouts            ; Figura1:inst|74294:inst1|70, Figura1:inst|74294:inst1|75,                           ;
;                              ;                         ; Figura1:inst|74294:inst1|76, Figura1:inst|74294:inst1|93                            ;
; Figura3:inst2|74273:inst7|19 ; Stuck at GND            ; Figura2:inst1|74293:inst|15, Figura2:inst1|74293:inst|16                            ;
;                              ; due to stuck port clear ;                                                                                     ;
; Figura1:inst|74294:inst1|56  ; Lost Fanouts            ; Figura1:inst|74294:inst1|45, Figura1:inst|74294:inst1|50                            ;
+------------------------------+-------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Aug 29 22:06:05 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rotiwero4 -c rotiwero4
Info: Found 1 design units, including 1 entities, in source file Figura3.bdf
    Info: Found entity 1: Figura3
Info: Found 1 design units, including 1 entities, in source file Figura2.bdf
    Info: Found entity 1: Figura2
Info: Found 1 design units, including 1 entities, in source file Figura1.bdf
    Info: Found entity 1: Figura1
Info: Found 1 design units, including 1 entities, in source file Figura4.bdf
    Info: Found entity 1: Figura4
Info: Found 1 design units, including 1 entities, in source file Roteiro5.bdf
    Info: Found entity 1: Roteiro5
Info: Elaborating entity "Roteiro5" for the top level hierarchy
Info: Elaborating entity "Figura4" for hierarchy "Figura4:inst4"
Info: Elaborating entity "74153" for hierarchy "Figura4:inst4|74153:inst"
Info: Elaborated megafunction instantiation "Figura4:inst4|74153:inst"
Info: Elaborating entity "Figura2" for hierarchy "Figura2:inst1"
Info: Elaborating entity "74293" for hierarchy "Figura2:inst1|74293:inst"
Info: Elaborated megafunction instantiation "Figura2:inst1|74293:inst"
Info: Elaborating entity "Figura1" for hierarchy "Figura1:inst"
Info: Elaborating entity "74294" for hierarchy "Figura1:inst|74294:inst1"
Info: Elaborated megafunction instantiation "Figura1:inst|74294:inst1"
Info: Elaborating entity "Figura3" for hierarchy "Figura3:inst2"
Info: Elaborating entity "74273" for hierarchy "Figura3:inst2|74273:inst"
Info: Elaborated megafunction instantiation "Figura3:inst2|74273:inst"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED1" is stuck at GND
    Warning (13410): Pin "LED2" is stuck at GND
    Warning (13410): Pin "LED3" is stuck at GND
    Warning (13410): Pin "LED4" is stuck at GND
    Warning (13410): Pin "LED5" is stuck at GND
    Warning (13410): Pin "LED6" is stuck at GND
    Warning (13410): Pin "LED7" is stuck at GND
    Warning (13410): Pin "LED8" is stuck at GND
Info: 34 registers lost all their fanouts during netlist optimizations. The first 34 are displayed below.
    Info: Register "Figura1:inst|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|56" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|8" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|9" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|16" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|24" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|32" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|36" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|45" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|50" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|104" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|66" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|70" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|75" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|76" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst|93" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|56" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|8" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|9" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|16" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|24" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|32" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|36" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|45" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|50" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|104" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|66" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|70" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|75" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|76" lost all its fanouts during netlist optimizations.
    Info: Register "Figura1:inst|74294:inst1|93" lost all its fanouts during netlist optimizations.
    Info: Register "Figura2:inst1|74293:inst|14" lost all its fanouts during netlist optimizations.
    Info: Register "Figura2:inst1|74293:inst|15" lost all its fanouts during netlist optimizations.
    Info: Register "Figura2:inst1|74293:inst|16" lost all its fanouts during netlist optimizations.
Warning: Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Oscilador"
    Warning (15610): No output dependent on input pin "DIP1"
    Warning (15610): No output dependent on input pin "DIP2"
    Warning (15610): No output dependent on input pin "DIP3"
    Warning (15610): No output dependent on input pin "DIP4"
    Warning (15610): No output dependent on input pin "DIP5"
    Warning (15610): No output dependent on input pin "DIP6"
    Warning (15610): No output dependent on input pin "DIP7"
    Warning (15610): No output dependent on input pin "DIP8"
    Warning (15610): No output dependent on input pin "PB1"
    Warning (15610): No output dependent on input pin "PB2"
    Warning (15610): No output dependent on input pin "PB3"
    Warning (15610): No output dependent on input pin "PB4"
Info: Implemented 21 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 8 output pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Thu Aug 29 22:06:07 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


