INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/alu_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/exe_mem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_mem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/fwda_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwda_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/fwdb_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwdb_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/mem_wb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/writeback_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3248] data object 'dinstOut' is already declared [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/testbench.v:37]
WARNING: [VRFC 10-9364] second declaration of 'dinstOut' is ignored [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/testbench.v:37]
