
AuBaDi_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc88  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  0800fe28  0800fe28  0001fe28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801004c  0801004c  000300bc  2**0
                  CONTENTS
  4 .ARM          00000008  0801004c  0801004c  0002004c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010054  08010054  000300bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010054  08010054  00020054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010058  08010058  00020058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  0801005c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000209c  200000bc  08010118  000300bc  2**2
                  ALLOC
 10 ._user_heap_stack 00004000  20002158  08010118  00032158  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cc60  00000000  00000000  000300ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000057af  00000000  00000000  0005cd4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a98  00000000  00000000  00062500  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001860  00000000  00000000  00063f98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001d7dc  00000000  00000000  000657f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c1d4  00000000  00000000  00082fd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000964a6  00000000  00000000  0009f1a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013564e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070b8  00000000  00000000  001356cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000bc 	.word	0x200000bc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fe10 	.word	0x0800fe10

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000c0 	.word	0x200000c0
 80001dc:	0800fe10 	.word	0x0800fe10

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <write_register>:
static void write_register(uint8_t reg, uint8_t *data);
static void read_register(uint8_t reg, uint8_t *data);

// Function(1): Write to register
static void write_register(uint8_t reg, uint8_t *data)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af02      	add	r7, sp, #8
 8000596:	4603      	mov	r3, r0
 8000598:	6039      	str	r1, [r7, #0]
 800059a:	71fb      	strb	r3, [r7, #7]
  uint8_t iData[2];
	iData[0] = reg;
 800059c:	79fb      	ldrb	r3, [r7, #7]
 800059e:	733b      	strb	r3, [r7, #12]
	iData[1] = data[0];
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, iData, 2, 100);
 80005a6:	f107 020c 	add.w	r2, r7, #12
 80005aa:	2364      	movs	r3, #100	; 0x64
 80005ac:	9300      	str	r3, [sp, #0]
 80005ae:	2302      	movs	r3, #2
 80005b0:	2194      	movs	r1, #148	; 0x94
 80005b2:	4803      	ldr	r0, [pc, #12]	; (80005c0 <write_register+0x30>)
 80005b4:	f004 fdf4 	bl	80051a0 <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, data, size, 100);
}
 80005b8:	bf00      	nop
 80005ba:	3710      	adds	r7, #16
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	200000d8 	.word	0x200000d8

080005c4 <read_register>:
// Function(2): Read from register
static void read_register(uint8_t reg, uint8_t *data)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af02      	add	r7, sp, #8
 80005ca:	4603      	mov	r3, r0
 80005cc:	6039      	str	r1, [r7, #0]
 80005ce:	71fb      	strb	r3, [r7, #7]
  uint8_t iData[2];
	iData[0] = reg;
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, iData, 1, 100);
 80005d4:	f107 020c 	add.w	r2, r7, #12
 80005d8:	2364      	movs	r3, #100	; 0x64
 80005da:	9300      	str	r3, [sp, #0]
 80005dc:	2301      	movs	r3, #1
 80005de:	2194      	movs	r1, #148	; 0x94
 80005e0:	4807      	ldr	r0, [pc, #28]	; (8000600 <read_register+0x3c>)
 80005e2:	f004 fddd 	bl	80051a0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2cx, DAC_I2C_ADDR, data, 1, 100);
 80005e6:	2364      	movs	r3, #100	; 0x64
 80005e8:	9300      	str	r3, [sp, #0]
 80005ea:	2301      	movs	r3, #1
 80005ec:	683a      	ldr	r2, [r7, #0]
 80005ee:	2194      	movs	r1, #148	; 0x94
 80005f0:	4803      	ldr	r0, [pc, #12]	; (8000600 <read_register+0x3c>)
 80005f2:	f004 fed3 	bl	800539c <HAL_I2C_Master_Receive>
}
 80005f6:	bf00      	nop
 80005f8:	3710      	adds	r7, #16
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	200000d8 	.word	0x200000d8

08000604 <CS43_Init>:

//-------------- Public Functions ----------------//
// Function(1): Initialisation
void CS43_Init(I2C_HandleTypeDef i2c_handle, CS43_MODE outputMode)
{
 8000604:	b084      	sub	sp, #16
 8000606:	b580      	push	{r7, lr}
 8000608:	b082      	sub	sp, #8
 800060a:	af00      	add	r7, sp, #0
 800060c:	f107 0c10 	add.w	ip, r7, #16
 8000610:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint8_t iData[2];
	__HAL_UNLOCK(&hi2s3);     // THIS IS EXTREMELY IMPORTANT FOR I2S3 TO WORK!!
 8000614:	4b7b      	ldr	r3, [pc, #492]	; (8000804 <CS43_Init+0x200>)
 8000616:	2200      	movs	r2, #0
 8000618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	__HAL_I2S_ENABLE(&hi2s3); // THIS IS EXTREMELY IMPORTANT FOR I2S3 TO WORK!!
 800061c:	4b79      	ldr	r3, [pc, #484]	; (8000804 <CS43_Init+0x200>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	69da      	ldr	r2, [r3, #28]
 8000622:	4b78      	ldr	r3, [pc, #480]	; (8000804 <CS43_Init+0x200>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800062a:	61da      	str	r2, [r3, #28]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2110      	movs	r1, #16
 8000630:	4875      	ldr	r0, [pc, #468]	; (8000808 <CS43_Init+0x204>)
 8000632:	f002 ff3f 	bl	80034b4 <HAL_GPIO_WritePin>
	//(1): Get the I2C handle
	i2cx = i2c_handle;
 8000636:	4b75      	ldr	r3, [pc, #468]	; (800080c <CS43_Init+0x208>)
 8000638:	4618      	mov	r0, r3
 800063a:	f107 0110 	add.w	r1, r7, #16
 800063e:	2354      	movs	r3, #84	; 0x54
 8000640:	461a      	mov	r2, r3
 8000642:	f00e ffd5 	bl	800f5f0 <memcpy>
	//(2): Power down
	iData[1] = 0x01;
 8000646:	2301      	movs	r3, #1
 8000648:	717b      	strb	r3, [r7, #5]
	write_register(POWER_CONTROL1,iData);
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	4619      	mov	r1, r3
 800064e:	2002      	movs	r0, #2
 8000650:	f7ff ff9e 	bl	8000590 <write_register>
	//(3): Enable Right and Left headphones
	iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000654:	2380      	movs	r3, #128	; 0x80
 8000656:	717b      	strb	r3, [r7, #5]
	iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8000658:	797b      	ldrb	r3, [r7, #5]
 800065a:	f043 0320 	orr.w	r3, r3, #32
 800065e:	b2db      	uxtb	r3, r3
 8000660:	717b      	strb	r3, [r7, #5]
	iData[1] |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 8000662:	797b      	ldrb	r3, [r7, #5]
 8000664:	f043 030c 	orr.w	r3, r3, #12
 8000668:	b2db      	uxtb	r3, r3
 800066a:	717b      	strb	r3, [r7, #5]
	iData[1] |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 800066c:	797b      	ldrb	r3, [r7, #5]
 800066e:	f043 0303 	orr.w	r3, r3, #3
 8000672:	b2db      	uxtb	r3, r3
 8000674:	717b      	strb	r3, [r7, #5]
	write_register(POWER_CONTROL2,&iData[1]);
 8000676:	1d3b      	adds	r3, r7, #4
 8000678:	3301      	adds	r3, #1
 800067a:	4619      	mov	r1, r3
 800067c:	2004      	movs	r0, #4
 800067e:	f7ff ff87 	bl	8000590 <write_register>
	//(4): Automatic clock detection
	iData[1] = (1 << 7);
 8000682:	2380      	movs	r3, #128	; 0x80
 8000684:	717b      	strb	r3, [r7, #5]
	write_register(CLOCKING_CONTROL,&iData[1]);
 8000686:	1d3b      	adds	r3, r7, #4
 8000688:	3301      	adds	r3, #1
 800068a:	4619      	mov	r1, r3
 800068c:	2005      	movs	r0, #5
 800068e:	f7ff ff7f 	bl	8000590 <write_register>
	//(5): Interface control 1
	read_register(INTERFACE_CONTROL1, iData);
 8000692:	1d3b      	adds	r3, r7, #4
 8000694:	4619      	mov	r1, r3
 8000696:	2006      	movs	r0, #6
 8000698:	f7ff ff94 	bl	80005c4 <read_register>
	iData[1] &= (1 << 5); // Clear all bits except bit 5 which is reserved
 800069c:	797b      	ldrb	r3, [r7, #5]
 800069e:	f003 0320 	and.w	r3, r3, #32
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	717b      	strb	r3, [r7, #5]
	iData[1] &= ~(1 << 7);  // Slave
 80006a6:	797b      	ldrb	r3, [r7, #5]
 80006a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	717b      	strb	r3, [r7, #5]
	iData[1] &= ~(1 << 6);  // Clock polarity: Not inverted
 80006b0:	797b      	ldrb	r3, [r7, #5]
 80006b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	717b      	strb	r3, [r7, #5]
	iData[1] &= ~(1 << 4);  // No DSP mode
 80006ba:	797b      	ldrb	r3, [r7, #5]
 80006bc:	f023 0310 	bic.w	r3, r3, #16
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	717b      	strb	r3, [r7, #5]
	iData[1] &= ~(1 << 2);  // Left justified, up to 24 bit (default)
 80006c4:	797b      	ldrb	r3, [r7, #5]
 80006c6:	f023 0304 	bic.w	r3, r3, #4
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	717b      	strb	r3, [r7, #5]
	iData[1] |= (1 << 2);
 80006ce:	797b      	ldrb	r3, [r7, #5]
 80006d0:	f043 0304 	orr.w	r3, r3, #4
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	717b      	strb	r3, [r7, #5]
	
	iData[1] |=  (3 << 0);  // 16-bit audio word length for I2S interface
 80006d8:	797b      	ldrb	r3, [r7, #5]
 80006da:	f043 0303 	orr.w	r3, r3, #3
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	717b      	strb	r3, [r7, #5]
	write_register(INTERFACE_CONTROL1,&iData[1]);
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	3301      	adds	r3, #1
 80006e6:	4619      	mov	r1, r3
 80006e8:	2006      	movs	r0, #6
 80006ea:	f7ff ff51 	bl	8000590 <write_register>
	//(6): Passthrough A settings
	read_register(PASSTHROUGH_A, &iData[1]);
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	3301      	adds	r3, #1
 80006f2:	4619      	mov	r1, r3
 80006f4:	2008      	movs	r0, #8
 80006f6:	f7ff ff65 	bl	80005c4 <read_register>
	iData[1] &= 0xF0;      // Bits [4-7] are reserved
 80006fa:	797b      	ldrb	r3, [r7, #5]
 80006fc:	f023 030f 	bic.w	r3, r3, #15
 8000700:	b2db      	uxtb	r3, r3
 8000702:	717b      	strb	r3, [r7, #5]
	iData[1] |=  (1 << 0); // Use AIN1A as source for passthrough
 8000704:	797b      	ldrb	r3, [r7, #5]
 8000706:	f043 0301 	orr.w	r3, r3, #1
 800070a:	b2db      	uxtb	r3, r3
 800070c:	717b      	strb	r3, [r7, #5]
	write_register(PASSTHROUGH_A,&iData[1]);
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	3301      	adds	r3, #1
 8000712:	4619      	mov	r1, r3
 8000714:	2008      	movs	r0, #8
 8000716:	f7ff ff3b 	bl	8000590 <write_register>
	//(7): Passthrough B settings
	read_register(PASSTHROUGH_B, &iData[1]);
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	3301      	adds	r3, #1
 800071e:	4619      	mov	r1, r3
 8000720:	2009      	movs	r0, #9
 8000722:	f7ff ff4f 	bl	80005c4 <read_register>
	iData[1] &= 0xF0;      // Bits [4-7] are reserved
 8000726:	797b      	ldrb	r3, [r7, #5]
 8000728:	f023 030f 	bic.w	r3, r3, #15
 800072c:	b2db      	uxtb	r3, r3
 800072e:	717b      	strb	r3, [r7, #5]
	iData[1] |=  (1 << 0); // Use AIN1B as source for passthrough
 8000730:	797b      	ldrb	r3, [r7, #5]
 8000732:	f043 0301 	orr.w	r3, r3, #1
 8000736:	b2db      	uxtb	r3, r3
 8000738:	717b      	strb	r3, [r7, #5]
	write_register(PASSTHROUGH_B,&iData[1]);
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	3301      	adds	r3, #1
 800073e:	4619      	mov	r1, r3
 8000740:	2009      	movs	r0, #9
 8000742:	f7ff ff25 	bl	8000590 <write_register>
	//(8): Miscellaneous register settings
	read_register(MISCELLANEOUS_CONTRLS, &iData[1]);
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	3301      	adds	r3, #1
 800074a:	4619      	mov	r1, r3
 800074c:	200e      	movs	r0, #14
 800074e:	f7ff ff39 	bl	80005c4 <read_register>
	if(outputMode == MODE_ANALOG)
 8000752:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8000756:	2b01      	cmp	r3, #1
 8000758:	d119      	bne.n	800078e <CS43_Init+0x18a>
	{
		iData[1] |=  (1 << 7);   // Enable passthrough for AIN-A
 800075a:	797b      	ldrb	r3, [r7, #5]
 800075c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000760:	b2db      	uxtb	r3, r3
 8000762:	717b      	strb	r3, [r7, #5]
		iData[1] |=  (1 << 6);   // Enable passthrough for AIN-B
 8000764:	797b      	ldrb	r3, [r7, #5]
 8000766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800076a:	b2db      	uxtb	r3, r3
 800076c:	717b      	strb	r3, [r7, #5]
		iData[1] &= ~(1 << 5);   // Unmute passthrough on AIN-A
 800076e:	797b      	ldrb	r3, [r7, #5]
 8000770:	f023 0320 	bic.w	r3, r3, #32
 8000774:	b2db      	uxtb	r3, r3
 8000776:	717b      	strb	r3, [r7, #5]
		iData[1] &= ~(1 << 4);   // Unmute passthrough on AIN-B
 8000778:	797b      	ldrb	r3, [r7, #5]
 800077a:	f023 0310 	bic.w	r3, r3, #16
 800077e:	b2db      	uxtb	r3, r3
 8000780:	717b      	strb	r3, [r7, #5]
		iData[1] &= ~(1 << 3);   // Changed settings take affect immediately
 8000782:	797b      	ldrb	r3, [r7, #5]
 8000784:	f023 0308 	bic.w	r3, r3, #8
 8000788:	b2db      	uxtb	r3, r3
 800078a:	717b      	strb	r3, [r7, #5]
 800078c:	e005      	b.n	800079a <CS43_Init+0x196>
	}
	else if(outputMode == MODE_I2S)
 800078e:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8000792:	2b00      	cmp	r3, #0
 8000794:	d101      	bne.n	800079a <CS43_Init+0x196>
	{
		iData[1] = 0x02;
 8000796:	2302      	movs	r3, #2
 8000798:	717b      	strb	r3, [r7, #5]
	}
	write_register(MISCELLANEOUS_CONTRLS,&iData[1]);
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	3301      	adds	r3, #1
 800079e:	4619      	mov	r1, r3
 80007a0:	200e      	movs	r0, #14
 80007a2:	f7ff fef5 	bl	8000590 <write_register>
	//(9): Unmute headphone and speaker
	read_register(PLAYBACK_CONTROL, &iData[1]);
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	3301      	adds	r3, #1
 80007aa:	4619      	mov	r1, r3
 80007ac:	200f      	movs	r0, #15
 80007ae:	f7ff ff09 	bl	80005c4 <read_register>
	iData[1] = 0x00;
 80007b2:	2300      	movs	r3, #0
 80007b4:	717b      	strb	r3, [r7, #5]
	write_register(PLAYBACK_CONTROL,&iData[1]);
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	3301      	adds	r3, #1
 80007ba:	4619      	mov	r1, r3
 80007bc:	200f      	movs	r0, #15
 80007be:	f7ff fee7 	bl	8000590 <write_register>
	//(10): Set volume to default (0dB)
	iData[1] = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	717b      	strb	r3, [r7, #5]
	write_register(PASSTHROUGH_VOLUME_A,&iData[1]);
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	3301      	adds	r3, #1
 80007ca:	4619      	mov	r1, r3
 80007cc:	2014      	movs	r0, #20
 80007ce:	f7ff fedf 	bl	8000590 <write_register>
	write_register(PASSTHROUGH_VOLUME_B,&iData[1]);
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	3301      	adds	r3, #1
 80007d6:	4619      	mov	r1, r3
 80007d8:	2015      	movs	r0, #21
 80007da:	f7ff fed9 	bl	8000590 <write_register>
	write_register(PCM_VOLUME_A,&iData[1]);
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	3301      	adds	r3, #1
 80007e2:	4619      	mov	r1, r3
 80007e4:	201a      	movs	r0, #26
 80007e6:	f7ff fed3 	bl	8000590 <write_register>
	write_register(PCM_VOLUME_B,&iData[1]);
 80007ea:	1d3b      	adds	r3, r7, #4
 80007ec:	3301      	adds	r3, #1
 80007ee:	4619      	mov	r1, r3
 80007f0:	201b      	movs	r0, #27
 80007f2:	f7ff fecd 	bl	8000590 <write_register>
}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000800:	b004      	add	sp, #16
 8000802:	4770      	bx	lr
 8000804:	20001604 	.word	0x20001604
 8000808:	40020c00 	.word	0x40020c00
 800080c:	200000d8 	.word	0x200000d8

08000810 <CS43_Enable_RightLeft>:

// Function(2): Enable Right and Left headphones
void CS43_Enable_RightLeft(uint8_t side)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	71fb      	strb	r3, [r7, #7]
  uint8_t iData[2];
	switch (side)
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	2b03      	cmp	r3, #3
 800081e:	d82b      	bhi.n	8000878 <CS43_Enable_RightLeft+0x68>
 8000820:	a201      	add	r2, pc, #4	; (adr r2, 8000828 <CS43_Enable_RightLeft+0x18>)
 8000822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000826:	bf00      	nop
 8000828:	08000839 	.word	0x08000839
 800082c:	08000849 	.word	0x08000849
 8000830:	08000859 	.word	0x08000859
 8000834:	08000869 	.word	0x08000869
	{
		case 0:
			iData[1] =  (3 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000838:	23c0      	movs	r3, #192	; 0xc0
 800083a:	737b      	strb	r3, [r7, #13]
			iData[1] |= (3 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 800083c:	7b7b      	ldrb	r3, [r7, #13]
 800083e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000842:	b2db      	uxtb	r3, r3
 8000844:	737b      	strb	r3, [r7, #13]
			break;
 8000846:	e018      	b.n	800087a <CS43_Enable_RightLeft+0x6a>
		case 1:
			iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000848:	2380      	movs	r3, #128	; 0x80
 800084a:	737b      	strb	r3, [r7, #13]
			iData[1] |= (3 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 800084c:	7b7b      	ldrb	r3, [r7, #13]
 800084e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000852:	b2db      	uxtb	r3, r3
 8000854:	737b      	strb	r3, [r7, #13]
			break;
 8000856:	e010      	b.n	800087a <CS43_Enable_RightLeft+0x6a>
		case 2:
			iData[1] =  (3 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000858:	23c0      	movs	r3, #192	; 0xc0
 800085a:	737b      	strb	r3, [r7, #13]
			iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 800085c:	7b7b      	ldrb	r3, [r7, #13]
 800085e:	f043 0320 	orr.w	r3, r3, #32
 8000862:	b2db      	uxtb	r3, r3
 8000864:	737b      	strb	r3, [r7, #13]
			break;
 8000866:	e008      	b.n	800087a <CS43_Enable_RightLeft+0x6a>
		case 3:
			iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000868:	2380      	movs	r3, #128	; 0x80
 800086a:	737b      	strb	r3, [r7, #13]
			iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 800086c:	7b7b      	ldrb	r3, [r7, #13]
 800086e:	f043 0320 	orr.w	r3, r3, #32
 8000872:	b2db      	uxtb	r3, r3
 8000874:	737b      	strb	r3, [r7, #13]
			break;
 8000876:	e000      	b.n	800087a <CS43_Enable_RightLeft+0x6a>
		default:
			break;
 8000878:	bf00      	nop
	}
	iData[1] |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 800087a:	7b7b      	ldrb	r3, [r7, #13]
 800087c:	f043 030c 	orr.w	r3, r3, #12
 8000880:	b2db      	uxtb	r3, r3
 8000882:	737b      	strb	r3, [r7, #13]
	iData[1] |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 8000884:	7b7b      	ldrb	r3, [r7, #13]
 8000886:	f043 0303 	orr.w	r3, r3, #3
 800088a:	b2db      	uxtb	r3, r3
 800088c:	737b      	strb	r3, [r7, #13]
	write_register(POWER_CONTROL2,&iData[1]);
 800088e:	f107 030c 	add.w	r3, r7, #12
 8000892:	3301      	adds	r3, #1
 8000894:	4619      	mov	r1, r3
 8000896:	2004      	movs	r0, #4
 8000898:	f7ff fe7a 	bl	8000590 <write_register>
}
 800089c:	bf00      	nop
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <CS43_SetVolume>:

// Function(3): Set Volume Level
void CS43_SetVolume(uint8_t volume)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
  uint8_t iData[2];
  /* Set the Master volume */
  iData[1] = VOLUME_MASTER(volume);
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	3319      	adds	r3, #25
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	737b      	strb	r3, [r7, #13]
  write_register(CS43L22_REG_MASTER_A_VOL,&iData[1]);
 80008b6:	f107 030c 	add.w	r3, r7, #12
 80008ba:	3301      	adds	r3, #1
 80008bc:	4619      	mov	r1, r3
 80008be:	2020      	movs	r0, #32
 80008c0:	f7ff fe66 	bl	8000590 <write_register>
  write_register(CS43L22_REG_MASTER_B_VOL,&iData[1]);
 80008c4:	f107 030c 	add.w	r3, r7, #12
 80008c8:	3301      	adds	r3, #1
 80008ca:	4619      	mov	r1, r3
 80008cc:	2021      	movs	r0, #33	; 0x21
 80008ce:	f7ff fe5f 	bl	8000590 <write_register>
}
 80008d2:	bf00      	nop
 80008d4:	3710      	adds	r7, #16
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <CS43_SetMute>:

void CS43_SetMute(bool mute)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	b084      	sub	sp, #16
 80008de:	af00      	add	r7, sp, #0
 80008e0:	4603      	mov	r3, r0
 80008e2:	71fb      	strb	r3, [r7, #7]
  uint8_t iData[2];
  if(mute)
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d019      	beq.n	800091e <CS43_SetMute+0x44>
  {
    iData[1] = 0xFF;
 80008ea:	23ff      	movs	r3, #255	; 0xff
 80008ec:	737b      	strb	r3, [r7, #13]
    write_register(POWER_CONTROL2,&iData[1]);
 80008ee:	f107 030c 	add.w	r3, r7, #12
 80008f2:	3301      	adds	r3, #1
 80008f4:	4619      	mov	r1, r3
 80008f6:	2004      	movs	r0, #4
 80008f8:	f7ff fe4a 	bl	8000590 <write_register>
    iData[1] = 0x01;
 80008fc:	2301      	movs	r3, #1
 80008fe:	737b      	strb	r3, [r7, #13]
    write_register(CS43L22_REG_HEADPHONE_A_VOL,&iData[1]);
 8000900:	f107 030c 	add.w	r3, r7, #12
 8000904:	3301      	adds	r3, #1
 8000906:	4619      	mov	r1, r3
 8000908:	2022      	movs	r0, #34	; 0x22
 800090a:	f7ff fe41 	bl	8000590 <write_register>
    write_register(CS43L22_REG_HEADPHONE_B_VOL,&iData[1]);
 800090e:	f107 030c 	add.w	r3, r7, #12
 8000912:	3301      	adds	r3, #1
 8000914:	4619      	mov	r1, r3
 8000916:	2023      	movs	r0, #35	; 0x23
 8000918:	f7ff fe3a 	bl	8000590 <write_register>
    write_register(CS43L22_REG_HEADPHONE_A_VOL,&iData[1]);
    write_register(CS43L22_REG_HEADPHONE_B_VOL,&iData[1]);
    iData[1] = 0xAF;
    write_register(POWER_CONTROL2,&iData[1]);
  }
}
 800091c:	e018      	b.n	8000950 <CS43_SetMute+0x76>
    iData[1] = 0x00;
 800091e:	2300      	movs	r3, #0
 8000920:	737b      	strb	r3, [r7, #13]
    write_register(CS43L22_REG_HEADPHONE_A_VOL,&iData[1]);
 8000922:	f107 030c 	add.w	r3, r7, #12
 8000926:	3301      	adds	r3, #1
 8000928:	4619      	mov	r1, r3
 800092a:	2022      	movs	r0, #34	; 0x22
 800092c:	f7ff fe30 	bl	8000590 <write_register>
    write_register(CS43L22_REG_HEADPHONE_B_VOL,&iData[1]);
 8000930:	f107 030c 	add.w	r3, r7, #12
 8000934:	3301      	adds	r3, #1
 8000936:	4619      	mov	r1, r3
 8000938:	2023      	movs	r0, #35	; 0x23
 800093a:	f7ff fe29 	bl	8000590 <write_register>
    iData[1] = 0xAF;
 800093e:	23af      	movs	r3, #175	; 0xaf
 8000940:	737b      	strb	r3, [r7, #13]
    write_register(POWER_CONTROL2,&iData[1]);
 8000942:	f107 030c 	add.w	r3, r7, #12
 8000946:	3301      	adds	r3, #1
 8000948:	4619      	mov	r1, r3
 800094a:	2004      	movs	r0, #4
 800094c:	f7ff fe20 	bl	8000590 <write_register>
}
 8000950:	bf00      	nop
 8000952:	3710      	adds	r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <CS43_Start>:

// Function(4): Start the Audio DAC
void CS43_Start(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
  uint8_t iData[2];
  CS43_SetMute(0);
 800095e:	2000      	movs	r0, #0
 8000960:	f7ff ffbb 	bl	80008da <CS43_SetMute>
	// Write 0x99 to register 0x00.
	iData[1] = 0x99;
 8000964:	2399      	movs	r3, #153	; 0x99
 8000966:	717b      	strb	r3, [r7, #5]
	write_register(CONFIG_00,&iData[1]);
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	3301      	adds	r3, #1
 800096c:	4619      	mov	r1, r3
 800096e:	2000      	movs	r0, #0
 8000970:	f7ff fe0e 	bl	8000590 <write_register>
	// Write 0x80 to register 0x47.
	iData[1] = 0x80;
 8000974:	2380      	movs	r3, #128	; 0x80
 8000976:	717b      	strb	r3, [r7, #5]
	write_register(CONFIG_47,&iData[1]);
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	3301      	adds	r3, #1
 800097c:	4619      	mov	r1, r3
 800097e:	2047      	movs	r0, #71	; 0x47
 8000980:	f7ff fe06 	bl	8000590 <write_register>
	// Write '1'b to bit 7 in register 0x32.
	read_register(CONFIG_32, &iData[1]);
 8000984:	1d3b      	adds	r3, r7, #4
 8000986:	3301      	adds	r3, #1
 8000988:	4619      	mov	r1, r3
 800098a:	2032      	movs	r0, #50	; 0x32
 800098c:	f7ff fe1a 	bl	80005c4 <read_register>
	iData[1] |= 0x80;
 8000990:	797b      	ldrb	r3, [r7, #5]
 8000992:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000996:	b2db      	uxtb	r3, r3
 8000998:	717b      	strb	r3, [r7, #5]
	write_register(CONFIG_32,&iData[1]);
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	3301      	adds	r3, #1
 800099e:	4619      	mov	r1, r3
 80009a0:	2032      	movs	r0, #50	; 0x32
 80009a2:	f7ff fdf5 	bl	8000590 <write_register>
	// Write '0'b to bit 7 in register 0x32.
	read_register(CONFIG_32, &iData[1]);
 80009a6:	1d3b      	adds	r3, r7, #4
 80009a8:	3301      	adds	r3, #1
 80009aa:	4619      	mov	r1, r3
 80009ac:	2032      	movs	r0, #50	; 0x32
 80009ae:	f7ff fe09 	bl	80005c4 <read_register>
	iData[1] &= ~(0x80);
 80009b2:	797b      	ldrb	r3, [r7, #5]
 80009b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	717b      	strb	r3, [r7, #5]
	write_register(CONFIG_32,&iData[1]);
 80009bc:	1d3b      	adds	r3, r7, #4
 80009be:	3301      	adds	r3, #1
 80009c0:	4619      	mov	r1, r3
 80009c2:	2032      	movs	r0, #50	; 0x32
 80009c4:	f7ff fde4 	bl	8000590 <write_register>
	// Write 0x00 to register 0x00.
	iData[1] = 0x00;
 80009c8:	2300      	movs	r3, #0
 80009ca:	717b      	strb	r3, [r7, #5]
	write_register(CONFIG_00,&iData[1]);
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	3301      	adds	r3, #1
 80009d0:	4619      	mov	r1, r3
 80009d2:	2000      	movs	r0, #0
 80009d4:	f7ff fddc 	bl	8000590 <write_register>
	//Set the "Power Ctl 1" register (0x02) to 0x9E
	iData[1] = 0x9E;
 80009d8:	239e      	movs	r3, #158	; 0x9e
 80009da:	717b      	strb	r3, [r7, #5]
	write_register(POWER_CONTROL1,&iData[1]);
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	3301      	adds	r3, #1
 80009e0:	4619      	mov	r1, r3
 80009e2:	2002      	movs	r0, #2
 80009e4:	f7ff fdd4 	bl	8000590 <write_register>
}
 80009e8:	bf00      	nop
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <CS43_Stop>:

void CS43_Stop(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
  uint8_t iData[2];
  CS43_SetMute(1);
 80009f6:	2001      	movs	r0, #1
 80009f8:	f7ff ff6f 	bl	80008da <CS43_SetMute>
  iData[1] = 0x04;
 80009fc:	2304      	movs	r3, #4
 80009fe:	717b      	strb	r3, [r7, #5]
  write_register(MISCELLANEOUS_CONTRLS,&iData[1]);
 8000a00:	1d3b      	adds	r3, r7, #4
 8000a02:	3301      	adds	r3, #1
 8000a04:	4619      	mov	r1, r3
 8000a06:	200e      	movs	r0, #14
 8000a08:	f7ff fdc2 	bl	8000590 <write_register>
	iData[1] = 0x9F;
 8000a0c:	239f      	movs	r3, #159	; 0x9f
 8000a0e:	717b      	strb	r3, [r7, #5]
	write_register(POWER_CONTROL1,&iData[1]);
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	3301      	adds	r3, #1
 8000a14:	4619      	mov	r1, r3
 8000a16:	2002      	movs	r0, #2
 8000a18:	f7ff fdba 	bl	8000590 <write_register>
}
 8000a1c:	bf00      	nop
 8000a1e:	3708      	adds	r7, #8
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <audioI2S_pllClockConfig>:

/**
 * @brief I2S Clock Config
 */
static void audioI2S_pllClockConfig(uint32_t audioFreq)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08a      	sub	sp, #40	; 0x28
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000a32:	23ff      	movs	r3, #255	; 0xff
 8000a34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  for(index = 0; index < 8; index++)
 8000a38:	2300      	movs	r3, #0
 8000a3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000a3e:	e010      	b.n	8000a62 <audioI2S_pllClockConfig+0x3e>
  {
    if(I2SFreq[index] == audioFreq)
 8000a40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a44:	4a20      	ldr	r2, [pc, #128]	; (8000ac8 <audioI2S_pllClockConfig+0xa4>)
 8000a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	d103      	bne.n	8000a58 <audioI2S_pllClockConfig+0x34>
    {
      freqindex = index;
 8000a50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a54:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8000a58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000a62:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a66:	2b07      	cmp	r3, #7
 8000a68:	d9ea      	bls.n	8000a40 <audioI2S_pllClockConfig+0x1c>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8000a6a:	f107 030c 	add.w	r3, r7, #12
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f006 fff8 	bl	8007a64 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8000a74:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000a78:	f003 0307 	and.w	r3, r3, #7
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d113      	bne.n	8000aa8 <audioI2S_pllClockConfig+0x84>
  {
    /* I2S clock config
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) Ã— (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a80:	2301      	movs	r3, #1
 8000a82:	60fb      	str	r3, [r7, #12]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8000a84:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000a88:	4a10      	ldr	r2, [pc, #64]	; (8000acc <audioI2S_pllClockConfig+0xa8>)
 8000a8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a8e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8000a90:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000a94:	4a0e      	ldr	r2, [pc, #56]	; (8000ad0 <audioI2S_pllClockConfig+0xac>)
 8000a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a9a:	61bb      	str	r3, [r7, #24]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000a9c:	f107 030c 	add.w	r3, r7, #12
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f006 feef 	bl	8007884 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8000aa6:	e00b      	b.n	8000ac0 <audioI2S_pllClockConfig+0x9c>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	60fb      	str	r3, [r7, #12]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8000aac:	f44f 7381 	mov.w	r3, #258	; 0x102
 8000ab0:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8000ab2:	2303      	movs	r3, #3
 8000ab4:	61bb      	str	r3, [r7, #24]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000ab6:	f107 030c 	add.w	r3, r7, #12
 8000aba:	4618      	mov	r0, r3
 8000abc:	f006 fee2 	bl	8007884 <HAL_RCCEx_PeriphCLKConfig>
}
 8000ac0:	bf00      	nop
 8000ac2:	3728      	adds	r7, #40	; 0x28
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	0800ff04 	.word	0x0800ff04
 8000acc:	0800ff24 	.word	0x0800ff24
 8000ad0:	0800ff44 	.word	0x0800ff44

08000ad4 <I2S3_freqUpdate>:

/**
 * @brief update I2S peripheral with selected Sampling Frequency
 */
static bool I2S3_freqUpdate(uint32_t AudioFreq)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioI2S->Instance         = SPI3;
 8000adc:	4b1d      	ldr	r3, [pc, #116]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a1d      	ldr	r2, [pc, #116]	; (8000b58 <I2S3_freqUpdate+0x84>)
 8000ae2:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(hAudioI2S);
 8000ae4:	4b1b      	ldr	r3, [pc, #108]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	69da      	ldr	r2, [r3, #28]
 8000aec:	4b19      	ldr	r3, [pc, #100]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000af6:	61da      	str	r2, [r3, #28]

  /* I2S3 peripheral configuration */
  hAudioI2S->Init.AudioFreq   = AudioFreq;
 8000af8:	4b16      	ldr	r3, [pc, #88]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	615a      	str	r2, [r3, #20]
  hAudioI2S->Init.ClockSource = I2S_CLOCK_PLL;
 8000b00:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2200      	movs	r2, #0
 8000b06:	61da      	str	r2, [r3, #28]
  hAudioI2S->Init.CPOL        = I2S_CPOL_LOW;
 8000b08:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	619a      	str	r2, [r3, #24]
  hAudioI2S->Init.DataFormat  = I2S_DATAFORMAT_16B;
 8000b10:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2200      	movs	r2, #0
 8000b16:	60da      	str	r2, [r3, #12]
  hAudioI2S->Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8000b18:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b20:	611a      	str	r2, [r3, #16]
  hAudioI2S->Init.Mode        = I2S_MODE_MASTER_TX;
 8000b22:	4b0c      	ldr	r3, [pc, #48]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b2a:	605a      	str	r2, [r3, #4]
  hAudioI2S->Init.Standard    = I2S_STANDARD_PHILIPS;
 8000b2c:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(hAudioI2S) != HAL_OK)
 8000b34:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <I2S3_freqUpdate+0x80>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f005 faaf 	bl	800609c <HAL_I2S_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <I2S3_freqUpdate+0x74>
  {
    return false;
 8000b44:	2300      	movs	r3, #0
 8000b46:	e000      	b.n	8000b4a <I2S3_freqUpdate+0x76>
  }
  else
  {
    return true;
 8000b48:	2301      	movs	r3, #1
  }
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	2000012c 	.word	0x2000012c
 8000b58:	40003c00 	.word	0x40003c00

08000b5c <audioI2S_setHandle>:

/**
 * @brief set I2S HAL handle
 */
void audioI2S_setHandle(I2S_HandleTypeDef *pI2Shandle)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  hAudioI2S = pI2Shandle;
 8000b64:	4a04      	ldr	r2, [pc, #16]	; (8000b78 <audioI2S_setHandle+0x1c>)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6013      	str	r3, [r2, #0]
}
 8000b6a:	bf00      	nop
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	2000012c 	.word	0x2000012c

08000b7c <audioI2S_init>:
 * @param audioFreq - WAV file Audio sampling rate (44.1KHz, 48KHz, ...)
 * @param volume - CS43L22 Codec volume settings (0 - 100)
 * @retval state - true: Successfully, false: Failed
 */
bool audioI2S_init(uint32_t audioFreq)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  //Update PLL Clock Frequency setting
  audioI2S_pllClockConfig(audioFreq);
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff ff4d 	bl	8000a24 <audioI2S_pllClockConfig>
  //Update I2S peripheral sampling frequency
  I2S3_freqUpdate(audioFreq);
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f7ff ffa2 	bl	8000ad4 <I2S3_freqUpdate>
  return true;
 8000b90:	2301      	movs	r3, #1
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <audioI2S_play>:

/**
 * @brief Starts Playing Audio from buffer
 */
bool audioI2S_play(uint16_t* pDataBuf, uint32_t len)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	6039      	str	r1, [r7, #0]
  //Start Codec
  CS43_Start();
 8000ba6:	f7ff fed7 	bl	8000958 <CS43_Start>
  //Start I2S DMA transfer
  HAL_I2S_Transmit_DMA(hAudioI2S, pDataBuf, DMA_MAX(len/AUDIODATA_SIZE));
 8000baa:	4b0a      	ldr	r3, [pc, #40]	; (8000bd4 <audioI2S_play+0x38>)
 8000bac:	6818      	ldr	r0, [r3, #0]
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000bb4:	d203      	bcs.n	8000bbe <audioI2S_play+0x22>
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	085b      	lsrs	r3, r3, #1
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	e001      	b.n	8000bc2 <audioI2S_play+0x26>
 8000bbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	6879      	ldr	r1, [r7, #4]
 8000bc6:	f005 fba9 	bl	800631c <HAL_I2S_Transmit_DMA>
  return true;
 8000bca:	2301      	movs	r3, #1
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	2000012c 	.word	0x2000012c

08000bd8 <audioI2S_stop>:

/**
 * @brief Stop audio
 */
void audioI2S_stop(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  CS43_Stop();
 8000bdc:	f7ff ff08 	bl	80009f0 <CS43_Stop>
  HAL_I2S_DMAStop(hAudioI2S);
 8000be0:	4b03      	ldr	r3, [pc, #12]	; (8000bf0 <audioI2S_stop+0x18>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4618      	mov	r0, r3
 8000be6:	f005 fc41 	bl	800646c <HAL_I2S_DMAStop>
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	2000012c 	.word	0x2000012c

08000bf4 <HAL_I2S_TxCpltCallback>:
{

}

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == SPI3)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <HAL_I2S_TxCpltCallback+0x20>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d101      	bne.n	8000c0a <HAL_I2S_TxCpltCallback+0x16>
  {
    audioI2S_fullTransfer_Callback();
 8000c06:	f001 fd19 	bl	800263c <audioI2S_fullTransfer_Callback>
  }
}
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40003c00 	.word	0x40003c00

08000c18 <HAL_I2S_TxHalfCpltCallback>:

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == SPI3)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a04      	ldr	r2, [pc, #16]	; (8000c38 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d101      	bne.n	8000c2e <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    audioI2S_halfTransfer_Callback();
 8000c2a:	f001 fcfb 	bl	8002624 <audioI2S_halfTransfer_Callback>
  }
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40003c00 	.word	0x40003c00

08000c3c <lcd16x2_i2c_sendCommand>:
#define LCD_I2C_SLAVE_ADDRESS_0  0x4E
#define LCD_I2C_SLAVE_ADDRESS_1  0x7E

/* Private functions */
static void lcd16x2_i2c_sendCommand(uint8_t command)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b086      	sub	sp, #24
 8000c40:	af02      	add	r7, sp, #8
 8000c42:	4603      	mov	r3, r0
 8000c44:	71fb      	strb	r3, [r7, #7]
  const uint8_t command_0_3 = (0xF0 & (command<<4));
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	011b      	lsls	r3, r3, #4
 8000c4a:	73fb      	strb	r3, [r7, #15]
  const uint8_t command_4_7 = (0xF0 & command);
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	f023 030f 	bic.w	r3, r3, #15
 8000c52:	73bb      	strb	r3, [r7, #14]
  uint8_t i2cData[4] =
 8000c54:	7bbb      	ldrb	r3, [r7, #14]
 8000c56:	f043 030c 	orr.w	r3, r3, #12
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	723b      	strb	r3, [r7, #8]
 8000c5e:	7bbb      	ldrb	r3, [r7, #14]
 8000c60:	f043 0308 	orr.w	r3, r3, #8
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	727b      	strb	r3, [r7, #9]
 8000c68:	7bfb      	ldrb	r3, [r7, #15]
 8000c6a:	f043 030c 	orr.w	r3, r3, #12
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	72bb      	strb	r3, [r7, #10]
 8000c72:	7bfb      	ldrb	r3, [r7, #15]
 8000c74:	f043 0308 	orr.w	r3, r3, #8
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	72fb      	strb	r3, [r7, #11]
      command_4_7 | LCD_EN | LCD_BK_LIGHT,
      command_4_7 | LCD_BK_LIGHT,
      command_0_3 | LCD_EN | LCD_BK_LIGHT,
      command_0_3 | LCD_BK_LIGHT,
  };
  HAL_I2C_Master_Transmit(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS, i2cData, 4, 200);
 8000c7c:	4b07      	ldr	r3, [pc, #28]	; (8000c9c <lcd16x2_i2c_sendCommand+0x60>)
 8000c7e:	6818      	ldr	r0, [r3, #0]
 8000c80:	4b07      	ldr	r3, [pc, #28]	; (8000ca0 <lcd16x2_i2c_sendCommand+0x64>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	b299      	uxth	r1, r3
 8000c86:	f107 0208 	add.w	r2, r7, #8
 8000c8a:	23c8      	movs	r3, #200	; 0xc8
 8000c8c:	9300      	str	r3, [sp, #0]
 8000c8e:	2304      	movs	r3, #4
 8000c90:	f004 fa86 	bl	80051a0 <HAL_I2C_Master_Transmit>
}
 8000c94:	bf00      	nop
 8000c96:	3710      	adds	r7, #16
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000130 	.word	0x20000130
 8000ca0:	20000134 	.word	0x20000134

08000ca4 <lcd16x2_i2c_sendData>:

static void lcd16x2_i2c_sendData(uint8_t data)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af02      	add	r7, sp, #8
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
  const uint8_t data_0_3 = (0xF0 & (data<<4));
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	011b      	lsls	r3, r3, #4
 8000cb2:	73fb      	strb	r3, [r7, #15]
  const uint8_t data_4_7 = (0xF0 & data);
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	f023 030f 	bic.w	r3, r3, #15
 8000cba:	73bb      	strb	r3, [r7, #14]
  uint8_t i2cData[4] =
 8000cbc:	7bbb      	ldrb	r3, [r7, #14]
 8000cbe:	f043 030d 	orr.w	r3, r3, #13
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	723b      	strb	r3, [r7, #8]
 8000cc6:	7bbb      	ldrb	r3, [r7, #14]
 8000cc8:	f043 0309 	orr.w	r3, r3, #9
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	727b      	strb	r3, [r7, #9]
 8000cd0:	7bfb      	ldrb	r3, [r7, #15]
 8000cd2:	f043 030d 	orr.w	r3, r3, #13
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	72bb      	strb	r3, [r7, #10]
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	f043 0309 	orr.w	r3, r3, #9
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	72fb      	strb	r3, [r7, #11]
      data_4_7 | LCD_EN | LCD_BK_LIGHT | LCD_RS,
      data_4_7 | LCD_BK_LIGHT | LCD_RS,
      data_0_3 | LCD_EN | LCD_BK_LIGHT | LCD_RS,
      data_0_3 | LCD_BK_LIGHT | LCD_RS,
  };
  HAL_I2C_Master_Transmit(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS, i2cData, 4, 200);
 8000ce4:	4b07      	ldr	r3, [pc, #28]	; (8000d04 <lcd16x2_i2c_sendData+0x60>)
 8000ce6:	6818      	ldr	r0, [r3, #0]
 8000ce8:	4b07      	ldr	r3, [pc, #28]	; (8000d08 <lcd16x2_i2c_sendData+0x64>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	b299      	uxth	r1, r3
 8000cee:	f107 0208 	add.w	r2, r7, #8
 8000cf2:	23c8      	movs	r3, #200	; 0xc8
 8000cf4:	9300      	str	r3, [sp, #0]
 8000cf6:	2304      	movs	r3, #4
 8000cf8:	f004 fa52 	bl	80051a0 <HAL_I2C_Master_Transmit>
}
 8000cfc:	bf00      	nop
 8000cfe:	3710      	adds	r7, #16
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20000130 	.word	0x20000130
 8000d08:	20000134 	.word	0x20000134

08000d0c <lcd16x2_i2c_init>:
/**
 * @brief Initialise LCD16x2
 * @param[in] *pI2cHandle - pointer to HAL I2C handle
 */
bool lcd16x2_i2c_init(I2C_HandleTypeDef *pI2cHandle)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  HAL_Delay(50);
 8000d14:	2032      	movs	r0, #50	; 0x32
 8000d16:	f001 fd39 	bl	800278c <HAL_Delay>
  lcd16x2_i2cHandle = pI2cHandle;
 8000d1a:	4a30      	ldr	r2, [pc, #192]	; (8000ddc <lcd16x2_i2c_init+0xd0>)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6013      	str	r3, [r2, #0]
  if(HAL_I2C_IsDeviceReady(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS_0, 5, 500) != HAL_OK)
 8000d20:	4b2e      	ldr	r3, [pc, #184]	; (8000ddc <lcd16x2_i2c_init+0xd0>)
 8000d22:	6818      	ldr	r0, [r3, #0]
 8000d24:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d28:	2205      	movs	r2, #5
 8000d2a:	214e      	movs	r1, #78	; 0x4e
 8000d2c:	f004 fd5c 	bl	80057e8 <HAL_I2C_IsDeviceReady>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d010      	beq.n	8000d58 <lcd16x2_i2c_init+0x4c>
  {
    if(HAL_I2C_IsDeviceReady(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS_1, 5, 500) != HAL_OK)
 8000d36:	4b29      	ldr	r3, [pc, #164]	; (8000ddc <lcd16x2_i2c_init+0xd0>)
 8000d38:	6818      	ldr	r0, [r3, #0]
 8000d3a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d3e:	2205      	movs	r2, #5
 8000d40:	217e      	movs	r1, #126	; 0x7e
 8000d42:	f004 fd51 	bl	80057e8 <HAL_I2C_IsDeviceReady>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <lcd16x2_i2c_init+0x44>
    {
      return false;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	e040      	b.n	8000dd2 <lcd16x2_i2c_init+0xc6>
    }
    else
    {
      LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_1;
 8000d50:	4b23      	ldr	r3, [pc, #140]	; (8000de0 <lcd16x2_i2c_init+0xd4>)
 8000d52:	227e      	movs	r2, #126	; 0x7e
 8000d54:	701a      	strb	r2, [r3, #0]
 8000d56:	e002      	b.n	8000d5e <lcd16x2_i2c_init+0x52>
    }
  }
  else
  {
    LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_0;
 8000d58:	4b21      	ldr	r3, [pc, #132]	; (8000de0 <lcd16x2_i2c_init+0xd4>)
 8000d5a:	224e      	movs	r2, #78	; 0x4e
 8000d5c:	701a      	strb	r2, [r3, #0]
  }
  //Initialise LCD for 4-bit operation
  //1. Wait at least 15ms
  HAL_Delay(45);
 8000d5e:	202d      	movs	r0, #45	; 0x2d
 8000d60:	f001 fd14 	bl	800278c <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_i2c_sendCommand(0x30);
 8000d64:	2030      	movs	r0, #48	; 0x30
 8000d66:	f7ff ff69 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  HAL_Delay(5);
 8000d6a:	2005      	movs	r0, #5
 8000d6c:	f001 fd0e 	bl	800278c <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x30);
 8000d70:	2030      	movs	r0, #48	; 0x30
 8000d72:	f7ff ff63 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 8000d76:	2001      	movs	r0, #1
 8000d78:	f001 fd08 	bl	800278c <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x30);
 8000d7c:	2030      	movs	r0, #48	; 0x30
 8000d7e:	f7ff ff5d 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  HAL_Delay(8);
 8000d82:	2008      	movs	r0, #8
 8000d84:	f001 fd02 	bl	800278c <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x20);
 8000d88:	2020      	movs	r0, #32
 8000d8a:	f7ff ff57 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  HAL_Delay(8);
 8000d8e:	2008      	movs	r0, #8
 8000d90:	f001 fcfc 	bl	800278c <HAL_Delay>

  lcd16x2_i2c_sendCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 8000d94:	2028      	movs	r0, #40	; 0x28
 8000d96:	f7ff ff51 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	f001 fcf6 	bl	800278c <HAL_Delay>
  lcd16x2_i2c_sendCommand(LCD_DISPLAYCONTROL);
 8000da0:	2008      	movs	r0, #8
 8000da2:	f7ff ff4b 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 8000da6:	2001      	movs	r0, #1
 8000da8:	f001 fcf0 	bl	800278c <HAL_Delay>
  lcd16x2_i2c_sendCommand(LCD_CLEARDISPLAY);
 8000dac:	2001      	movs	r0, #1
 8000dae:	f7ff ff45 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  HAL_Delay(3);
 8000db2:	2003      	movs	r0, #3
 8000db4:	f001 fcea 	bl	800278c <HAL_Delay>
  lcd16x2_i2c_sendCommand(0x04 | LCD_ENTRY_ID);
 8000db8:	2006      	movs	r0, #6
 8000dba:	f7ff ff3f 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  HAL_Delay(1);
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	f001 fce4 	bl	800278c <HAL_Delay>
  lcd16x2_i2c_sendCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_D);
 8000dc4:	200c      	movs	r0, #12
 8000dc6:	f7ff ff39 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  HAL_Delay(3);
 8000dca:	2003      	movs	r0, #3
 8000dcc:	f001 fcde 	bl	800278c <HAL_Delay>

  return true;
 8000dd0:	2301      	movs	r3, #1
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000130 	.word	0x20000130
 8000de0:	20000134 	.word	0x20000134

08000de4 <lcd16x2_i2c_setCursor>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_i2c_setCursor(uint8_t row, uint8_t col)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	460a      	mov	r2, r1
 8000dee:	71fb      	strb	r3, [r7, #7]
 8000df0:	4613      	mov	r3, r2
 8000df2:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 8000df4:	79bb      	ldrb	r3, [r7, #6]
 8000df6:	f003 030f 	and.w	r3, r3, #15
 8000dfa:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d108      	bne.n	8000e14 <lcd16x2_i2c_setCursor+0x30>
  {
    maskData |= (0x80);
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e08:	73fb      	strb	r3, [r7, #15]
    lcd16x2_i2c_sendCommand(maskData);
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff ff15 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  else
  {
    maskData |= (0xc0);
    lcd16x2_i2c_sendCommand(maskData);
  }
}
 8000e12:	e007      	b.n	8000e24 <lcd16x2_i2c_setCursor+0x40>
    maskData |= (0xc0);
 8000e14:	7bfb      	ldrb	r3, [r7, #15]
 8000e16:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8000e1a:	73fb      	strb	r3, [r7, #15]
    lcd16x2_i2c_sendCommand(maskData);
 8000e1c:	7bfb      	ldrb	r3, [r7, #15]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff ff0c 	bl	8000c3c <lcd16x2_i2c_sendCommand>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <lcd16x2_i2c_1stLine>:

/**
 * @brief Move to beginning of 1st line
 */
void lcd16x2_i2c_1stLine(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  lcd16x2_i2c_setCursor(0,0);
 8000e30:	2100      	movs	r1, #0
 8000e32:	2000      	movs	r0, #0
 8000e34:	f7ff ffd6 	bl	8000de4 <lcd16x2_i2c_setCursor>
}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <lcd16x2_i2c_2ndLine>:
/**
 * @brief Move to beginning of 2nd line
 */
void lcd16x2_i2c_2ndLine(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  lcd16x2_i2c_setCursor(1,0);
 8000e40:	2100      	movs	r1, #0
 8000e42:	2001      	movs	r0, #1
 8000e44:	f7ff ffce 	bl	8000de4 <lcd16x2_i2c_setCursor>
}
 8000e48:	bf00      	nop
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <lcd16x2_i2c_clear>:

/**
 * @brief Display clear
 */
void lcd16x2_i2c_clear(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  lcd16x2_i2c_sendCommand(LCD_CLEARDISPLAY);
 8000e50:	2001      	movs	r0, #1
 8000e52:	f7ff fef3 	bl	8000c3c <lcd16x2_i2c_sendCommand>
  HAL_Delay(3);
 8000e56:	2003      	movs	r0, #3
 8000e58:	f001 fc98 	bl	800278c <HAL_Delay>
}
 8000e5c:	bf00      	nop
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <lcd16x2_i2c_printf>:

/**
 * @brief Print to display
 */
void lcd16x2_i2c_printf(const char* str, ...)
{
 8000e60:	b40f      	push	{r0, r1, r2, r3}
 8000e62:	b590      	push	{r4, r7, lr}
 8000e64:	b089      	sub	sp, #36	; 0x24
 8000e66:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 8000e68:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000e6c:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 8000e6e:	f107 0308 	add.w	r3, r7, #8
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000e76:	4618      	mov	r0, r3
 8000e78:	f00e fc9c 	bl	800f7b4 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	77fb      	strb	r3, [r7, #31]
 8000e80:	e00b      	b.n	8000e9a <lcd16x2_i2c_printf+0x3a>
  {
    lcd16x2_i2c_sendData((uint8_t)stringArray[i]);
 8000e82:	7ffb      	ldrb	r3, [r7, #31]
 8000e84:	f107 0220 	add.w	r2, r7, #32
 8000e88:	4413      	add	r3, r2
 8000e8a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f7ff ff08 	bl	8000ca4 <lcd16x2_i2c_sendData>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8000e94:	7ffb      	ldrb	r3, [r7, #31]
 8000e96:	3301      	adds	r3, #1
 8000e98:	77fb      	strb	r3, [r7, #31]
 8000e9a:	7ffc      	ldrb	r4, [r7, #31]
 8000e9c:	f107 0308 	add.w	r3, r7, #8
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff f99d 	bl	80001e0 <strlen>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	429c      	cmp	r4, r3
 8000eaa:	d202      	bcs.n	8000eb2 <lcd16x2_i2c_printf+0x52>
 8000eac:	7ffb      	ldrb	r3, [r7, #31]
 8000eae:	2b0f      	cmp	r3, #15
 8000eb0:	d9e7      	bls.n	8000e82 <lcd16x2_i2c_printf+0x22>
  }
}
 8000eb2:	bf00      	nop
 8000eb4:	3724      	adds	r7, #36	; 0x24
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000ebc:	b004      	add	sp, #16
 8000ebe:	4770      	bx	lr

08000ec0 <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM10_Init(void);
static void MX_TIM3_Init(void);
void MX_USB_HOST_Process(void);

/* USER CODE BEGIN PFP */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	if (htim == &htim10) {
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4a5f      	ldr	r2, [pc, #380]	; (8001048 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d10d      	bne.n	8000eec <HAL_TIM_PeriodElapsedCallback+0x2c>
		if (duty < 1000) {
 8000ed0:	4b5e      	ldr	r3, [pc, #376]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ed8:	da05      	bge.n	8000ee6 <HAL_TIM_PeriodElapsedCallback+0x26>
			duty++;
 8000eda:	4b5c      	ldr	r3, [pc, #368]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	4a5a      	ldr	r2, [pc, #360]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000ee2:	6013      	str	r3, [r2, #0]
 8000ee4:	e002      	b.n	8000eec <HAL_TIM_PeriodElapsedCallback+0x2c>
		} else
			duty = 0;
 8000ee6:	4b59      	ldr	r3, [pc, #356]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
	}
	if (htim == &htim4) {
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	4a58      	ldr	r2, [pc, #352]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d13d      	bne.n	8000f70 <HAL_TIM_PeriodElapsedCallback+0xb0>
		HAL_GPIO_TogglePin(step_GPIO_Port, step_Pin);
 8000ef4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef8:	4856      	ldr	r0, [pc, #344]	; (8001054 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8000efa:	f002 faf4 	bl	80034e6 <HAL_GPIO_TogglePin>
		//  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
		step--;
 8000efe:	4b56      	ldr	r3, [pc, #344]	; (8001058 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	3b01      	subs	r3, #1
 8000f04:	4a54      	ldr	r2, [pc, #336]	; (8001058 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000f06:	6013      	str	r3, [r2, #0]
		step_beg--;
 8000f08:	4b54      	ldr	r3, [pc, #336]	; (800105c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	4a53      	ldr	r2, [pc, #332]	; (800105c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8000f10:	6013      	str	r3, [r2, #0]
		in_progress = 1;
 8000f12:	4b53      	ldr	r3, [pc, #332]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	601a      	str	r2, [r3, #0]

		if (step == 0) {
 8000f18:	4b4f      	ldr	r3, [pc, #316]	; (8001058 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d108      	bne.n	8000f32 <HAL_TIM_PeriodElapsedCallback+0x72>
			HAL_TIM_Base_Stop_IT(&htim4);
 8000f20:	484b      	ldr	r0, [pc, #300]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000f22:	f006 fe8e 	bl	8007c42 <HAL_TIM_Base_Stop_IT>
			//HAL_TIM_Base_Start_IT(&htim3);
			flag_busy = 0;
 8000f26:	4b4f      	ldr	r3, [pc, #316]	; (8001064 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
			//          flag_busy = 0;
			//iter--;
			in_progress = 0;
 8000f2c:	4b4c      	ldr	r3, [pc, #304]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
		}
		if (step_beg == 0) {
 8000f32:	4b4a      	ldr	r3, [pc, #296]	; (800105c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d10a      	bne.n	8000f50 <HAL_TIM_PeriodElapsedCallback+0x90>
			HAL_TIM_Base_Stop_IT(&htim4);
 8000f3a:	4845      	ldr	r0, [pc, #276]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000f3c:	f006 fe81 	bl	8007c42 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Start_IT(&htim3);
 8000f40:	4849      	ldr	r0, [pc, #292]	; (8001068 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000f42:	f006 fe5a 	bl	8007bfa <HAL_TIM_Base_Start_IT>
			//flag_busy = 0;
			//flag_busy = 0;
			iter--;
 8000f46:	4b49      	ldr	r3, [pc, #292]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	4a47      	ldr	r2, [pc, #284]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000f4e:	6013      	str	r3, [r2, #0]
			//in_progress = 0;
		}
		if (iter < 0) {
 8000f50:	4b46      	ldr	r3, [pc, #280]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	da0b      	bge.n	8000f70 <HAL_TIM_PeriodElapsedCallback+0xb0>
			iter = 5;
 8000f58:	4b44      	ldr	r3, [pc, #272]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000f5a:	2205      	movs	r2, #5
 8000f5c:	601a      	str	r2, [r3, #0]
			confirm = 0;
 8000f5e:	4b44      	ldr	r3, [pc, #272]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
			wake(0); // check
 8000f64:	2000      	movs	r0, #0
 8000f66:	f000 f8bd 	bl	80010e4 <wake>
			in_progress = 0;
 8000f6a:	4b3d      	ldr	r3, [pc, #244]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
		}
	}

	if (htim == &htim3) {
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a3d      	ldr	r2, [pc, #244]	; (8001068 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d163      	bne.n	8001040 <HAL_TIM_PeriodElapsedCallback+0x180>
		switch (pour_position) {
 8000f78:	4b3e      	ldr	r3, [pc, #248]	; (8001074 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	d82e      	bhi.n	8000fe0 <HAL_TIM_PeriodElapsedCallback+0x120>
 8000f82:	a201      	add	r2, pc, #4	; (adr r2, 8000f88 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f88:	08000f9d 	.word	0x08000f9d
 8000f8c:	08000fa9 	.word	0x08000fa9
 8000f90:	08000fb7 	.word	0x08000fb7
 8000f94:	08000fc5 	.word	0x08000fc5
 8000f98:	08000fd3 	.word	0x08000fd3

		case 1:
			HAL_GPIO_WritePin(pump_relay1_GPIO_Port, pump_relay1_Pin, 0);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2180      	movs	r1, #128	; 0x80
 8000fa0:	4835      	ldr	r0, [pc, #212]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000fa2:	f002 fa87 	bl	80034b4 <HAL_GPIO_WritePin>
			break;
 8000fa6:	e01b      	b.n	8000fe0 <HAL_TIM_PeriodElapsedCallback+0x120>

		case 2:
			HAL_GPIO_WritePin(pump_relay2_GPIO_Port, pump_relay2_Pin, 0);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fae:	4832      	ldr	r0, [pc, #200]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000fb0:	f002 fa80 	bl	80034b4 <HAL_GPIO_WritePin>
			break;
 8000fb4:	e014      	b.n	8000fe0 <HAL_TIM_PeriodElapsedCallback+0x120>
		case 3:
			HAL_GPIO_WritePin(pump_relay3_GPIO_Port, pump_relay3_Pin, 0);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fbc:	482e      	ldr	r0, [pc, #184]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000fbe:	f002 fa79 	bl	80034b4 <HAL_GPIO_WritePin>
			break;
 8000fc2:	e00d      	b.n	8000fe0 <HAL_TIM_PeriodElapsedCallback+0x120>
		case 4:
			HAL_GPIO_WritePin(pump_relay4_GPIO_Port, pump_relay4_Pin, 0);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fca:	482b      	ldr	r0, [pc, #172]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000fcc:	f002 fa72 	bl	80034b4 <HAL_GPIO_WritePin>
			break;
 8000fd0:	e006      	b.n	8000fe0 <HAL_TIM_PeriodElapsedCallback+0x120>

		case 5:
			HAL_GPIO_WritePin(pump_relay5_GPIO_Port, pump_relay5_Pin, 0);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fd8:	4827      	ldr	r0, [pc, #156]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000fda:	f002 fa6b 	bl	80034b4 <HAL_GPIO_WritePin>
			break;
 8000fde:	bf00      	nop

		}

		if (time_pour > 0) {
 8000fe0:	4b26      	ldr	r3, [pc, #152]	; (800107c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	dd05      	ble.n	8000ff4 <HAL_TIM_PeriodElapsedCallback+0x134>
			time_pour--;
 8000fe8:	4b24      	ldr	r3, [pc, #144]	; (800107c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	3b01      	subs	r3, #1
 8000fee:	4a23      	ldr	r2, [pc, #140]	; (800107c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000ff0:	6013      	str	r3, [r2, #0]
			HAL_TIM_Base_Stop_IT(&htim3);
			flag_busy = 0;

		}
	}
}
 8000ff2:	e025      	b.n	8001040 <HAL_TIM_PeriodElapsedCallback+0x180>
			time_pour = 0;
 8000ff4:	4b21      	ldr	r3, [pc, #132]	; (800107c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(pump_relay1_GPIO_Port, pump_relay1_Pin, 1);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2180      	movs	r1, #128	; 0x80
 8000ffe:	481e      	ldr	r0, [pc, #120]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001000:	f002 fa58 	bl	80034b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(pump_relay2_GPIO_Port, pump_relay2_Pin, 1);
 8001004:	2201      	movs	r2, #1
 8001006:	f44f 7100 	mov.w	r1, #512	; 0x200
 800100a:	481b      	ldr	r0, [pc, #108]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800100c:	f002 fa52 	bl	80034b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(pump_relay3_GPIO_Port, pump_relay3_Pin, 1);
 8001010:	2201      	movs	r2, #1
 8001012:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001016:	4818      	ldr	r0, [pc, #96]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001018:	f002 fa4c 	bl	80034b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(pump_relay4_GPIO_Port, pump_relay4_Pin, 1);
 800101c:	2201      	movs	r2, #1
 800101e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001022:	4815      	ldr	r0, [pc, #84]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001024:	f002 fa46 	bl	80034b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(pump_relay5_GPIO_Port, pump_relay5_Pin, 1);
 8001028:	2201      	movs	r2, #1
 800102a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800102e:	4812      	ldr	r0, [pc, #72]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001030:	f002 fa40 	bl	80034b4 <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim3);
 8001034:	480c      	ldr	r0, [pc, #48]	; (8001068 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001036:	f006 fe04 	bl	8007c42 <HAL_TIM_Base_Stop_IT>
			flag_busy = 0;
 800103a:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
}
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20001488 	.word	0x20001488
 800104c:	20000138 	.word	0x20000138
 8001050:	200013f4 	.word	0x200013f4
 8001054:	40020800 	.word	0x40020800
 8001058:	20000004 	.word	0x20000004
 800105c:	20001600 	.word	0x20001600
 8001060:	2000015c 	.word	0x2000015c
 8001064:	20000150 	.word	0x20000150
 8001068:	20001560 	.word	0x20001560
 800106c:	20000008 	.word	0x20000008
 8001070:	2000013c 	.word	0x2000013c
 8001074:	20000160 	.word	0x20000160
 8001078:	40021000 	.word	0x40021000
 800107c:	20000148 	.word	0x20000148

08001080 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	80fb      	strh	r3, [r7, #6]
	//  left button
	if (GPIO_Pin == button_left_Pin) {
 800108a:	88fb      	ldrh	r3, [r7, #6]
 800108c:	2b08      	cmp	r3, #8
 800108e:	d104      	bne.n	800109a <HAL_GPIO_EXTI_Callback+0x1a>
		//confirm = 0;
		selection--;
 8001090:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <HAL_GPIO_EXTI_Callback+0x58>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	3b01      	subs	r3, #1
 8001096:	4a10      	ldr	r2, [pc, #64]	; (80010d8 <HAL_GPIO_EXTI_Callback+0x58>)
 8001098:	6013      	str	r3, [r2, #0]
	}
	//  right button
	if (GPIO_Pin == button_right_Pin) {
 800109a:	88fb      	ldrh	r3, [r7, #6]
 800109c:	2b02      	cmp	r3, #2
 800109e:	d104      	bne.n	80010aa <HAL_GPIO_EXTI_Callback+0x2a>
		//confirm = 0;
		selection++;
 80010a0:	4b0d      	ldr	r3, [pc, #52]	; (80010d8 <HAL_GPIO_EXTI_Callback+0x58>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	3301      	adds	r3, #1
 80010a6:	4a0c      	ldr	r2, [pc, #48]	; (80010d8 <HAL_GPIO_EXTI_Callback+0x58>)
 80010a8:	6013      	str	r3, [r2, #0]
	}
	//  menu button
	if (GPIO_Pin == button_select_Pin) {
 80010aa:	88fb      	ldrh	r3, [r7, #6]
 80010ac:	2b20      	cmp	r3, #32
 80010ae:	d102      	bne.n	80010b6 <HAL_GPIO_EXTI_Callback+0x36>
		confirm = 1;
 80010b0:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <HAL_GPIO_EXTI_Callback+0x5c>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	601a      	str	r2, [r3, #0]
	}
	// endstop
	if (GPIO_Pin == endstop_Pin)
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80010bc:	d103      	bne.n	80010c6 <HAL_GPIO_EXTI_Callback+0x46>
		flag_endofroad = 1;
 80010be:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <HAL_GPIO_EXTI_Callback+0x60>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	601a      	str	r2, [r3, #0]
	else
		flag_endofroad = 0;
}
 80010c4:	e002      	b.n	80010cc <HAL_GPIO_EXTI_Callback+0x4c>
		flag_endofroad = 0;
 80010c6:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <HAL_GPIO_EXTI_Callback+0x60>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	20000140 	.word	0x20000140
 80010dc:	2000013c 	.word	0x2000013c
 80010e0:	2000014c 	.word	0x2000014c

080010e4 <wake>:

void wake(int flag) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	if (flag == 1) {
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d106      	bne.n	8001100 <wake+0x1c>
		HAL_GPIO_WritePin(slp_rst_GPIO_Port, slp_rst_Pin, 1);
 80010f2:	2201      	movs	r2, #1
 80010f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010f8:	4806      	ldr	r0, [pc, #24]	; (8001114 <wake+0x30>)
 80010fa:	f002 f9db 	bl	80034b4 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(slp_rst_GPIO_Port, slp_rst_Pin, 0);
	}
}
 80010fe:	e005      	b.n	800110c <wake+0x28>
		HAL_GPIO_WritePin(slp_rst_GPIO_Port, slp_rst_Pin, 0);
 8001100:	2200      	movs	r2, #0
 8001102:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001106:	4803      	ldr	r0, [pc, #12]	; (8001114 <wake+0x30>)
 8001108:	f002 f9d4 	bl	80034b4 <HAL_GPIO_WritePin>
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40020000 	.word	0x40020000

08001118 <move>:

void move(int direction, int steps) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
	step = steps;
 8001122:	4a12      	ldr	r2, [pc, #72]	; (800116c <move+0x54>)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	6013      	str	r3, [r2, #0]
	switch (direction) {
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d002      	beq.n	8001134 <move+0x1c>
 800112e:	2b01      	cmp	r3, #1
 8001130:	d00c      	beq.n	800114c <move+0x34>
		wake(1);
		HAL_TIM_Base_Start_IT(&htim4);
		break;
	}

}
 8001132:	e017      	b.n	8001164 <move+0x4c>
		HAL_GPIO_WritePin(dir_GPIO_Port, dir_Pin, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2140      	movs	r1, #64	; 0x40
 8001138:	480d      	ldr	r0, [pc, #52]	; (8001170 <move+0x58>)
 800113a:	f002 f9bb 	bl	80034b4 <HAL_GPIO_WritePin>
		wake(1);
 800113e:	2001      	movs	r0, #1
 8001140:	f7ff ffd0 	bl	80010e4 <wake>
		HAL_TIM_Base_Start_IT(&htim4);
 8001144:	480b      	ldr	r0, [pc, #44]	; (8001174 <move+0x5c>)
 8001146:	f006 fd58 	bl	8007bfa <HAL_TIM_Base_Start_IT>
		break;
 800114a:	e00b      	b.n	8001164 <move+0x4c>
		HAL_GPIO_WritePin(dir_GPIO_Port, dir_Pin, 1);
 800114c:	2201      	movs	r2, #1
 800114e:	2140      	movs	r1, #64	; 0x40
 8001150:	4807      	ldr	r0, [pc, #28]	; (8001170 <move+0x58>)
 8001152:	f002 f9af 	bl	80034b4 <HAL_GPIO_WritePin>
		wake(1);
 8001156:	2001      	movs	r0, #1
 8001158:	f7ff ffc4 	bl	80010e4 <wake>
		HAL_TIM_Base_Start_IT(&htim4);
 800115c:	4805      	ldr	r0, [pc, #20]	; (8001174 <move+0x5c>)
 800115e:	f006 fd4c 	bl	8007bfa <HAL_TIM_Base_Start_IT>
		break;
 8001162:	bf00      	nop
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000004 	.word	0x20000004
 8001170:	40020800 	.word	0x40020800
 8001174:	200013f4 	.word	0x200013f4

08001178 <move_begin>:

void move_begin() {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	wake(1);
 800117c:	2001      	movs	r0, #1
 800117e:	f7ff ffb1 	bl	80010e4 <wake>
	while (flag_endofroad == 0) {
 8001182:	e003      	b.n	800118c <move_begin+0x14>
		move(0, 1);
 8001184:	2101      	movs	r1, #1
 8001186:	2000      	movs	r0, #0
 8001188:	f7ff ffc6 	bl	8001118 <move>
	while (flag_endofroad == 0) {
 800118c:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <move_begin+0x2c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d0f7      	beq.n	8001184 <move_begin+0xc>
	}
	flag_endofroad = 0;
 8001194:	4b03      	ldr	r3, [pc, #12]	; (80011a4 <move_begin+0x2c>)
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
	wake(0);
 800119a:	2000      	movs	r0, #0
 800119c:	f7ff ffa2 	bl	80010e4 <wake>
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	2000014c 	.word	0x2000014c

080011a8 <setPosition>:

void setPosition(int position, int time) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
	pour_position = position;
 80011b2:	4a27      	ldr	r2, [pc, #156]	; (8001250 <setPosition+0xa8>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6013      	str	r3, [r2, #0]
	flag_busy = 1;
 80011b8:	4b26      	ldr	r3, [pc, #152]	; (8001254 <setPosition+0xac>)
 80011ba:	2201      	movs	r2, #1
 80011bc:	601a      	str	r2, [r3, #0]
	time_pour = time;
 80011be:	4a26      	ldr	r2, [pc, #152]	; (8001258 <setPosition+0xb0>)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	6013      	str	r3, [r2, #0]
	int target;
	flag_endofroad = 0;
 80011c4:	4b25      	ldr	r3, [pc, #148]	; (800125c <setPosition+0xb4>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]

	if (position >= 0) {
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	db37      	blt.n	8001240 <setPosition+0x98>

		if (last_position > position) {
 80011d0:	4b23      	ldr	r3, [pc, #140]	; (8001260 <setPosition+0xb8>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	da15      	bge.n	8001206 <setPosition+0x5e>
			wake(1);
 80011da:	2001      	movs	r0, #1
 80011dc:	f7ff ff82 	bl	80010e4 <wake>
			target = STEPS / 2 * abs((position - last_position));
 80011e0:	4b1f      	ldr	r3, [pc, #124]	; (8001260 <setPosition+0xb8>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	bfb8      	it	lt
 80011ec:	425b      	neglt	r3, r3
 80011ee:	f240 32d9 	movw	r2, #985	; 0x3d9
 80011f2:	fb02 f303 	mul.w	r3, r2, r3
 80011f6:	60fb      	str	r3, [r7, #12]
			move(0, target + 10);
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	330a      	adds	r3, #10
 80011fc:	4619      	mov	r1, r3
 80011fe:	2000      	movs	r0, #0
 8001200:	f7ff ff8a 	bl	8001118 <move>
 8001204:	e019      	b.n	800123a <setPosition+0x92>

		}

		else if (last_position < position) {
 8001206:	4b16      	ldr	r3, [pc, #88]	; (8001260 <setPosition+0xb8>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	429a      	cmp	r2, r3
 800120e:	dd14      	ble.n	800123a <setPosition+0x92>
			wake(1);
 8001210:	2001      	movs	r0, #1
 8001212:	f7ff ff67 	bl	80010e4 <wake>
			target = STEPS / 2 * abs((last_position - position));
 8001216:	4b12      	ldr	r3, [pc, #72]	; (8001260 <setPosition+0xb8>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	bfb8      	it	lt
 8001222:	425b      	neglt	r3, r3
 8001224:	f240 32d9 	movw	r2, #985	; 0x3d9
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	60fb      	str	r3, [r7, #12]
			move(1, target + 10);
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	330a      	adds	r3, #10
 8001232:	4619      	mov	r1, r3
 8001234:	2001      	movs	r0, #1
 8001236:	f7ff ff6f 	bl	8001118 <move>

		}

		step_beg = target;
 800123a:	4a0a      	ldr	r2, [pc, #40]	; (8001264 <setPosition+0xbc>)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	6013      	str	r3, [r2, #0]
	}
	last_position = position;
 8001240:	4a07      	ldr	r2, [pc, #28]	; (8001260 <setPosition+0xb8>)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6013      	str	r3, [r2, #0]

}
 8001246:	bf00      	nop
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000160 	.word	0x20000160
 8001254:	20000150 	.word	0x20000150
 8001258:	20000148 	.word	0x20000148
 800125c:	2000014c 	.word	0x2000014c
 8001260:	20000154 	.word	0x20000154
 8001264:	20001600 	.word	0x20001600

08001268 <pumpInit>:

void pumpInit() {
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(pump_relay1_GPIO_Port, pump_relay1_Pin, 1);
 800126c:	2201      	movs	r2, #1
 800126e:	2180      	movs	r1, #128	; 0x80
 8001270:	480e      	ldr	r0, [pc, #56]	; (80012ac <pumpInit+0x44>)
 8001272:	f002 f91f 	bl	80034b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(pump_relay2_GPIO_Port, pump_relay2_Pin, 1);
 8001276:	2201      	movs	r2, #1
 8001278:	f44f 7100 	mov.w	r1, #512	; 0x200
 800127c:	480b      	ldr	r0, [pc, #44]	; (80012ac <pumpInit+0x44>)
 800127e:	f002 f919 	bl	80034b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(pump_relay3_GPIO_Port, pump_relay3_Pin, 1);
 8001282:	2201      	movs	r2, #1
 8001284:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001288:	4808      	ldr	r0, [pc, #32]	; (80012ac <pumpInit+0x44>)
 800128a:	f002 f913 	bl	80034b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(pump_relay4_GPIO_Port, pump_relay4_Pin, 1);
 800128e:	2201      	movs	r2, #1
 8001290:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001294:	4805      	ldr	r0, [pc, #20]	; (80012ac <pumpInit+0x44>)
 8001296:	f002 f90d 	bl	80034b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(pump_relay5_GPIO_Port, pump_relay5_Pin, 1);
 800129a:	2201      	movs	r2, #1
 800129c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012a0:	4802      	ldr	r0, [pc, #8]	; (80012ac <pumpInit+0x44>)
 80012a2:	f002 f907 	bl	80034b4 <HAL_GPIO_WritePin>
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40021000 	.word	0x40021000

080012b0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80012b0:	b590      	push	{r4, r7, lr}
 80012b2:	b095      	sub	sp, #84	; 0x54
 80012b4:	af12      	add	r7, sp, #72	; 0x48
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80012b6:	f001 f9f7 	bl	80026a8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80012ba:	f000 fa71 	bl	80017a0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80012be:	f000 fccd 	bl	8001c5c <MX_GPIO_Init>
	MX_DMA_Init();
 80012c2:	f000 fcab 	bl	8001c1c <MX_DMA_Init>
	MX_I2C1_Init();
 80012c6:	f000 faef 	bl	80018a8 <MX_I2C1_Init>
	MX_I2S3_Init();
 80012ca:	f000 fb49 	bl	8001960 <MX_I2S3_Init>
	MX_USB_HOST_Init();
 80012ce:	f00d fe19 	bl	800ef04 <MX_USB_HOST_Init>
	MX_FATFS_Init();
 80012d2:	f008 fa87 	bl	80097e4 <MX_FATFS_Init>
	MX_I2C2_Init();
 80012d6:	f000 fb15 	bl	8001904 <MX_I2C2_Init>
	MX_TIM4_Init();
 80012da:	f000 fbbd 	bl	8001a58 <MX_TIM4_Init>
	MX_TIM5_Init();
 80012de:	f000 fc09 	bl	8001af4 <MX_TIM5_Init>
	MX_TIM10_Init();
 80012e2:	f000 fc77 	bl	8001bd4 <MX_TIM10_Init>
	MX_TIM3_Init();
 80012e6:	f000 fb69 	bl	80019bc <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	/******************************** MENU INIT ************************************/
	pumpInit();
 80012ea:	f7ff ffbd 	bl	8001268 <pumpInit>

	/****************************** DAC AUDIO INIT ******************************/
	CS43_Init(hi2c1, MODE_I2S);
 80012ee:	4cb3      	ldr	r4, [pc, #716]	; (80015bc <main+0x30c>)
 80012f0:	2300      	movs	r3, #0
 80012f2:	9311      	str	r3, [sp, #68]	; 0x44
 80012f4:	4668      	mov	r0, sp
 80012f6:	f104 0310 	add.w	r3, r4, #16
 80012fa:	2244      	movs	r2, #68	; 0x44
 80012fc:	4619      	mov	r1, r3
 80012fe:	f00e f977 	bl	800f5f0 <memcpy>
 8001302:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001306:	f7ff f97d 	bl	8000604 <CS43_Init>
	CS43_SetVolume(200); //0-255
 800130a:	20c8      	movs	r0, #200	; 0xc8
 800130c:	f7ff faca 	bl	80008a4 <CS43_SetVolume>
	CS43_Enable_RightLeft(CS43_RIGHT_LEFT);
 8001310:	2003      	movs	r0, #3
 8001312:	f7ff fa7d 	bl	8000810 <CS43_Enable_RightLeft>
	audioI2S_setHandle(&hi2s3);
 8001316:	48aa      	ldr	r0, [pc, #680]	; (80015c0 <main+0x310>)
 8001318:	f7ff fc20 	bl	8000b5c <audioI2S_setHandle>
	bool isSdCardMounted = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	71fb      	strb	r3, [r7, #7]

	/****************************** LCD INIT ************************************/
	lcd16x2_i2c_init(&hi2c2);
 8001320:	48a8      	ldr	r0, [pc, #672]	; (80015c4 <main+0x314>)
 8001322:	f7ff fcf3 	bl	8000d0c <lcd16x2_i2c_init>
	lcd16x2_i2c_1stLine();
 8001326:	f7ff fd81 	bl	8000e2c <lcd16x2_i2c_1stLine>
	lcd16x2_i2c_printf("Barman Dionizos");
 800132a:	48a7      	ldr	r0, [pc, #668]	; (80015c8 <main+0x318>)
 800132c:	f7ff fd98 	bl	8000e60 <lcd16x2_i2c_printf>
	lcd16x2_i2c_2ndLine();
 8001330:	f7ff fd84 	bl	8000e3c <lcd16x2_i2c_2ndLine>
	lcd16x2_i2c_printf(" KALIBRACJA ");
 8001334:	48a5      	ldr	r0, [pc, #660]	; (80015cc <main+0x31c>)
 8001336:	f7ff fd93 	bl	8000e60 <lcd16x2_i2c_printf>

	/****************************** PWM LIGHTNING INIT **************************/
	HAL_TIM_Base_Start_IT(&htim10);
 800133a:	48a5      	ldr	r0, [pc, #660]	; (80015d0 <main+0x320>)
 800133c:	f006 fc5d 	bl	8007bfa <HAL_TIM_Base_Start_IT>
	//blue LED
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0);
 8001340:	4ba4      	ldr	r3, [pc, #656]	; (80015d4 <main+0x324>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2200      	movs	r2, #0
 8001346:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8001348:	2104      	movs	r1, #4
 800134a:	48a2      	ldr	r0, [pc, #648]	; (80015d4 <main+0x324>)
 800134c:	f006 fcd0 	bl	8007cf0 <HAL_TIM_PWM_Start>
	//green LED
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, 0);
 8001350:	4ba0      	ldr	r3, [pc, #640]	; (80015d4 <main+0x324>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2200      	movs	r2, #0
 8001356:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8001358:	2108      	movs	r1, #8
 800135a:	489e      	ldr	r0, [pc, #632]	; (80015d4 <main+0x324>)
 800135c:	f006 fcc8 	bl	8007cf0 <HAL_TIM_PWM_Start>
	//red LED
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, 0);
 8001360:	4b9c      	ldr	r3, [pc, #624]	; (80015d4 <main+0x324>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2200      	movs	r2, #0
 8001366:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8001368:	210c      	movs	r1, #12
 800136a:	489a      	ldr	r0, [pc, #616]	; (80015d4 <main+0x324>)
 800136c:	f006 fcc0 	bl	8007cf0 <HAL_TIM_PWM_Start>

	/****************************** MOTOR INIT ***********************************/
	move_begin();
 8001370:	f7ff ff02 	bl	8001178 <move_begin>
	wake(1);
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff feb5 	bl	80010e4 <wake>

	/******************************** MENU INIT ************************************/
	iter = 5;
 800137a:	4b97      	ldr	r3, [pc, #604]	; (80015d8 <main+0x328>)
 800137c:	2205      	movs	r2, #5
 800137e:	601a      	str	r2, [r3, #0]
	in_progress = 0;
 8001380:	4b96      	ldr	r3, [pc, #600]	; (80015dc <main+0x32c>)
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN WHILE */
	while (1) {

		/*********************************** MENU ************************************/

		if (selection != old_selection) {
 8001386:	4b96      	ldr	r3, [pc, #600]	; (80015e0 <main+0x330>)
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	4b96      	ldr	r3, [pc, #600]	; (80015e4 <main+0x334>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	429a      	cmp	r2, r3
 8001390:	d079      	beq.n	8001486 <main+0x1d6>
			if (selection <= 3 && selection >= 0) {
 8001392:	4b93      	ldr	r3, [pc, #588]	; (80015e0 <main+0x330>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2b03      	cmp	r3, #3
 8001398:	dc66      	bgt.n	8001468 <main+0x1b8>
 800139a:	4b91      	ldr	r3, [pc, #580]	; (80015e0 <main+0x330>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	db62      	blt.n	8001468 <main+0x1b8>
				switch (selection) {
 80013a2:	4b8f      	ldr	r3, [pc, #572]	; (80015e0 <main+0x330>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2b03      	cmp	r3, #3
 80013a8:	d859      	bhi.n	800145e <main+0x1ae>
 80013aa:	a201      	add	r2, pc, #4	; (adr r2, 80013b0 <main+0x100>)
 80013ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b0:	080013c1 	.word	0x080013c1
 80013b4:	080013ed 	.word	0x080013ed
 80013b8:	08001413 	.word	0x08001413
 80013bc:	08001439 	.word	0x08001439

				case 0:
					lcd16x2_i2c_clear();
 80013c0:	f7ff fd44 	bl	8000e4c <lcd16x2_i2c_clear>
					lcd16x2_i2c_1stLine();
 80013c4:	f7ff fd32 	bl	8000e2c <lcd16x2_i2c_1stLine>
					lcd16x2_i2c_printf("Barman Dionizos");
 80013c8:	487f      	ldr	r0, [pc, #508]	; (80015c8 <main+0x318>)
 80013ca:	f7ff fd49 	bl	8000e60 <lcd16x2_i2c_printf>
					lcd16x2_i2c_2ndLine();
 80013ce:	f7ff fd35 	bl	8000e3c <lcd16x2_i2c_2ndLine>
					lcd16x2_i2c_printf("<-WYBOR NAPOJU->");
 80013d2:	4885      	ldr	r0, [pc, #532]	; (80015e8 <main+0x338>)
 80013d4:	f7ff fd44 	bl	8000e60 <lcd16x2_i2c_printf>
					audio_flag = 4;
 80013d8:	4b84      	ldr	r3, [pc, #528]	; (80015ec <main+0x33c>)
 80013da:	2204      	movs	r2, #4
 80013dc:	601a      	str	r2, [r3, #0]
					recipe = 0;
 80013de:	4b84      	ldr	r3, [pc, #528]	; (80015f0 <main+0x340>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
					confirm = 0;
 80013e4:	4b83      	ldr	r3, [pc, #524]	; (80015f4 <main+0x344>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
					break;
 80013ea:	e038      	b.n	800145e <main+0x1ae>

				case 1:
					lcd16x2_i2c_clear();
 80013ec:	f7ff fd2e 	bl	8000e4c <lcd16x2_i2c_clear>
					lcd16x2_i2c_1stLine();
 80013f0:	f7ff fd1c 	bl	8000e2c <lcd16x2_i2c_1stLine>
					lcd16x2_i2c_printf("Barman Dionizos");
 80013f4:	4874      	ldr	r0, [pc, #464]	; (80015c8 <main+0x318>)
 80013f6:	f7ff fd33 	bl	8000e60 <lcd16x2_i2c_printf>
					lcd16x2_i2c_2ndLine();
 80013fa:	f7ff fd1f 	bl	8000e3c <lcd16x2_i2c_2ndLine>
					lcd16x2_i2c_printf("<-   NAPOJ 1  ->");
 80013fe:	487e      	ldr	r0, [pc, #504]	; (80015f8 <main+0x348>)
 8001400:	f7ff fd2e 	bl	8000e60 <lcd16x2_i2c_printf>
					audio_flag = 1;
 8001404:	4b79      	ldr	r3, [pc, #484]	; (80015ec <main+0x33c>)
 8001406:	2201      	movs	r2, #1
 8001408:	601a      	str	r2, [r3, #0]
					recipe = 1;
 800140a:	4b79      	ldr	r3, [pc, #484]	; (80015f0 <main+0x340>)
 800140c:	2201      	movs	r2, #1
 800140e:	601a      	str	r2, [r3, #0]
					break;
 8001410:	e025      	b.n	800145e <main+0x1ae>

				case 2:
					lcd16x2_i2c_clear();
 8001412:	f7ff fd1b 	bl	8000e4c <lcd16x2_i2c_clear>
					lcd16x2_i2c_1stLine();
 8001416:	f7ff fd09 	bl	8000e2c <lcd16x2_i2c_1stLine>
					lcd16x2_i2c_printf("Barman Dionizos");
 800141a:	486b      	ldr	r0, [pc, #428]	; (80015c8 <main+0x318>)
 800141c:	f7ff fd20 	bl	8000e60 <lcd16x2_i2c_printf>
					lcd16x2_i2c_2ndLine();
 8001420:	f7ff fd0c 	bl	8000e3c <lcd16x2_i2c_2ndLine>
					lcd16x2_i2c_printf("<-   NAPOJ 2  ->");
 8001424:	4875      	ldr	r0, [pc, #468]	; (80015fc <main+0x34c>)
 8001426:	f7ff fd1b 	bl	8000e60 <lcd16x2_i2c_printf>
					audio_flag = 2;
 800142a:	4b70      	ldr	r3, [pc, #448]	; (80015ec <main+0x33c>)
 800142c:	2202      	movs	r2, #2
 800142e:	601a      	str	r2, [r3, #0]
					recipe = 2;
 8001430:	4b6f      	ldr	r3, [pc, #444]	; (80015f0 <main+0x340>)
 8001432:	2202      	movs	r2, #2
 8001434:	601a      	str	r2, [r3, #0]
					break;
 8001436:	e012      	b.n	800145e <main+0x1ae>

				case 3:
					lcd16x2_i2c_clear();
 8001438:	f7ff fd08 	bl	8000e4c <lcd16x2_i2c_clear>
					lcd16x2_i2c_1stLine();
 800143c:	f7ff fcf6 	bl	8000e2c <lcd16x2_i2c_1stLine>
					lcd16x2_i2c_printf("Barman Dionizos");
 8001440:	4861      	ldr	r0, [pc, #388]	; (80015c8 <main+0x318>)
 8001442:	f7ff fd0d 	bl	8000e60 <lcd16x2_i2c_printf>
					lcd16x2_i2c_2ndLine();
 8001446:	f7ff fcf9 	bl	8000e3c <lcd16x2_i2c_2ndLine>
					lcd16x2_i2c_printf("<-   NAPOJ 3  ->");
 800144a:	486d      	ldr	r0, [pc, #436]	; (8001600 <main+0x350>)
 800144c:	f7ff fd08 	bl	8000e60 <lcd16x2_i2c_printf>
					audio_flag = 3;
 8001450:	4b66      	ldr	r3, [pc, #408]	; (80015ec <main+0x33c>)
 8001452:	2203      	movs	r2, #3
 8001454:	601a      	str	r2, [r3, #0]
					recipe = 3;
 8001456:	4b66      	ldr	r3, [pc, #408]	; (80015f0 <main+0x340>)
 8001458:	2203      	movs	r2, #3
 800145a:	601a      	str	r2, [r3, #0]
					break;
 800145c:	bf00      	nop
				}
				old_selection = selection;
 800145e:	4b60      	ldr	r3, [pc, #384]	; (80015e0 <main+0x330>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a60      	ldr	r2, [pc, #384]	; (80015e4 <main+0x334>)
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e00e      	b.n	8001486 <main+0x1d6>
			}

			else if (selection < 0) {
 8001468:	4b5d      	ldr	r3, [pc, #372]	; (80015e0 <main+0x330>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	da03      	bge.n	8001478 <main+0x1c8>
				selection = 3;
 8001470:	4b5b      	ldr	r3, [pc, #364]	; (80015e0 <main+0x330>)
 8001472:	2203      	movs	r2, #3
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	e006      	b.n	8001486 <main+0x1d6>
			} else if (selection > 3) {
 8001478:	4b59      	ldr	r3, [pc, #356]	; (80015e0 <main+0x330>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b03      	cmp	r3, #3
 800147e:	dd02      	ble.n	8001486 <main+0x1d6>
				selection = 0;
 8001480:	4b57      	ldr	r3, [pc, #348]	; (80015e0 <main+0x330>)
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
			}

		}

		/*********************************** LED PWM  ************************************/
		TIM5->CCR2 = duty;
 8001486:	4b5f      	ldr	r3, [pc, #380]	; (8001604 <main+0x354>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	4b5f      	ldr	r3, [pc, #380]	; (8001608 <main+0x358>)
 800148c:	639a      	str	r2, [r3, #56]	; 0x38
		TIM5->CCR3 = 1000;
 800148e:	4b5e      	ldr	r3, [pc, #376]	; (8001608 <main+0x358>)
 8001490:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001494:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM5->CCR4 = (1000 - duty);
 8001496:	4b5b      	ldr	r3, [pc, #364]	; (8001604 <main+0x354>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f5c3 727a 	rsb	r2, r3, #1000	; 0x3e8
 800149e:	4b5a      	ldr	r3, [pc, #360]	; (8001608 <main+0x358>)
 80014a0:	641a      	str	r2, [r3, #64]	; 0x40

		/*********************************** AUDIO ****************************************/

		if (Appli_state == APPLICATION_START) {
 80014a2:	4b5a      	ldr	r3, [pc, #360]	; (800160c <main+0x35c>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d106      	bne.n	80014b8 <main+0x208>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80014aa:	2201      	movs	r2, #1
 80014ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014b0:	4857      	ldr	r0, [pc, #348]	; (8001610 <main+0x360>)
 80014b2:	f001 ffff 	bl	80034b4 <HAL_GPIO_WritePin>
 80014b6:	e009      	b.n	80014cc <main+0x21c>
		}

		else if (Appli_state == APPLICATION_DISCONNECT) {
 80014b8:	4b54      	ldr	r3, [pc, #336]	; (800160c <main+0x35c>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	2b03      	cmp	r3, #3
 80014be:	d105      	bne.n	80014cc <main+0x21c>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80014c0:	2200      	movs	r2, #0
 80014c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c6:	4852      	ldr	r0, [pc, #328]	; (8001610 <main+0x360>)
 80014c8:	f001 fff4 	bl	80034b4 <HAL_GPIO_WritePin>

		}

		if (Appli_state == APPLICATION_READY) {
 80014cc:	4b4f      	ldr	r3, [pc, #316]	; (800160c <main+0x35c>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	f040 80c8 	bne.w	8001666 <main+0x3b6>
			if (!isSdCardMounted) {
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	f083 0301 	eor.w	r3, r3, #1
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d006      	beq.n	80014f0 <main+0x240>
				f_mount(&USBHFatFS, (const TCHAR*) USBHPath, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	494b      	ldr	r1, [pc, #300]	; (8001614 <main+0x364>)
 80014e6:	484c      	ldr	r0, [pc, #304]	; (8001618 <main+0x368>)
 80014e8:	f00c febc 	bl	800e264 <f_mount>
				isSdCardMounted = 1;
 80014ec:	2301      	movs	r3, #1
 80014ee:	71fb      	strb	r3, [r7, #7]
			}

			if (audio_flag == 1) {
 80014f0:	4b3e      	ldr	r3, [pc, #248]	; (80015ec <main+0x33c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d11d      	bne.n	8001534 <main+0x284>
				if (!wavPlayer_isFinished()) {
 80014f8:	f001 f888 	bl	800260c <wavPlayer_isFinished>
 80014fc:	4603      	mov	r3, r0
 80014fe:	f083 0301 	eor.w	r3, r3, #1
 8001502:	b2db      	uxtb	r3, r3
 8001504:	2b00      	cmp	r3, #0
 8001506:	d002      	beq.n	800150e <main+0x25e>
					wavPlayer_stop();
 8001508:	f001 f874 	bl	80025f4 <wavPlayer_stop>
 800150c:	e0ab      	b.n	8001666 <main+0x3b6>
				} else {
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800150e:	2201      	movs	r2, #1
 8001510:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001514:	483e      	ldr	r0, [pc, #248]	; (8001610 <main+0x360>)
 8001516:	f001 ffcd 	bl	80034b4 <HAL_GPIO_WritePin>
					HAL_Delay(500);
 800151a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800151e:	f001 f935 	bl	800278c <HAL_Delay>
					wavPlayer_fileSelect(WAV_FILE_1);
 8001522:	483e      	ldr	r0, [pc, #248]	; (800161c <main+0x36c>)
 8001524:	f000 ff98 	bl	8002458 <wavPlayer_fileSelect>
					wavPlayer_play();
 8001528:	f000 ffc0 	bl	80024ac <wavPlayer_play>
					audio_flag = 0;
 800152c:	4b2f      	ldr	r3, [pc, #188]	; (80015ec <main+0x33c>)
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	e098      	b.n	8001666 <main+0x3b6>
				}
			}

			else if (audio_flag == 2) {
 8001534:	4b2d      	ldr	r3, [pc, #180]	; (80015ec <main+0x33c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b02      	cmp	r3, #2
 800153a:	d11d      	bne.n	8001578 <main+0x2c8>
				if (!wavPlayer_isFinished()) {
 800153c:	f001 f866 	bl	800260c <wavPlayer_isFinished>
 8001540:	4603      	mov	r3, r0
 8001542:	f083 0301 	eor.w	r3, r3, #1
 8001546:	b2db      	uxtb	r3, r3
 8001548:	2b00      	cmp	r3, #0
 800154a:	d002      	beq.n	8001552 <main+0x2a2>
					wavPlayer_stop();
 800154c:	f001 f852 	bl	80025f4 <wavPlayer_stop>
 8001550:	e089      	b.n	8001666 <main+0x3b6>
				} else {
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001552:	2201      	movs	r2, #1
 8001554:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001558:	482d      	ldr	r0, [pc, #180]	; (8001610 <main+0x360>)
 800155a:	f001 ffab 	bl	80034b4 <HAL_GPIO_WritePin>
					HAL_Delay(500);
 800155e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001562:	f001 f913 	bl	800278c <HAL_Delay>
					wavPlayer_fileSelect(WAV_FILE_2);
 8001566:	482e      	ldr	r0, [pc, #184]	; (8001620 <main+0x370>)
 8001568:	f000 ff76 	bl	8002458 <wavPlayer_fileSelect>
					wavPlayer_play();
 800156c:	f000 ff9e 	bl	80024ac <wavPlayer_play>
					audio_flag = 0;
 8001570:	4b1e      	ldr	r3, [pc, #120]	; (80015ec <main+0x33c>)
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	e076      	b.n	8001666 <main+0x3b6>
				}
			}

			else if (audio_flag == 3) {
 8001578:	4b1c      	ldr	r3, [pc, #112]	; (80015ec <main+0x33c>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2b03      	cmp	r3, #3
 800157e:	d151      	bne.n	8001624 <main+0x374>
				if (!wavPlayer_isFinished()) {
 8001580:	f001 f844 	bl	800260c <wavPlayer_isFinished>
 8001584:	4603      	mov	r3, r0
 8001586:	f083 0301 	eor.w	r3, r3, #1
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b00      	cmp	r3, #0
 800158e:	d002      	beq.n	8001596 <main+0x2e6>
					wavPlayer_stop();
 8001590:	f001 f830 	bl	80025f4 <wavPlayer_stop>
 8001594:	e067      	b.n	8001666 <main+0x3b6>
				} else {
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001596:	2201      	movs	r2, #1
 8001598:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800159c:	481c      	ldr	r0, [pc, #112]	; (8001610 <main+0x360>)
 800159e:	f001 ff89 	bl	80034b4 <HAL_GPIO_WritePin>
					HAL_Delay(500);
 80015a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015a6:	f001 f8f1 	bl	800278c <HAL_Delay>
					wavPlayer_fileSelect(WAV_FILE_3);
 80015aa:	481c      	ldr	r0, [pc, #112]	; (800161c <main+0x36c>)
 80015ac:	f000 ff54 	bl	8002458 <wavPlayer_fileSelect>
					wavPlayer_play();
 80015b0:	f000 ff7c 	bl	80024ac <wavPlayer_play>
					audio_flag = 0;
 80015b4:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <main+0x33c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	e054      	b.n	8001666 <main+0x3b6>
 80015bc:	20001434 	.word	0x20001434
 80015c0:	20001604 	.word	0x20001604
 80015c4:	200014c8 	.word	0x200014c8
 80015c8:	0800fe28 	.word	0x0800fe28
 80015cc:	0800fe38 	.word	0x0800fe38
 80015d0:	20001488 	.word	0x20001488
 80015d4:	20001520 	.word	0x20001520
 80015d8:	20000008 	.word	0x20000008
 80015dc:	2000015c 	.word	0x2000015c
 80015e0:	20000140 	.word	0x20000140
 80015e4:	20000000 	.word	0x20000000
 80015e8:	0800fe48 	.word	0x0800fe48
 80015ec:	20000144 	.word	0x20000144
 80015f0:	20000158 	.word	0x20000158
 80015f4:	2000013c 	.word	0x2000013c
 80015f8:	0800fe5c 	.word	0x0800fe5c
 80015fc:	0800fe70 	.word	0x0800fe70
 8001600:	0800fe84 	.word	0x0800fe84
 8001604:	20000138 	.word	0x20000138
 8001608:	40000c00 	.word	0x40000c00
 800160c:	200013e4 	.word	0x200013e4
 8001610:	40020c00 	.word	0x40020c00
 8001614:	20001650 	.word	0x20001650
 8001618:	20001884 	.word	0x20001884
 800161c:	0800fe98 	.word	0x0800fe98
 8001620:	0800fea8 	.word	0x0800fea8
				}
			}

			else if (audio_flag == 4) {
 8001624:	4b51      	ldr	r3, [pc, #324]	; (800176c <main+0x4bc>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b04      	cmp	r3, #4
 800162a:	d11c      	bne.n	8001666 <main+0x3b6>
				if (!wavPlayer_isFinished()) {
 800162c:	f000 ffee 	bl	800260c <wavPlayer_isFinished>
 8001630:	4603      	mov	r3, r0
 8001632:	f083 0301 	eor.w	r3, r3, #1
 8001636:	b2db      	uxtb	r3, r3
 8001638:	2b00      	cmp	r3, #0
 800163a:	d002      	beq.n	8001642 <main+0x392>
					wavPlayer_stop();
 800163c:	f000 ffda 	bl	80025f4 <wavPlayer_stop>
 8001640:	e011      	b.n	8001666 <main+0x3b6>
				} else {
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001642:	2201      	movs	r2, #1
 8001644:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001648:	4849      	ldr	r0, [pc, #292]	; (8001770 <main+0x4c0>)
 800164a:	f001 ff33 	bl	80034b4 <HAL_GPIO_WritePin>
					HAL_Delay(500);
 800164e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001652:	f001 f89b 	bl	800278c <HAL_Delay>
					wavPlayer_fileSelect(WAV_FILE_menu);
 8001656:	4847      	ldr	r0, [pc, #284]	; (8001774 <main+0x4c4>)
 8001658:	f000 fefe 	bl	8002458 <wavPlayer_fileSelect>
					wavPlayer_play();
 800165c:	f000 ff26 	bl	80024ac <wavPlayer_play>
					audio_flag = 0;
 8001660:	4b42      	ldr	r3, [pc, #264]	; (800176c <main+0x4bc>)
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
				}
			}

		}

		wavPlayer_process();
 8001666:	f000 ff53 	bl	8002510 <wavPlayer_process>

		/*********************************** MOTOR & PUMPS  ************************************/
		if (confirm == 1) {
 800166a:	4b43      	ldr	r3, [pc, #268]	; (8001778 <main+0x4c8>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d179      	bne.n	8001766 <main+0x4b6>
			switch (selection) {
 8001672:	4b42      	ldr	r3, [pc, #264]	; (800177c <main+0x4cc>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2b02      	cmp	r3, #2
 8001678:	d029      	beq.n	80016ce <main+0x41e>
 800167a:	2b03      	cmp	r3, #3
 800167c:	d04d      	beq.n	800171a <main+0x46a>
 800167e:	2b01      	cmp	r3, #1
 8001680:	d171      	bne.n	8001766 <main+0x4b6>
			case 1:
				if (flag_busy == 0) {
 8001682:	4b3f      	ldr	r3, [pc, #252]	; (8001780 <main+0x4d0>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d112      	bne.n	80016b0 <main+0x400>
					if (iter >= 0) {
 800168a:	4b3e      	ldr	r3, [pc, #248]	; (8001784 <main+0x4d4>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	db14      	blt.n	80016bc <main+0x40c>
						go_to_pos = queue[iter];
 8001692:	4b3c      	ldr	r3, [pc, #240]	; (8001784 <main+0x4d4>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a3c      	ldr	r2, [pc, #240]	; (8001788 <main+0x4d8>)
 8001698:	5cd3      	ldrb	r3, [r2, r3]
 800169a:	461a      	mov	r2, r3
 800169c:	4b3b      	ldr	r3, [pc, #236]	; (800178c <main+0x4dc>)
 800169e:	601a      	str	r2, [r3, #0]
						time_recipe = recipe_1[iter];
 80016a0:	4b38      	ldr	r3, [pc, #224]	; (8001784 <main+0x4d4>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a3a      	ldr	r2, [pc, #232]	; (8001790 <main+0x4e0>)
 80016a6:	5cd3      	ldrb	r3, [r2, r3]
 80016a8:	461a      	mov	r2, r3
 80016aa:	4b3a      	ldr	r3, [pc, #232]	; (8001794 <main+0x4e4>)
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	e005      	b.n	80016bc <main+0x40c>
					}
				} else {
					go_to_pos = 0;
 80016b0:	4b36      	ldr	r3, [pc, #216]	; (800178c <main+0x4dc>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
					time_recipe = 0;
 80016b6:	4b37      	ldr	r3, [pc, #220]	; (8001794 <main+0x4e4>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
				}

				setPosition(go_to_pos, time_recipe);
 80016bc:	4b33      	ldr	r3, [pc, #204]	; (800178c <main+0x4dc>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4b34      	ldr	r3, [pc, #208]	; (8001794 <main+0x4e4>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4619      	mov	r1, r3
 80016c6:	4610      	mov	r0, r2
 80016c8:	f7ff fd6e 	bl	80011a8 <setPosition>

				break;
 80016cc:	e04b      	b.n	8001766 <main+0x4b6>

			case 2:
				if (flag_busy == 0) {
 80016ce:	4b2c      	ldr	r3, [pc, #176]	; (8001780 <main+0x4d0>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d112      	bne.n	80016fc <main+0x44c>
					if (iter >= 0) {
 80016d6:	4b2b      	ldr	r3, [pc, #172]	; (8001784 <main+0x4d4>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	db14      	blt.n	8001708 <main+0x458>
						go_to_pos = queue[iter];
 80016de:	4b29      	ldr	r3, [pc, #164]	; (8001784 <main+0x4d4>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a29      	ldr	r2, [pc, #164]	; (8001788 <main+0x4d8>)
 80016e4:	5cd3      	ldrb	r3, [r2, r3]
 80016e6:	461a      	mov	r2, r3
 80016e8:	4b28      	ldr	r3, [pc, #160]	; (800178c <main+0x4dc>)
 80016ea:	601a      	str	r2, [r3, #0]
						time_recipe = recipe_2[iter];
 80016ec:	4b25      	ldr	r3, [pc, #148]	; (8001784 <main+0x4d4>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a29      	ldr	r2, [pc, #164]	; (8001798 <main+0x4e8>)
 80016f2:	5cd3      	ldrb	r3, [r2, r3]
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b27      	ldr	r3, [pc, #156]	; (8001794 <main+0x4e4>)
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	e005      	b.n	8001708 <main+0x458>
					}
				} else {
					go_to_pos = 0;
 80016fc:	4b23      	ldr	r3, [pc, #140]	; (800178c <main+0x4dc>)
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
					time_recipe = 0;
 8001702:	4b24      	ldr	r3, [pc, #144]	; (8001794 <main+0x4e4>)
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
				}

				setPosition(go_to_pos, time_recipe);
 8001708:	4b20      	ldr	r3, [pc, #128]	; (800178c <main+0x4dc>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b21      	ldr	r3, [pc, #132]	; (8001794 <main+0x4e4>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4619      	mov	r1, r3
 8001712:	4610      	mov	r0, r2
 8001714:	f7ff fd48 	bl	80011a8 <setPosition>

				break;
 8001718:	e025      	b.n	8001766 <main+0x4b6>

			case 3:
				if (flag_busy == 0) {
 800171a:	4b19      	ldr	r3, [pc, #100]	; (8001780 <main+0x4d0>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d112      	bne.n	8001748 <main+0x498>
					if (iter >= 0) {
 8001722:	4b18      	ldr	r3, [pc, #96]	; (8001784 <main+0x4d4>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2b00      	cmp	r3, #0
 8001728:	db14      	blt.n	8001754 <main+0x4a4>
						go_to_pos = queue[iter];
 800172a:	4b16      	ldr	r3, [pc, #88]	; (8001784 <main+0x4d4>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a16      	ldr	r2, [pc, #88]	; (8001788 <main+0x4d8>)
 8001730:	5cd3      	ldrb	r3, [r2, r3]
 8001732:	461a      	mov	r2, r3
 8001734:	4b15      	ldr	r3, [pc, #84]	; (800178c <main+0x4dc>)
 8001736:	601a      	str	r2, [r3, #0]
						time_recipe = recipe_3[iter];
 8001738:	4b12      	ldr	r3, [pc, #72]	; (8001784 <main+0x4d4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a17      	ldr	r2, [pc, #92]	; (800179c <main+0x4ec>)
 800173e:	5cd3      	ldrb	r3, [r2, r3]
 8001740:	461a      	mov	r2, r3
 8001742:	4b14      	ldr	r3, [pc, #80]	; (8001794 <main+0x4e4>)
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	e005      	b.n	8001754 <main+0x4a4>
					}
				} else {
					go_to_pos = 0;
 8001748:	4b10      	ldr	r3, [pc, #64]	; (800178c <main+0x4dc>)
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
					time_recipe = 0;
 800174e:	4b11      	ldr	r3, [pc, #68]	; (8001794 <main+0x4e4>)
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
				}

				setPosition(go_to_pos, time_recipe);
 8001754:	4b0d      	ldr	r3, [pc, #52]	; (800178c <main+0x4dc>)
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	4b0e      	ldr	r3, [pc, #56]	; (8001794 <main+0x4e4>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4619      	mov	r1, r3
 800175e:	4610      	mov	r0, r2
 8001760:	f7ff fd22 	bl	80011a8 <setPosition>

				break;
 8001764:	bf00      	nop
			}
		}

		/* USER CODE END WHILE */
		MX_USB_HOST_Process();
 8001766:	f00d fbf3 	bl	800ef50 <MX_USB_HOST_Process>
		if (selection != old_selection) {
 800176a:	e60c      	b.n	8001386 <main+0xd6>
 800176c:	20000144 	.word	0x20000144
 8001770:	40020c00 	.word	0x40020c00
 8001774:	0800fea8 	.word	0x0800fea8
 8001778:	2000013c 	.word	0x2000013c
 800177c:	20000140 	.word	0x20000140
 8001780:	20000150 	.word	0x20000150
 8001784:	20000008 	.word	0x20000008
 8001788:	2000000c 	.word	0x2000000c
 800178c:	200013f0 	.word	0x200013f0
 8001790:	20000014 	.word	0x20000014
 8001794:	2000151c 	.word	0x2000151c
 8001798:	2000001c 	.word	0x2000001c
 800179c:	20000024 	.word	0x20000024

080017a0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b09a      	sub	sp, #104	; 0x68
 80017a4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80017a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017aa:	2230      	movs	r2, #48	; 0x30
 80017ac:	2100      	movs	r1, #0
 80017ae:	4618      	mov	r0, r3
 80017b0:	f00d ff29 	bl	800f606 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80017b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80017c4:	f107 030c 	add.w	r3, r7, #12
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]
 80017d4:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	60bb      	str	r3, [r7, #8]
 80017da:	4b31      	ldr	r3, [pc, #196]	; (80018a0 <SystemClock_Config+0x100>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	4a30      	ldr	r2, [pc, #192]	; (80018a0 <SystemClock_Config+0x100>)
 80017e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017e4:	6413      	str	r3, [r2, #64]	; 0x40
 80017e6:	4b2e      	ldr	r3, [pc, #184]	; (80018a0 <SystemClock_Config+0x100>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ee:	60bb      	str	r3, [r7, #8]
 80017f0:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017f2:	2300      	movs	r3, #0
 80017f4:	607b      	str	r3, [r7, #4]
 80017f6:	4b2b      	ldr	r3, [pc, #172]	; (80018a4 <SystemClock_Config+0x104>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a2a      	ldr	r2, [pc, #168]	; (80018a4 <SystemClock_Config+0x104>)
 80017fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001800:	6013      	str	r3, [r2, #0]
 8001802:	4b28      	ldr	r3, [pc, #160]	; (80018a4 <SystemClock_Config+0x104>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800180a:	607b      	str	r3, [r7, #4]
 800180c:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800180e:	2301      	movs	r3, #1
 8001810:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001812:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001816:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001818:	2302      	movs	r3, #2
 800181a:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800181c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001820:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001822:	2304      	movs	r3, #4
 8001824:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLN = 72;
 8001826:	2348      	movs	r3, #72	; 0x48
 8001828:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800182a:	2302      	movs	r3, #2
 800182c:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLQ = 3;
 800182e:	2303      	movs	r3, #3
 8001830:	667b      	str	r3, [r7, #100]	; 0x64
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001832:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001836:	4618      	mov	r0, r3
 8001838:	f005 fbd6 	bl	8006fe8 <HAL_RCC_OscConfig>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <SystemClock_Config+0xa6>
		Error_Handler();
 8001842:	f000 fb13 	bl	8001e6c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001846:	230f      	movs	r3, #15
 8001848:	627b      	str	r3, [r7, #36]	; 0x24
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800184a:	2302      	movs	r3, #2
 800184c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800184e:	2300      	movs	r3, #0
 8001850:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001852:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001856:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001858:	2300      	movs	r3, #0
 800185a:	637b      	str	r3, [r7, #52]	; 0x34

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800185c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001860:	2102      	movs	r1, #2
 8001862:	4618      	mov	r0, r3
 8001864:	f005 fe30 	bl	80074c8 <HAL_RCC_ClockConfig>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <SystemClock_Config+0xd2>
		Error_Handler();
 800186e:	f000 fafd 	bl	8001e6c <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001872:	2301      	movs	r3, #1
 8001874:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 288;
 8001876:	f44f 7390 	mov.w	r3, #288	; 0x120
 800187a:	617b      	str	r3, [r7, #20]
	PeriphClkInitStruct.PLLI2S.PLLI2SM = 8;
 800187c:	2308      	movs	r3, #8
 800187e:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 8001880:	2306      	movs	r3, #6
 8001882:	61bb      	str	r3, [r7, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8001884:	f107 030c 	add.w	r3, r7, #12
 8001888:	4618      	mov	r0, r3
 800188a:	f005 fffb 	bl	8007884 <HAL_RCCEx_PeriphCLKConfig>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <SystemClock_Config+0xf8>
		Error_Handler();
 8001894:	f000 faea 	bl	8001e6c <Error_Handler>
	}
}
 8001898:	bf00      	nop
 800189a:	3768      	adds	r7, #104	; 0x68
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40023800 	.word	0x40023800
 80018a4:	40007000 	.word	0x40007000

080018a8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80018ac:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <MX_I2C1_Init+0x50>)
 80018ae:	4a13      	ldr	r2, [pc, #76]	; (80018fc <MX_I2C1_Init+0x54>)
 80018b0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80018b2:	4b11      	ldr	r3, [pc, #68]	; (80018f8 <MX_I2C1_Init+0x50>)
 80018b4:	4a12      	ldr	r2, [pc, #72]	; (8001900 <MX_I2C1_Init+0x58>)
 80018b6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018b8:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <MX_I2C1_Init+0x50>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80018be:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <MX_I2C1_Init+0x50>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018c4:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <MX_I2C1_Init+0x50>)
 80018c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018ca:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018cc:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <MX_I2C1_Init+0x50>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80018d2:	4b09      	ldr	r3, [pc, #36]	; (80018f8 <MX_I2C1_Init+0x50>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018d8:	4b07      	ldr	r3, [pc, #28]	; (80018f8 <MX_I2C1_Init+0x50>)
 80018da:	2200      	movs	r2, #0
 80018dc:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018de:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <MX_I2C1_Init+0x50>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80018e4:	4804      	ldr	r0, [pc, #16]	; (80018f8 <MX_I2C1_Init+0x50>)
 80018e6:	f003 fb23 	bl	8004f30 <HAL_I2C_Init>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80018f0:	f000 fabc 	bl	8001e6c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20001434 	.word	0x20001434
 80018fc:	40005400 	.word	0x40005400
 8001900:	000186a0 	.word	0x000186a0

08001904 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8001908:	4b12      	ldr	r3, [pc, #72]	; (8001954 <MX_I2C2_Init+0x50>)
 800190a:	4a13      	ldr	r2, [pc, #76]	; (8001958 <MX_I2C2_Init+0x54>)
 800190c:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 800190e:	4b11      	ldr	r3, [pc, #68]	; (8001954 <MX_I2C2_Init+0x50>)
 8001910:	4a12      	ldr	r2, [pc, #72]	; (800195c <MX_I2C2_Init+0x58>)
 8001912:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001914:	4b0f      	ldr	r3, [pc, #60]	; (8001954 <MX_I2C2_Init+0x50>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 800191a:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <MX_I2C2_Init+0x50>)
 800191c:	2200      	movs	r2, #0
 800191e:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001920:	4b0c      	ldr	r3, [pc, #48]	; (8001954 <MX_I2C2_Init+0x50>)
 8001922:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001926:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001928:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <MX_I2C2_Init+0x50>)
 800192a:	2200      	movs	r2, #0
 800192c:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 800192e:	4b09      	ldr	r3, [pc, #36]	; (8001954 <MX_I2C2_Init+0x50>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001934:	4b07      	ldr	r3, [pc, #28]	; (8001954 <MX_I2C2_Init+0x50>)
 8001936:	2200      	movs	r2, #0
 8001938:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800193a:	4b06      	ldr	r3, [pc, #24]	; (8001954 <MX_I2C2_Init+0x50>)
 800193c:	2200      	movs	r2, #0
 800193e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8001940:	4804      	ldr	r0, [pc, #16]	; (8001954 <MX_I2C2_Init+0x50>)
 8001942:	f003 faf5 	bl	8004f30 <HAL_I2C_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_I2C2_Init+0x4c>
		Error_Handler();
 800194c:	f000 fa8e 	bl	8001e6c <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}
 8001954:	200014c8 	.word	0x200014c8
 8001958:	40005800 	.word	0x40005800
 800195c:	000186a0 	.word	0x000186a0

08001960 <MX_I2S3_Init>:
/**
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void) {
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
	/* USER CODE END I2S3_Init 0 */

	/* USER CODE BEGIN I2S3_Init 1 */

	/* USER CODE END I2S3_Init 1 */
	hi2s3.Instance = SPI3;
 8001964:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001966:	4a14      	ldr	r2, [pc, #80]	; (80019b8 <MX_I2S3_Init+0x58>)
 8001968:	601a      	str	r2, [r3, #0]
	hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800196a:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <MX_I2S3_Init+0x54>)
 800196c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001970:	605a      	str	r2, [r3, #4]
	hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001978:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <MX_I2S3_Init+0x54>)
 800197a:	2200      	movs	r2, #0
 800197c:	60da      	str	r2, [r3, #12]
	hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800197e:	4b0d      	ldr	r3, [pc, #52]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001980:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001984:	611a      	str	r2, [r3, #16]
	hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001986:	4b0b      	ldr	r3, [pc, #44]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001988:	f64a 4244 	movw	r2, #44100	; 0xac44
 800198c:	615a      	str	r2, [r3, #20]
	hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]
	hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001994:	4b07      	ldr	r3, [pc, #28]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001996:	2200      	movs	r2, #0
 8001998:	61da      	str	r2, [r3, #28]
	hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800199a:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <MX_I2S3_Init+0x54>)
 800199c:	2200      	movs	r2, #0
 800199e:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 80019a0:	4804      	ldr	r0, [pc, #16]	; (80019b4 <MX_I2S3_Init+0x54>)
 80019a2:	f004 fb7b 	bl	800609c <HAL_I2S_Init>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_I2S3_Init+0x50>
		Error_Handler();
 80019ac:	f000 fa5e 	bl	8001e6c <Error_Handler>
	}
	/* USER CODE BEGIN I2S3_Init 2 */

	/* USER CODE END I2S3_Init 2 */

}
 80019b0:	bf00      	nop
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20001604 	.word	0x20001604
 80019b8:	40003c00 	.word	0x40003c00

080019bc <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80019c2:	f107 0308 	add.w	r3, r7, #8
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	609a      	str	r2, [r3, #8]
 80019ce:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80019d0:	463b      	mov	r3, r7
 80019d2:	2200      	movs	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80019d8:	4b1d      	ldr	r3, [pc, #116]	; (8001a50 <MX_TIM3_Init+0x94>)
 80019da:	4a1e      	ldr	r2, [pc, #120]	; (8001a54 <MX_TIM3_Init+0x98>)
 80019dc:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = TIM3_PRESCALER;
 80019de:	4b1c      	ldr	r3, [pc, #112]	; (8001a50 <MX_TIM3_Init+0x94>)
 80019e0:	22ee      	movs	r2, #238	; 0xee
 80019e2:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e4:	4b1a      	ldr	r3, [pc, #104]	; (8001a50 <MX_TIM3_Init+0x94>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = TIM3_PERIOD;
 80019ea:	4b19      	ldr	r3, [pc, #100]	; (8001a50 <MX_TIM3_Init+0x94>)
 80019ec:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80019f0:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f2:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <MX_TIM3_Init+0x94>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f8:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <MX_TIM3_Init+0x94>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80019fe:	4814      	ldr	r0, [pc, #80]	; (8001a50 <MX_TIM3_Init+0x94>)
 8001a00:	f006 f8d0 	bl	8007ba4 <HAL_TIM_Base_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_TIM3_Init+0x52>
		Error_Handler();
 8001a0a:	f000 fa2f 	bl	8001e6c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a12:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	4619      	mov	r1, r3
 8001a1a:	480d      	ldr	r0, [pc, #52]	; (8001a50 <MX_TIM3_Init+0x94>)
 8001a1c:	f006 fb68 	bl	80080f0 <HAL_TIM_ConfigClockSource>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_TIM3_Init+0x6e>
		Error_Handler();
 8001a26:	f000 fa21 	bl	8001e6c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001a32:	463b      	mov	r3, r7
 8001a34:	4619      	mov	r1, r3
 8001a36:	4806      	ldr	r0, [pc, #24]	; (8001a50 <MX_TIM3_Init+0x94>)
 8001a38:	f006 ff06 	bl	8008848 <HAL_TIMEx_MasterConfigSynchronization>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001a42:	f000 fa13 	bl	8001e6c <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001a46:	bf00      	nop
 8001a48:	3718      	adds	r7, #24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20001560 	.word	0x20001560
 8001a54:	40000400 	.word	0x40000400

08001a58 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001a5e:	f107 0308 	add.w	r3, r7, #8
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001a6c:	463b      	mov	r3, r7
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001a74:	4b1d      	ldr	r3, [pc, #116]	; (8001aec <MX_TIM4_Init+0x94>)
 8001a76:	4a1e      	ldr	r2, [pc, #120]	; (8001af0 <MX_TIM4_Init+0x98>)
 8001a78:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = TIM4_PRESCALER;
 8001a7a:	4b1c      	ldr	r3, [pc, #112]	; (8001aec <MX_TIM4_Init+0x94>)
 8001a7c:	22c8      	movs	r2, #200	; 0xc8
 8001a7e:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a80:	4b1a      	ldr	r3, [pc, #104]	; (8001aec <MX_TIM4_Init+0x94>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = TIM4_PERIOD;
 8001a86:	4b19      	ldr	r3, [pc, #100]	; (8001aec <MX_TIM4_Init+0x94>)
 8001a88:	f240 3252 	movw	r2, #850	; 0x352
 8001a8c:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a8e:	4b17      	ldr	r3, [pc, #92]	; (8001aec <MX_TIM4_Init+0x94>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a94:	4b15      	ldr	r3, [pc, #84]	; (8001aec <MX_TIM4_Init+0x94>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001a9a:	4814      	ldr	r0, [pc, #80]	; (8001aec <MX_TIM4_Init+0x94>)
 8001a9c:	f006 f882 	bl	8007ba4 <HAL_TIM_Base_Init>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_TIM4_Init+0x52>
		Error_Handler();
 8001aa6:	f000 f9e1 	bl	8001e6c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aae:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8001ab0:	f107 0308 	add.w	r3, r7, #8
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	480d      	ldr	r0, [pc, #52]	; (8001aec <MX_TIM4_Init+0x94>)
 8001ab8:	f006 fb1a 	bl	80080f0 <HAL_TIM_ConfigClockSource>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM4_Init+0x6e>
		Error_Handler();
 8001ac2:	f000 f9d3 	bl	8001e6c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001ace:	463b      	mov	r3, r7
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4806      	ldr	r0, [pc, #24]	; (8001aec <MX_TIM4_Init+0x94>)
 8001ad4:	f006 feb8 	bl	8008848 <HAL_TIMEx_MasterConfigSynchronization>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM4_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001ade:	f000 f9c5 	bl	8001e6c <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8001ae2:	bf00      	nop
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	200013f4 	.word	0x200013f4
 8001af0:	40000800 	.word	0x40000800

08001af4 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08a      	sub	sp, #40	; 0x28
 8001af8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001afa:	f107 0320 	add.w	r3, r7, #32
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001b04:	1d3b      	adds	r3, r7, #4
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	605a      	str	r2, [r3, #4]
 8001b0c:	609a      	str	r2, [r3, #8]
 8001b0e:	60da      	str	r2, [r3, #12]
 8001b10:	611a      	str	r2, [r3, #16]
 8001b12:	615a      	str	r2, [r3, #20]
 8001b14:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8001b16:	4b2d      	ldr	r3, [pc, #180]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001b18:	4a2d      	ldr	r2, [pc, #180]	; (8001bd0 <MX_TIM5_Init+0xdc>)
 8001b1a:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = TIM5_PRESCALER;
 8001b1c:	4b2b      	ldr	r3, [pc, #172]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001b1e:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8001b22:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b24:	4b29      	ldr	r3, [pc, #164]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = TIM5_PERIOD;
 8001b2a:	4b28      	ldr	r3, [pc, #160]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001b2c:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8001b30:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b32:	4b26      	ldr	r3, [pc, #152]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b38:	4b24      	ldr	r3, [pc, #144]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK) {
 8001b3e:	4823      	ldr	r0, [pc, #140]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001b40:	f006 f8aa 	bl	8007c98 <HAL_TIM_PWM_Init>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM5_Init+0x5a>
		Error_Handler();
 8001b4a:	f000 f98f 	bl	8001e6c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b52:	2300      	movs	r3, #0
 8001b54:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8001b56:	f107 0320 	add.w	r3, r7, #32
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	481b      	ldr	r0, [pc, #108]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001b5e:	f006 fe73 	bl	8008848 <HAL_TIMEx_MasterConfigSynchronization>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM5_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8001b68:	f000 f980 	bl	8001e6c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b6c:	2360      	movs	r3, #96	; 0x60
 8001b6e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001b70:	2300      	movs	r3, #0
 8001b72:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b74:	2300      	movs	r3, #0
 8001b76:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2)
 8001b7c:	1d3b      	adds	r3, r7, #4
 8001b7e:	2204      	movs	r2, #4
 8001b80:	4619      	mov	r1, r3
 8001b82:	4812      	ldr	r0, [pc, #72]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001b84:	f006 f9ee 	bl	8007f64 <HAL_TIM_PWM_ConfigChannel>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_TIM5_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8001b8e:	f000 f96d 	bl	8001e6c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3)
 8001b92:	1d3b      	adds	r3, r7, #4
 8001b94:	2208      	movs	r2, #8
 8001b96:	4619      	mov	r1, r3
 8001b98:	480c      	ldr	r0, [pc, #48]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001b9a:	f006 f9e3 	bl	8007f64 <HAL_TIM_PWM_ConfigChannel>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM5_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 8001ba4:	f000 f962 	bl	8001e6c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4)
 8001ba8:	1d3b      	adds	r3, r7, #4
 8001baa:	220c      	movs	r2, #12
 8001bac:	4619      	mov	r1, r3
 8001bae:	4807      	ldr	r0, [pc, #28]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001bb0:	f006 f9d8 	bl	8007f64 <HAL_TIM_PWM_ConfigChannel>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM5_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 8001bba:	f000 f957 	bl	8001e6c <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 8001bbe:	4803      	ldr	r0, [pc, #12]	; (8001bcc <MX_TIM5_Init+0xd8>)
 8001bc0:	f000 fb3e 	bl	8002240 <HAL_TIM_MspPostInit>

}
 8001bc4:	bf00      	nop
 8001bc6:	3728      	adds	r7, #40	; 0x28
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20001520 	.word	0x20001520
 8001bd0:	40000c00 	.word	0x40000c00

08001bd4 <MX_TIM10_Init>:
/**
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
	/* USER CODE END TIM10_Init 0 */

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 8001bd8:	4b0e      	ldr	r3, [pc, #56]	; (8001c14 <MX_TIM10_Init+0x40>)
 8001bda:	4a0f      	ldr	r2, [pc, #60]	; (8001c18 <MX_TIM10_Init+0x44>)
 8001bdc:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = TIM10_PRESCALER;
 8001bde:	4b0d      	ldr	r3, [pc, #52]	; (8001c14 <MX_TIM10_Init+0x40>)
 8001be0:	f240 3252 	movw	r2, #850	; 0x352
 8001be4:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be6:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <MX_TIM10_Init+0x40>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = TIM10_PERIOD;
 8001bec:	4b09      	ldr	r3, [pc, #36]	; (8001c14 <MX_TIM10_Init+0x40>)
 8001bee:	f240 3252 	movw	r2, #850	; 0x352
 8001bf2:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf4:	4b07      	ldr	r3, [pc, #28]	; (8001c14 <MX_TIM10_Init+0x40>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfa:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <MX_TIM10_Init+0x40>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 8001c00:	4804      	ldr	r0, [pc, #16]	; (8001c14 <MX_TIM10_Init+0x40>)
 8001c02:	f005 ffcf 	bl	8007ba4 <HAL_TIM_Base_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM10_Init+0x3c>
		Error_Handler();
 8001c0c:	f000 f92e 	bl	8001e6c <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */

}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20001488 	.word	0x20001488
 8001c18:	40014400 	.word	0x40014400

08001c1c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <MX_DMA_Init+0x3c>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	4a0b      	ldr	r2, [pc, #44]	; (8001c58 <MX_DMA_Init+0x3c>)
 8001c2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c30:	6313      	str	r3, [r2, #48]	; 0x30
 8001c32:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <MX_DMA_Init+0x3c>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2100      	movs	r1, #0
 8001c42:	2010      	movs	r0, #16
 8001c44:	f000 fe9f 	bl	8002986 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c48:	2010      	movs	r0, #16
 8001c4a:	f000 feb8 	bl	80029be <HAL_NVIC_EnableIRQ>

}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40023800 	.word	0x40023800

08001c5c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08c      	sub	sp, #48	; 0x30
 8001c60:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001c62:	f107 031c 	add.w	r3, r7, #28
 8001c66:	2200      	movs	r2, #0
 8001c68:	601a      	str	r2, [r3, #0]
 8001c6a:	605a      	str	r2, [r3, #4]
 8001c6c:	609a      	str	r2, [r3, #8]
 8001c6e:	60da      	str	r2, [r3, #12]
 8001c70:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	61bb      	str	r3, [r7, #24]
 8001c76:	4b77      	ldr	r3, [pc, #476]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7a:	4a76      	ldr	r2, [pc, #472]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001c7c:	f043 0310 	orr.w	r3, r3, #16
 8001c80:	6313      	str	r3, [r2, #48]	; 0x30
 8001c82:	4b74      	ldr	r3, [pc, #464]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	61bb      	str	r3, [r7, #24]
 8001c8c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
 8001c92:	4b70      	ldr	r3, [pc, #448]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	4a6f      	ldr	r2, [pc, #444]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001c98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9e:	4b6d      	ldr	r3, [pc, #436]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ca6:	617b      	str	r3, [r7, #20]
 8001ca8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	4b69      	ldr	r3, [pc, #420]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	4a68      	ldr	r2, [pc, #416]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001cb4:	f043 0304 	orr.w	r3, r3, #4
 8001cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cba:	4b66      	ldr	r3, [pc, #408]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	f003 0304 	and.w	r3, r3, #4
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	4b62      	ldr	r3, [pc, #392]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	4a61      	ldr	r2, [pc, #388]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001cd0:	f043 0301 	orr.w	r3, r3, #1
 8001cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd6:	4b5f      	ldr	r3, [pc, #380]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60bb      	str	r3, [r7, #8]
 8001ce6:	4b5b      	ldr	r3, [pc, #364]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	4a5a      	ldr	r2, [pc, #360]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001cec:	f043 0302 	orr.w	r3, r3, #2
 8001cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf2:	4b58      	ldr	r3, [pc, #352]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	60bb      	str	r3, [r7, #8]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	607b      	str	r3, [r7, #4]
 8001d02:	4b54      	ldr	r3, [pc, #336]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	4a53      	ldr	r2, [pc, #332]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001d08:	f043 0308 	orr.w	r3, r3, #8
 8001d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0e:	4b51      	ldr	r3, [pc, #324]	; (8001e54 <MX_GPIO_Init+0x1f8>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, USB_power_Pin | dir_Pin | step_Pin,
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f240 1141 	movw	r1, #321	; 0x141
 8001d20:	484d      	ldr	r0, [pc, #308]	; (8001e58 <MX_GPIO_Init+0x1fc>)
 8001d22:	f001 fbc7 	bl	80034b4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE,
 8001d26:	2200      	movs	r2, #0
 8001d28:	f64a 2180 	movw	r1, #43648	; 0xaa80
 8001d2c:	484b      	ldr	r0, [pc, #300]	; (8001e5c <MX_GPIO_Init+0x200>)
 8001d2e:	f001 fbc1 	bl	80034b4 <HAL_GPIO_WritePin>
			pump_relay1_Pin | pump_relay2_Pin | pump_relay3_Pin
					| pump_relay4_Pin | pump_relay5_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 8001d32:	2200      	movs	r2, #0
 8001d34:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001d38:	4849      	ldr	r0, [pc, #292]	; (8001e60 <MX_GPIO_Init+0x204>)
 8001d3a:	f001 fbbb 	bl	80034b4 <HAL_GPIO_WritePin>
	GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | Audio_RST_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(slp_rst_GPIO_Port, slp_rst_Pin, GPIO_PIN_RESET);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d44:	4847      	ldr	r0, [pc, #284]	; (8001e64 <MX_GPIO_Init+0x208>)
 8001d46:	f001 fbb5 	bl	80034b4 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : button_left_Pin button_select_Pin button_right_Pin */
	GPIO_InitStruct.Pin =
 8001d4a:	232a      	movs	r3, #42	; 0x2a
 8001d4c:	61fb      	str	r3, [r7, #28]
	button_left_Pin | button_select_Pin | button_right_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d4e:	4b46      	ldr	r3, [pc, #280]	; (8001e68 <MX_GPIO_Init+0x20c>)
 8001d50:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d52:	2302      	movs	r3, #2
 8001d54:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d56:	f107 031c 	add.w	r3, r7, #28
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	483f      	ldr	r0, [pc, #252]	; (8001e5c <MX_GPIO_Init+0x200>)
 8001d5e:	f001 fa27 	bl	80031b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_power_Pin dir_Pin step_Pin */
	GPIO_InitStruct.Pin = USB_power_Pin | dir_Pin | step_Pin;
 8001d62:	f240 1341 	movw	r3, #321	; 0x141
 8001d66:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d70:	2300      	movs	r3, #0
 8001d72:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d74:	f107 031c 	add.w	r3, r7, #28
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4837      	ldr	r0, [pc, #220]	; (8001e58 <MX_GPIO_Init+0x1fc>)
 8001d7c:	f001 fa18 	bl	80031b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d80:	2301      	movs	r3, #1
 8001d82:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d84:	2300      	movs	r3, #0
 8001d86:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8c:	f107 031c 	add.w	r3, r7, #28
 8001d90:	4619      	mov	r1, r3
 8001d92:	4834      	ldr	r0, [pc, #208]	; (8001e64 <MX_GPIO_Init+0x208>)
 8001d94:	f001 fa0c 	bl	80031b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : pump_relay1_Pin pump_relay2_Pin pump_relay3_Pin pump_relay4_Pin
	 pump_relay5_Pin */
	GPIO_InitStruct.Pin = pump_relay1_Pin | pump_relay2_Pin | pump_relay3_Pin
 8001d98:	f64a 2380 	movw	r3, #43648	; 0xaa80
 8001d9c:	61fb      	str	r3, [r7, #28]
			| pump_relay4_Pin | pump_relay5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001d9e:	2311      	movs	r3, #17
 8001da0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001da2:	2301      	movs	r3, #1
 8001da4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da6:	2300      	movs	r3, #0
 8001da8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001daa:	f107 031c 	add.w	r3, r7, #28
 8001dae:	4619      	mov	r1, r3
 8001db0:	482a      	ldr	r0, [pc, #168]	; (8001e5c <MX_GPIO_Init+0x200>)
 8001db2:	f001 f9fd 	bl	80031b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : endstop_Pin */
	GPIO_InitStruct.Pin = endstop_Pin;
 8001db6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001dba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dbc:	4b2a      	ldr	r3, [pc, #168]	; (8001e68 <MX_GPIO_Init+0x20c>)
 8001dbe:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(endstop_GPIO_Port, &GPIO_InitStruct);
 8001dc4:	f107 031c 	add.w	r3, r7, #28
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4825      	ldr	r0, [pc, #148]	; (8001e60 <MX_GPIO_Init+0x204>)
 8001dcc:	f001 f9f0 	bl	80031b0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD12 PD13 PD14 PD15
	 Audio_RST_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15
 8001dd0:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001dd4:	61fb      	str	r3, [r7, #28]
			| Audio_RST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dde:	2300      	movs	r3, #0
 8001de0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001de2:	f107 031c 	add.w	r3, r7, #28
 8001de6:	4619      	mov	r1, r3
 8001de8:	481d      	ldr	r0, [pc, #116]	; (8001e60 <MX_GPIO_Init+0x204>)
 8001dea:	f001 f9e1 	bl	80031b0 <HAL_GPIO_Init>

	/*Configure GPIO pin : slp_rst_Pin */
	GPIO_InitStruct.Pin = slp_rst_Pin;
 8001dee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001df2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df4:	2301      	movs	r3, #1
 8001df6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(slp_rst_GPIO_Port, &GPIO_InitStruct);
 8001e00:	f107 031c 	add.w	r3, r7, #28
 8001e04:	4619      	mov	r1, r3
 8001e06:	4817      	ldr	r0, [pc, #92]	; (8001e64 <MX_GPIO_Init+0x208>)
 8001e08:	f001 f9d2 	bl	80031b0 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2100      	movs	r1, #0
 8001e10:	2007      	movs	r0, #7
 8001e12:	f000 fdb8 	bl	8002986 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001e16:	2007      	movs	r0, #7
 8001e18:	f000 fdd1 	bl	80029be <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2100      	movs	r1, #0
 8001e20:	2009      	movs	r0, #9
 8001e22:	f000 fdb0 	bl	8002986 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001e26:	2009      	movs	r0, #9
 8001e28:	f000 fdc9 	bl	80029be <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2100      	movs	r1, #0
 8001e30:	2017      	movs	r0, #23
 8001e32:	f000 fda8 	bl	8002986 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e36:	2017      	movs	r0, #23
 8001e38:	f000 fdc1 	bl	80029be <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2100      	movs	r1, #0
 8001e40:	2028      	movs	r0, #40	; 0x28
 8001e42:	f000 fda0 	bl	8002986 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e46:	2028      	movs	r0, #40	; 0x28
 8001e48:	f000 fdb9 	bl	80029be <HAL_NVIC_EnableIRQ>

}
 8001e4c:	bf00      	nop
 8001e4e:	3730      	adds	r7, #48	; 0x30
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40020800 	.word	0x40020800
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	40020c00 	.word	0x40020c00
 8001e64:	40020000 	.word	0x40020000
 8001e68:	10110000 	.word	0x10110000

08001e6c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
	...

08001e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e82:	2300      	movs	r3, #0
 8001e84:	607b      	str	r3, [r7, #4]
 8001e86:	4b10      	ldr	r3, [pc, #64]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8a:	4a0f      	ldr	r2, [pc, #60]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001e8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e90:	6453      	str	r3, [r2, #68]	; 0x44
 8001e92:	4b0d      	ldr	r3, [pc, #52]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e9a:	607b      	str	r3, [r7, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	603b      	str	r3, [r7, #0]
 8001ea2:	4b09      	ldr	r3, [pc, #36]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	4a08      	ldr	r2, [pc, #32]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001ea8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eac:	6413      	str	r3, [r2, #64]	; 0x40
 8001eae:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <HAL_MspInit+0x4c>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	603b      	str	r3, [r7, #0]
 8001eb8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001eba:	2007      	movs	r0, #7
 8001ebc:	f000 fd58 	bl	8002970 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ec0:	bf00      	nop
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40023800 	.word	0x40023800

08001ecc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08c      	sub	sp, #48	; 0x30
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed4:	f107 031c 	add.w	r3, r7, #28
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	609a      	str	r2, [r3, #8]
 8001ee0:	60da      	str	r2, [r3, #12]
 8001ee2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a3b      	ldr	r2, [pc, #236]	; (8001fd8 <HAL_I2C_MspInit+0x10c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d12d      	bne.n	8001f4a <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61bb      	str	r3, [r7, #24]
 8001ef2:	4b3a      	ldr	r3, [pc, #232]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	4a39      	ldr	r2, [pc, #228]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001ef8:	f043 0302 	orr.w	r3, r3, #2
 8001efc:	6313      	str	r3, [r2, #48]	; 0x30
 8001efe:	4b37      	ldr	r3, [pc, #220]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	61bb      	str	r3, [r7, #24]
 8001f08:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2X1_SCL_Pin|I2C1_SDA_Pin;
 8001f0a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f10:	2312      	movs	r3, #18
 8001f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f14:	2301      	movs	r3, #1
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f20:	f107 031c 	add.w	r3, r7, #28
 8001f24:	4619      	mov	r1, r3
 8001f26:	482e      	ldr	r0, [pc, #184]	; (8001fe0 <HAL_I2C_MspInit+0x114>)
 8001f28:	f001 f942 	bl	80031b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	617b      	str	r3, [r7, #20]
 8001f30:	4b2a      	ldr	r3, [pc, #168]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f34:	4a29      	ldr	r2, [pc, #164]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001f36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f3c:	4b27      	ldr	r3, [pc, #156]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f44:	617b      	str	r3, [r7, #20]
 8001f46:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001f48:	e041      	b.n	8001fce <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a25      	ldr	r2, [pc, #148]	; (8001fe4 <HAL_I2C_MspInit+0x118>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d13c      	bne.n	8001fce <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f54:	2300      	movs	r3, #0
 8001f56:	613b      	str	r3, [r7, #16]
 8001f58:	4b20      	ldr	r3, [pc, #128]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5c:	4a1f      	ldr	r2, [pc, #124]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001f5e:	f043 0302 	orr.w	r3, r3, #2
 8001f62:	6313      	str	r3, [r2, #48]	; 0x30
 8001f64:	4b1d      	ldr	r3, [pc, #116]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f68:	f003 0302 	and.w	r3, r3, #2
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin;
 8001f70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f76:	2312      	movs	r3, #18
 8001f78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f82:	2304      	movs	r3, #4
 8001f84:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 8001f86:	f107 031c 	add.w	r3, r7, #28
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4814      	ldr	r0, [pc, #80]	; (8001fe0 <HAL_I2C_MspInit+0x114>)
 8001f8e:	f001 f90f 	bl	80031b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C2_SDA_Pin;
 8001f92:	2308      	movs	r3, #8
 8001f94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f96:	2312      	movs	r3, #18
 8001f98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001fa2:	2309      	movs	r3, #9
 8001fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001fa6:	f107 031c 	add.w	r3, r7, #28
 8001faa:	4619      	mov	r1, r3
 8001fac:	480c      	ldr	r0, [pc, #48]	; (8001fe0 <HAL_I2C_MspInit+0x114>)
 8001fae:	f001 f8ff 	bl	80031b0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60fb      	str	r3, [r7, #12]
 8001fb6:	4b09      	ldr	r3, [pc, #36]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	4a08      	ldr	r2, [pc, #32]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001fbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fc2:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <HAL_I2C_MspInit+0x110>)
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
}
 8001fce:	bf00      	nop
 8001fd0:	3730      	adds	r7, #48	; 0x30
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40005400 	.word	0x40005400
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	40020400 	.word	0x40020400
 8001fe4:	40005800 	.word	0x40005800

08001fe8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08a      	sub	sp, #40	; 0x28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 0314 	add.w	r3, r7, #20
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a45      	ldr	r2, [pc, #276]	; (800211c <HAL_I2S_MspInit+0x134>)
 8002006:	4293      	cmp	r3, r2
 8002008:	f040 8084 	bne.w	8002114 <HAL_I2S_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800200c:	2300      	movs	r3, #0
 800200e:	613b      	str	r3, [r7, #16]
 8002010:	4b43      	ldr	r3, [pc, #268]	; (8002120 <HAL_I2S_MspInit+0x138>)
 8002012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002014:	4a42      	ldr	r2, [pc, #264]	; (8002120 <HAL_I2S_MspInit+0x138>)
 8002016:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800201a:	6413      	str	r3, [r2, #64]	; 0x40
 800201c:	4b40      	ldr	r3, [pc, #256]	; (8002120 <HAL_I2S_MspInit+0x138>)
 800201e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002020:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002024:	613b      	str	r3, [r7, #16]
 8002026:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002028:	2300      	movs	r3, #0
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	4b3c      	ldr	r3, [pc, #240]	; (8002120 <HAL_I2S_MspInit+0x138>)
 800202e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002030:	4a3b      	ldr	r2, [pc, #236]	; (8002120 <HAL_I2S_MspInit+0x138>)
 8002032:	f043 0301 	orr.w	r3, r3, #1
 8002036:	6313      	str	r3, [r2, #48]	; 0x30
 8002038:	4b39      	ldr	r3, [pc, #228]	; (8002120 <HAL_I2S_MspInit+0x138>)
 800203a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203c:	f003 0301 	and.w	r3, r3, #1
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002044:	2300      	movs	r3, #0
 8002046:	60bb      	str	r3, [r7, #8]
 8002048:	4b35      	ldr	r3, [pc, #212]	; (8002120 <HAL_I2S_MspInit+0x138>)
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	4a34      	ldr	r2, [pc, #208]	; (8002120 <HAL_I2S_MspInit+0x138>)
 800204e:	f043 0304 	orr.w	r3, r3, #4
 8002052:	6313      	str	r3, [r2, #48]	; 0x30
 8002054:	4b32      	ldr	r3, [pc, #200]	; (8002120 <HAL_I2S_MspInit+0x138>)
 8002056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002060:	2310      	movs	r3, #16
 8002062:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002064:	2302      	movs	r3, #2
 8002066:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206c:	2300      	movs	r3, #0
 800206e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002070:	2306      	movs	r3, #6
 8002072:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002074:	f107 0314 	add.w	r3, r7, #20
 8002078:	4619      	mov	r1, r3
 800207a:	482a      	ldr	r0, [pc, #168]	; (8002124 <HAL_I2S_MspInit+0x13c>)
 800207c:	f001 f898 	bl	80031b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_CK_Pin|I2S3_SD_Pin;
 8002080:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8002084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208e:	2300      	movs	r3, #0
 8002090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002092:	2306      	movs	r3, #6
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	4822      	ldr	r0, [pc, #136]	; (8002128 <HAL_I2S_MspInit+0x140>)
 800209e:	f001 f887 	bl	80031b0 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80020a2:	4b22      	ldr	r3, [pc, #136]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020a4:	4a22      	ldr	r2, [pc, #136]	; (8002130 <HAL_I2S_MspInit+0x148>)
 80020a6:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80020a8:	4b20      	ldr	r3, [pc, #128]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020ae:	4b1f      	ldr	r3, [pc, #124]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020b0:	2240      	movs	r2, #64	; 0x40
 80020b2:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020b4:	4b1d      	ldr	r3, [pc, #116]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020ba:	4b1c      	ldr	r3, [pc, #112]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020c0:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020c2:	4b1a      	ldr	r3, [pc, #104]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020c8:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020ca:	4b18      	ldr	r3, [pc, #96]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020d0:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80020d2:	4b16      	ldr	r3, [pc, #88]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020d8:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80020da:	4b14      	ldr	r3, [pc, #80]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020dc:	2200      	movs	r2, #0
 80020de:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80020e0:	4b12      	ldr	r3, [pc, #72]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020e2:	2204      	movs	r2, #4
 80020e4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80020e6:	4b11      	ldr	r3, [pc, #68]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020e8:	2203      	movs	r2, #3
 80020ea:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80020ec:	4b0f      	ldr	r3, [pc, #60]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80020f2:	4b0e      	ldr	r3, [pc, #56]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80020f8:	480c      	ldr	r0, [pc, #48]	; (800212c <HAL_I2S_MspInit+0x144>)
 80020fa:	f000 fc7b 	bl	80029f4 <HAL_DMA_Init>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <HAL_I2S_MspInit+0x120>
    {
      Error_Handler();
 8002104:	f7ff feb2 	bl	8001e6c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a08      	ldr	r2, [pc, #32]	; (800212c <HAL_I2S_MspInit+0x144>)
 800210c:	639a      	str	r2, [r3, #56]	; 0x38
 800210e:	4a07      	ldr	r2, [pc, #28]	; (800212c <HAL_I2S_MspInit+0x144>)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002114:	bf00      	nop
 8002116:	3728      	adds	r7, #40	; 0x28
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40003c00 	.word	0x40003c00
 8002120:	40023800 	.word	0x40023800
 8002124:	40020000 	.word	0x40020000
 8002128:	40020800 	.word	0x40020800
 800212c:	200015a0 	.word	0x200015a0
 8002130:	40026088 	.word	0x40026088

08002134 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a2a      	ldr	r2, [pc, #168]	; (80021ec <HAL_TIM_Base_MspInit+0xb8>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d116      	bne.n	8002174 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	4b29      	ldr	r3, [pc, #164]	; (80021f0 <HAL_TIM_Base_MspInit+0xbc>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	4a28      	ldr	r2, [pc, #160]	; (80021f0 <HAL_TIM_Base_MspInit+0xbc>)
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	6413      	str	r3, [r2, #64]	; 0x40
 8002156:	4b26      	ldr	r3, [pc, #152]	; (80021f0 <HAL_TIM_Base_MspInit+0xbc>)
 8002158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	617b      	str	r3, [r7, #20]
 8002160:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002162:	2200      	movs	r2, #0
 8002164:	2100      	movs	r1, #0
 8002166:	201d      	movs	r0, #29
 8002168:	f000 fc0d 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800216c:	201d      	movs	r0, #29
 800216e:	f000 fc26 	bl	80029be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002172:	e036      	b.n	80021e2 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a1e      	ldr	r2, [pc, #120]	; (80021f4 <HAL_TIM_Base_MspInit+0xc0>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d116      	bne.n	80021ac <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	4b1b      	ldr	r3, [pc, #108]	; (80021f0 <HAL_TIM_Base_MspInit+0xbc>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	4a1a      	ldr	r2, [pc, #104]	; (80021f0 <HAL_TIM_Base_MspInit+0xbc>)
 8002188:	f043 0304 	orr.w	r3, r3, #4
 800218c:	6413      	str	r3, [r2, #64]	; 0x40
 800218e:	4b18      	ldr	r3, [pc, #96]	; (80021f0 <HAL_TIM_Base_MspInit+0xbc>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800219a:	2200      	movs	r2, #0
 800219c:	2100      	movs	r1, #0
 800219e:	201e      	movs	r0, #30
 80021a0:	f000 fbf1 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021a4:	201e      	movs	r0, #30
 80021a6:	f000 fc0a 	bl	80029be <HAL_NVIC_EnableIRQ>
}
 80021aa:	e01a      	b.n	80021e2 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a11      	ldr	r2, [pc, #68]	; (80021f8 <HAL_TIM_Base_MspInit+0xc4>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d115      	bne.n	80021e2 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	60fb      	str	r3, [r7, #12]
 80021ba:	4b0d      	ldr	r3, [pc, #52]	; (80021f0 <HAL_TIM_Base_MspInit+0xbc>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021be:	4a0c      	ldr	r2, [pc, #48]	; (80021f0 <HAL_TIM_Base_MspInit+0xbc>)
 80021c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021c4:	6453      	str	r3, [r2, #68]	; 0x44
 80021c6:	4b0a      	ldr	r3, [pc, #40]	; (80021f0 <HAL_TIM_Base_MspInit+0xbc>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2100      	movs	r1, #0
 80021d6:	2019      	movs	r0, #25
 80021d8:	f000 fbd5 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021dc:	2019      	movs	r0, #25
 80021de:	f000 fbee 	bl	80029be <HAL_NVIC_EnableIRQ>
}
 80021e2:	bf00      	nop
 80021e4:	3718      	adds	r7, #24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40000400 	.word	0x40000400
 80021f0:	40023800 	.word	0x40023800
 80021f4:	40000800 	.word	0x40000800
 80021f8:	40014400 	.word	0x40014400

080021fc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a0b      	ldr	r2, [pc, #44]	; (8002238 <HAL_TIM_PWM_MspInit+0x3c>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d10d      	bne.n	800222a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	4b0a      	ldr	r3, [pc, #40]	; (800223c <HAL_TIM_PWM_MspInit+0x40>)
 8002214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002216:	4a09      	ldr	r2, [pc, #36]	; (800223c <HAL_TIM_PWM_MspInit+0x40>)
 8002218:	f043 0308 	orr.w	r3, r3, #8
 800221c:	6413      	str	r3, [r2, #64]	; 0x40
 800221e:	4b07      	ldr	r3, [pc, #28]	; (800223c <HAL_TIM_PWM_MspInit+0x40>)
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	f003 0308 	and.w	r3, r3, #8
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800222a:	bf00      	nop
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	40000c00 	.word	0x40000c00
 800223c:	40023800 	.word	0x40023800

08002240 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b088      	sub	sp, #32
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	f107 030c 	add.w	r3, r7, #12
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]
 8002256:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a12      	ldr	r2, [pc, #72]	; (80022a8 <HAL_TIM_MspPostInit+0x68>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d11d      	bne.n	800229e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	60bb      	str	r3, [r7, #8]
 8002266:	4b11      	ldr	r3, [pc, #68]	; (80022ac <HAL_TIM_MspPostInit+0x6c>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226a:	4a10      	ldr	r2, [pc, #64]	; (80022ac <HAL_TIM_MspPostInit+0x6c>)
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	6313      	str	r3, [r2, #48]	; 0x30
 8002272:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <HAL_TIM_MspPostInit+0x6c>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration    
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800227e:	230e      	movs	r3, #14
 8002280:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002282:	2302      	movs	r3, #2
 8002284:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228a:	2300      	movs	r3, #0
 800228c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800228e:	2302      	movs	r3, #2
 8002290:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002292:	f107 030c 	add.w	r3, r7, #12
 8002296:	4619      	mov	r1, r3
 8002298:	4805      	ldr	r0, [pc, #20]	; (80022b0 <HAL_TIM_MspPostInit+0x70>)
 800229a:	f000 ff89 	bl	80031b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800229e:	bf00      	nop
 80022a0:	3720      	adds	r7, #32
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40000c00 	.word	0x40000c00
 80022ac:	40023800 	.word	0x40023800
 80022b0:	40020000 	.word	0x40020000

080022b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022c6:	e7fe      	b.n	80022c6 <HardFault_Handler+0x4>

080022c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022cc:	e7fe      	b.n	80022cc <MemManage_Handler+0x4>

080022ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022ce:	b480      	push	{r7}
 80022d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022d2:	e7fe      	b.n	80022d2 <BusFault_Handler+0x4>

080022d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022d8:	e7fe      	b.n	80022d8 <UsageFault_Handler+0x4>

080022da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022ec:	bf00      	nop
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022f6:	b480      	push	{r7}
 80022f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002308:	f000 fa20 	bl	800274c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800230c:	bf00      	nop
 800230e:	bd80      	pop	{r7, pc}

08002310 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002314:	2002      	movs	r0, #2
 8002316:	f001 f901 	bl	800351c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}

0800231e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002322:	2008      	movs	r0, #8
 8002324:	f001 f8fa 	bl	800351c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002328:	bf00      	nop
 800232a:	bd80      	pop	{r7, pc}

0800232c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002330:	4802      	ldr	r0, [pc, #8]	; (800233c <DMA1_Stream5_IRQHandler+0x10>)
 8002332:	f000 fcd5 	bl	8002ce0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	200015a0 	.word	0x200015a0

08002340 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002344:	2020      	movs	r0, #32
 8002346:	f001 f8e9 	bl	800351c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	bd80      	pop	{r7, pc}
	...

08002350 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002354:	4802      	ldr	r0, [pc, #8]	; (8002360 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002356:	f005 fcfd 	bl	8007d54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800235a:	bf00      	nop
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20001488 	.word	0x20001488

08002364 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002368:	4802      	ldr	r0, [pc, #8]	; (8002374 <TIM3_IRQHandler+0x10>)
 800236a:	f005 fcf3 	bl	8007d54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	20001560 	.word	0x20001560

08002378 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800237c:	4802      	ldr	r0, [pc, #8]	; (8002388 <TIM4_IRQHandler+0x10>)
 800237e:	f005 fce9 	bl	8007d54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002382:	bf00      	nop
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	200013f4 	.word	0x200013f4

0800238c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002390:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002394:	f001 f8c2 	bl	800351c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002398:	bf00      	nop
 800239a:	bd80      	pop	{r7, pc}

0800239c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80023a0:	4802      	ldr	r0, [pc, #8]	; (80023ac <OTG_FS_IRQHandler+0x10>)
 80023a2:	f001 fb63 	bl	8003a6c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	20001e90 	.word	0x20001e90

080023b0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80023b8:	4b11      	ldr	r3, [pc, #68]	; (8002400 <_sbrk+0x50>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d102      	bne.n	80023c6 <_sbrk+0x16>
		heap_end = &end;
 80023c0:	4b0f      	ldr	r3, [pc, #60]	; (8002400 <_sbrk+0x50>)
 80023c2:	4a10      	ldr	r2, [pc, #64]	; (8002404 <_sbrk+0x54>)
 80023c4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80023c6:	4b0e      	ldr	r3, [pc, #56]	; (8002400 <_sbrk+0x50>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80023cc:	4b0c      	ldr	r3, [pc, #48]	; (8002400 <_sbrk+0x50>)
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4413      	add	r3, r2
 80023d4:	466a      	mov	r2, sp
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d907      	bls.n	80023ea <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80023da:	f00d f8cf 	bl	800f57c <__errno>
 80023de:	4602      	mov	r2, r0
 80023e0:	230c      	movs	r3, #12
 80023e2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80023e4:	f04f 33ff 	mov.w	r3, #4294967295
 80023e8:	e006      	b.n	80023f8 <_sbrk+0x48>
	}

	heap_end += incr;
 80023ea:	4b05      	ldr	r3, [pc, #20]	; (8002400 <_sbrk+0x50>)
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4413      	add	r3, r2
 80023f2:	4a03      	ldr	r2, [pc, #12]	; (8002400 <_sbrk+0x50>)
 80023f4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80023f6:	68fb      	ldr	r3, [r7, #12]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000164 	.word	0x20000164
 8002404:	20002158 	.word	0x20002158

08002408 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800240c:	4b08      	ldr	r3, [pc, #32]	; (8002430 <SystemInit+0x28>)
 800240e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002412:	4a07      	ldr	r2, [pc, #28]	; (8002430 <SystemInit+0x28>)
 8002414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002418:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800241c:	4b04      	ldr	r3, [pc, #16]	; (8002430 <SystemInit+0x28>)
 800241e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002422:	609a      	str	r2, [r3, #8]
#endif
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	e000ed00 	.word	0xe000ed00

08002434 <wavPlayer_reset>:
  PLAYER_CONTROL_EndOfFile,
}PLAYER_CONTROL_e;
static volatile PLAYER_CONTROL_e playerControlSM = PLAYER_CONTROL_Idle;

static void wavPlayer_reset(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  audioRemainSize = 0;
 8002438:	4b05      	ldr	r3, [pc, #20]	; (8002450 <wavPlayer_reset+0x1c>)
 800243a:	2200      	movs	r2, #0
 800243c:	601a      	str	r2, [r3, #0]
  playerReadBytes = 0;
 800243e:	4b05      	ldr	r3, [pc, #20]	; (8002454 <wavPlayer_reset+0x20>)
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	2000139c 	.word	0x2000139c
 8002454:	200013a4 	.word	0x200013a4

08002458 <wavPlayer_fileSelect>:
/**
 * @brief Select WAV file to play
 * @retval returns true when file is found in USB Drive
 */
bool wavPlayer_fileSelect(const char* filePath)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08e      	sub	sp, #56	; 0x38
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  WAV_HeaderTypeDef wavHeader;
  UINT readBytes = 0;
 8002460:	2300      	movs	r3, #0
 8002462:	60bb      	str	r3, [r7, #8]
  //Open WAV file
  if(f_open(&wavFile, filePath, FA_READ) != FR_OK)
 8002464:	2201      	movs	r2, #1
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	480d      	ldr	r0, [pc, #52]	; (80024a0 <wavPlayer_fileSelect+0x48>)
 800246a:	f00b ff41 	bl	800e2f0 <f_open>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <wavPlayer_fileSelect+0x20>
  {
    return false;
 8002474:	2300      	movs	r3, #0
 8002476:	e00e      	b.n	8002496 <wavPlayer_fileSelect+0x3e>
  }
  //Read WAV file Header
  f_read(&wavFile, &wavHeader, sizeof(wavHeader), &readBytes);
 8002478:	f107 0308 	add.w	r3, r7, #8
 800247c:	f107 010c 	add.w	r1, r7, #12
 8002480:	222c      	movs	r2, #44	; 0x2c
 8002482:	4807      	ldr	r0, [pc, #28]	; (80024a0 <wavPlayer_fileSelect+0x48>)
 8002484:	f00c f8f2 	bl	800e66c <f_read>
  //Get audio data size
  fileLength = wavHeader.FileSize;
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	4a06      	ldr	r2, [pc, #24]	; (80024a4 <wavPlayer_fileSelect+0x4c>)
 800248c:	6013      	str	r3, [r2, #0]
  //Play the WAV file with frequency specified in header
  samplingFreq = wavHeader.SampleRate;
 800248e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002490:	4a05      	ldr	r2, [pc, #20]	; (80024a8 <wavPlayer_fileSelect+0x50>)
 8002492:	6013      	str	r3, [r2, #0]
  return true;
 8002494:	2301      	movs	r3, #1
}
 8002496:	4618      	mov	r0, r3
 8002498:	3738      	adds	r7, #56	; 0x38
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000168 	.word	0x20000168
 80024a4:	20000398 	.word	0x20000398
 80024a8:	200013a0 	.word	0x200013a0

080024ac <wavPlayer_play>:

/**
 * @brief WAV File Play
 */
void wavPlayer_play(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  isFinished = false;
 80024b0:	4b10      	ldr	r3, [pc, #64]	; (80024f4 <wavPlayer_play+0x48>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	701a      	strb	r2, [r3, #0]
  //Initialise I2S Audio Sampling settings
  audioI2S_init(samplingFreq);
 80024b6:	4b10      	ldr	r3, [pc, #64]	; (80024f8 <wavPlayer_play+0x4c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7fe fb5e 	bl	8000b7c <audioI2S_init>
  //Read Audio data from USB Disk
  f_lseek(&wavFile, 0);
 80024c0:	2100      	movs	r1, #0
 80024c2:	480e      	ldr	r0, [pc, #56]	; (80024fc <wavPlayer_play+0x50>)
 80024c4:	f00c fab9 	bl	800ea3a <f_lseek>
  f_read (&wavFile, &audioBuffer[0], AUDIO_BUFFER_SIZE, &playerReadBytes);
 80024c8:	4b0d      	ldr	r3, [pc, #52]	; (8002500 <wavPlayer_play+0x54>)
 80024ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024ce:	490d      	ldr	r1, [pc, #52]	; (8002504 <wavPlayer_play+0x58>)
 80024d0:	480a      	ldr	r0, [pc, #40]	; (80024fc <wavPlayer_play+0x50>)
 80024d2:	f00c f8cb 	bl	800e66c <f_read>
  audioRemainSize = fileLength - playerReadBytes;
 80024d6:	4b0c      	ldr	r3, [pc, #48]	; (8002508 <wavPlayer_play+0x5c>)
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	4b09      	ldr	r3, [pc, #36]	; (8002500 <wavPlayer_play+0x54>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	4a0a      	ldr	r2, [pc, #40]	; (800250c <wavPlayer_play+0x60>)
 80024e2:	6013      	str	r3, [r2, #0]
  //Start playing the WAV
  audioI2S_play((uint16_t *)&audioBuffer[0], AUDIO_BUFFER_SIZE);
 80024e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024e8:	4806      	ldr	r0, [pc, #24]	; (8002504 <wavPlayer_play+0x58>)
 80024ea:	f7fe fb57 	bl	8000b9c <audioI2S_play>
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	200013a8 	.word	0x200013a8
 80024f8:	200013a0 	.word	0x200013a0
 80024fc:	20000168 	.word	0x20000168
 8002500:	200013a4 	.word	0x200013a4
 8002504:	2000039c 	.word	0x2000039c
 8002508:	20000398 	.word	0x20000398
 800250c:	2000139c 	.word	0x2000139c

08002510 <wavPlayer_process>:

/**
 * @brief Process WAV
 */
void wavPlayer_process(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  switch(playerControlSM)
 8002514:	4b30      	ldr	r3, [pc, #192]	; (80025d8 <wavPlayer_process+0xc8>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	b2db      	uxtb	r3, r3
 800251a:	2b03      	cmp	r3, #3
 800251c:	d859      	bhi.n	80025d2 <wavPlayer_process+0xc2>
 800251e:	a201      	add	r2, pc, #4	; (adr r2, 8002524 <wavPlayer_process+0x14>)
 8002520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002524:	080025d1 	.word	0x080025d1
 8002528:	08002535 	.word	0x08002535
 800252c:	08002577 	.word	0x08002577
 8002530:	080025b9 	.word	0x080025b9
  {
  case PLAYER_CONTROL_Idle:
    break;

  case PLAYER_CONTROL_HalfBuffer:
    playerReadBytes = 0;
 8002534:	4b29      	ldr	r3, [pc, #164]	; (80025dc <wavPlayer_process+0xcc>)
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]
    playerControlSM = PLAYER_CONTROL_Idle;
 800253a:	4b27      	ldr	r3, [pc, #156]	; (80025d8 <wavPlayer_process+0xc8>)
 800253c:	2200      	movs	r2, #0
 800253e:	701a      	strb	r2, [r3, #0]
    f_read (&wavFile, &audioBuffer[0], AUDIO_BUFFER_SIZE/2, &playerReadBytes);
 8002540:	4b26      	ldr	r3, [pc, #152]	; (80025dc <wavPlayer_process+0xcc>)
 8002542:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002546:	4926      	ldr	r1, [pc, #152]	; (80025e0 <wavPlayer_process+0xd0>)
 8002548:	4826      	ldr	r0, [pc, #152]	; (80025e4 <wavPlayer_process+0xd4>)
 800254a:	f00c f88f 	bl	800e66c <f_read>
    if(audioRemainSize > (AUDIO_BUFFER_SIZE / 2))
 800254e:	4b26      	ldr	r3, [pc, #152]	; (80025e8 <wavPlayer_process+0xd8>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002556:	d907      	bls.n	8002568 <wavPlayer_process+0x58>
    {
      audioRemainSize -= playerReadBytes;
 8002558:	4b23      	ldr	r3, [pc, #140]	; (80025e8 <wavPlayer_process+0xd8>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	4b1f      	ldr	r3, [pc, #124]	; (80025dc <wavPlayer_process+0xcc>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	4a21      	ldr	r2, [pc, #132]	; (80025e8 <wavPlayer_process+0xd8>)
 8002564:	6013      	str	r3, [r2, #0]
    else
    {
      audioRemainSize = 0;
      playerControlSM = PLAYER_CONTROL_EndOfFile;
    }
    break;
 8002566:	e034      	b.n	80025d2 <wavPlayer_process+0xc2>
      audioRemainSize = 0;
 8002568:	4b1f      	ldr	r3, [pc, #124]	; (80025e8 <wavPlayer_process+0xd8>)
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
      playerControlSM = PLAYER_CONTROL_EndOfFile;
 800256e:	4b1a      	ldr	r3, [pc, #104]	; (80025d8 <wavPlayer_process+0xc8>)
 8002570:	2203      	movs	r2, #3
 8002572:	701a      	strb	r2, [r3, #0]
    break;
 8002574:	e02d      	b.n	80025d2 <wavPlayer_process+0xc2>

  case PLAYER_CONTROL_FullBuffer:
    playerReadBytes = 0;
 8002576:	4b19      	ldr	r3, [pc, #100]	; (80025dc <wavPlayer_process+0xcc>)
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
    playerControlSM = PLAYER_CONTROL_Idle;
 800257c:	4b16      	ldr	r3, [pc, #88]	; (80025d8 <wavPlayer_process+0xc8>)
 800257e:	2200      	movs	r2, #0
 8002580:	701a      	strb	r2, [r3, #0]
    f_read (&wavFile, &audioBuffer[AUDIO_BUFFER_SIZE/2], AUDIO_BUFFER_SIZE/2, &playerReadBytes);
 8002582:	4b16      	ldr	r3, [pc, #88]	; (80025dc <wavPlayer_process+0xcc>)
 8002584:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002588:	4918      	ldr	r1, [pc, #96]	; (80025ec <wavPlayer_process+0xdc>)
 800258a:	4816      	ldr	r0, [pc, #88]	; (80025e4 <wavPlayer_process+0xd4>)
 800258c:	f00c f86e 	bl	800e66c <f_read>
    if(audioRemainSize > (AUDIO_BUFFER_SIZE / 2))
 8002590:	4b15      	ldr	r3, [pc, #84]	; (80025e8 <wavPlayer_process+0xd8>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002598:	d907      	bls.n	80025aa <wavPlayer_process+0x9a>
    {
      audioRemainSize -= playerReadBytes;
 800259a:	4b13      	ldr	r3, [pc, #76]	; (80025e8 <wavPlayer_process+0xd8>)
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <wavPlayer_process+0xcc>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	4a10      	ldr	r2, [pc, #64]	; (80025e8 <wavPlayer_process+0xd8>)
 80025a6:	6013      	str	r3, [r2, #0]
    else
    {
      audioRemainSize = 0;
      playerControlSM = PLAYER_CONTROL_EndOfFile;
    }
    break;
 80025a8:	e013      	b.n	80025d2 <wavPlayer_process+0xc2>
      audioRemainSize = 0;
 80025aa:	4b0f      	ldr	r3, [pc, #60]	; (80025e8 <wavPlayer_process+0xd8>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
      playerControlSM = PLAYER_CONTROL_EndOfFile;
 80025b0:	4b09      	ldr	r3, [pc, #36]	; (80025d8 <wavPlayer_process+0xc8>)
 80025b2:	2203      	movs	r2, #3
 80025b4:	701a      	strb	r2, [r3, #0]
    break;
 80025b6:	e00c      	b.n	80025d2 <wavPlayer_process+0xc2>

  case PLAYER_CONTROL_EndOfFile:
    f_close(&wavFile);
 80025b8:	480a      	ldr	r0, [pc, #40]	; (80025e4 <wavPlayer_process+0xd4>)
 80025ba:	f00c fa14 	bl	800e9e6 <f_close>
    wavPlayer_reset();
 80025be:	f7ff ff39 	bl	8002434 <wavPlayer_reset>
    isFinished = true;
 80025c2:	4b0b      	ldr	r3, [pc, #44]	; (80025f0 <wavPlayer_process+0xe0>)
 80025c4:	2201      	movs	r2, #1
 80025c6:	701a      	strb	r2, [r3, #0]
    playerControlSM = PLAYER_CONTROL_Idle;
 80025c8:	4b03      	ldr	r3, [pc, #12]	; (80025d8 <wavPlayer_process+0xc8>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	701a      	strb	r2, [r3, #0]
    break;
 80025ce:	e000      	b.n	80025d2 <wavPlayer_process+0xc2>
    break;
 80025d0:	bf00      	nop
  }
}
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	200013a9 	.word	0x200013a9
 80025dc:	200013a4 	.word	0x200013a4
 80025e0:	2000039c 	.word	0x2000039c
 80025e4:	20000168 	.word	0x20000168
 80025e8:	2000139c 	.word	0x2000139c
 80025ec:	20000b9c 	.word	0x20000b9c
 80025f0:	200013a8 	.word	0x200013a8

080025f4 <wavPlayer_stop>:

/**
 * @brief WAV stop
 */
void wavPlayer_stop(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  audioI2S_stop();
 80025f8:	f7fe faee 	bl	8000bd8 <audioI2S_stop>
  isFinished = true;
 80025fc:	4b02      	ldr	r3, [pc, #8]	; (8002608 <wavPlayer_stop+0x14>)
 80025fe:	2201      	movs	r2, #1
 8002600:	701a      	strb	r2, [r3, #0]
}
 8002602:	bf00      	nop
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	200013a8 	.word	0x200013a8

0800260c <wavPlayer_isFinished>:

/**
 * @brief isEndofFile reached
 */
bool wavPlayer_isFinished(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  return isFinished;
 8002610:	4b03      	ldr	r3, [pc, #12]	; (8002620 <wavPlayer_isFinished+0x14>)
 8002612:	781b      	ldrb	r3, [r3, #0]
}
 8002614:	4618      	mov	r0, r3
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	200013a8 	.word	0x200013a8

08002624 <audioI2S_halfTransfer_Callback>:

/**
 * @brief Half/Full transfer Audio callback for buffer management
 */
void audioI2S_halfTransfer_Callback(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  playerControlSM = PLAYER_CONTROL_HalfBuffer;
 8002628:	4b03      	ldr	r3, [pc, #12]	; (8002638 <audioI2S_halfTransfer_Callback+0x14>)
 800262a:	2201      	movs	r2, #1
 800262c:	701a      	strb	r2, [r3, #0]
}
 800262e:	bf00      	nop
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	200013a9 	.word	0x200013a9

0800263c <audioI2S_fullTransfer_Callback>:
void audioI2S_fullTransfer_Callback(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  playerControlSM = PLAYER_CONTROL_FullBuffer;
 8002640:	4b03      	ldr	r3, [pc, #12]	; (8002650 <audioI2S_fullTransfer_Callback+0x14>)
 8002642:	2202      	movs	r2, #2
 8002644:	701a      	strb	r2, [r3, #0]
//  audioI2S_changeBuffer((uint16_t*)&audioBuffer[0], AUDIO_BUFFER_SIZE / 2);
}
 8002646:	bf00      	nop
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	200013a9 	.word	0x200013a9

08002654 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002654:	f8df d034 	ldr.w	sp, [pc, #52]	; 800268c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002658:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800265a:	e003      	b.n	8002664 <LoopCopyDataInit>

0800265c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800265c:	4b0c      	ldr	r3, [pc, #48]	; (8002690 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800265e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002660:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002662:	3104      	adds	r1, #4

08002664 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002664:	480b      	ldr	r0, [pc, #44]	; (8002694 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002666:	4b0c      	ldr	r3, [pc, #48]	; (8002698 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002668:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800266a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800266c:	d3f6      	bcc.n	800265c <CopyDataInit>
  ldr  r2, =_sbss
 800266e:	4a0b      	ldr	r2, [pc, #44]	; (800269c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002670:	e002      	b.n	8002678 <LoopFillZerobss>

08002672 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002672:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002674:	f842 3b04 	str.w	r3, [r2], #4

08002678 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002678:	4b09      	ldr	r3, [pc, #36]	; (80026a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800267a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800267c:	d3f9      	bcc.n	8002672 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800267e:	f7ff fec3 	bl	8002408 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002682:	f00c ff81 	bl	800f588 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002686:	f7fe fe13 	bl	80012b0 <main>
  bx  lr    
 800268a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800268c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002690:	0801005c 	.word	0x0801005c
  ldr  r0, =_sdata
 8002694:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002698:	200000bc 	.word	0x200000bc
  ldr  r2, =_sbss
 800269c:	200000bc 	.word	0x200000bc
  ldr  r3, = _ebss
 80026a0:	20002158 	.word	0x20002158

080026a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026a4:	e7fe      	b.n	80026a4 <ADC_IRQHandler>
	...

080026a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026ac:	4b0e      	ldr	r3, [pc, #56]	; (80026e8 <HAL_Init+0x40>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a0d      	ldr	r2, [pc, #52]	; (80026e8 <HAL_Init+0x40>)
 80026b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026b8:	4b0b      	ldr	r3, [pc, #44]	; (80026e8 <HAL_Init+0x40>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a0a      	ldr	r2, [pc, #40]	; (80026e8 <HAL_Init+0x40>)
 80026be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026c4:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <HAL_Init+0x40>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a07      	ldr	r2, [pc, #28]	; (80026e8 <HAL_Init+0x40>)
 80026ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026d0:	2003      	movs	r0, #3
 80026d2:	f000 f94d 	bl	8002970 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026d6:	2000      	movs	r0, #0
 80026d8:	f000 f808 	bl	80026ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026dc:	f7ff fbce 	bl	8001e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40023c00 	.word	0x40023c00

080026ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026f4:	4b12      	ldr	r3, [pc, #72]	; (8002740 <HAL_InitTick+0x54>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4b12      	ldr	r3, [pc, #72]	; (8002744 <HAL_InitTick+0x58>)
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	4619      	mov	r1, r3
 80026fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002702:	fbb3 f3f1 	udiv	r3, r3, r1
 8002706:	fbb2 f3f3 	udiv	r3, r2, r3
 800270a:	4618      	mov	r0, r3
 800270c:	f000 f965 	bl	80029da <HAL_SYSTICK_Config>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e00e      	b.n	8002738 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2b0f      	cmp	r3, #15
 800271e:	d80a      	bhi.n	8002736 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002720:	2200      	movs	r2, #0
 8002722:	6879      	ldr	r1, [r7, #4]
 8002724:	f04f 30ff 	mov.w	r0, #4294967295
 8002728:	f000 f92d 	bl	8002986 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800272c:	4a06      	ldr	r2, [pc, #24]	; (8002748 <HAL_InitTick+0x5c>)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002732:	2300      	movs	r3, #0
 8002734:	e000      	b.n	8002738 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
}
 8002738:	4618      	mov	r0, r3
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	2000002c 	.word	0x2000002c
 8002744:	20000034 	.word	0x20000034
 8002748:	20000030 	.word	0x20000030

0800274c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002750:	4b06      	ldr	r3, [pc, #24]	; (800276c <HAL_IncTick+0x20>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	461a      	mov	r2, r3
 8002756:	4b06      	ldr	r3, [pc, #24]	; (8002770 <HAL_IncTick+0x24>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4413      	add	r3, r2
 800275c:	4a04      	ldr	r2, [pc, #16]	; (8002770 <HAL_IncTick+0x24>)
 800275e:	6013      	str	r3, [r2, #0]
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	20000034 	.word	0x20000034
 8002770:	2000164c 	.word	0x2000164c

08002774 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  return uwTick;
 8002778:	4b03      	ldr	r3, [pc, #12]	; (8002788 <HAL_GetTick+0x14>)
 800277a:	681b      	ldr	r3, [r3, #0]
}
 800277c:	4618      	mov	r0, r3
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	2000164c 	.word	0x2000164c

0800278c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002794:	f7ff ffee 	bl	8002774 <HAL_GetTick>
 8002798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a4:	d005      	beq.n	80027b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027a6:	4b09      	ldr	r3, [pc, #36]	; (80027cc <HAL_Delay+0x40>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	461a      	mov	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	4413      	add	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027b2:	bf00      	nop
 80027b4:	f7ff ffde 	bl	8002774 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d8f7      	bhi.n	80027b4 <HAL_Delay+0x28>
  {
  }
}
 80027c4:	bf00      	nop
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	20000034 	.word	0x20000034

080027d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027e0:	4b0c      	ldr	r3, [pc, #48]	; (8002814 <__NVIC_SetPriorityGrouping+0x44>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027e6:	68ba      	ldr	r2, [r7, #8]
 80027e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027ec:	4013      	ands	r3, r2
 80027ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002800:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002802:	4a04      	ldr	r2, [pc, #16]	; (8002814 <__NVIC_SetPriorityGrouping+0x44>)
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	60d3      	str	r3, [r2, #12]
}
 8002808:	bf00      	nop
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	e000ed00 	.word	0xe000ed00

08002818 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800281c:	4b04      	ldr	r3, [pc, #16]	; (8002830 <__NVIC_GetPriorityGrouping+0x18>)
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	0a1b      	lsrs	r3, r3, #8
 8002822:	f003 0307 	and.w	r3, r3, #7
}
 8002826:	4618      	mov	r0, r3
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	e000ed00 	.word	0xe000ed00

08002834 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800283e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002842:	2b00      	cmp	r3, #0
 8002844:	db0b      	blt.n	800285e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	f003 021f 	and.w	r2, r3, #31
 800284c:	4907      	ldr	r1, [pc, #28]	; (800286c <__NVIC_EnableIRQ+0x38>)
 800284e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002852:	095b      	lsrs	r3, r3, #5
 8002854:	2001      	movs	r0, #1
 8002856:	fa00 f202 	lsl.w	r2, r0, r2
 800285a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800285e:	bf00      	nop
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	e000e100 	.word	0xe000e100

08002870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	4603      	mov	r3, r0
 8002878:	6039      	str	r1, [r7, #0]
 800287a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800287c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002880:	2b00      	cmp	r3, #0
 8002882:	db0a      	blt.n	800289a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	b2da      	uxtb	r2, r3
 8002888:	490c      	ldr	r1, [pc, #48]	; (80028bc <__NVIC_SetPriority+0x4c>)
 800288a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288e:	0112      	lsls	r2, r2, #4
 8002890:	b2d2      	uxtb	r2, r2
 8002892:	440b      	add	r3, r1
 8002894:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002898:	e00a      	b.n	80028b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	b2da      	uxtb	r2, r3
 800289e:	4908      	ldr	r1, [pc, #32]	; (80028c0 <__NVIC_SetPriority+0x50>)
 80028a0:	79fb      	ldrb	r3, [r7, #7]
 80028a2:	f003 030f 	and.w	r3, r3, #15
 80028a6:	3b04      	subs	r3, #4
 80028a8:	0112      	lsls	r2, r2, #4
 80028aa:	b2d2      	uxtb	r2, r2
 80028ac:	440b      	add	r3, r1
 80028ae:	761a      	strb	r2, [r3, #24]
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	e000e100 	.word	0xe000e100
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b089      	sub	sp, #36	; 0x24
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f003 0307 	and.w	r3, r3, #7
 80028d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	f1c3 0307 	rsb	r3, r3, #7
 80028de:	2b04      	cmp	r3, #4
 80028e0:	bf28      	it	cs
 80028e2:	2304      	movcs	r3, #4
 80028e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	3304      	adds	r3, #4
 80028ea:	2b06      	cmp	r3, #6
 80028ec:	d902      	bls.n	80028f4 <NVIC_EncodePriority+0x30>
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	3b03      	subs	r3, #3
 80028f2:	e000      	b.n	80028f6 <NVIC_EncodePriority+0x32>
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f8:	f04f 32ff 	mov.w	r2, #4294967295
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	43da      	mvns	r2, r3
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	401a      	ands	r2, r3
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800290c:	f04f 31ff 	mov.w	r1, #4294967295
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	fa01 f303 	lsl.w	r3, r1, r3
 8002916:	43d9      	mvns	r1, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800291c:	4313      	orrs	r3, r2
         );
}
 800291e:	4618      	mov	r0, r3
 8002920:	3724      	adds	r7, #36	; 0x24
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
	...

0800292c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	3b01      	subs	r3, #1
 8002938:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800293c:	d301      	bcc.n	8002942 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800293e:	2301      	movs	r3, #1
 8002940:	e00f      	b.n	8002962 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002942:	4a0a      	ldr	r2, [pc, #40]	; (800296c <SysTick_Config+0x40>)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	3b01      	subs	r3, #1
 8002948:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800294a:	210f      	movs	r1, #15
 800294c:	f04f 30ff 	mov.w	r0, #4294967295
 8002950:	f7ff ff8e 	bl	8002870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002954:	4b05      	ldr	r3, [pc, #20]	; (800296c <SysTick_Config+0x40>)
 8002956:	2200      	movs	r2, #0
 8002958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800295a:	4b04      	ldr	r3, [pc, #16]	; (800296c <SysTick_Config+0x40>)
 800295c:	2207      	movs	r2, #7
 800295e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	e000e010 	.word	0xe000e010

08002970 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7ff ff29 	bl	80027d0 <__NVIC_SetPriorityGrouping>
}
 800297e:	bf00      	nop
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002986:	b580      	push	{r7, lr}
 8002988:	b086      	sub	sp, #24
 800298a:	af00      	add	r7, sp, #0
 800298c:	4603      	mov	r3, r0
 800298e:	60b9      	str	r1, [r7, #8]
 8002990:	607a      	str	r2, [r7, #4]
 8002992:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002994:	2300      	movs	r3, #0
 8002996:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002998:	f7ff ff3e 	bl	8002818 <__NVIC_GetPriorityGrouping>
 800299c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	68b9      	ldr	r1, [r7, #8]
 80029a2:	6978      	ldr	r0, [r7, #20]
 80029a4:	f7ff ff8e 	bl	80028c4 <NVIC_EncodePriority>
 80029a8:	4602      	mov	r2, r0
 80029aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ae:	4611      	mov	r1, r2
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff ff5d 	bl	8002870 <__NVIC_SetPriority>
}
 80029b6:	bf00      	nop
 80029b8:	3718      	adds	r7, #24
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b082      	sub	sp, #8
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	4603      	mov	r3, r0
 80029c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff ff31 	bl	8002834 <__NVIC_EnableIRQ>
}
 80029d2:	bf00      	nop
 80029d4:	3708      	adds	r7, #8
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7ff ffa2 	bl	800292c <SysTick_Config>
 80029e8:	4603      	mov	r3, r0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a00:	f7ff feb8 	bl	8002774 <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d101      	bne.n	8002a10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e099      	b.n	8002b44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 0201 	bic.w	r2, r2, #1
 8002a2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a30:	e00f      	b.n	8002a52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a32:	f7ff fe9f 	bl	8002774 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b05      	cmp	r3, #5
 8002a3e:	d908      	bls.n	8002a52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2220      	movs	r2, #32
 8002a44:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2203      	movs	r2, #3
 8002a4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e078      	b.n	8002b44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1e8      	bne.n	8002a32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	4b38      	ldr	r3, [pc, #224]	; (8002b4c <HAL_DMA_Init+0x158>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d107      	bne.n	8002abc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	697a      	ldr	r2, [r7, #20]
 8002ac2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	695b      	ldr	r3, [r3, #20]
 8002aca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	f023 0307 	bic.w	r3, r3, #7
 8002ad2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	d117      	bne.n	8002b16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00e      	beq.n	8002b16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f000 fadf 	bl	80030bc <DMA_CheckFifoParam>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d008      	beq.n	8002b16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2240      	movs	r2, #64	; 0x40
 8002b08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b12:	2301      	movs	r3, #1
 8002b14:	e016      	b.n	8002b44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 fa96 	bl	8003050 <DMA_CalcBaseAndBitshift>
 8002b24:	4603      	mov	r3, r0
 8002b26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2c:	223f      	movs	r2, #63	; 0x3f
 8002b2e:	409a      	lsls	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	f010803f 	.word	0xf010803f

08002b50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
 8002b5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <HAL_DMA_Start_IT+0x26>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e040      	b.n	8002bf8 <HAL_DMA_Start_IT+0xa8>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d12f      	bne.n	8002bea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2202      	movs	r2, #2
 8002b8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2200      	movs	r2, #0
 8002b96:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	68b9      	ldr	r1, [r7, #8]
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f000 fa28 	bl	8002ff4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ba8:	223f      	movs	r2, #63	; 0x3f
 8002baa:	409a      	lsls	r2, r3
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f042 0216 	orr.w	r2, r2, #22
 8002bbe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d007      	beq.n	8002bd8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f042 0208 	orr.w	r2, r2, #8
 8002bd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f042 0201 	orr.w	r2, r2, #1
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	e005      	b.n	8002bf6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002bf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3718      	adds	r7, #24
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c0c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c0e:	f7ff fdb1 	bl	8002774 <HAL_GetTick>
 8002c12:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d008      	beq.n	8002c32 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2280      	movs	r2, #128	; 0x80
 8002c24:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e052      	b.n	8002cd8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f022 0216 	bic.w	r2, r2, #22
 8002c40:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	695a      	ldr	r2, [r3, #20]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c50:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d103      	bne.n	8002c62 <HAL_DMA_Abort+0x62>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d007      	beq.n	8002c72 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 0208 	bic.w	r2, r2, #8
 8002c70:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 0201 	bic.w	r2, r2, #1
 8002c80:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c82:	e013      	b.n	8002cac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c84:	f7ff fd76 	bl	8002774 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b05      	cmp	r3, #5
 8002c90:	d90c      	bls.n	8002cac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2220      	movs	r2, #32
 8002c96:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2203      	movs	r2, #3
 8002ca4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e015      	b.n	8002cd8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1e4      	bne.n	8002c84 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cbe:	223f      	movs	r2, #63	; 0x3f
 8002cc0:	409a      	lsls	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3710      	adds	r7, #16
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002cec:	4b92      	ldr	r3, [pc, #584]	; (8002f38 <HAL_DMA_IRQHandler+0x258>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a92      	ldr	r2, [pc, #584]	; (8002f3c <HAL_DMA_IRQHandler+0x25c>)
 8002cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf6:	0a9b      	lsrs	r3, r3, #10
 8002cf8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cfe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d0a:	2208      	movs	r2, #8
 8002d0c:	409a      	lsls	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4013      	ands	r3, r2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d01a      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d013      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 0204 	bic.w	r2, r2, #4
 8002d32:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d38:	2208      	movs	r2, #8
 8002d3a:	409a      	lsls	r2, r3
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d44:	f043 0201 	orr.w	r2, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d50:	2201      	movs	r2, #1
 8002d52:	409a      	lsls	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	4013      	ands	r3, r2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d012      	beq.n	8002d82 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00b      	beq.n	8002d82 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d6e:	2201      	movs	r2, #1
 8002d70:	409a      	lsls	r2, r3
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d7a:	f043 0202 	orr.w	r2, r3, #2
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d86:	2204      	movs	r2, #4
 8002d88:	409a      	lsls	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d012      	beq.n	8002db8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00b      	beq.n	8002db8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002da4:	2204      	movs	r2, #4
 8002da6:	409a      	lsls	r2, r3
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db0:	f043 0204 	orr.w	r2, r3, #4
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dbc:	2210      	movs	r2, #16
 8002dbe:	409a      	lsls	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d043      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0308 	and.w	r3, r3, #8
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d03c      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dda:	2210      	movs	r2, #16
 8002ddc:	409a      	lsls	r2, r3
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d018      	beq.n	8002e22 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d108      	bne.n	8002e10 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d024      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	4798      	blx	r3
 8002e0e:	e01f      	b.n	8002e50 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d01b      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	4798      	blx	r3
 8002e20:	e016      	b.n	8002e50 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d107      	bne.n	8002e40 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 0208 	bic.w	r2, r2, #8
 8002e3e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d003      	beq.n	8002e50 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e54:	2220      	movs	r2, #32
 8002e56:	409a      	lsls	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f000 808e 	beq.w	8002f7e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0310 	and.w	r3, r3, #16
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 8086 	beq.w	8002f7e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e76:	2220      	movs	r2, #32
 8002e78:	409a      	lsls	r2, r3
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b05      	cmp	r3, #5
 8002e88:	d136      	bne.n	8002ef8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 0216 	bic.w	r2, r2, #22
 8002e98:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	695a      	ldr	r2, [r3, #20]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ea8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d103      	bne.n	8002eba <HAL_DMA_IRQHandler+0x1da>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d007      	beq.n	8002eca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 0208 	bic.w	r2, r2, #8
 8002ec8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ece:	223f      	movs	r2, #63	; 0x3f
 8002ed0:	409a      	lsls	r2, r3
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d07d      	beq.n	8002fea <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	4798      	blx	r3
        }
        return;
 8002ef6:	e078      	b.n	8002fea <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d01c      	beq.n	8002f40 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d108      	bne.n	8002f26 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d030      	beq.n	8002f7e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	4798      	blx	r3
 8002f24:	e02b      	b.n	8002f7e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d027      	beq.n	8002f7e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	4798      	blx	r3
 8002f36:	e022      	b.n	8002f7e <HAL_DMA_IRQHandler+0x29e>
 8002f38:	2000002c 	.word	0x2000002c
 8002f3c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10f      	bne.n	8002f6e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0210 	bic.w	r2, r2, #16
 8002f5c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d003      	beq.n	8002f7e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d032      	beq.n	8002fec <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d022      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2205      	movs	r2, #5
 8002f96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 0201 	bic.w	r2, r2, #1
 8002fa8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	3301      	adds	r3, #1
 8002fae:	60bb      	str	r3, [r7, #8]
 8002fb0:	697a      	ldr	r2, [r7, #20]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d307      	bcc.n	8002fc6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d1f2      	bne.n	8002faa <HAL_DMA_IRQHandler+0x2ca>
 8002fc4:	e000      	b.n	8002fc8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002fc6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d005      	beq.n	8002fec <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	4798      	blx	r3
 8002fe8:	e000      	b.n	8002fec <HAL_DMA_IRQHandler+0x30c>
        return;
 8002fea:	bf00      	nop
    }
  }
}
 8002fec:	3718      	adds	r7, #24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop

08002ff4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
 8003000:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003010:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	683a      	ldr	r2, [r7, #0]
 8003018:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	2b40      	cmp	r3, #64	; 0x40
 8003020:	d108      	bne.n	8003034 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003032:	e007      	b.n	8003044 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68ba      	ldr	r2, [r7, #8]
 800303a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	60da      	str	r2, [r3, #12]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	b2db      	uxtb	r3, r3
 800305e:	3b10      	subs	r3, #16
 8003060:	4a14      	ldr	r2, [pc, #80]	; (80030b4 <DMA_CalcBaseAndBitshift+0x64>)
 8003062:	fba2 2303 	umull	r2, r3, r2, r3
 8003066:	091b      	lsrs	r3, r3, #4
 8003068:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800306a:	4a13      	ldr	r2, [pc, #76]	; (80030b8 <DMA_CalcBaseAndBitshift+0x68>)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	4413      	add	r3, r2
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	461a      	mov	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2b03      	cmp	r3, #3
 800307c:	d909      	bls.n	8003092 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003086:	f023 0303 	bic.w	r3, r3, #3
 800308a:	1d1a      	adds	r2, r3, #4
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	659a      	str	r2, [r3, #88]	; 0x58
 8003090:	e007      	b.n	80030a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800309a:	f023 0303 	bic.w	r3, r3, #3
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3714      	adds	r7, #20
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	aaaaaaab 	.word	0xaaaaaaab
 80030b8:	0800ff7c 	.word	0x0800ff7c

080030bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d11f      	bne.n	8003116 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	2b03      	cmp	r3, #3
 80030da:	d855      	bhi.n	8003188 <DMA_CheckFifoParam+0xcc>
 80030dc:	a201      	add	r2, pc, #4	; (adr r2, 80030e4 <DMA_CheckFifoParam+0x28>)
 80030de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e2:	bf00      	nop
 80030e4:	080030f5 	.word	0x080030f5
 80030e8:	08003107 	.word	0x08003107
 80030ec:	080030f5 	.word	0x080030f5
 80030f0:	08003189 	.word	0x08003189
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d045      	beq.n	800318c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003104:	e042      	b.n	800318c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800310e:	d13f      	bne.n	8003190 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003114:	e03c      	b.n	8003190 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800311e:	d121      	bne.n	8003164 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	2b03      	cmp	r3, #3
 8003124:	d836      	bhi.n	8003194 <DMA_CheckFifoParam+0xd8>
 8003126:	a201      	add	r2, pc, #4	; (adr r2, 800312c <DMA_CheckFifoParam+0x70>)
 8003128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800312c:	0800313d 	.word	0x0800313d
 8003130:	08003143 	.word	0x08003143
 8003134:	0800313d 	.word	0x0800313d
 8003138:	08003155 	.word	0x08003155
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	73fb      	strb	r3, [r7, #15]
      break;
 8003140:	e02f      	b.n	80031a2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003146:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d024      	beq.n	8003198 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003152:	e021      	b.n	8003198 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003158:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800315c:	d11e      	bne.n	800319c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003162:	e01b      	b.n	800319c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	2b02      	cmp	r3, #2
 8003168:	d902      	bls.n	8003170 <DMA_CheckFifoParam+0xb4>
 800316a:	2b03      	cmp	r3, #3
 800316c:	d003      	beq.n	8003176 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800316e:	e018      	b.n	80031a2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	73fb      	strb	r3, [r7, #15]
      break;
 8003174:	e015      	b.n	80031a2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00e      	beq.n	80031a0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	73fb      	strb	r3, [r7, #15]
      break;
 8003186:	e00b      	b.n	80031a0 <DMA_CheckFifoParam+0xe4>
      break;
 8003188:	bf00      	nop
 800318a:	e00a      	b.n	80031a2 <DMA_CheckFifoParam+0xe6>
      break;
 800318c:	bf00      	nop
 800318e:	e008      	b.n	80031a2 <DMA_CheckFifoParam+0xe6>
      break;
 8003190:	bf00      	nop
 8003192:	e006      	b.n	80031a2 <DMA_CheckFifoParam+0xe6>
      break;
 8003194:	bf00      	nop
 8003196:	e004      	b.n	80031a2 <DMA_CheckFifoParam+0xe6>
      break;
 8003198:	bf00      	nop
 800319a:	e002      	b.n	80031a2 <DMA_CheckFifoParam+0xe6>
      break;   
 800319c:	bf00      	nop
 800319e:	e000      	b.n	80031a2 <DMA_CheckFifoParam+0xe6>
      break;
 80031a0:	bf00      	nop
    }
  } 
  
  return status; 
 80031a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b089      	sub	sp, #36	; 0x24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031ba:	2300      	movs	r3, #0
 80031bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031be:	2300      	movs	r3, #0
 80031c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031c6:	2300      	movs	r3, #0
 80031c8:	61fb      	str	r3, [r7, #28]
 80031ca:	e159      	b.n	8003480 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031cc:	2201      	movs	r2, #1
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	4013      	ands	r3, r2
 80031de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	f040 8148 	bne.w	800347a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d00b      	beq.n	800320a <HAL_GPIO_Init+0x5a>
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d007      	beq.n	800320a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031fe:	2b11      	cmp	r3, #17
 8003200:	d003      	beq.n	800320a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	2b12      	cmp	r3, #18
 8003208:	d130      	bne.n	800326c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	2203      	movs	r2, #3
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	43db      	mvns	r3, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	4013      	ands	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	68da      	ldr	r2, [r3, #12]
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	fa02 f303 	lsl.w	r3, r2, r3
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	4313      	orrs	r3, r2
 8003232:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003240:	2201      	movs	r2, #1
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4013      	ands	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	091b      	lsrs	r3, r3, #4
 8003256:	f003 0201 	and.w	r2, r3, #1
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4313      	orrs	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	005b      	lsls	r3, r3, #1
 8003276:	2203      	movs	r2, #3
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	43db      	mvns	r3, r3
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	4013      	ands	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4313      	orrs	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d003      	beq.n	80032ac <HAL_GPIO_Init+0xfc>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b12      	cmp	r3, #18
 80032aa:	d123      	bne.n	80032f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	08da      	lsrs	r2, r3, #3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	3208      	adds	r2, #8
 80032b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	220f      	movs	r2, #15
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	43db      	mvns	r3, r3
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	4013      	ands	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	691a      	ldr	r2, [r3, #16]
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	08da      	lsrs	r2, r3, #3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	3208      	adds	r2, #8
 80032ee:	69b9      	ldr	r1, [r7, #24]
 80032f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	2203      	movs	r2, #3
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4013      	ands	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 0203 	and.w	r2, r3, #3
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 80a2 	beq.w	800347a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	4b56      	ldr	r3, [pc, #344]	; (8003494 <HAL_GPIO_Init+0x2e4>)
 800333c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333e:	4a55      	ldr	r2, [pc, #340]	; (8003494 <HAL_GPIO_Init+0x2e4>)
 8003340:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003344:	6453      	str	r3, [r2, #68]	; 0x44
 8003346:	4b53      	ldr	r3, [pc, #332]	; (8003494 <HAL_GPIO_Init+0x2e4>)
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003352:	4a51      	ldr	r2, [pc, #324]	; (8003498 <HAL_GPIO_Init+0x2e8>)
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	089b      	lsrs	r3, r3, #2
 8003358:	3302      	adds	r3, #2
 800335a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	220f      	movs	r2, #15
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43db      	mvns	r3, r3
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	4013      	ands	r3, r2
 8003374:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a48      	ldr	r2, [pc, #288]	; (800349c <HAL_GPIO_Init+0x2ec>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d019      	beq.n	80033b2 <HAL_GPIO_Init+0x202>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a47      	ldr	r2, [pc, #284]	; (80034a0 <HAL_GPIO_Init+0x2f0>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d013      	beq.n	80033ae <HAL_GPIO_Init+0x1fe>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a46      	ldr	r2, [pc, #280]	; (80034a4 <HAL_GPIO_Init+0x2f4>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d00d      	beq.n	80033aa <HAL_GPIO_Init+0x1fa>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a45      	ldr	r2, [pc, #276]	; (80034a8 <HAL_GPIO_Init+0x2f8>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d007      	beq.n	80033a6 <HAL_GPIO_Init+0x1f6>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a44      	ldr	r2, [pc, #272]	; (80034ac <HAL_GPIO_Init+0x2fc>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d101      	bne.n	80033a2 <HAL_GPIO_Init+0x1f2>
 800339e:	2304      	movs	r3, #4
 80033a0:	e008      	b.n	80033b4 <HAL_GPIO_Init+0x204>
 80033a2:	2307      	movs	r3, #7
 80033a4:	e006      	b.n	80033b4 <HAL_GPIO_Init+0x204>
 80033a6:	2303      	movs	r3, #3
 80033a8:	e004      	b.n	80033b4 <HAL_GPIO_Init+0x204>
 80033aa:	2302      	movs	r3, #2
 80033ac:	e002      	b.n	80033b4 <HAL_GPIO_Init+0x204>
 80033ae:	2301      	movs	r3, #1
 80033b0:	e000      	b.n	80033b4 <HAL_GPIO_Init+0x204>
 80033b2:	2300      	movs	r3, #0
 80033b4:	69fa      	ldr	r2, [r7, #28]
 80033b6:	f002 0203 	and.w	r2, r2, #3
 80033ba:	0092      	lsls	r2, r2, #2
 80033bc:	4093      	lsls	r3, r2
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033c4:	4934      	ldr	r1, [pc, #208]	; (8003498 <HAL_GPIO_Init+0x2e8>)
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	089b      	lsrs	r3, r3, #2
 80033ca:	3302      	adds	r3, #2
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033d2:	4b37      	ldr	r3, [pc, #220]	; (80034b0 <HAL_GPIO_Init+0x300>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	43db      	mvns	r3, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4013      	ands	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033f6:	4a2e      	ldr	r2, [pc, #184]	; (80034b0 <HAL_GPIO_Init+0x300>)
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80033fc:	4b2c      	ldr	r3, [pc, #176]	; (80034b0 <HAL_GPIO_Init+0x300>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	43db      	mvns	r3, r3
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	4013      	ands	r3, r2
 800340a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	4313      	orrs	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003420:	4a23      	ldr	r2, [pc, #140]	; (80034b0 <HAL_GPIO_Init+0x300>)
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003426:	4b22      	ldr	r3, [pc, #136]	; (80034b0 <HAL_GPIO_Init+0x300>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	43db      	mvns	r3, r3
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	4013      	ands	r3, r2
 8003434:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d003      	beq.n	800344a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003442:	69ba      	ldr	r2, [r7, #24]
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	4313      	orrs	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800344a:	4a19      	ldr	r2, [pc, #100]	; (80034b0 <HAL_GPIO_Init+0x300>)
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003450:	4b17      	ldr	r3, [pc, #92]	; (80034b0 <HAL_GPIO_Init+0x300>)
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	43db      	mvns	r3, r3
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	4013      	ands	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d003      	beq.n	8003474 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003474:	4a0e      	ldr	r2, [pc, #56]	; (80034b0 <HAL_GPIO_Init+0x300>)
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	3301      	adds	r3, #1
 800347e:	61fb      	str	r3, [r7, #28]
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	2b0f      	cmp	r3, #15
 8003484:	f67f aea2 	bls.w	80031cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003488:	bf00      	nop
 800348a:	3724      	adds	r7, #36	; 0x24
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	40023800 	.word	0x40023800
 8003498:	40013800 	.word	0x40013800
 800349c:	40020000 	.word	0x40020000
 80034a0:	40020400 	.word	0x40020400
 80034a4:	40020800 	.word	0x40020800
 80034a8:	40020c00 	.word	0x40020c00
 80034ac:	40021000 	.word	0x40021000
 80034b0:	40013c00 	.word	0x40013c00

080034b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	460b      	mov	r3, r1
 80034be:	807b      	strh	r3, [r7, #2]
 80034c0:	4613      	mov	r3, r2
 80034c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034c4:	787b      	ldrb	r3, [r7, #1]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ca:	887a      	ldrh	r2, [r7, #2]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034d0:	e003      	b.n	80034da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034d2:	887b      	ldrh	r3, [r7, #2]
 80034d4:	041a      	lsls	r2, r3, #16
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	619a      	str	r2, [r3, #24]
}
 80034da:	bf00      	nop
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b083      	sub	sp, #12
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
 80034ee:	460b      	mov	r3, r1
 80034f0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	695a      	ldr	r2, [r3, #20]
 80034f6:	887b      	ldrh	r3, [r7, #2]
 80034f8:	401a      	ands	r2, r3
 80034fa:	887b      	ldrh	r3, [r7, #2]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d104      	bne.n	800350a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003500:	887b      	ldrh	r3, [r7, #2]
 8003502:	041a      	lsls	r2, r3, #16
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003508:	e002      	b.n	8003510 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800350a:	887a      	ldrh	r2, [r7, #2]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	619a      	str	r2, [r3, #24]
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003526:	4b08      	ldr	r3, [pc, #32]	; (8003548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003528:	695a      	ldr	r2, [r3, #20]
 800352a:	88fb      	ldrh	r3, [r7, #6]
 800352c:	4013      	ands	r3, r2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d006      	beq.n	8003540 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003532:	4a05      	ldr	r2, [pc, #20]	; (8003548 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003534:	88fb      	ldrh	r3, [r7, #6]
 8003536:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003538:	88fb      	ldrh	r3, [r7, #6]
 800353a:	4618      	mov	r0, r3
 800353c:	f7fd fda0 	bl	8001080 <HAL_GPIO_EXTI_Callback>
  }
}
 8003540:	bf00      	nop
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	40013c00 	.word	0x40013c00

0800354c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800354c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800354e:	b08f      	sub	sp, #60	; 0x3c
 8003550:	af0a      	add	r7, sp, #40	; 0x28
 8003552:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e054      	b.n	8003608 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b00      	cmp	r3, #0
 800356e:	d106      	bne.n	800357e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f00b fd21 	bl	800efc0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2203      	movs	r2, #3
 8003582:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800358a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800358e:	2b00      	cmp	r3, #0
 8003590:	d102      	bne.n	8003598 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4618      	mov	r0, r3
 800359e:	f005 fa47 	bl	8008a30 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	603b      	str	r3, [r7, #0]
 80035a8:	687e      	ldr	r6, [r7, #4]
 80035aa:	466d      	mov	r5, sp
 80035ac:	f106 0410 	add.w	r4, r6, #16
 80035b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035b8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80035bc:	e885 0003 	stmia.w	r5, {r0, r1}
 80035c0:	1d33      	adds	r3, r6, #4
 80035c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035c4:	6838      	ldr	r0, [r7, #0]
 80035c6:	f005 f9c1 	bl	800894c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2101      	movs	r1, #1
 80035d0:	4618      	mov	r0, r3
 80035d2:	f005 fa3e 	bl	8008a52 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	603b      	str	r3, [r7, #0]
 80035dc:	687e      	ldr	r6, [r7, #4]
 80035de:	466d      	mov	r5, sp
 80035e0:	f106 0410 	add.w	r4, r6, #16
 80035e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035ec:	e894 0003 	ldmia.w	r4, {r0, r1}
 80035f0:	e885 0003 	stmia.w	r5, {r0, r1}
 80035f4:	1d33      	adds	r3, r6, #4
 80035f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035f8:	6838      	ldr	r0, [r7, #0]
 80035fa:	f005 fb51 	bl	8008ca0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003610 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8003610:	b590      	push	{r4, r7, lr}
 8003612:	b089      	sub	sp, #36	; 0x24
 8003614:	af04      	add	r7, sp, #16
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	4608      	mov	r0, r1
 800361a:	4611      	mov	r1, r2
 800361c:	461a      	mov	r2, r3
 800361e:	4603      	mov	r3, r0
 8003620:	70fb      	strb	r3, [r7, #3]
 8003622:	460b      	mov	r3, r1
 8003624:	70bb      	strb	r3, [r7, #2]
 8003626:	4613      	mov	r3, r2
 8003628:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003630:	2b01      	cmp	r3, #1
 8003632:	d101      	bne.n	8003638 <HAL_HCD_HC_Init+0x28>
 8003634:	2302      	movs	r3, #2
 8003636:	e07f      	b.n	8003738 <HAL_HCD_HC_Init+0x128>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8003640:	78fa      	ldrb	r2, [r7, #3]
 8003642:	6879      	ldr	r1, [r7, #4]
 8003644:	4613      	mov	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	4413      	add	r3, r2
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	440b      	add	r3, r1
 800364e:	333d      	adds	r3, #61	; 0x3d
 8003650:	2200      	movs	r2, #0
 8003652:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003654:	78fa      	ldrb	r2, [r7, #3]
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	4613      	mov	r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	4413      	add	r3, r2
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	440b      	add	r3, r1
 8003662:	3338      	adds	r3, #56	; 0x38
 8003664:	787a      	ldrb	r2, [r7, #1]
 8003666:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8003668:	78fa      	ldrb	r2, [r7, #3]
 800366a:	6879      	ldr	r1, [r7, #4]
 800366c:	4613      	mov	r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	4413      	add	r3, r2
 8003672:	00db      	lsls	r3, r3, #3
 8003674:	440b      	add	r3, r1
 8003676:	3340      	adds	r3, #64	; 0x40
 8003678:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800367a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800367c:	78fa      	ldrb	r2, [r7, #3]
 800367e:	6879      	ldr	r1, [r7, #4]
 8003680:	4613      	mov	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	00db      	lsls	r3, r3, #3
 8003688:	440b      	add	r3, r1
 800368a:	3339      	adds	r3, #57	; 0x39
 800368c:	78fa      	ldrb	r2, [r7, #3]
 800368e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003690:	78fa      	ldrb	r2, [r7, #3]
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	4613      	mov	r3, r2
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	4413      	add	r3, r2
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	440b      	add	r3, r1
 800369e:	333f      	adds	r3, #63	; 0x3f
 80036a0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80036a4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80036a6:	78fa      	ldrb	r2, [r7, #3]
 80036a8:	78bb      	ldrb	r3, [r7, #2]
 80036aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036ae:	b2d8      	uxtb	r0, r3
 80036b0:	6879      	ldr	r1, [r7, #4]
 80036b2:	4613      	mov	r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	4413      	add	r3, r2
 80036b8:	00db      	lsls	r3, r3, #3
 80036ba:	440b      	add	r3, r1
 80036bc:	333a      	adds	r3, #58	; 0x3a
 80036be:	4602      	mov	r2, r0
 80036c0:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80036c2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	da0a      	bge.n	80036e0 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80036ca:	78fa      	ldrb	r2, [r7, #3]
 80036cc:	6879      	ldr	r1, [r7, #4]
 80036ce:	4613      	mov	r3, r2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	4413      	add	r3, r2
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	440b      	add	r3, r1
 80036d8:	333b      	adds	r3, #59	; 0x3b
 80036da:	2201      	movs	r2, #1
 80036dc:	701a      	strb	r2, [r3, #0]
 80036de:	e009      	b.n	80036f4 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80036e0:	78fa      	ldrb	r2, [r7, #3]
 80036e2:	6879      	ldr	r1, [r7, #4]
 80036e4:	4613      	mov	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4413      	add	r3, r2
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	440b      	add	r3, r1
 80036ee:	333b      	adds	r3, #59	; 0x3b
 80036f0:	2200      	movs	r2, #0
 80036f2:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80036f4:	78fa      	ldrb	r2, [r7, #3]
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4413      	add	r3, r2
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	440b      	add	r3, r1
 8003702:	333c      	adds	r3, #60	; 0x3c
 8003704:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003708:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6818      	ldr	r0, [r3, #0]
 800370e:	787c      	ldrb	r4, [r7, #1]
 8003710:	78ba      	ldrb	r2, [r7, #2]
 8003712:	78f9      	ldrb	r1, [r7, #3]
 8003714:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003716:	9302      	str	r3, [sp, #8]
 8003718:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800371c:	9301      	str	r3, [sp, #4]
 800371e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003722:	9300      	str	r3, [sp, #0]
 8003724:	4623      	mov	r3, r4
 8003726:	f005 fc3d 	bl	8008fa4 <USB_HC_Init>
 800372a:	4603      	mov	r3, r0
 800372c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8003736:	7bfb      	ldrb	r3, [r7, #15]
}
 8003738:	4618      	mov	r0, r3
 800373a:	3714      	adds	r7, #20
 800373c:	46bd      	mov	sp, r7
 800373e:	bd90      	pop	{r4, r7, pc}

08003740 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800374c:	2300      	movs	r3, #0
 800374e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003756:	2b01      	cmp	r3, #1
 8003758:	d101      	bne.n	800375e <HAL_HCD_HC_Halt+0x1e>
 800375a:	2302      	movs	r3, #2
 800375c:	e00f      	b.n	800377e <HAL_HCD_HC_Halt+0x3e>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2201      	movs	r2, #1
 8003762:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	78fa      	ldrb	r2, [r7, #3]
 800376c:	4611      	mov	r1, r2
 800376e:	4618      	mov	r0, r3
 8003770:	f005 fe77 	bl	8009462 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800377c:	7bfb      	ldrb	r3, [r7, #15]
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
	...

08003788 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	4608      	mov	r0, r1
 8003792:	4611      	mov	r1, r2
 8003794:	461a      	mov	r2, r3
 8003796:	4603      	mov	r3, r0
 8003798:	70fb      	strb	r3, [r7, #3]
 800379a:	460b      	mov	r3, r1
 800379c:	70bb      	strb	r3, [r7, #2]
 800379e:	4613      	mov	r3, r2
 80037a0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80037a2:	78fa      	ldrb	r2, [r7, #3]
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	4613      	mov	r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	4413      	add	r3, r2
 80037ac:	00db      	lsls	r3, r3, #3
 80037ae:	440b      	add	r3, r1
 80037b0:	333b      	adds	r3, #59	; 0x3b
 80037b2:	78ba      	ldrb	r2, [r7, #2]
 80037b4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80037b6:	78fa      	ldrb	r2, [r7, #3]
 80037b8:	6879      	ldr	r1, [r7, #4]
 80037ba:	4613      	mov	r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	4413      	add	r3, r2
 80037c0:	00db      	lsls	r3, r3, #3
 80037c2:	440b      	add	r3, r1
 80037c4:	333f      	adds	r3, #63	; 0x3f
 80037c6:	787a      	ldrb	r2, [r7, #1]
 80037c8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80037ca:	7c3b      	ldrb	r3, [r7, #16]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d114      	bne.n	80037fa <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80037d0:	78fa      	ldrb	r2, [r7, #3]
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	4413      	add	r3, r2
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	440b      	add	r3, r1
 80037de:	3342      	adds	r3, #66	; 0x42
 80037e0:	2203      	movs	r2, #3
 80037e2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80037e4:	78fa      	ldrb	r2, [r7, #3]
 80037e6:	6879      	ldr	r1, [r7, #4]
 80037e8:	4613      	mov	r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	4413      	add	r3, r2
 80037ee:	00db      	lsls	r3, r3, #3
 80037f0:	440b      	add	r3, r1
 80037f2:	333d      	adds	r3, #61	; 0x3d
 80037f4:	7f3a      	ldrb	r2, [r7, #28]
 80037f6:	701a      	strb	r2, [r3, #0]
 80037f8:	e009      	b.n	800380e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80037fa:	78fa      	ldrb	r2, [r7, #3]
 80037fc:	6879      	ldr	r1, [r7, #4]
 80037fe:	4613      	mov	r3, r2
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	4413      	add	r3, r2
 8003804:	00db      	lsls	r3, r3, #3
 8003806:	440b      	add	r3, r1
 8003808:	3342      	adds	r3, #66	; 0x42
 800380a:	2202      	movs	r2, #2
 800380c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800380e:	787b      	ldrb	r3, [r7, #1]
 8003810:	2b03      	cmp	r3, #3
 8003812:	f200 80d6 	bhi.w	80039c2 <HAL_HCD_HC_SubmitRequest+0x23a>
 8003816:	a201      	add	r2, pc, #4	; (adr r2, 800381c <HAL_HCD_HC_SubmitRequest+0x94>)
 8003818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800381c:	0800382d 	.word	0x0800382d
 8003820:	080039ad 	.word	0x080039ad
 8003824:	08003899 	.word	0x08003899
 8003828:	08003923 	.word	0x08003923
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800382c:	7c3b      	ldrb	r3, [r7, #16]
 800382e:	2b01      	cmp	r3, #1
 8003830:	f040 80c9 	bne.w	80039c6 <HAL_HCD_HC_SubmitRequest+0x23e>
 8003834:	78bb      	ldrb	r3, [r7, #2]
 8003836:	2b00      	cmp	r3, #0
 8003838:	f040 80c5 	bne.w	80039c6 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 800383c:	8b3b      	ldrh	r3, [r7, #24]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d109      	bne.n	8003856 <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8003842:	78fa      	ldrb	r2, [r7, #3]
 8003844:	6879      	ldr	r1, [r7, #4]
 8003846:	4613      	mov	r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	4413      	add	r3, r2
 800384c:	00db      	lsls	r3, r3, #3
 800384e:	440b      	add	r3, r1
 8003850:	3351      	adds	r3, #81	; 0x51
 8003852:	2201      	movs	r2, #1
 8003854:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003856:	78fa      	ldrb	r2, [r7, #3]
 8003858:	6879      	ldr	r1, [r7, #4]
 800385a:	4613      	mov	r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	4413      	add	r3, r2
 8003860:	00db      	lsls	r3, r3, #3
 8003862:	440b      	add	r3, r1
 8003864:	3351      	adds	r3, #81	; 0x51
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10a      	bne.n	8003882 <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800386c:	78fa      	ldrb	r2, [r7, #3]
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	4613      	mov	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4413      	add	r3, r2
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	440b      	add	r3, r1
 800387a:	3342      	adds	r3, #66	; 0x42
 800387c:	2200      	movs	r2, #0
 800387e:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003880:	e0a1      	b.n	80039c6 <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003882:	78fa      	ldrb	r2, [r7, #3]
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	4613      	mov	r3, r2
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	4413      	add	r3, r2
 800388c:	00db      	lsls	r3, r3, #3
 800388e:	440b      	add	r3, r1
 8003890:	3342      	adds	r3, #66	; 0x42
 8003892:	2202      	movs	r2, #2
 8003894:	701a      	strb	r2, [r3, #0]
      break;
 8003896:	e096      	b.n	80039c6 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003898:	78bb      	ldrb	r3, [r7, #2]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d120      	bne.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800389e:	78fa      	ldrb	r2, [r7, #3]
 80038a0:	6879      	ldr	r1, [r7, #4]
 80038a2:	4613      	mov	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	4413      	add	r3, r2
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	440b      	add	r3, r1
 80038ac:	3351      	adds	r3, #81	; 0x51
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10a      	bne.n	80038ca <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80038b4:	78fa      	ldrb	r2, [r7, #3]
 80038b6:	6879      	ldr	r1, [r7, #4]
 80038b8:	4613      	mov	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	4413      	add	r3, r2
 80038be:	00db      	lsls	r3, r3, #3
 80038c0:	440b      	add	r3, r1
 80038c2:	3342      	adds	r3, #66	; 0x42
 80038c4:	2200      	movs	r2, #0
 80038c6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80038c8:	e07e      	b.n	80039c8 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80038ca:	78fa      	ldrb	r2, [r7, #3]
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	4613      	mov	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4413      	add	r3, r2
 80038d4:	00db      	lsls	r3, r3, #3
 80038d6:	440b      	add	r3, r1
 80038d8:	3342      	adds	r3, #66	; 0x42
 80038da:	2202      	movs	r2, #2
 80038dc:	701a      	strb	r2, [r3, #0]
      break;
 80038de:	e073      	b.n	80039c8 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	440b      	add	r3, r1
 80038ee:	3350      	adds	r3, #80	; 0x50
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10a      	bne.n	800390c <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80038f6:	78fa      	ldrb	r2, [r7, #3]
 80038f8:	6879      	ldr	r1, [r7, #4]
 80038fa:	4613      	mov	r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	4413      	add	r3, r2
 8003900:	00db      	lsls	r3, r3, #3
 8003902:	440b      	add	r3, r1
 8003904:	3342      	adds	r3, #66	; 0x42
 8003906:	2200      	movs	r2, #0
 8003908:	701a      	strb	r2, [r3, #0]
      break;
 800390a:	e05d      	b.n	80039c8 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800390c:	78fa      	ldrb	r2, [r7, #3]
 800390e:	6879      	ldr	r1, [r7, #4]
 8003910:	4613      	mov	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4413      	add	r3, r2
 8003916:	00db      	lsls	r3, r3, #3
 8003918:	440b      	add	r3, r1
 800391a:	3342      	adds	r3, #66	; 0x42
 800391c:	2202      	movs	r2, #2
 800391e:	701a      	strb	r2, [r3, #0]
      break;
 8003920:	e052      	b.n	80039c8 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003922:	78bb      	ldrb	r3, [r7, #2]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d120      	bne.n	800396a <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003928:	78fa      	ldrb	r2, [r7, #3]
 800392a:	6879      	ldr	r1, [r7, #4]
 800392c:	4613      	mov	r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	4413      	add	r3, r2
 8003932:	00db      	lsls	r3, r3, #3
 8003934:	440b      	add	r3, r1
 8003936:	3351      	adds	r3, #81	; 0x51
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10a      	bne.n	8003954 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800393e:	78fa      	ldrb	r2, [r7, #3]
 8003940:	6879      	ldr	r1, [r7, #4]
 8003942:	4613      	mov	r3, r2
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	4413      	add	r3, r2
 8003948:	00db      	lsls	r3, r3, #3
 800394a:	440b      	add	r3, r1
 800394c:	3342      	adds	r3, #66	; 0x42
 800394e:	2200      	movs	r2, #0
 8003950:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003952:	e039      	b.n	80039c8 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003954:	78fa      	ldrb	r2, [r7, #3]
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	4613      	mov	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4413      	add	r3, r2
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	440b      	add	r3, r1
 8003962:	3342      	adds	r3, #66	; 0x42
 8003964:	2202      	movs	r2, #2
 8003966:	701a      	strb	r2, [r3, #0]
      break;
 8003968:	e02e      	b.n	80039c8 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800396a:	78fa      	ldrb	r2, [r7, #3]
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	4613      	mov	r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	4413      	add	r3, r2
 8003974:	00db      	lsls	r3, r3, #3
 8003976:	440b      	add	r3, r1
 8003978:	3350      	adds	r3, #80	; 0x50
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d10a      	bne.n	8003996 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003980:	78fa      	ldrb	r2, [r7, #3]
 8003982:	6879      	ldr	r1, [r7, #4]
 8003984:	4613      	mov	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	4413      	add	r3, r2
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	440b      	add	r3, r1
 800398e:	3342      	adds	r3, #66	; 0x42
 8003990:	2200      	movs	r2, #0
 8003992:	701a      	strb	r2, [r3, #0]
      break;
 8003994:	e018      	b.n	80039c8 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003996:	78fa      	ldrb	r2, [r7, #3]
 8003998:	6879      	ldr	r1, [r7, #4]
 800399a:	4613      	mov	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	4413      	add	r3, r2
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	440b      	add	r3, r1
 80039a4:	3342      	adds	r3, #66	; 0x42
 80039a6:	2202      	movs	r2, #2
 80039a8:	701a      	strb	r2, [r3, #0]
      break;
 80039aa:	e00d      	b.n	80039c8 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80039ac:	78fa      	ldrb	r2, [r7, #3]
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	4613      	mov	r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4413      	add	r3, r2
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	440b      	add	r3, r1
 80039ba:	3342      	adds	r3, #66	; 0x42
 80039bc:	2200      	movs	r2, #0
 80039be:	701a      	strb	r2, [r3, #0]
      break;
 80039c0:	e002      	b.n	80039c8 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 80039c2:	bf00      	nop
 80039c4:	e000      	b.n	80039c8 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 80039c6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80039c8:	78fa      	ldrb	r2, [r7, #3]
 80039ca:	6879      	ldr	r1, [r7, #4]
 80039cc:	4613      	mov	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	4413      	add	r3, r2
 80039d2:	00db      	lsls	r3, r3, #3
 80039d4:	440b      	add	r3, r1
 80039d6:	3344      	adds	r3, #68	; 0x44
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80039dc:	78fa      	ldrb	r2, [r7, #3]
 80039de:	8b39      	ldrh	r1, [r7, #24]
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	4613      	mov	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	4413      	add	r3, r2
 80039e8:	00db      	lsls	r3, r3, #3
 80039ea:	4403      	add	r3, r0
 80039ec:	3348      	adds	r3, #72	; 0x48
 80039ee:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80039f0:	78fa      	ldrb	r2, [r7, #3]
 80039f2:	6879      	ldr	r1, [r7, #4]
 80039f4:	4613      	mov	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	4413      	add	r3, r2
 80039fa:	00db      	lsls	r3, r3, #3
 80039fc:	440b      	add	r3, r1
 80039fe:	335c      	adds	r3, #92	; 0x5c
 8003a00:	2200      	movs	r2, #0
 8003a02:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003a04:	78fa      	ldrb	r2, [r7, #3]
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	440b      	add	r3, r1
 8003a12:	334c      	adds	r3, #76	; 0x4c
 8003a14:	2200      	movs	r2, #0
 8003a16:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003a18:	78fa      	ldrb	r2, [r7, #3]
 8003a1a:	6879      	ldr	r1, [r7, #4]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	440b      	add	r3, r1
 8003a26:	3339      	adds	r3, #57	; 0x39
 8003a28:	78fa      	ldrb	r2, [r7, #3]
 8003a2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003a2c:	78fa      	ldrb	r2, [r7, #3]
 8003a2e:	6879      	ldr	r1, [r7, #4]
 8003a30:	4613      	mov	r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	4413      	add	r3, r2
 8003a36:	00db      	lsls	r3, r3, #3
 8003a38:	440b      	add	r3, r1
 8003a3a:	335d      	adds	r3, #93	; 0x5d
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6818      	ldr	r0, [r3, #0]
 8003a44:	78fa      	ldrb	r2, [r7, #3]
 8003a46:	4613      	mov	r3, r2
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	4413      	add	r3, r2
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	3338      	adds	r3, #56	; 0x38
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	18d1      	adds	r1, r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	f005 fbac 	bl	80091b8 <USB_HC_StartXfer>
 8003a60:	4603      	mov	r3, r0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop

08003a6c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f005 f8c9 	bl	8008c1a <USB_GetMode>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	f040 80ef 	bne.w	8003c6e <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f005 f8ad 	bl	8008bf4 <USB_ReadInterrupts>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f000 80e5 	beq.w	8003c6c <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f005 f8a4 	bl	8008bf4 <USB_ReadInterrupts>
 8003aac:	4603      	mov	r3, r0
 8003aae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ab2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ab6:	d104      	bne.n	8003ac2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003ac0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f005 f894 	bl	8008bf4 <USB_ReadInterrupts>
 8003acc:	4603      	mov	r3, r0
 8003ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ad2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ad6:	d104      	bne.n	8003ae2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003ae0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f005 f884 	bl	8008bf4 <USB_ReadInterrupts>
 8003aec:	4603      	mov	r3, r0
 8003aee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003af2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003af6:	d104      	bne.n	8003b02 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003b00:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f005 f874 	bl	8008bf4 <USB_ReadInterrupts>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d103      	bne.n	8003b1e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4618      	mov	r0, r3
 8003b24:	f005 f866 	bl	8008bf4 <USB_ReadInterrupts>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b32:	d115      	bne.n	8003b60 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003b3c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d108      	bne.n	8003b60 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f00b fab4 	bl	800f0bc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2101      	movs	r1, #1
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f005 f95c 	bl	8008e18 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f005 f845 	bl	8008bf4 <USB_ReadInterrupts>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b74:	d102      	bne.n	8003b7c <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f001 f966 	bl	8004e48 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f005 f837 	bl	8008bf4 <USB_ReadInterrupts>
 8003b86:	4603      	mov	r3, r0
 8003b88:	f003 0308 	and.w	r3, r3, #8
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d106      	bne.n	8003b9e <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f00b fa77 	bl	800f084 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	2208      	movs	r2, #8
 8003b9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f005 f826 	bl	8008bf4 <USB_ReadInterrupts>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003bb2:	d138      	bne.n	8003c26 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f005 fc41 	bl	8009440 <USB_HC_ReadInterrupt>
 8003bbe:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	617b      	str	r3, [r7, #20]
 8003bc4:	e025      	b.n	8003c12 <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f003 030f 	and.w	r3, r3, #15
 8003bcc:	68ba      	ldr	r2, [r7, #8]
 8003bce:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d018      	beq.n	8003c0c <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	015a      	lsls	r2, r3, #5
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	4413      	add	r3, r2
 8003be2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bf0:	d106      	bne.n	8003c00 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 f8cf 	bl	8003d9c <HCD_HC_IN_IRQHandler>
 8003bfe:	e005      	b.n	8003c0c <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	4619      	mov	r1, r3
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f000 fcfd 	bl	8004606 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	617b      	str	r3, [r7, #20]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d3d4      	bcc.n	8003bc6 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c24:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f004 ffe2 	bl	8008bf4 <USB_ReadInterrupts>
 8003c30:	4603      	mov	r3, r0
 8003c32:	f003 0310 	and.w	r3, r3, #16
 8003c36:	2b10      	cmp	r3, #16
 8003c38:	d101      	bne.n	8003c3e <HAL_HCD_IRQHandler+0x1d2>
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e000      	b.n	8003c40 <HAL_HCD_IRQHandler+0x1d4>
 8003c3e:	2300      	movs	r3, #0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d014      	beq.n	8003c6e <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	699a      	ldr	r2, [r3, #24]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 0210 	bic.w	r2, r2, #16
 8003c52:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f001 f84b 	bl	8004cf0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	699a      	ldr	r2, [r3, #24]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f042 0210 	orr.w	r2, r2, #16
 8003c68:	619a      	str	r2, [r3, #24]
 8003c6a:	e000      	b.n	8003c6e <HAL_HCD_IRQHandler+0x202>
      return;
 8003c6c:	bf00      	nop
    }
  }
}
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d101      	bne.n	8003c8a <HAL_HCD_Start+0x16>
 8003c86:	2302      	movs	r3, #2
 8003c88:	e013      	b.n	8003cb2 <HAL_HCD_Start+0x3e>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f004 feb9 	bl	8008a0e <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2101      	movs	r1, #1
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f005 f91c 	bl	8008ee0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b082      	sub	sp, #8
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d101      	bne.n	8003cd0 <HAL_HCD_Stop+0x16>
 8003ccc:	2302      	movs	r3, #2
 8003cce:	e00d      	b.n	8003cec <HAL_HCD_Stop+0x32>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f005 fcfb 	bl	80096d8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8003cea:	2300      	movs	r3, #0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f005 f8c3 	bl	8008e8c <USB_ResetPort>
 8003d06:	4603      	mov	r3, r0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3708      	adds	r7, #8
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003d1c:	78fa      	ldrb	r2, [r7, #3]
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	4613      	mov	r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4413      	add	r3, r2
 8003d26:	00db      	lsls	r3, r3, #3
 8003d28:	440b      	add	r3, r1
 8003d2a:	335c      	adds	r3, #92	; 0x5c
 8003d2c:	781b      	ldrb	r3, [r3, #0]
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	370c      	adds	r7, #12
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr

08003d3a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b083      	sub	sp, #12
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
 8003d42:	460b      	mov	r3, r1
 8003d44:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003d46:	78fa      	ldrb	r2, [r7, #3]
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	4413      	add	r3, r2
 8003d50:	00db      	lsls	r3, r3, #3
 8003d52:	440b      	add	r3, r1
 8003d54:	334c      	adds	r3, #76	; 0x4c
 8003d56:	681b      	ldr	r3, [r3, #0]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4618      	mov	r0, r3
 8003d72:	f005 f905 	bl	8008f80 <USB_GetCurrentFrame>
 8003d76:	4603      	mov	r3, r0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3708      	adds	r7, #8
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f005 f8e0 	bl	8008f52 <USB_GetHostSpeed>
 8003d92:	4603      	mov	r3, r0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3708      	adds	r7, #8
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b086      	sub	sp, #24
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	460b      	mov	r3, r1
 8003da6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003db2:	78fb      	ldrb	r3, [r7, #3]
 8003db4:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	015a      	lsls	r2, r3, #5
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f003 0304 	and.w	r3, r3, #4
 8003dc8:	2b04      	cmp	r3, #4
 8003dca:	d119      	bne.n	8003e00 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	015a      	lsls	r2, r3, #5
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dd8:	461a      	mov	r2, r3
 8003dda:	2304      	movs	r3, #4
 8003ddc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	015a      	lsls	r2, r3, #5
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	4413      	add	r3, r2
 8003de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	0151      	lsls	r1, r2, #5
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	440a      	add	r2, r1
 8003df4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003df8:	f043 0302 	orr.w	r3, r3, #2
 8003dfc:	60d3      	str	r3, [r2, #12]
 8003dfe:	e0ce      	b.n	8003f9e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	015a      	lsls	r2, r3, #5
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	4413      	add	r3, r2
 8003e08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e16:	d12c      	bne.n	8003e72 <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	015a      	lsls	r2, r3, #5
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	4413      	add	r3, r2
 8003e20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e24:	461a      	mov	r2, r3
 8003e26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e2a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	4613      	mov	r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	4413      	add	r3, r2
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	440b      	add	r3, r1
 8003e3a:	335d      	adds	r3, #93	; 0x5d
 8003e3c:	2207      	movs	r2, #7
 8003e3e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	015a      	lsls	r2, r3, #5
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	4413      	add	r3, r2
 8003e48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	0151      	lsls	r1, r2, #5
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	440a      	add	r2, r1
 8003e56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e5a:	f043 0302 	orr.w	r3, r3, #2
 8003e5e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	b2d2      	uxtb	r2, r2
 8003e68:	4611      	mov	r1, r2
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f005 faf9 	bl	8009462 <USB_HC_Halt>
 8003e70:	e095      	b.n	8003f9e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	015a      	lsls	r2, r3, #5
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	4413      	add	r3, r2
 8003e7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f003 0320 	and.w	r3, r3, #32
 8003e84:	2b20      	cmp	r3, #32
 8003e86:	d109      	bne.n	8003e9c <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	015a      	lsls	r2, r3, #5
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	4413      	add	r3, r2
 8003e90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e94:	461a      	mov	r2, r3
 8003e96:	2320      	movs	r3, #32
 8003e98:	6093      	str	r3, [r2, #8]
 8003e9a:	e080      	b.n	8003f9e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	015a      	lsls	r2, r3, #5
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	4413      	add	r3, r2
 8003ea4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f003 0308 	and.w	r3, r3, #8
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d134      	bne.n	8003f1c <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	015a      	lsls	r2, r3, #5
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	4413      	add	r3, r2
 8003eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	0151      	lsls	r1, r2, #5
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	440a      	add	r2, r1
 8003ec8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ecc:	f043 0302 	orr.w	r3, r3, #2
 8003ed0:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8003ed2:	6879      	ldr	r1, [r7, #4]
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	4413      	add	r3, r2
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	440b      	add	r3, r1
 8003ee0:	335d      	adds	r3, #93	; 0x5d
 8003ee2:	2205      	movs	r2, #5
 8003ee4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	015a      	lsls	r2, r3, #5
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	4413      	add	r3, r2
 8003eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	2310      	movs	r3, #16
 8003ef6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	015a      	lsls	r2, r3, #5
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	4413      	add	r3, r2
 8003f00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f04:	461a      	mov	r2, r3
 8003f06:	2308      	movs	r3, #8
 8003f08:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	b2d2      	uxtb	r2, r2
 8003f12:	4611      	mov	r1, r2
 8003f14:	4618      	mov	r0, r3
 8003f16:	f005 faa4 	bl	8009462 <USB_HC_Halt>
 8003f1a:	e040      	b.n	8003f9e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	015a      	lsls	r2, r3, #5
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	4413      	add	r3, r2
 8003f24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f32:	d134      	bne.n	8003f9e <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	015a      	lsls	r2, r3, #5
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	0151      	lsls	r1, r2, #5
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	440a      	add	r2, r1
 8003f4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f4e:	f043 0302 	orr.w	r3, r3, #2
 8003f52:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	4611      	mov	r1, r2
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f005 fa7f 	bl	8009462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	015a      	lsls	r2, r3, #5
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	4413      	add	r3, r2
 8003f6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f70:	461a      	mov	r2, r3
 8003f72:	2310      	movs	r3, #16
 8003f74:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003f76:	6879      	ldr	r1, [r7, #4]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	4413      	add	r3, r2
 8003f80:	00db      	lsls	r3, r3, #3
 8003f82:	440b      	add	r3, r1
 8003f84:	335d      	adds	r3, #93	; 0x5d
 8003f86:	2208      	movs	r2, #8
 8003f88:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	015a      	lsls	r2, r3, #5
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	4413      	add	r3, r2
 8003f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f96:	461a      	mov	r2, r3
 8003f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f9c:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	015a      	lsls	r2, r3, #5
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fb4:	d122      	bne.n	8003ffc <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	015a      	lsls	r2, r3, #5
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	4413      	add	r3, r2
 8003fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	68fa      	ldr	r2, [r7, #12]
 8003fc6:	0151      	lsls	r1, r2, #5
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	440a      	add	r2, r1
 8003fcc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003fd0:	f043 0302 	orr.w	r3, r3, #2
 8003fd4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	b2d2      	uxtb	r2, r2
 8003fde:	4611      	mov	r1, r2
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f005 fa3e 	bl	8009462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	015a      	lsls	r2, r3, #5
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	4413      	add	r3, r2
 8003fee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ff8:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003ffa:	e300      	b.n	80045fe <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	015a      	lsls	r2, r3, #5
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	4413      	add	r3, r2
 8004004:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	2b01      	cmp	r3, #1
 8004010:	f040 80fd 	bne.w	800420e <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	691b      	ldr	r3, [r3, #16]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d01b      	beq.n	8004054 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800401c:	6879      	ldr	r1, [r7, #4]
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	4613      	mov	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4413      	add	r3, r2
 8004026:	00db      	lsls	r3, r3, #3
 8004028:	440b      	add	r3, r1
 800402a:	3348      	adds	r3, #72	; 0x48
 800402c:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	0159      	lsls	r1, r3, #5
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	440b      	add	r3, r1
 8004036:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8004040:	1ad1      	subs	r1, r2, r3
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	4613      	mov	r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	4413      	add	r3, r2
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	4403      	add	r3, r0
 8004050:	334c      	adds	r3, #76	; 0x4c
 8004052:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004054:	6879      	ldr	r1, [r7, #4]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	4613      	mov	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	4413      	add	r3, r2
 800405e:	00db      	lsls	r3, r3, #3
 8004060:	440b      	add	r3, r1
 8004062:	335d      	adds	r3, #93	; 0x5d
 8004064:	2201      	movs	r2, #1
 8004066:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004068:	6879      	ldr	r1, [r7, #4]
 800406a:	68fa      	ldr	r2, [r7, #12]
 800406c:	4613      	mov	r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	4413      	add	r3, r2
 8004072:	00db      	lsls	r3, r3, #3
 8004074:	440b      	add	r3, r1
 8004076:	3358      	adds	r3, #88	; 0x58
 8004078:	2200      	movs	r2, #0
 800407a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	015a      	lsls	r2, r3, #5
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	4413      	add	r3, r2
 8004084:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004088:	461a      	mov	r2, r3
 800408a:	2301      	movs	r3, #1
 800408c:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800408e:	6879      	ldr	r1, [r7, #4]
 8004090:	68fa      	ldr	r2, [r7, #12]
 8004092:	4613      	mov	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4413      	add	r3, r2
 8004098:	00db      	lsls	r3, r3, #3
 800409a:	440b      	add	r3, r1
 800409c:	333f      	adds	r3, #63	; 0x3f
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00a      	beq.n	80040ba <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80040a4:	6879      	ldr	r1, [r7, #4]
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	4613      	mov	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	440b      	add	r3, r1
 80040b2:	333f      	adds	r3, #63	; 0x3f
 80040b4:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d121      	bne.n	80040fe <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	015a      	lsls	r2, r3, #5
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	4413      	add	r3, r2
 80040c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	0151      	lsls	r1, r2, #5
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	440a      	add	r2, r1
 80040d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80040d4:	f043 0302 	orr.w	r3, r3, #2
 80040d8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	b2d2      	uxtb	r2, r2
 80040e2:	4611      	mov	r1, r2
 80040e4:	4618      	mov	r0, r3
 80040e6:	f005 f9bc 	bl	8009462 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	015a      	lsls	r2, r3, #5
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	4413      	add	r3, r2
 80040f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040f6:	461a      	mov	r2, r3
 80040f8:	2310      	movs	r3, #16
 80040fa:	6093      	str	r3, [r2, #8]
 80040fc:	e070      	b.n	80041e0 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80040fe:	6879      	ldr	r1, [r7, #4]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	440b      	add	r3, r1
 800410c:	333f      	adds	r3, #63	; 0x3f
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	2b03      	cmp	r3, #3
 8004112:	d12a      	bne.n	800416a <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	015a      	lsls	r2, r3, #5
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	4413      	add	r3, r2
 800411c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	0151      	lsls	r1, r2, #5
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	440a      	add	r2, r1
 800412a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800412e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004132:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004134:	6879      	ldr	r1, [r7, #4]
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	00db      	lsls	r3, r3, #3
 8004140:	440b      	add	r3, r1
 8004142:	335c      	adds	r3, #92	; 0x5c
 8004144:	2201      	movs	r2, #1
 8004146:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	b2d8      	uxtb	r0, r3
 800414c:	6879      	ldr	r1, [r7, #4]
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	4613      	mov	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4413      	add	r3, r2
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	440b      	add	r3, r1
 800415a:	335c      	adds	r3, #92	; 0x5c
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	461a      	mov	r2, r3
 8004160:	4601      	mov	r1, r0
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f00a ffb8 	bl	800f0d8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004168:	e03a      	b.n	80041e0 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	4613      	mov	r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	4413      	add	r3, r2
 8004174:	00db      	lsls	r3, r3, #3
 8004176:	440b      	add	r3, r1
 8004178:	333f      	adds	r3, #63	; 0x3f
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d12f      	bne.n	80041e0 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004180:	6879      	ldr	r1, [r7, #4]
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	4613      	mov	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4413      	add	r3, r2
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	440b      	add	r3, r1
 800418e:	335c      	adds	r3, #92	; 0x5c
 8004190:	2201      	movs	r2, #1
 8004192:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	4613      	mov	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	4413      	add	r3, r2
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	440b      	add	r3, r1
 80041a2:	3350      	adds	r3, #80	; 0x50
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	f083 0301 	eor.w	r3, r3, #1
 80041aa:	b2d8      	uxtb	r0, r3
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	4613      	mov	r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	4413      	add	r3, r2
 80041b6:	00db      	lsls	r3, r3, #3
 80041b8:	440b      	add	r3, r1
 80041ba:	3350      	adds	r3, #80	; 0x50
 80041bc:	4602      	mov	r2, r0
 80041be:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	b2d8      	uxtb	r0, r3
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	68fa      	ldr	r2, [r7, #12]
 80041c8:	4613      	mov	r3, r2
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	4413      	add	r3, r2
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	440b      	add	r3, r1
 80041d2:	335c      	adds	r3, #92	; 0x5c
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	461a      	mov	r2, r3
 80041d8:	4601      	mov	r1, r0
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f00a ff7c 	bl	800f0d8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80041e0:	6879      	ldr	r1, [r7, #4]
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	4613      	mov	r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	4413      	add	r3, r2
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	440b      	add	r3, r1
 80041ee:	3350      	adds	r3, #80	; 0x50
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	f083 0301 	eor.w	r3, r3, #1
 80041f6:	b2d8      	uxtb	r0, r3
 80041f8:	6879      	ldr	r1, [r7, #4]
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	4613      	mov	r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	00db      	lsls	r3, r3, #3
 8004204:	440b      	add	r3, r1
 8004206:	3350      	adds	r3, #80	; 0x50
 8004208:	4602      	mov	r2, r0
 800420a:	701a      	strb	r2, [r3, #0]
}
 800420c:	e1f7      	b.n	80045fe <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	015a      	lsls	r2, r3, #5
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	4413      	add	r3, r2
 8004216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b02      	cmp	r3, #2
 8004222:	f040 811a 	bne.w	800445a <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	015a      	lsls	r2, r3, #5
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	4413      	add	r3, r2
 800422e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	68fa      	ldr	r2, [r7, #12]
 8004236:	0151      	lsls	r1, r2, #5
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	440a      	add	r2, r1
 800423c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004240:	f023 0302 	bic.w	r3, r3, #2
 8004244:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004246:	6879      	ldr	r1, [r7, #4]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	4613      	mov	r3, r2
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	4413      	add	r3, r2
 8004250:	00db      	lsls	r3, r3, #3
 8004252:	440b      	add	r3, r1
 8004254:	335d      	adds	r3, #93	; 0x5d
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d10a      	bne.n	8004272 <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800425c:	6879      	ldr	r1, [r7, #4]
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	4613      	mov	r3, r2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	4413      	add	r3, r2
 8004266:	00db      	lsls	r3, r3, #3
 8004268:	440b      	add	r3, r1
 800426a:	335c      	adds	r3, #92	; 0x5c
 800426c:	2201      	movs	r2, #1
 800426e:	701a      	strb	r2, [r3, #0]
 8004270:	e0d9      	b.n	8004426 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004272:	6879      	ldr	r1, [r7, #4]
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	4613      	mov	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	00db      	lsls	r3, r3, #3
 800427e:	440b      	add	r3, r1
 8004280:	335d      	adds	r3, #93	; 0x5d
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	2b05      	cmp	r3, #5
 8004286:	d10a      	bne.n	800429e <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004288:	6879      	ldr	r1, [r7, #4]
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	4613      	mov	r3, r2
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	4413      	add	r3, r2
 8004292:	00db      	lsls	r3, r3, #3
 8004294:	440b      	add	r3, r1
 8004296:	335c      	adds	r3, #92	; 0x5c
 8004298:	2205      	movs	r2, #5
 800429a:	701a      	strb	r2, [r3, #0]
 800429c:	e0c3      	b.n	8004426 <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	4613      	mov	r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	4413      	add	r3, r2
 80042a8:	00db      	lsls	r3, r3, #3
 80042aa:	440b      	add	r3, r1
 80042ac:	335d      	adds	r3, #93	; 0x5d
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	2b06      	cmp	r3, #6
 80042b2:	d00a      	beq.n	80042ca <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80042b4:	6879      	ldr	r1, [r7, #4]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4613      	mov	r3, r2
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	4413      	add	r3, r2
 80042be:	00db      	lsls	r3, r3, #3
 80042c0:	440b      	add	r3, r1
 80042c2:	335d      	adds	r3, #93	; 0x5d
 80042c4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042c6:	2b08      	cmp	r3, #8
 80042c8:	d156      	bne.n	8004378 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 80042ca:	6879      	ldr	r1, [r7, #4]
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	4613      	mov	r3, r2
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	4413      	add	r3, r2
 80042d4:	00db      	lsls	r3, r3, #3
 80042d6:	440b      	add	r3, r1
 80042d8:	3358      	adds	r3, #88	; 0x58
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	1c59      	adds	r1, r3, #1
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	00db      	lsls	r3, r3, #3
 80042ea:	4403      	add	r3, r0
 80042ec:	3358      	adds	r3, #88	; 0x58
 80042ee:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80042f0:	6879      	ldr	r1, [r7, #4]
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	4613      	mov	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	4413      	add	r3, r2
 80042fa:	00db      	lsls	r3, r3, #3
 80042fc:	440b      	add	r3, r1
 80042fe:	3358      	adds	r3, #88	; 0x58
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2b03      	cmp	r3, #3
 8004304:	d914      	bls.n	8004330 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004306:	6879      	ldr	r1, [r7, #4]
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	4613      	mov	r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	440b      	add	r3, r1
 8004314:	3358      	adds	r3, #88	; 0x58
 8004316:	2200      	movs	r2, #0
 8004318:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	4613      	mov	r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	4413      	add	r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	440b      	add	r3, r1
 8004328:	335c      	adds	r3, #92	; 0x5c
 800432a:	2204      	movs	r2, #4
 800432c:	701a      	strb	r2, [r3, #0]
 800432e:	e009      	b.n	8004344 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004330:	6879      	ldr	r1, [r7, #4]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	4613      	mov	r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4413      	add	r3, r2
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	440b      	add	r3, r1
 800433e:	335c      	adds	r3, #92	; 0x5c
 8004340:	2202      	movs	r2, #2
 8004342:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	015a      	lsls	r2, r3, #5
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	4413      	add	r3, r2
 800434c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800435a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004362:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	015a      	lsls	r2, r3, #5
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	4413      	add	r3, r2
 800436c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004370:	461a      	mov	r2, r3
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	6013      	str	r3, [r2, #0]
 8004376:	e056      	b.n	8004426 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004378:	6879      	ldr	r1, [r7, #4]
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	4613      	mov	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4413      	add	r3, r2
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	440b      	add	r3, r1
 8004386:	335d      	adds	r3, #93	; 0x5d
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	2b03      	cmp	r3, #3
 800438c:	d123      	bne.n	80043d6 <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800438e:	6879      	ldr	r1, [r7, #4]
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	4613      	mov	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	4413      	add	r3, r2
 8004398:	00db      	lsls	r3, r3, #3
 800439a:	440b      	add	r3, r1
 800439c:	335c      	adds	r3, #92	; 0x5c
 800439e:	2202      	movs	r2, #2
 80043a0:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	015a      	lsls	r2, r3, #5
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	4413      	add	r3, r2
 80043aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80043b8:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80043c0:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	015a      	lsls	r2, r3, #5
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	4413      	add	r3, r2
 80043ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043ce:	461a      	mov	r2, r3
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	6013      	str	r3, [r2, #0]
 80043d4:	e027      	b.n	8004426 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80043d6:	6879      	ldr	r1, [r7, #4]
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	4613      	mov	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	4413      	add	r3, r2
 80043e0:	00db      	lsls	r3, r3, #3
 80043e2:	440b      	add	r3, r1
 80043e4:	335d      	adds	r3, #93	; 0x5d
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b07      	cmp	r3, #7
 80043ea:	d11c      	bne.n	8004426 <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 80043ec:	6879      	ldr	r1, [r7, #4]
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	4613      	mov	r3, r2
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	4413      	add	r3, r2
 80043f6:	00db      	lsls	r3, r3, #3
 80043f8:	440b      	add	r3, r1
 80043fa:	3358      	adds	r3, #88	; 0x58
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	1c59      	adds	r1, r3, #1
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	4613      	mov	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	4403      	add	r3, r0
 800440e:	3358      	adds	r3, #88	; 0x58
 8004410:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	4613      	mov	r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	4413      	add	r3, r2
 800441c:	00db      	lsls	r3, r3, #3
 800441e:	440b      	add	r3, r1
 8004420:	335c      	adds	r3, #92	; 0x5c
 8004422:	2204      	movs	r2, #4
 8004424:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	4413      	add	r3, r2
 800442e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004432:	461a      	mov	r2, r3
 8004434:	2302      	movs	r3, #2
 8004436:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	b2d8      	uxtb	r0, r3
 800443c:	6879      	ldr	r1, [r7, #4]
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	4613      	mov	r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	4413      	add	r3, r2
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	440b      	add	r3, r1
 800444a:	335c      	adds	r3, #92	; 0x5c
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	461a      	mov	r2, r3
 8004450:	4601      	mov	r1, r0
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f00a fe40 	bl	800f0d8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004458:	e0d1      	b.n	80045fe <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	015a      	lsls	r2, r3, #5
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	4413      	add	r3, r2
 8004462:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800446c:	2b80      	cmp	r3, #128	; 0x80
 800446e:	d13e      	bne.n	80044ee <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	015a      	lsls	r2, r3, #5
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	4413      	add	r3, r2
 8004478:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	0151      	lsls	r1, r2, #5
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	440a      	add	r2, r1
 8004486:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800448a:	f043 0302 	orr.w	r3, r3, #2
 800448e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8004490:	6879      	ldr	r1, [r7, #4]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	4613      	mov	r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4413      	add	r3, r2
 800449a:	00db      	lsls	r3, r3, #3
 800449c:	440b      	add	r3, r1
 800449e:	3358      	adds	r3, #88	; 0x58
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	1c59      	adds	r1, r3, #1
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	4613      	mov	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	4413      	add	r3, r2
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	4403      	add	r3, r0
 80044b2:	3358      	adds	r3, #88	; 0x58
 80044b4:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80044b6:	6879      	ldr	r1, [r7, #4]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	4613      	mov	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	4413      	add	r3, r2
 80044c0:	00db      	lsls	r3, r3, #3
 80044c2:	440b      	add	r3, r1
 80044c4:	335d      	adds	r3, #93	; 0x5d
 80044c6:	2206      	movs	r2, #6
 80044c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	b2d2      	uxtb	r2, r2
 80044d2:	4611      	mov	r1, r2
 80044d4:	4618      	mov	r0, r3
 80044d6:	f004 ffc4 	bl	8009462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	015a      	lsls	r2, r3, #5
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	4413      	add	r3, r2
 80044e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044e6:	461a      	mov	r2, r3
 80044e8:	2380      	movs	r3, #128	; 0x80
 80044ea:	6093      	str	r3, [r2, #8]
}
 80044ec:	e087      	b.n	80045fe <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	015a      	lsls	r2, r3, #5
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	4413      	add	r3, r2
 80044f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f003 0310 	and.w	r3, r3, #16
 8004500:	2b10      	cmp	r3, #16
 8004502:	d17c      	bne.n	80045fe <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004504:	6879      	ldr	r1, [r7, #4]
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	4613      	mov	r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	4413      	add	r3, r2
 800450e:	00db      	lsls	r3, r3, #3
 8004510:	440b      	add	r3, r1
 8004512:	333f      	adds	r3, #63	; 0x3f
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	2b03      	cmp	r3, #3
 8004518:	d122      	bne.n	8004560 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800451a:	6879      	ldr	r1, [r7, #4]
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	4613      	mov	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	4413      	add	r3, r2
 8004524:	00db      	lsls	r3, r3, #3
 8004526:	440b      	add	r3, r1
 8004528:	3358      	adds	r3, #88	; 0x58
 800452a:	2200      	movs	r2, #0
 800452c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	015a      	lsls	r2, r3, #5
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	4413      	add	r3, r2
 8004536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	68fa      	ldr	r2, [r7, #12]
 800453e:	0151      	lsls	r1, r2, #5
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	440a      	add	r2, r1
 8004544:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004548:	f043 0302 	orr.w	r3, r3, #2
 800454c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	b2d2      	uxtb	r2, r2
 8004556:	4611      	mov	r1, r2
 8004558:	4618      	mov	r0, r3
 800455a:	f004 ff82 	bl	8009462 <USB_HC_Halt>
 800455e:	e045      	b.n	80045ec <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004560:	6879      	ldr	r1, [r7, #4]
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	4613      	mov	r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	4413      	add	r3, r2
 800456a:	00db      	lsls	r3, r3, #3
 800456c:	440b      	add	r3, r1
 800456e:	333f      	adds	r3, #63	; 0x3f
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004576:	6879      	ldr	r1, [r7, #4]
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	4613      	mov	r3, r2
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	4413      	add	r3, r2
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	440b      	add	r3, r1
 8004584:	333f      	adds	r3, #63	; 0x3f
 8004586:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004588:	2b02      	cmp	r3, #2
 800458a:	d12f      	bne.n	80045ec <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	68fa      	ldr	r2, [r7, #12]
 8004590:	4613      	mov	r3, r2
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	4413      	add	r3, r2
 8004596:	00db      	lsls	r3, r3, #3
 8004598:	440b      	add	r3, r1
 800459a:	3358      	adds	r3, #88	; 0x58
 800459c:	2200      	movs	r2, #0
 800459e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d121      	bne.n	80045ec <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 80045a8:	6879      	ldr	r1, [r7, #4]
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	4613      	mov	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	00db      	lsls	r3, r3, #3
 80045b4:	440b      	add	r3, r1
 80045b6:	335d      	adds	r3, #93	; 0x5d
 80045b8:	2203      	movs	r2, #3
 80045ba:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	015a      	lsls	r2, r3, #5
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	4413      	add	r3, r2
 80045c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	68fa      	ldr	r2, [r7, #12]
 80045cc:	0151      	lsls	r1, r2, #5
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	440a      	add	r2, r1
 80045d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80045d6:	f043 0302 	orr.w	r3, r3, #2
 80045da:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	b2d2      	uxtb	r2, r2
 80045e4:	4611      	mov	r1, r2
 80045e6:	4618      	mov	r0, r3
 80045e8:	f004 ff3b 	bl	8009462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	015a      	lsls	r2, r3, #5
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	4413      	add	r3, r2
 80045f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045f8:	461a      	mov	r2, r3
 80045fa:	2310      	movs	r3, #16
 80045fc:	6093      	str	r3, [r2, #8]
}
 80045fe:	bf00      	nop
 8004600:	3718      	adds	r7, #24
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b086      	sub	sp, #24
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
 800460e:	460b      	mov	r3, r1
 8004610:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800461c:	78fb      	ldrb	r3, [r7, #3]
 800461e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	015a      	lsls	r2, r3, #5
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	4413      	add	r3, r2
 8004628:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f003 0304 	and.w	r3, r3, #4
 8004632:	2b04      	cmp	r3, #4
 8004634:	d119      	bne.n	800466a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	015a      	lsls	r2, r3, #5
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	4413      	add	r3, r2
 800463e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004642:	461a      	mov	r2, r3
 8004644:	2304      	movs	r3, #4
 8004646:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	015a      	lsls	r2, r3, #5
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	4413      	add	r3, r2
 8004650:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	68fa      	ldr	r2, [r7, #12]
 8004658:	0151      	lsls	r1, r2, #5
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	440a      	add	r2, r1
 800465e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004662:	f043 0302 	orr.w	r3, r3, #2
 8004666:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8004668:	e33e      	b.n	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	015a      	lsls	r2, r3, #5
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	4413      	add	r3, r2
 8004672:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f003 0320 	and.w	r3, r3, #32
 800467c:	2b20      	cmp	r3, #32
 800467e:	d141      	bne.n	8004704 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	015a      	lsls	r2, r3, #5
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	4413      	add	r3, r2
 8004688:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800468c:	461a      	mov	r2, r3
 800468e:	2320      	movs	r3, #32
 8004690:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8004692:	6879      	ldr	r1, [r7, #4]
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	4613      	mov	r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	4413      	add	r3, r2
 800469c:	00db      	lsls	r3, r3, #3
 800469e:	440b      	add	r3, r1
 80046a0:	333d      	adds	r3, #61	; 0x3d
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	f040 831f 	bne.w	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 80046aa:	6879      	ldr	r1, [r7, #4]
 80046ac:	68fa      	ldr	r2, [r7, #12]
 80046ae:	4613      	mov	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4413      	add	r3, r2
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	440b      	add	r3, r1
 80046b8:	333d      	adds	r3, #61	; 0x3d
 80046ba:	2200      	movs	r2, #0
 80046bc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80046be:	6879      	ldr	r1, [r7, #4]
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	4613      	mov	r3, r2
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	4413      	add	r3, r2
 80046c8:	00db      	lsls	r3, r3, #3
 80046ca:	440b      	add	r3, r1
 80046cc:	335c      	adds	r3, #92	; 0x5c
 80046ce:	2202      	movs	r2, #2
 80046d0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	015a      	lsls	r2, r3, #5
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	4413      	add	r3, r2
 80046da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	0151      	lsls	r1, r2, #5
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	440a      	add	r2, r1
 80046e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80046ec:	f043 0302 	orr.w	r3, r3, #2
 80046f0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	b2d2      	uxtb	r2, r2
 80046fa:	4611      	mov	r1, r2
 80046fc:	4618      	mov	r0, r3
 80046fe:	f004 feb0 	bl	8009462 <USB_HC_Halt>
}
 8004702:	e2f1      	b.n	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	015a      	lsls	r2, r3, #5
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	4413      	add	r3, r2
 800470c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004716:	2b40      	cmp	r3, #64	; 0x40
 8004718:	d13f      	bne.n	800479a <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 800471a:	6879      	ldr	r1, [r7, #4]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	4613      	mov	r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	4413      	add	r3, r2
 8004724:	00db      	lsls	r3, r3, #3
 8004726:	440b      	add	r3, r1
 8004728:	335d      	adds	r3, #93	; 0x5d
 800472a:	2204      	movs	r2, #4
 800472c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800472e:	6879      	ldr	r1, [r7, #4]
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	4613      	mov	r3, r2
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	4413      	add	r3, r2
 8004738:	00db      	lsls	r3, r3, #3
 800473a:	440b      	add	r3, r1
 800473c:	333d      	adds	r3, #61	; 0x3d
 800473e:	2201      	movs	r2, #1
 8004740:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004742:	6879      	ldr	r1, [r7, #4]
 8004744:	68fa      	ldr	r2, [r7, #12]
 8004746:	4613      	mov	r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	4413      	add	r3, r2
 800474c:	00db      	lsls	r3, r3, #3
 800474e:	440b      	add	r3, r1
 8004750:	3358      	adds	r3, #88	; 0x58
 8004752:	2200      	movs	r2, #0
 8004754:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	015a      	lsls	r2, r3, #5
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	4413      	add	r3, r2
 800475e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	0151      	lsls	r1, r2, #5
 8004768:	693a      	ldr	r2, [r7, #16]
 800476a:	440a      	add	r2, r1
 800476c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004770:	f043 0302 	orr.w	r3, r3, #2
 8004774:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	b2d2      	uxtb	r2, r2
 800477e:	4611      	mov	r1, r2
 8004780:	4618      	mov	r0, r3
 8004782:	f004 fe6e 	bl	8009462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	015a      	lsls	r2, r3, #5
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	4413      	add	r3, r2
 800478e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004792:	461a      	mov	r2, r3
 8004794:	2340      	movs	r3, #64	; 0x40
 8004796:	6093      	str	r3, [r2, #8]
}
 8004798:	e2a6      	b.n	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047b0:	d122      	bne.n	80047f8 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	015a      	lsls	r2, r3, #5
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	4413      	add	r3, r2
 80047ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	0151      	lsls	r1, r2, #5
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	440a      	add	r2, r1
 80047c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80047cc:	f043 0302 	orr.w	r3, r3, #2
 80047d0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	b2d2      	uxtb	r2, r2
 80047da:	4611      	mov	r1, r2
 80047dc:	4618      	mov	r0, r3
 80047de:	f004 fe40 	bl	8009462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	015a      	lsls	r2, r3, #5
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	4413      	add	r3, r2
 80047ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047ee:	461a      	mov	r2, r3
 80047f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80047f4:	6093      	str	r3, [r2, #8]
}
 80047f6:	e277      	b.n	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	015a      	lsls	r2, r3, #5
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	4413      	add	r3, r2
 8004800:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b01      	cmp	r3, #1
 800480c:	d135      	bne.n	800487a <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800480e:	6879      	ldr	r1, [r7, #4]
 8004810:	68fa      	ldr	r2, [r7, #12]
 8004812:	4613      	mov	r3, r2
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	4413      	add	r3, r2
 8004818:	00db      	lsls	r3, r3, #3
 800481a:	440b      	add	r3, r1
 800481c:	3358      	adds	r3, #88	; 0x58
 800481e:	2200      	movs	r2, #0
 8004820:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	015a      	lsls	r2, r3, #5
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	4413      	add	r3, r2
 800482a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	0151      	lsls	r1, r2, #5
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	440a      	add	r2, r1
 8004838:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800483c:	f043 0302 	orr.w	r3, r3, #2
 8004840:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	b2d2      	uxtb	r2, r2
 800484a:	4611      	mov	r1, r2
 800484c:	4618      	mov	r0, r3
 800484e:	f004 fe08 	bl	8009462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	015a      	lsls	r2, r3, #5
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	4413      	add	r3, r2
 800485a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800485e:	461a      	mov	r2, r3
 8004860:	2301      	movs	r3, #1
 8004862:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004864:	6879      	ldr	r1, [r7, #4]
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	4613      	mov	r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	4413      	add	r3, r2
 800486e:	00db      	lsls	r3, r3, #3
 8004870:	440b      	add	r3, r1
 8004872:	335d      	adds	r3, #93	; 0x5d
 8004874:	2201      	movs	r2, #1
 8004876:	701a      	strb	r2, [r3, #0]
}
 8004878:	e236      	b.n	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	015a      	lsls	r2, r3, #5
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	4413      	add	r3, r2
 8004882:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	f003 0308 	and.w	r3, r3, #8
 800488c:	2b08      	cmp	r3, #8
 800488e:	d12b      	bne.n	80048e8 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	015a      	lsls	r2, r3, #5
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	4413      	add	r3, r2
 8004898:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800489c:	461a      	mov	r2, r3
 800489e:	2308      	movs	r3, #8
 80048a0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	015a      	lsls	r2, r3, #5
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	4413      	add	r3, r2
 80048aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	0151      	lsls	r1, r2, #5
 80048b4:	693a      	ldr	r2, [r7, #16]
 80048b6:	440a      	add	r2, r1
 80048b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80048bc:	f043 0302 	orr.w	r3, r3, #2
 80048c0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	b2d2      	uxtb	r2, r2
 80048ca:	4611      	mov	r1, r2
 80048cc:	4618      	mov	r0, r3
 80048ce:	f004 fdc8 	bl	8009462 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80048d2:	6879      	ldr	r1, [r7, #4]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	4613      	mov	r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	4413      	add	r3, r2
 80048dc:	00db      	lsls	r3, r3, #3
 80048de:	440b      	add	r3, r1
 80048e0:	335d      	adds	r3, #93	; 0x5d
 80048e2:	2205      	movs	r2, #5
 80048e4:	701a      	strb	r2, [r3, #0]
}
 80048e6:	e1ff      	b.n	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	015a      	lsls	r2, r3, #5
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	4413      	add	r3, r2
 80048f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f003 0310 	and.w	r3, r3, #16
 80048fa:	2b10      	cmp	r3, #16
 80048fc:	d155      	bne.n	80049aa <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80048fe:	6879      	ldr	r1, [r7, #4]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	4613      	mov	r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	4413      	add	r3, r2
 8004908:	00db      	lsls	r3, r3, #3
 800490a:	440b      	add	r3, r1
 800490c:	3358      	adds	r3, #88	; 0x58
 800490e:	2200      	movs	r2, #0
 8004910:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004912:	6879      	ldr	r1, [r7, #4]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	4613      	mov	r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	00db      	lsls	r3, r3, #3
 800491e:	440b      	add	r3, r1
 8004920:	335d      	adds	r3, #93	; 0x5d
 8004922:	2203      	movs	r2, #3
 8004924:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004926:	6879      	ldr	r1, [r7, #4]
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	4613      	mov	r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	4413      	add	r3, r2
 8004930:	00db      	lsls	r3, r3, #3
 8004932:	440b      	add	r3, r1
 8004934:	333d      	adds	r3, #61	; 0x3d
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d114      	bne.n	8004966 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	4613      	mov	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	4413      	add	r3, r2
 8004946:	00db      	lsls	r3, r3, #3
 8004948:	440b      	add	r3, r1
 800494a:	333c      	adds	r3, #60	; 0x3c
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d109      	bne.n	8004966 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8004952:	6879      	ldr	r1, [r7, #4]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	4613      	mov	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	4413      	add	r3, r2
 800495c:	00db      	lsls	r3, r3, #3
 800495e:	440b      	add	r3, r1
 8004960:	333d      	adds	r3, #61	; 0x3d
 8004962:	2201      	movs	r2, #1
 8004964:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	015a      	lsls	r2, r3, #5
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	4413      	add	r3, r2
 800496e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	0151      	lsls	r1, r2, #5
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	440a      	add	r2, r1
 800497c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004980:	f043 0302 	orr.w	r3, r3, #2
 8004984:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	b2d2      	uxtb	r2, r2
 800498e:	4611      	mov	r1, r2
 8004990:	4618      	mov	r0, r3
 8004992:	f004 fd66 	bl	8009462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	015a      	lsls	r2, r3, #5
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	4413      	add	r3, r2
 800499e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049a2:	461a      	mov	r2, r3
 80049a4:	2310      	movs	r3, #16
 80049a6:	6093      	str	r3, [r2, #8]
}
 80049a8:	e19e      	b.n	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	015a      	lsls	r2, r3, #5
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	4413      	add	r3, r2
 80049b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049bc:	2b80      	cmp	r3, #128	; 0x80
 80049be:	d12b      	bne.n	8004a18 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	015a      	lsls	r2, r3, #5
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	4413      	add	r3, r2
 80049c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	0151      	lsls	r1, r2, #5
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	440a      	add	r2, r1
 80049d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80049da:	f043 0302 	orr.w	r3, r3, #2
 80049de:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	b2d2      	uxtb	r2, r2
 80049e8:	4611      	mov	r1, r2
 80049ea:	4618      	mov	r0, r3
 80049ec:	f004 fd39 	bl	8009462 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80049f0:	6879      	ldr	r1, [r7, #4]
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	4613      	mov	r3, r2
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	4413      	add	r3, r2
 80049fa:	00db      	lsls	r3, r3, #3
 80049fc:	440b      	add	r3, r1
 80049fe:	335d      	adds	r3, #93	; 0x5d
 8004a00:	2206      	movs	r2, #6
 8004a02:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	015a      	lsls	r2, r3, #5
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a10:	461a      	mov	r2, r3
 8004a12:	2380      	movs	r3, #128	; 0x80
 8004a14:	6093      	str	r3, [r2, #8]
}
 8004a16:	e167      	b.n	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	015a      	lsls	r2, r3, #5
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	4413      	add	r3, r2
 8004a20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a2e:	d135      	bne.n	8004a9c <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	015a      	lsls	r2, r3, #5
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	4413      	add	r3, r2
 8004a38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	0151      	lsls	r1, r2, #5
 8004a42:	693a      	ldr	r2, [r7, #16]
 8004a44:	440a      	add	r2, r1
 8004a46:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a4a:	f043 0302 	orr.w	r3, r3, #2
 8004a4e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	b2d2      	uxtb	r2, r2
 8004a58:	4611      	mov	r1, r2
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f004 fd01 	bl	8009462 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	015a      	lsls	r2, r3, #5
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	4413      	add	r3, r2
 8004a68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	2310      	movs	r3, #16
 8004a70:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	015a      	lsls	r2, r3, #5
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	4413      	add	r3, r2
 8004a7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a7e:	461a      	mov	r2, r3
 8004a80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a84:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004a86:	6879      	ldr	r1, [r7, #4]
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	4413      	add	r3, r2
 8004a90:	00db      	lsls	r3, r3, #3
 8004a92:	440b      	add	r3, r1
 8004a94:	335d      	adds	r3, #93	; 0x5d
 8004a96:	2208      	movs	r2, #8
 8004a98:	701a      	strb	r2, [r3, #0]
}
 8004a9a:	e125      	b.n	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	015a      	lsls	r2, r3, #5
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	f040 811a 	bne.w	8004ce8 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	015a      	lsls	r2, r3, #5
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	4413      	add	r3, r2
 8004abc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	0151      	lsls	r1, r2, #5
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	440a      	add	r2, r1
 8004aca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ace:	f023 0302 	bic.w	r3, r3, #2
 8004ad2:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004ad4:	6879      	ldr	r1, [r7, #4]
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	4413      	add	r3, r2
 8004ade:	00db      	lsls	r3, r3, #3
 8004ae0:	440b      	add	r3, r1
 8004ae2:	335d      	adds	r3, #93	; 0x5d
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d137      	bne.n	8004b5a <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004aea:	6879      	ldr	r1, [r7, #4]
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	4613      	mov	r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	4413      	add	r3, r2
 8004af4:	00db      	lsls	r3, r3, #3
 8004af6:	440b      	add	r3, r1
 8004af8:	335c      	adds	r3, #92	; 0x5c
 8004afa:	2201      	movs	r2, #1
 8004afc:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004afe:	6879      	ldr	r1, [r7, #4]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	4613      	mov	r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4413      	add	r3, r2
 8004b08:	00db      	lsls	r3, r3, #3
 8004b0a:	440b      	add	r3, r1
 8004b0c:	333f      	adds	r3, #63	; 0x3f
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d00b      	beq.n	8004b2c <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	4413      	add	r3, r2
 8004b1e:	00db      	lsls	r3, r3, #3
 8004b20:	440b      	add	r3, r1
 8004b22:	333f      	adds	r3, #63	; 0x3f
 8004b24:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004b26:	2b03      	cmp	r3, #3
 8004b28:	f040 80c5 	bne.w	8004cb6 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8004b2c:	6879      	ldr	r1, [r7, #4]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	4613      	mov	r3, r2
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	4413      	add	r3, r2
 8004b36:	00db      	lsls	r3, r3, #3
 8004b38:	440b      	add	r3, r1
 8004b3a:	3351      	adds	r3, #81	; 0x51
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	f083 0301 	eor.w	r3, r3, #1
 8004b42:	b2d8      	uxtb	r0, r3
 8004b44:	6879      	ldr	r1, [r7, #4]
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4413      	add	r3, r2
 8004b4e:	00db      	lsls	r3, r3, #3
 8004b50:	440b      	add	r3, r1
 8004b52:	3351      	adds	r3, #81	; 0x51
 8004b54:	4602      	mov	r2, r0
 8004b56:	701a      	strb	r2, [r3, #0]
 8004b58:	e0ad      	b.n	8004cb6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004b5a:	6879      	ldr	r1, [r7, #4]
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	4413      	add	r3, r2
 8004b64:	00db      	lsls	r3, r3, #3
 8004b66:	440b      	add	r3, r1
 8004b68:	335d      	adds	r3, #93	; 0x5d
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	2b03      	cmp	r3, #3
 8004b6e:	d10a      	bne.n	8004b86 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004b70:	6879      	ldr	r1, [r7, #4]
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	4613      	mov	r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	4413      	add	r3, r2
 8004b7a:	00db      	lsls	r3, r3, #3
 8004b7c:	440b      	add	r3, r1
 8004b7e:	335c      	adds	r3, #92	; 0x5c
 8004b80:	2202      	movs	r2, #2
 8004b82:	701a      	strb	r2, [r3, #0]
 8004b84:	e097      	b.n	8004cb6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004b86:	6879      	ldr	r1, [r7, #4]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	4413      	add	r3, r2
 8004b90:	00db      	lsls	r3, r3, #3
 8004b92:	440b      	add	r3, r1
 8004b94:	335d      	adds	r3, #93	; 0x5d
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	2b04      	cmp	r3, #4
 8004b9a:	d10a      	bne.n	8004bb2 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004b9c:	6879      	ldr	r1, [r7, #4]
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	4413      	add	r3, r2
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	440b      	add	r3, r1
 8004baa:	335c      	adds	r3, #92	; 0x5c
 8004bac:	2202      	movs	r2, #2
 8004bae:	701a      	strb	r2, [r3, #0]
 8004bb0:	e081      	b.n	8004cb6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004bb2:	6879      	ldr	r1, [r7, #4]
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4413      	add	r3, r2
 8004bbc:	00db      	lsls	r3, r3, #3
 8004bbe:	440b      	add	r3, r1
 8004bc0:	335d      	adds	r3, #93	; 0x5d
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	2b05      	cmp	r3, #5
 8004bc6:	d10a      	bne.n	8004bde <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004bc8:	6879      	ldr	r1, [r7, #4]
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	4413      	add	r3, r2
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	440b      	add	r3, r1
 8004bd6:	335c      	adds	r3, #92	; 0x5c
 8004bd8:	2205      	movs	r2, #5
 8004bda:	701a      	strb	r2, [r3, #0]
 8004bdc:	e06b      	b.n	8004cb6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004bde:	6879      	ldr	r1, [r7, #4]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	4613      	mov	r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	4413      	add	r3, r2
 8004be8:	00db      	lsls	r3, r3, #3
 8004bea:	440b      	add	r3, r1
 8004bec:	335d      	adds	r3, #93	; 0x5d
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	2b06      	cmp	r3, #6
 8004bf2:	d00a      	beq.n	8004c0a <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004bf4:	6879      	ldr	r1, [r7, #4]
 8004bf6:	68fa      	ldr	r2, [r7, #12]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4413      	add	r3, r2
 8004bfe:	00db      	lsls	r3, r3, #3
 8004c00:	440b      	add	r3, r1
 8004c02:	335d      	adds	r3, #93	; 0x5d
 8004c04:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d155      	bne.n	8004cb6 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8004c0a:	6879      	ldr	r1, [r7, #4]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	4413      	add	r3, r2
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	440b      	add	r3, r1
 8004c18:	3358      	adds	r3, #88	; 0x58
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	1c59      	adds	r1, r3, #1
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	4613      	mov	r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	4413      	add	r3, r2
 8004c28:	00db      	lsls	r3, r3, #3
 8004c2a:	4403      	add	r3, r0
 8004c2c:	3358      	adds	r3, #88	; 0x58
 8004c2e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8004c30:	6879      	ldr	r1, [r7, #4]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	4613      	mov	r3, r2
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	4413      	add	r3, r2
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	440b      	add	r3, r1
 8004c3e:	3358      	adds	r3, #88	; 0x58
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2b03      	cmp	r3, #3
 8004c44:	d914      	bls.n	8004c70 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004c46:	6879      	ldr	r1, [r7, #4]
 8004c48:	68fa      	ldr	r2, [r7, #12]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	4413      	add	r3, r2
 8004c50:	00db      	lsls	r3, r3, #3
 8004c52:	440b      	add	r3, r1
 8004c54:	3358      	adds	r3, #88	; 0x58
 8004c56:	2200      	movs	r2, #0
 8004c58:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004c5a:	6879      	ldr	r1, [r7, #4]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	4413      	add	r3, r2
 8004c64:	00db      	lsls	r3, r3, #3
 8004c66:	440b      	add	r3, r1
 8004c68:	335c      	adds	r3, #92	; 0x5c
 8004c6a:	2204      	movs	r2, #4
 8004c6c:	701a      	strb	r2, [r3, #0]
 8004c6e:	e009      	b.n	8004c84 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004c70:	6879      	ldr	r1, [r7, #4]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	4613      	mov	r3, r2
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	4413      	add	r3, r2
 8004c7a:	00db      	lsls	r3, r3, #3
 8004c7c:	440b      	add	r3, r1
 8004c7e:	335c      	adds	r3, #92	; 0x5c
 8004c80:	2202      	movs	r2, #2
 8004c82:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	015a      	lsls	r2, r3, #5
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004c9a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004ca2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	015a      	lsls	r2, r3, #5
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	4413      	add	r3, r2
 8004cac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	015a      	lsls	r2, r3, #5
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	b2d8      	uxtb	r0, r3
 8004ccc:	6879      	ldr	r1, [r7, #4]
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	4413      	add	r3, r2
 8004cd6:	00db      	lsls	r3, r3, #3
 8004cd8:	440b      	add	r3, r1
 8004cda:	335c      	adds	r3, #92	; 0x5c
 8004cdc:	781b      	ldrb	r3, [r3, #0]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	4601      	mov	r1, r0
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f00a f9f8 	bl	800f0d8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004ce8:	bf00      	nop
 8004cea:	3718      	adds	r7, #24
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b08a      	sub	sp, #40	; 0x28
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d00:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	6a1b      	ldr	r3, [r3, #32]
 8004d08:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	f003 030f 	and.w	r3, r3, #15
 8004d10:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	0c5b      	lsrs	r3, r3, #17
 8004d16:	f003 030f 	and.w	r3, r3, #15
 8004d1a:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	091b      	lsrs	r3, r3, #4
 8004d20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d24:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d003      	beq.n	8004d34 <HCD_RXQLVL_IRQHandler+0x44>
 8004d2c:	2b05      	cmp	r3, #5
 8004d2e:	f000 8082 	beq.w	8004e36 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004d32:	e083      	b.n	8004e3c <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d07f      	beq.n	8004e3a <HCD_RXQLVL_IRQHandler+0x14a>
 8004d3a:	6879      	ldr	r1, [r7, #4]
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	4413      	add	r3, r2
 8004d44:	00db      	lsls	r3, r3, #3
 8004d46:	440b      	add	r3, r1
 8004d48:	3344      	adds	r3, #68	; 0x44
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d074      	beq.n	8004e3a <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6818      	ldr	r0, [r3, #0]
 8004d54:	6879      	ldr	r1, [r7, #4]
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	4613      	mov	r3, r2
 8004d5a:	009b      	lsls	r3, r3, #2
 8004d5c:	4413      	add	r3, r2
 8004d5e:	00db      	lsls	r3, r3, #3
 8004d60:	440b      	add	r3, r1
 8004d62:	3344      	adds	r3, #68	; 0x44
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	693a      	ldr	r2, [r7, #16]
 8004d68:	b292      	uxth	r2, r2
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	f003 ff19 	bl	8008ba2 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004d70:	6879      	ldr	r1, [r7, #4]
 8004d72:	69ba      	ldr	r2, [r7, #24]
 8004d74:	4613      	mov	r3, r2
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	4413      	add	r3, r2
 8004d7a:	00db      	lsls	r3, r3, #3
 8004d7c:	440b      	add	r3, r1
 8004d7e:	3344      	adds	r3, #68	; 0x44
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	18d1      	adds	r1, r2, r3
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	69ba      	ldr	r2, [r7, #24]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	4413      	add	r3, r2
 8004d90:	00db      	lsls	r3, r3, #3
 8004d92:	4403      	add	r3, r0
 8004d94:	3344      	adds	r3, #68	; 0x44
 8004d96:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8004d98:	6879      	ldr	r1, [r7, #4]
 8004d9a:	69ba      	ldr	r2, [r7, #24]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4413      	add	r3, r2
 8004da2:	00db      	lsls	r3, r3, #3
 8004da4:	440b      	add	r3, r1
 8004da6:	334c      	adds	r3, #76	; 0x4c
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	18d1      	adds	r1, r2, r3
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	69ba      	ldr	r2, [r7, #24]
 8004db2:	4613      	mov	r3, r2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	4413      	add	r3, r2
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	4403      	add	r3, r0
 8004dbc:	334c      	adds	r3, #76	; 0x4c
 8004dbe:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	015a      	lsls	r2, r3, #5
 8004dc4:	6a3b      	ldr	r3, [r7, #32]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dcc:	691a      	ldr	r2, [r3, #16]
 8004dce:	4b1d      	ldr	r3, [pc, #116]	; (8004e44 <HCD_RXQLVL_IRQHandler+0x154>)
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d031      	beq.n	8004e3a <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	015a      	lsls	r2, r3, #5
 8004dda:	6a3b      	ldr	r3, [r7, #32]
 8004ddc:	4413      	add	r3, r2
 8004dde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004dec:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004df4:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	015a      	lsls	r2, r3, #5
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e02:	461a      	mov	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8004e08:	6879      	ldr	r1, [r7, #4]
 8004e0a:	69ba      	ldr	r2, [r7, #24]
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	00db      	lsls	r3, r3, #3
 8004e14:	440b      	add	r3, r1
 8004e16:	3350      	adds	r3, #80	; 0x50
 8004e18:	781b      	ldrb	r3, [r3, #0]
 8004e1a:	f083 0301 	eor.w	r3, r3, #1
 8004e1e:	b2d8      	uxtb	r0, r3
 8004e20:	6879      	ldr	r1, [r7, #4]
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	4613      	mov	r3, r2
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	00db      	lsls	r3, r3, #3
 8004e2c:	440b      	add	r3, r1
 8004e2e:	3350      	adds	r3, #80	; 0x50
 8004e30:	4602      	mov	r2, r0
 8004e32:	701a      	strb	r2, [r3, #0]
      break;
 8004e34:	e001      	b.n	8004e3a <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8004e36:	bf00      	nop
 8004e38:	e000      	b.n	8004e3c <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8004e3a:	bf00      	nop
  }
}
 8004e3c:	bf00      	nop
 8004e3e:	3728      	adds	r7, #40	; 0x28
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	1ff80000 	.word	0x1ff80000

08004e48 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004e74:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d10b      	bne.n	8004e98 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d102      	bne.n	8004e90 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f00a f908 	bl	800f0a0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f043 0302 	orr.w	r3, r3, #2
 8004e96:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f003 0308 	and.w	r3, r3, #8
 8004e9e:	2b08      	cmp	r3, #8
 8004ea0:	d132      	bne.n	8004f08 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	f043 0308 	orr.w	r3, r3, #8
 8004ea8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f003 0304 	and.w	r3, r3, #4
 8004eb0:	2b04      	cmp	r3, #4
 8004eb2:	d126      	bne.n	8004f02 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	699b      	ldr	r3, [r3, #24]
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d113      	bne.n	8004ee4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004ec2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004ec6:	d106      	bne.n	8004ed6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2102      	movs	r1, #2
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f003 ffa2 	bl	8008e18 <USB_InitFSLSPClkSel>
 8004ed4:	e011      	b.n	8004efa <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2101      	movs	r1, #1
 8004edc:	4618      	mov	r0, r3
 8004ede:	f003 ff9b 	bl	8008e18 <USB_InitFSLSPClkSel>
 8004ee2:	e00a      	b.n	8004efa <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d106      	bne.n	8004efa <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004ef8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f00a f8fa 	bl	800f0f4 <HAL_HCD_PortEnabled_Callback>
 8004f00:	e002      	b.n	8004f08 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f00a f904 	bl	800f110 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f003 0320 	and.w	r3, r3, #32
 8004f0e:	2b20      	cmp	r3, #32
 8004f10:	d103      	bne.n	8004f1a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	f043 0320 	orr.w	r3, r3, #32
 8004f18:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004f20:	461a      	mov	r2, r3
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	6013      	str	r3, [r2, #0]
}
 8004f26:	bf00      	nop
 8004f28:	3718      	adds	r7, #24
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d101      	bne.n	8004f42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e11f      	b.n	8005182 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d106      	bne.n	8004f5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7fc ffb8 	bl	8001ecc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2224      	movs	r2, #36	; 0x24
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 0201 	bic.w	r2, r2, #1
 8004f72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f94:	f002 fc62 	bl	800785c <HAL_RCC_GetPCLK1Freq>
 8004f98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	4a7b      	ldr	r2, [pc, #492]	; (800518c <HAL_I2C_Init+0x25c>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d807      	bhi.n	8004fb4 <HAL_I2C_Init+0x84>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4a7a      	ldr	r2, [pc, #488]	; (8005190 <HAL_I2C_Init+0x260>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	bf94      	ite	ls
 8004fac:	2301      	movls	r3, #1
 8004fae:	2300      	movhi	r3, #0
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	e006      	b.n	8004fc2 <HAL_I2C_Init+0x92>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	4a77      	ldr	r2, [pc, #476]	; (8005194 <HAL_I2C_Init+0x264>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	bf94      	ite	ls
 8004fbc:	2301      	movls	r3, #1
 8004fbe:	2300      	movhi	r3, #0
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e0db      	b.n	8005182 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	4a72      	ldr	r2, [pc, #456]	; (8005198 <HAL_I2C_Init+0x268>)
 8004fce:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd2:	0c9b      	lsrs	r3, r3, #18
 8004fd4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68ba      	ldr	r2, [r7, #8]
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	6a1b      	ldr	r3, [r3, #32]
 8004ff0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	4a64      	ldr	r2, [pc, #400]	; (800518c <HAL_I2C_Init+0x25c>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d802      	bhi.n	8005004 <HAL_I2C_Init+0xd4>
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	3301      	adds	r3, #1
 8005002:	e009      	b.n	8005018 <HAL_I2C_Init+0xe8>
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800500a:	fb02 f303 	mul.w	r3, r2, r3
 800500e:	4a63      	ldr	r2, [pc, #396]	; (800519c <HAL_I2C_Init+0x26c>)
 8005010:	fba2 2303 	umull	r2, r3, r2, r3
 8005014:	099b      	lsrs	r3, r3, #6
 8005016:	3301      	adds	r3, #1
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	6812      	ldr	r2, [r2, #0]
 800501c:	430b      	orrs	r3, r1
 800501e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800502a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	4956      	ldr	r1, [pc, #344]	; (800518c <HAL_I2C_Init+0x25c>)
 8005034:	428b      	cmp	r3, r1
 8005036:	d80d      	bhi.n	8005054 <HAL_I2C_Init+0x124>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	1e59      	subs	r1, r3, #1
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	005b      	lsls	r3, r3, #1
 8005042:	fbb1 f3f3 	udiv	r3, r1, r3
 8005046:	3301      	adds	r3, #1
 8005048:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800504c:	2b04      	cmp	r3, #4
 800504e:	bf38      	it	cc
 8005050:	2304      	movcc	r3, #4
 8005052:	e04f      	b.n	80050f4 <HAL_I2C_Init+0x1c4>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d111      	bne.n	8005080 <HAL_I2C_Init+0x150>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	1e58      	subs	r0, r3, #1
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6859      	ldr	r1, [r3, #4]
 8005064:	460b      	mov	r3, r1
 8005066:	005b      	lsls	r3, r3, #1
 8005068:	440b      	add	r3, r1
 800506a:	fbb0 f3f3 	udiv	r3, r0, r3
 800506e:	3301      	adds	r3, #1
 8005070:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005074:	2b00      	cmp	r3, #0
 8005076:	bf0c      	ite	eq
 8005078:	2301      	moveq	r3, #1
 800507a:	2300      	movne	r3, #0
 800507c:	b2db      	uxtb	r3, r3
 800507e:	e012      	b.n	80050a6 <HAL_I2C_Init+0x176>
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	1e58      	subs	r0, r3, #1
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6859      	ldr	r1, [r3, #4]
 8005088:	460b      	mov	r3, r1
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	440b      	add	r3, r1
 800508e:	0099      	lsls	r1, r3, #2
 8005090:	440b      	add	r3, r1
 8005092:	fbb0 f3f3 	udiv	r3, r0, r3
 8005096:	3301      	adds	r3, #1
 8005098:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800509c:	2b00      	cmp	r3, #0
 800509e:	bf0c      	ite	eq
 80050a0:	2301      	moveq	r3, #1
 80050a2:	2300      	movne	r3, #0
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d001      	beq.n	80050ae <HAL_I2C_Init+0x17e>
 80050aa:	2301      	movs	r3, #1
 80050ac:	e022      	b.n	80050f4 <HAL_I2C_Init+0x1c4>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10e      	bne.n	80050d4 <HAL_I2C_Init+0x1a4>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	1e58      	subs	r0, r3, #1
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6859      	ldr	r1, [r3, #4]
 80050be:	460b      	mov	r3, r1
 80050c0:	005b      	lsls	r3, r3, #1
 80050c2:	440b      	add	r3, r1
 80050c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80050c8:	3301      	adds	r3, #1
 80050ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050d2:	e00f      	b.n	80050f4 <HAL_I2C_Init+0x1c4>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	1e58      	subs	r0, r3, #1
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6859      	ldr	r1, [r3, #4]
 80050dc:	460b      	mov	r3, r1
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	440b      	add	r3, r1
 80050e2:	0099      	lsls	r1, r3, #2
 80050e4:	440b      	add	r3, r1
 80050e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80050ea:	3301      	adds	r3, #1
 80050ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050f4:	6879      	ldr	r1, [r7, #4]
 80050f6:	6809      	ldr	r1, [r1, #0]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	69da      	ldr	r2, [r3, #28]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	431a      	orrs	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005122:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	6911      	ldr	r1, [r2, #16]
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	68d2      	ldr	r2, [r2, #12]
 800512e:	4311      	orrs	r1, r2
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	6812      	ldr	r2, [r2, #0]
 8005134:	430b      	orrs	r3, r1
 8005136:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	695a      	ldr	r2, [r3, #20]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	431a      	orrs	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	430a      	orrs	r2, r1
 8005152:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f042 0201 	orr.w	r2, r2, #1
 8005162:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2220      	movs	r2, #32
 800516e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3710      	adds	r7, #16
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	000186a0 	.word	0x000186a0
 8005190:	001e847f 	.word	0x001e847f
 8005194:	003d08ff 	.word	0x003d08ff
 8005198:	431bde83 	.word	0x431bde83
 800519c:	10624dd3 	.word	0x10624dd3

080051a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b088      	sub	sp, #32
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	607a      	str	r2, [r7, #4]
 80051aa:	461a      	mov	r2, r3
 80051ac:	460b      	mov	r3, r1
 80051ae:	817b      	strh	r3, [r7, #10]
 80051b0:	4613      	mov	r3, r2
 80051b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051b4:	f7fd fade 	bl	8002774 <HAL_GetTick>
 80051b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b20      	cmp	r3, #32
 80051c4:	f040 80e0 	bne.w	8005388 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	9300      	str	r3, [sp, #0]
 80051cc:	2319      	movs	r3, #25
 80051ce:	2201      	movs	r2, #1
 80051d0:	4970      	ldr	r1, [pc, #448]	; (8005394 <HAL_I2C_Master_Transmit+0x1f4>)
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f000 fd84 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d001      	beq.n	80051e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80051de:	2302      	movs	r3, #2
 80051e0:	e0d3      	b.n	800538a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d101      	bne.n	80051f0 <HAL_I2C_Master_Transmit+0x50>
 80051ec:	2302      	movs	r3, #2
 80051ee:	e0cc      	b.n	800538a <HAL_I2C_Master_Transmit+0x1ea>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b01      	cmp	r3, #1
 8005204:	d007      	beq.n	8005216 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f042 0201 	orr.w	r2, r2, #1
 8005214:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005224:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2221      	movs	r2, #33	; 0x21
 800522a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2210      	movs	r2, #16
 8005232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	893a      	ldrh	r2, [r7, #8]
 8005246:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800524c:	b29a      	uxth	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	4a50      	ldr	r2, [pc, #320]	; (8005398 <HAL_I2C_Master_Transmit+0x1f8>)
 8005256:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005258:	8979      	ldrh	r1, [r7, #10]
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	6a3a      	ldr	r2, [r7, #32]
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f000 fbf0 	bl	8005a44 <I2C_MasterRequestWrite>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d001      	beq.n	800526e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e08d      	b.n	800538a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800526e:	2300      	movs	r3, #0
 8005270:	613b      	str	r3, [r7, #16]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	613b      	str	r3, [r7, #16]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	613b      	str	r3, [r7, #16]
 8005282:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005284:	e066      	b.n	8005354 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	6a39      	ldr	r1, [r7, #32]
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f000 fdfe 	bl	8005e8c <I2C_WaitOnTXEFlagUntilTimeout>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00d      	beq.n	80052b2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529a:	2b04      	cmp	r3, #4
 800529c:	d107      	bne.n	80052ae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e06b      	b.n	800538a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b6:	781a      	ldrb	r2, [r3, #0]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052da:	3b01      	subs	r3, #1
 80052dc:	b29a      	uxth	r2, r3
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	f003 0304 	and.w	r3, r3, #4
 80052ec:	2b04      	cmp	r3, #4
 80052ee:	d11b      	bne.n	8005328 <HAL_I2C_Master_Transmit+0x188>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d017      	beq.n	8005328 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fc:	781a      	ldrb	r2, [r3, #0]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	1c5a      	adds	r2, r3, #1
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005312:	b29b      	uxth	r3, r3
 8005314:	3b01      	subs	r3, #1
 8005316:	b29a      	uxth	r2, r3
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005320:	3b01      	subs	r3, #1
 8005322:	b29a      	uxth	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	6a39      	ldr	r1, [r7, #32]
 800532c:	68f8      	ldr	r0, [r7, #12]
 800532e:	f000 fdee 	bl	8005f0e <I2C_WaitOnBTFFlagUntilTimeout>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00d      	beq.n	8005354 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533c:	2b04      	cmp	r3, #4
 800533e:	d107      	bne.n	8005350 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800534e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e01a      	b.n	800538a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005358:	2b00      	cmp	r3, #0
 800535a:	d194      	bne.n	8005286 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800536a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2220      	movs	r2, #32
 8005370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005384:	2300      	movs	r3, #0
 8005386:	e000      	b.n	800538a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005388:	2302      	movs	r3, #2
  }
}
 800538a:	4618      	mov	r0, r3
 800538c:	3718      	adds	r7, #24
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	00100002 	.word	0x00100002
 8005398:	ffff0000 	.word	0xffff0000

0800539c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08c      	sub	sp, #48	; 0x30
 80053a0:	af02      	add	r7, sp, #8
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	607a      	str	r2, [r7, #4]
 80053a6:	461a      	mov	r2, r3
 80053a8:	460b      	mov	r3, r1
 80053aa:	817b      	strh	r3, [r7, #10]
 80053ac:	4613      	mov	r3, r2
 80053ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053b0:	f7fd f9e0 	bl	8002774 <HAL_GetTick>
 80053b4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b20      	cmp	r3, #32
 80053c0:	f040 820b 	bne.w	80057da <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c6:	9300      	str	r3, [sp, #0]
 80053c8:	2319      	movs	r3, #25
 80053ca:	2201      	movs	r2, #1
 80053cc:	497c      	ldr	r1, [pc, #496]	; (80055c0 <HAL_I2C_Master_Receive+0x224>)
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f000 fc86 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d001      	beq.n	80053de <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80053da:	2302      	movs	r3, #2
 80053dc:	e1fe      	b.n	80057dc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d101      	bne.n	80053ec <HAL_I2C_Master_Receive+0x50>
 80053e8:	2302      	movs	r3, #2
 80053ea:	e1f7      	b.n	80057dc <HAL_I2C_Master_Receive+0x440>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d007      	beq.n	8005412 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f042 0201 	orr.w	r2, r2, #1
 8005410:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005420:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2222      	movs	r2, #34	; 0x22
 8005426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2210      	movs	r2, #16
 800542e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	893a      	ldrh	r2, [r7, #8]
 8005442:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005448:	b29a      	uxth	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	4a5c      	ldr	r2, [pc, #368]	; (80055c4 <HAL_I2C_Master_Receive+0x228>)
 8005452:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005454:	8979      	ldrh	r1, [r7, #10]
 8005456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005458:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800545a:	68f8      	ldr	r0, [r7, #12]
 800545c:	f000 fb74 	bl	8005b48 <I2C_MasterRequestRead>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d001      	beq.n	800546a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e1b8      	b.n	80057dc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800546e:	2b00      	cmp	r3, #0
 8005470:	d113      	bne.n	800549a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005472:	2300      	movs	r3, #0
 8005474:	623b      	str	r3, [r7, #32]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	695b      	ldr	r3, [r3, #20]
 800547c:	623b      	str	r3, [r7, #32]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	699b      	ldr	r3, [r3, #24]
 8005484:	623b      	str	r3, [r7, #32]
 8005486:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005496:	601a      	str	r2, [r3, #0]
 8005498:	e18c      	b.n	80057b4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d11b      	bne.n	80054da <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054b2:	2300      	movs	r3, #0
 80054b4:	61fb      	str	r3, [r7, #28]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	61fb      	str	r3, [r7, #28]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	699b      	ldr	r3, [r3, #24]
 80054c4:	61fb      	str	r3, [r7, #28]
 80054c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054d6:	601a      	str	r2, [r3, #0]
 80054d8:	e16c      	b.n	80057b4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d11b      	bne.n	800551a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054f0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005500:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005502:	2300      	movs	r3, #0
 8005504:	61bb      	str	r3, [r7, #24]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	695b      	ldr	r3, [r3, #20]
 800550c:	61bb      	str	r3, [r7, #24]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	699b      	ldr	r3, [r3, #24]
 8005514:	61bb      	str	r3, [r7, #24]
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	e14c      	b.n	80057b4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005528:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800552a:	2300      	movs	r3, #0
 800552c:	617b      	str	r3, [r7, #20]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	695b      	ldr	r3, [r3, #20]
 8005534:	617b      	str	r3, [r7, #20]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	617b      	str	r3, [r7, #20]
 800553e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005540:	e138      	b.n	80057b4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005546:	2b03      	cmp	r3, #3
 8005548:	f200 80f1 	bhi.w	800572e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005550:	2b01      	cmp	r3, #1
 8005552:	d123      	bne.n	800559c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005554:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005556:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f000 fd19 	bl	8005f90 <I2C_WaitOnRXNEFlagUntilTimeout>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d001      	beq.n	8005568 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e139      	b.n	80057dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691a      	ldr	r2, [r3, #16]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005572:	b2d2      	uxtb	r2, r2
 8005574:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	1c5a      	adds	r2, r3, #1
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005584:	3b01      	subs	r3, #1
 8005586:	b29a      	uxth	r2, r3
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005590:	b29b      	uxth	r3, r3
 8005592:	3b01      	subs	r3, #1
 8005594:	b29a      	uxth	r2, r3
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	855a      	strh	r2, [r3, #42]	; 0x2a
 800559a:	e10b      	b.n	80057b4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d14e      	bne.n	8005642 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a6:	9300      	str	r3, [sp, #0]
 80055a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055aa:	2200      	movs	r2, #0
 80055ac:	4906      	ldr	r1, [pc, #24]	; (80055c8 <HAL_I2C_Master_Receive+0x22c>)
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f000 fb96 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d008      	beq.n	80055cc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e10e      	b.n	80057dc <HAL_I2C_Master_Receive+0x440>
 80055be:	bf00      	nop
 80055c0:	00100002 	.word	0x00100002
 80055c4:	ffff0000 	.word	0xffff0000
 80055c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	691a      	ldr	r2, [r3, #16]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e6:	b2d2      	uxtb	r2, r2
 80055e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055f8:	3b01      	subs	r3, #1
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005604:	b29b      	uxth	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	691a      	ldr	r2, [r3, #16]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005618:	b2d2      	uxtb	r2, r2
 800561a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800562a:	3b01      	subs	r3, #1
 800562c:	b29a      	uxth	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005636:	b29b      	uxth	r3, r3
 8005638:	3b01      	subs	r3, #1
 800563a:	b29a      	uxth	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005640:	e0b8      	b.n	80057b4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005648:	2200      	movs	r2, #0
 800564a:	4966      	ldr	r1, [pc, #408]	; (80057e4 <HAL_I2C_Master_Receive+0x448>)
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 fb47 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e0bf      	b.n	80057dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800566a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	691a      	ldr	r2, [r3, #16]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005676:	b2d2      	uxtb	r2, r2
 8005678:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567e:	1c5a      	adds	r2, r3, #1
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005688:	3b01      	subs	r3, #1
 800568a:	b29a      	uxth	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005694:	b29b      	uxth	r3, r3
 8005696:	3b01      	subs	r3, #1
 8005698:	b29a      	uxth	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800569e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a0:	9300      	str	r3, [sp, #0]
 80056a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a4:	2200      	movs	r2, #0
 80056a6:	494f      	ldr	r1, [pc, #316]	; (80057e4 <HAL_I2C_Master_Receive+0x448>)
 80056a8:	68f8      	ldr	r0, [r7, #12]
 80056aa:	f000 fb19 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e091      	b.n	80057dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	691a      	ldr	r2, [r3, #16]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d2:	b2d2      	uxtb	r2, r2
 80056d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056da:	1c5a      	adds	r2, r3, #1
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	3b01      	subs	r3, #1
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	691a      	ldr	r2, [r3, #16]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005716:	3b01      	subs	r3, #1
 8005718:	b29a      	uxth	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005722:	b29b      	uxth	r3, r3
 8005724:	3b01      	subs	r3, #1
 8005726:	b29a      	uxth	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800572c:	e042      	b.n	80057b4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800572e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005730:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f000 fc2c 	bl	8005f90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d001      	beq.n	8005742 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	e04c      	b.n	80057dc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	691a      	ldr	r2, [r3, #16]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574c:	b2d2      	uxtb	r2, r2
 800574e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005754:	1c5a      	adds	r2, r3, #1
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800575e:	3b01      	subs	r3, #1
 8005760:	b29a      	uxth	r2, r3
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800576a:	b29b      	uxth	r3, r3
 800576c:	3b01      	subs	r3, #1
 800576e:	b29a      	uxth	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	695b      	ldr	r3, [r3, #20]
 800577a:	f003 0304 	and.w	r3, r3, #4
 800577e:	2b04      	cmp	r3, #4
 8005780:	d118      	bne.n	80057b4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	691a      	ldr	r2, [r3, #16]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578c:	b2d2      	uxtb	r2, r2
 800578e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005794:	1c5a      	adds	r2, r3, #1
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800579e:	3b01      	subs	r3, #1
 80057a0:	b29a      	uxth	r2, r3
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	3b01      	subs	r3, #1
 80057ae:	b29a      	uxth	r2, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f47f aec2 	bne.w	8005542 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2220      	movs	r2, #32
 80057c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80057d6:	2300      	movs	r3, #0
 80057d8:	e000      	b.n	80057dc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80057da:	2302      	movs	r3, #2
  }
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3728      	adds	r7, #40	; 0x28
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	00010004 	.word	0x00010004

080057e8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b08a      	sub	sp, #40	; 0x28
 80057ec:	af02      	add	r7, sp, #8
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	607a      	str	r2, [r7, #4]
 80057f2:	603b      	str	r3, [r7, #0]
 80057f4:	460b      	mov	r3, r1
 80057f6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80057f8:	f7fc ffbc 	bl	8002774 <HAL_GetTick>
 80057fc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80057fe:	2301      	movs	r3, #1
 8005800:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005808:	b2db      	uxtb	r3, r3
 800580a:	2b20      	cmp	r3, #32
 800580c:	f040 8110 	bne.w	8005a30 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	9300      	str	r3, [sp, #0]
 8005814:	2319      	movs	r3, #25
 8005816:	2201      	movs	r2, #1
 8005818:	4988      	ldr	r1, [pc, #544]	; (8005a3c <HAL_I2C_IsDeviceReady+0x254>)
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f000 fa60 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005826:	2302      	movs	r3, #2
 8005828:	e103      	b.n	8005a32 <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005830:	2b01      	cmp	r3, #1
 8005832:	d101      	bne.n	8005838 <HAL_I2C_IsDeviceReady+0x50>
 8005834:	2302      	movs	r3, #2
 8005836:	e0fc      	b.n	8005a32 <HAL_I2C_IsDeviceReady+0x24a>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	2b01      	cmp	r3, #1
 800584c:	d007      	beq.n	800585e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f042 0201 	orr.w	r2, r2, #1
 800585c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800586c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2224      	movs	r2, #36	; 0x24
 8005872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	4a70      	ldr	r2, [pc, #448]	; (8005a40 <HAL_I2C_IsDeviceReady+0x258>)
 8005880:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005890:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	9300      	str	r3, [sp, #0]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	2200      	movs	r2, #0
 800589a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f000 fa1e 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 80058a4:	4603      	mov	r3, r0
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00c      	beq.n	80058c4 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d003      	beq.n	80058c0 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058be:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e0b6      	b.n	8005a32 <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058c4:	897b      	ldrh	r3, [r7, #10]
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	461a      	mov	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80058d2:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80058d4:	f7fc ff4e 	bl	8002774 <HAL_GetTick>
 80058d8:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	bf0c      	ite	eq
 80058e8:	2301      	moveq	r3, #1
 80058ea:	2300      	movne	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058fe:	bf0c      	ite	eq
 8005900:	2301      	moveq	r3, #1
 8005902:	2300      	movne	r3, #0
 8005904:	b2db      	uxtb	r3, r3
 8005906:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005908:	e025      	b.n	8005956 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800590a:	f7fc ff33 	bl	8002774 <HAL_GetTick>
 800590e:	4602      	mov	r2, r0
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	1ad3      	subs	r3, r2, r3
 8005914:	683a      	ldr	r2, [r7, #0]
 8005916:	429a      	cmp	r2, r3
 8005918:	d302      	bcc.n	8005920 <HAL_I2C_IsDeviceReady+0x138>
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d103      	bne.n	8005928 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	22a0      	movs	r2, #160	; 0xa0
 8005924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	695b      	ldr	r3, [r3, #20]
 800592e:	f003 0302 	and.w	r3, r3, #2
 8005932:	2b02      	cmp	r3, #2
 8005934:	bf0c      	ite	eq
 8005936:	2301      	moveq	r3, #1
 8005938:	2300      	movne	r3, #0
 800593a:	b2db      	uxtb	r3, r3
 800593c:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	695b      	ldr	r3, [r3, #20]
 8005944:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005948:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800594c:	bf0c      	ite	eq
 800594e:	2301      	moveq	r3, #1
 8005950:	2300      	movne	r3, #0
 8005952:	b2db      	uxtb	r3, r3
 8005954:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2ba0      	cmp	r3, #160	; 0xa0
 8005960:	d005      	beq.n	800596e <HAL_I2C_IsDeviceReady+0x186>
 8005962:	7dfb      	ldrb	r3, [r7, #23]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d102      	bne.n	800596e <HAL_I2C_IsDeviceReady+0x186>
 8005968:	7dbb      	ldrb	r3, [r7, #22]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d0cd      	beq.n	800590a <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2220      	movs	r2, #32
 8005972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	f003 0302 	and.w	r3, r3, #2
 8005980:	2b02      	cmp	r3, #2
 8005982:	d129      	bne.n	80059d8 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005992:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005994:	2300      	movs	r3, #0
 8005996:	613b      	str	r3, [r7, #16]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	613b      	str	r3, [r7, #16]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	613b      	str	r3, [r7, #16]
 80059a8:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	9300      	str	r3, [sp, #0]
 80059ae:	2319      	movs	r3, #25
 80059b0:	2201      	movs	r2, #1
 80059b2:	4922      	ldr	r1, [pc, #136]	; (8005a3c <HAL_I2C_IsDeviceReady+0x254>)
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 f993 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d001      	beq.n	80059c4 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e036      	b.n	8005a32 <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2220      	movs	r2, #32
 80059c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80059d4:	2300      	movs	r3, #0
 80059d6:	e02c      	b.n	8005a32 <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059e6:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059f0:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	2319      	movs	r3, #25
 80059f8:	2201      	movs	r2, #1
 80059fa:	4910      	ldr	r1, [pc, #64]	; (8005a3c <HAL_I2C_IsDeviceReady+0x254>)
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f000 f96f 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d001      	beq.n	8005a0c <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e012      	b.n	8005a32 <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	3301      	adds	r3, #1
 8005a10:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005a12:	69ba      	ldr	r2, [r7, #24]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	f4ff af33 	bcc.w	8005882 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e000      	b.n	8005a32 <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8005a30:	2302      	movs	r3, #2
  }
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3720      	adds	r7, #32
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	00100002 	.word	0x00100002
 8005a40:	ffff0000 	.word	0xffff0000

08005a44 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b088      	sub	sp, #32
 8005a48:	af02      	add	r7, sp, #8
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	607a      	str	r2, [r7, #4]
 8005a4e:	603b      	str	r3, [r7, #0]
 8005a50:	460b      	mov	r3, r1
 8005a52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a58:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	2b08      	cmp	r3, #8
 8005a5e:	d006      	beq.n	8005a6e <I2C_MasterRequestWrite+0x2a>
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d003      	beq.n	8005a6e <I2C_MasterRequestWrite+0x2a>
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a6c:	d108      	bne.n	8005a80 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a7c:	601a      	str	r2, [r3, #0]
 8005a7e:	e00b      	b.n	8005a98 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a84:	2b12      	cmp	r3, #18
 8005a86:	d107      	bne.n	8005a98 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a96:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005aa4:	68f8      	ldr	r0, [r7, #12]
 8005aa6:	f000 f91b 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00c      	beq.n	8005aca <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ac4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e035      	b.n	8005b36 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ad2:	d108      	bne.n	8005ae6 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ad4:	897b      	ldrh	r3, [r7, #10]
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	461a      	mov	r2, r3
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005ae2:	611a      	str	r2, [r3, #16]
 8005ae4:	e01b      	b.n	8005b1e <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005ae6:	897b      	ldrh	r3, [r7, #10]
 8005ae8:	11db      	asrs	r3, r3, #7
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	f003 0306 	and.w	r3, r3, #6
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	f063 030f 	orn	r3, r3, #15
 8005af6:	b2da      	uxtb	r2, r3
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	490f      	ldr	r1, [pc, #60]	; (8005b40 <I2C_MasterRequestWrite+0xfc>)
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f000 f942 	bl	8005d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e010      	b.n	8005b36 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b14:	897b      	ldrh	r3, [r7, #10]
 8005b16:	b2da      	uxtb	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	4908      	ldr	r1, [pc, #32]	; (8005b44 <I2C_MasterRequestWrite+0x100>)
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f000 f932 	bl	8005d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d001      	beq.n	8005b34 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e000      	b.n	8005b36 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3718      	adds	r7, #24
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	00010008 	.word	0x00010008
 8005b44:	00010002 	.word	0x00010002

08005b48 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b088      	sub	sp, #32
 8005b4c:	af02      	add	r7, sp, #8
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	607a      	str	r2, [r7, #4]
 8005b52:	603b      	str	r3, [r7, #0]
 8005b54:	460b      	mov	r3, r1
 8005b56:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b6c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	2b08      	cmp	r3, #8
 8005b72:	d006      	beq.n	8005b82 <I2C_MasterRequestRead+0x3a>
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d003      	beq.n	8005b82 <I2C_MasterRequestRead+0x3a>
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b80:	d108      	bne.n	8005b94 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b90:	601a      	str	r2, [r3, #0]
 8005b92:	e00b      	b.n	8005bac <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b98:	2b11      	cmp	r3, #17
 8005b9a:	d107      	bne.n	8005bac <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005baa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	9300      	str	r3, [sp, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	f000 f891 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d00c      	beq.n	8005bde <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d003      	beq.n	8005bda <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005bd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e078      	b.n	8005cd0 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005be6:	d108      	bne.n	8005bfa <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005be8:	897b      	ldrh	r3, [r7, #10]
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	f043 0301 	orr.w	r3, r3, #1
 8005bf0:	b2da      	uxtb	r2, r3
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	611a      	str	r2, [r3, #16]
 8005bf8:	e05e      	b.n	8005cb8 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005bfa:	897b      	ldrh	r3, [r7, #10]
 8005bfc:	11db      	asrs	r3, r3, #7
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	f003 0306 	and.w	r3, r3, #6
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	f063 030f 	orn	r3, r3, #15
 8005c0a:	b2da      	uxtb	r2, r3
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	4930      	ldr	r1, [pc, #192]	; (8005cd8 <I2C_MasterRequestRead+0x190>)
 8005c18:	68f8      	ldr	r0, [r7, #12]
 8005c1a:	f000 f8b8 	bl	8005d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d001      	beq.n	8005c28 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e053      	b.n	8005cd0 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005c28:	897b      	ldrh	r3, [r7, #10]
 8005c2a:	b2da      	uxtb	r2, r3
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	4929      	ldr	r1, [pc, #164]	; (8005cdc <I2C_MasterRequestRead+0x194>)
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f000 f8a8 	bl	8005d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d001      	beq.n	8005c48 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	e043      	b.n	8005cd0 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c48:	2300      	movs	r3, #0
 8005c4a:	613b      	str	r3, [r7, #16]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	613b      	str	r3, [r7, #16]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	699b      	ldr	r3, [r3, #24]
 8005c5a:	613b      	str	r3, [r7, #16]
 8005c5c:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c6c:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c7a:	68f8      	ldr	r0, [r7, #12]
 8005c7c:	f000 f830 	bl	8005ce0 <I2C_WaitOnFlagUntilTimeout>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00c      	beq.n	8005ca0 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d003      	beq.n	8005c9c <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c9a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	e017      	b.n	8005cd0 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005ca0:	897b      	ldrh	r3, [r7, #10]
 8005ca2:	11db      	asrs	r3, r3, #7
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	f003 0306 	and.w	r3, r3, #6
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	f063 030e 	orn	r3, r3, #14
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	4907      	ldr	r1, [pc, #28]	; (8005cdc <I2C_MasterRequestRead+0x194>)
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 f865 	bl	8005d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d001      	beq.n	8005cce <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e000      	b.n	8005cd0 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 8005cce:	2300      	movs	r3, #0
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3718      	adds	r7, #24
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	00010008 	.word	0x00010008
 8005cdc:	00010002 	.word	0x00010002

08005ce0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	603b      	str	r3, [r7, #0]
 8005cec:	4613      	mov	r3, r2
 8005cee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cf0:	e025      	b.n	8005d3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf8:	d021      	beq.n	8005d3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cfa:	f7fc fd3b 	bl	8002774 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	683a      	ldr	r2, [r7, #0]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d302      	bcc.n	8005d10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d116      	bne.n	8005d3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2200      	movs	r2, #0
 8005d14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2220      	movs	r2, #32
 8005d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2a:	f043 0220 	orr.w	r2, r3, #32
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e023      	b.n	8005d86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	0c1b      	lsrs	r3, r3, #16
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d10d      	bne.n	8005d64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	695b      	ldr	r3, [r3, #20]
 8005d4e:	43da      	mvns	r2, r3
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	4013      	ands	r3, r2
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	bf0c      	ite	eq
 8005d5a:	2301      	moveq	r3, #1
 8005d5c:	2300      	movne	r3, #0
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	461a      	mov	r2, r3
 8005d62:	e00c      	b.n	8005d7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	43da      	mvns	r2, r3
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	4013      	ands	r3, r2
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	bf0c      	ite	eq
 8005d76:	2301      	moveq	r3, #1
 8005d78:	2300      	movne	r3, #0
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	79fb      	ldrb	r3, [r7, #7]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d0b6      	beq.n	8005cf2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3710      	adds	r7, #16
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b084      	sub	sp, #16
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	60f8      	str	r0, [r7, #12]
 8005d96:	60b9      	str	r1, [r7, #8]
 8005d98:	607a      	str	r2, [r7, #4]
 8005d9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005d9c:	e051      	b.n	8005e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005da8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dac:	d123      	bne.n	8005df6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dbc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005dc6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de2:	f043 0204 	orr.w	r2, r3, #4
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e046      	b.n	8005e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dfc:	d021      	beq.n	8005e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dfe:	f7fc fcb9 	bl	8002774 <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d302      	bcc.n	8005e14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d116      	bne.n	8005e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2220      	movs	r2, #32
 8005e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2e:	f043 0220 	orr.w	r2, r3, #32
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e020      	b.n	8005e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	0c1b      	lsrs	r3, r3, #16
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d10c      	bne.n	8005e66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	43da      	mvns	r2, r3
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	4013      	ands	r3, r2
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	bf14      	ite	ne
 8005e5e:	2301      	movne	r3, #1
 8005e60:	2300      	moveq	r3, #0
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	e00b      	b.n	8005e7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	43da      	mvns	r2, r3
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	4013      	ands	r3, r2
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	bf14      	ite	ne
 8005e78:	2301      	movne	r3, #1
 8005e7a:	2300      	moveq	r3, #0
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d18d      	bne.n	8005d9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e98:	e02d      	b.n	8005ef6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f000 f8ce 	bl	800603c <I2C_IsAcknowledgeFailed>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e02d      	b.n	8005f06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb0:	d021      	beq.n	8005ef6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eb2:	f7fc fc5f 	bl	8002774 <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	68ba      	ldr	r2, [r7, #8]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d302      	bcc.n	8005ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d116      	bne.n	8005ef6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2220      	movs	r2, #32
 8005ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee2:	f043 0220 	orr.w	r2, r3, #32
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e007      	b.n	8005f06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	695b      	ldr	r3, [r3, #20]
 8005efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f00:	2b80      	cmp	r3, #128	; 0x80
 8005f02:	d1ca      	bne.n	8005e9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b084      	sub	sp, #16
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	60f8      	str	r0, [r7, #12]
 8005f16:	60b9      	str	r1, [r7, #8]
 8005f18:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f1a:	e02d      	b.n	8005f78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f000 f88d 	bl	800603c <I2C_IsAcknowledgeFailed>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d001      	beq.n	8005f2c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e02d      	b.n	8005f88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f32:	d021      	beq.n	8005f78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f34:	f7fc fc1e 	bl	8002774 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	68ba      	ldr	r2, [r7, #8]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d302      	bcc.n	8005f4a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d116      	bne.n	8005f78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2220      	movs	r2, #32
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f64:	f043 0220 	orr.w	r2, r3, #32
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e007      	b.n	8005f88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	f003 0304 	and.w	r3, r3, #4
 8005f82:	2b04      	cmp	r3, #4
 8005f84:	d1ca      	bne.n	8005f1c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3710      	adds	r7, #16
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005f9c:	e042      	b.n	8006024 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	695b      	ldr	r3, [r3, #20]
 8005fa4:	f003 0310 	and.w	r3, r3, #16
 8005fa8:	2b10      	cmp	r3, #16
 8005faa:	d119      	bne.n	8005fe0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f06f 0210 	mvn.w	r2, #16
 8005fb4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2220      	movs	r2, #32
 8005fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e029      	b.n	8006034 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fe0:	f7fc fbc8 	bl	8002774 <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d302      	bcc.n	8005ff6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d116      	bne.n	8006024 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2220      	movs	r2, #32
 8006000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2200      	movs	r2, #0
 8006008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006010:	f043 0220 	orr.w	r2, r3, #32
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e007      	b.n	8006034 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800602e:	2b40      	cmp	r3, #64	; 0x40
 8006030:	d1b5      	bne.n	8005f9e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3710      	adds	r7, #16
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800604e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006052:	d11b      	bne.n	800608c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800605c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2220      	movs	r2, #32
 8006068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006078:	f043 0204 	orr.w	r2, r3, #4
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e000      	b.n	800608e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	370c      	adds	r7, #12
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr
	...

0800609c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b088      	sub	sp, #32
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d101      	bne.n	80060ae <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e128      	b.n	8006300 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d109      	bne.n	80060ce <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a90      	ldr	r2, [pc, #576]	; (8006308 <HAL_I2S_Init+0x26c>)
 80060c6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7fb ff8d 	bl	8001fe8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2202      	movs	r2, #2
 80060d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	69db      	ldr	r3, [r3, #28]
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	6812      	ldr	r2, [r2, #0]
 80060e0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80060e4:	f023 030f 	bic.w	r3, r3, #15
 80060e8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2202      	movs	r2, #2
 80060f0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d060      	beq.n	80061bc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d102      	bne.n	8006108 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006102:	2310      	movs	r3, #16
 8006104:	617b      	str	r3, [r7, #20]
 8006106:	e001      	b.n	800610c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006108:	2320      	movs	r3, #32
 800610a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	2b20      	cmp	r3, #32
 8006112:	d802      	bhi.n	800611a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	005b      	lsls	r3, r3, #1
 8006118:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800611a:	2001      	movs	r0, #1
 800611c:	f001 fce4 	bl	8007ae8 <HAL_RCCEx_GetPeriphCLKFreq>
 8006120:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800612a:	d125      	bne.n	8006178 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d010      	beq.n	8006156 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	fbb2 f2f3 	udiv	r2, r2, r3
 800613e:	4613      	mov	r3, r2
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	4413      	add	r3, r2
 8006144:	005b      	lsls	r3, r3, #1
 8006146:	461a      	mov	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	695b      	ldr	r3, [r3, #20]
 800614c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006150:	3305      	adds	r3, #5
 8006152:	613b      	str	r3, [r7, #16]
 8006154:	e01f      	b.n	8006196 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	00db      	lsls	r3, r3, #3
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006160:	4613      	mov	r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	4413      	add	r3, r2
 8006166:	005b      	lsls	r3, r3, #1
 8006168:	461a      	mov	r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	695b      	ldr	r3, [r3, #20]
 800616e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006172:	3305      	adds	r3, #5
 8006174:	613b      	str	r3, [r7, #16]
 8006176:	e00e      	b.n	8006196 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006180:	4613      	mov	r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	4413      	add	r3, r2
 8006186:	005b      	lsls	r3, r3, #1
 8006188:	461a      	mov	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	695b      	ldr	r3, [r3, #20]
 800618e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006192:	3305      	adds	r3, #5
 8006194:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	4a5c      	ldr	r2, [pc, #368]	; (800630c <HAL_I2S_Init+0x270>)
 800619a:	fba2 2303 	umull	r2, r3, r2, r3
 800619e:	08db      	lsrs	r3, r3, #3
 80061a0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	f003 0301 	and.w	r3, r3, #1
 80061a8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80061aa:	693a      	ldr	r2, [r7, #16]
 80061ac:	69bb      	ldr	r3, [r7, #24]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	085b      	lsrs	r3, r3, #1
 80061b2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	021b      	lsls	r3, r3, #8
 80061b8:	61bb      	str	r3, [r7, #24]
 80061ba:	e003      	b.n	80061c4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80061bc:	2302      	movs	r3, #2
 80061be:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80061c0:	2300      	movs	r3, #0
 80061c2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d902      	bls.n	80061d0 <HAL_I2S_Init+0x134>
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	2bff      	cmp	r3, #255	; 0xff
 80061ce:	d907      	bls.n	80061e0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061d4:	f043 0210 	orr.w	r2, r3, #16
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80061dc:	2301      	movs	r3, #1
 80061de:	e08f      	b.n	8006300 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	691a      	ldr	r2, [r3, #16]
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	ea42 0103 	orr.w	r1, r2, r3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	69fa      	ldr	r2, [r7, #28]
 80061f0:	430a      	orrs	r2, r1
 80061f2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	69db      	ldr	r3, [r3, #28]
 80061fa:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80061fe:	f023 030f 	bic.w	r3, r3, #15
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	6851      	ldr	r1, [r2, #4]
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	6892      	ldr	r2, [r2, #8]
 800620a:	4311      	orrs	r1, r2
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	68d2      	ldr	r2, [r2, #12]
 8006210:	4311      	orrs	r1, r2
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	6992      	ldr	r2, [r2, #24]
 8006216:	430a      	orrs	r2, r1
 8006218:	431a      	orrs	r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006222:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	2b01      	cmp	r3, #1
 800622a:	d161      	bne.n	80062f0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a38      	ldr	r2, [pc, #224]	; (8006310 <HAL_I2S_Init+0x274>)
 8006230:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a37      	ldr	r2, [pc, #220]	; (8006314 <HAL_I2S_Init+0x278>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d101      	bne.n	8006240 <HAL_I2S_Init+0x1a4>
 800623c:	4b36      	ldr	r3, [pc, #216]	; (8006318 <HAL_I2S_Init+0x27c>)
 800623e:	e001      	b.n	8006244 <HAL_I2S_Init+0x1a8>
 8006240:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	6812      	ldr	r2, [r2, #0]
 800624a:	4932      	ldr	r1, [pc, #200]	; (8006314 <HAL_I2S_Init+0x278>)
 800624c:	428a      	cmp	r2, r1
 800624e:	d101      	bne.n	8006254 <HAL_I2S_Init+0x1b8>
 8006250:	4a31      	ldr	r2, [pc, #196]	; (8006318 <HAL_I2S_Init+0x27c>)
 8006252:	e001      	b.n	8006258 <HAL_I2S_Init+0x1bc>
 8006254:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006258:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800625c:	f023 030f 	bic.w	r3, r3, #15
 8006260:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a2b      	ldr	r2, [pc, #172]	; (8006314 <HAL_I2S_Init+0x278>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d101      	bne.n	8006270 <HAL_I2S_Init+0x1d4>
 800626c:	4b2a      	ldr	r3, [pc, #168]	; (8006318 <HAL_I2S_Init+0x27c>)
 800626e:	e001      	b.n	8006274 <HAL_I2S_Init+0x1d8>
 8006270:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006274:	2202      	movs	r2, #2
 8006276:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a25      	ldr	r2, [pc, #148]	; (8006314 <HAL_I2S_Init+0x278>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d101      	bne.n	8006286 <HAL_I2S_Init+0x1ea>
 8006282:	4b25      	ldr	r3, [pc, #148]	; (8006318 <HAL_I2S_Init+0x27c>)
 8006284:	e001      	b.n	800628a <HAL_I2S_Init+0x1ee>
 8006286:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800628a:	69db      	ldr	r3, [r3, #28]
 800628c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006296:	d003      	beq.n	80062a0 <HAL_I2S_Init+0x204>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d103      	bne.n	80062a8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80062a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80062a4:	613b      	str	r3, [r7, #16]
 80062a6:	e001      	b.n	80062ac <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80062a8:	2300      	movs	r3, #0
 80062aa:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	b299      	uxth	r1, r3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	699b      	ldr	r3, [r3, #24]
 80062c0:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80062c2:	4303      	orrs	r3, r0
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	430b      	orrs	r3, r1
 80062c8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80062ca:	4313      	orrs	r3, r2
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	897b      	ldrh	r3, [r7, #10]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80062d8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a0d      	ldr	r2, [pc, #52]	; (8006314 <HAL_I2S_Init+0x278>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d101      	bne.n	80062e8 <HAL_I2S_Init+0x24c>
 80062e4:	4b0c      	ldr	r3, [pc, #48]	; (8006318 <HAL_I2S_Init+0x27c>)
 80062e6:	e001      	b.n	80062ec <HAL_I2S_Init+0x250>
 80062e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80062ec:	897a      	ldrh	r2, [r7, #10]
 80062ee:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2201      	movs	r2, #1
 80062fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3720      	adds	r7, #32
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}
 8006308:	080069ad 	.word	0x080069ad
 800630c:	cccccccd 	.word	0xcccccccd
 8006310:	08006b35 	.word	0x08006b35
 8006314:	40003800 	.word	0x40003800
 8006318:	40003400 	.word	0x40003400

0800631c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b086      	sub	sp, #24
 8006320:	af00      	add	r7, sp, #0
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	4613      	mov	r3, r2
 8006328:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d002      	beq.n	8006336 <HAL_I2S_Transmit_DMA+0x1a>
 8006330:	88fb      	ldrh	r3, [r7, #6]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d101      	bne.n	800633a <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e08e      	b.n	8006458 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006340:	b2db      	uxtb	r3, r3
 8006342:	2b01      	cmp	r3, #1
 8006344:	d101      	bne.n	800634a <HAL_I2S_Transmit_DMA+0x2e>
 8006346:	2302      	movs	r3, #2
 8006348:	e086      	b.n	8006458 <HAL_I2S_Transmit_DMA+0x13c>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006358:	b2db      	uxtb	r3, r3
 800635a:	2b01      	cmp	r3, #1
 800635c:	d005      	beq.n	800636a <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8006366:	2302      	movs	r3, #2
 8006368:	e076      	b.n	8006458 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2203      	movs	r2, #3
 800636e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	69db      	ldr	r3, [r3, #28]
 8006384:	f003 0307 	and.w	r3, r3, #7
 8006388:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	2b03      	cmp	r3, #3
 800638e:	d002      	beq.n	8006396 <HAL_I2S_Transmit_DMA+0x7a>
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	2b05      	cmp	r3, #5
 8006394:	d10a      	bne.n	80063ac <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8006396:	88fb      	ldrh	r3, [r7, #6]
 8006398:	005b      	lsls	r3, r3, #1
 800639a:	b29a      	uxth	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80063a0:	88fb      	ldrh	r3, [r7, #6]
 80063a2:	005b      	lsls	r3, r3, #1
 80063a4:	b29a      	uxth	r2, r3
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80063aa:	e005      	b.n	80063b8 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	88fa      	ldrh	r2, [r7, #6]
 80063b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	88fa      	ldrh	r2, [r7, #6]
 80063b6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063bc:	4a28      	ldr	r2, [pc, #160]	; (8006460 <HAL_I2S_Transmit_DMA+0x144>)
 80063be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c4:	4a27      	ldr	r2, [pc, #156]	; (8006464 <HAL_I2S_Transmit_DMA+0x148>)
 80063c6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063cc:	4a26      	ldr	r2, [pc, #152]	; (8006468 <HAL_I2S_Transmit_DMA+0x14c>)
 80063ce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80063d8:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80063e0:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063e6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80063e8:	f7fc fbb2 	bl	8002b50 <HAL_DMA_Start_IT>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00f      	beq.n	8006412 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063f6:	f043 0208 	orr.w	r2, r3, #8
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2201      	movs	r2, #1
 8006402:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e022      	b.n	8006458 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	69db      	ldr	r3, [r3, #28]
 8006418:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800641c:	2b00      	cmp	r3, #0
 800641e:	d107      	bne.n	8006430 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	69da      	ldr	r2, [r3, #28]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800642e:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	f003 0302 	and.w	r3, r3, #2
 800643a:	2b00      	cmp	r3, #0
 800643c:	d107      	bne.n	800644e <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	685a      	ldr	r2, [r3, #4]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f042 0202 	orr.w	r2, r2, #2
 800644c:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8006456:	2300      	movs	r3, #0
}
 8006458:	4618      	mov	r0, r3
 800645a:	3718      	adds	r7, #24
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}
 8006460:	0800688b 	.word	0x0800688b
 8006464:	08006849 	.word	0x08006849
 8006468:	080068a7 	.word	0x080068a7

0800646c <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b088      	sub	sp, #32
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006474:	2300      	movs	r3, #0
 8006476:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006480:	d004      	beq.n	800648c <HAL_I2S_DMAStop+0x20>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	2b00      	cmp	r3, #0
 8006488:	f040 80d1 	bne.w	800662e <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006490:	2b00      	cmp	r3, #0
 8006492:	d00f      	beq.n	80064b4 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006498:	4618      	mov	r0, r3
 800649a:	f7fc fbb1 	bl	8002c00 <HAL_DMA_Abort>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d007      	beq.n	80064b4 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064a8:	f043 0208 	orr.w	r2, r3, #8
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80064b4:	2364      	movs	r3, #100	; 0x64
 80064b6:	2201      	movs	r2, #1
 80064b8:	2102      	movs	r1, #2
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 fb00 	bl	8006ac0 <I2S_WaitFlagStateUntilTimeout>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d00b      	beq.n	80064de <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ca:	f043 0201 	orr.w	r2, r3, #1
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2201      	movs	r2, #1
 80064d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80064de:	2364      	movs	r3, #100	; 0x64
 80064e0:	2200      	movs	r2, #0
 80064e2:	2180      	movs	r1, #128	; 0x80
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 faeb 	bl	8006ac0 <I2S_WaitFlagStateUntilTimeout>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d00b      	beq.n	8006508 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064f4:	f043 0201 	orr.w	r2, r3, #1
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	69da      	ldr	r2, [r3, #28]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006516:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006518:	2300      	movs	r3, #0
 800651a:	617b      	str	r3, [r7, #20]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	617b      	str	r3, [r7, #20]
 8006524:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	685a      	ldr	r2, [r3, #4]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f022 0202 	bic.w	r2, r2, #2
 8006534:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800653c:	b2db      	uxtb	r3, r3
 800653e:	2b05      	cmp	r3, #5
 8006540:	f040 8165 	bne.w	800680e <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00f      	beq.n	800656c <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006550:	4618      	mov	r0, r3
 8006552:	f7fc fb55 	bl	8002c00 <HAL_DMA_Abort>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d007      	beq.n	800656c <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006560:	f043 0208 	orr.w	r2, r3, #8
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a8a      	ldr	r2, [pc, #552]	; (800679c <HAL_I2S_DMAStop+0x330>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d101      	bne.n	800657a <HAL_I2S_DMAStop+0x10e>
 8006576:	4b8a      	ldr	r3, [pc, #552]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 8006578:	e001      	b.n	800657e <HAL_I2S_DMAStop+0x112>
 800657a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800657e:	69da      	ldr	r2, [r3, #28]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4985      	ldr	r1, [pc, #532]	; (800679c <HAL_I2S_DMAStop+0x330>)
 8006586:	428b      	cmp	r3, r1
 8006588:	d101      	bne.n	800658e <HAL_I2S_DMAStop+0x122>
 800658a:	4b85      	ldr	r3, [pc, #532]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 800658c:	e001      	b.n	8006592 <HAL_I2S_DMAStop+0x126>
 800658e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006592:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006596:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8006598:	2300      	movs	r3, #0
 800659a:	613b      	str	r3, [r7, #16]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a7e      	ldr	r2, [pc, #504]	; (800679c <HAL_I2S_DMAStop+0x330>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d101      	bne.n	80065aa <HAL_I2S_DMAStop+0x13e>
 80065a6:	4b7e      	ldr	r3, [pc, #504]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 80065a8:	e001      	b.n	80065ae <HAL_I2S_DMAStop+0x142>
 80065aa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	613b      	str	r3, [r7, #16]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a79      	ldr	r2, [pc, #484]	; (800679c <HAL_I2S_DMAStop+0x330>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d101      	bne.n	80065c0 <HAL_I2S_DMAStop+0x154>
 80065bc:	4b78      	ldr	r3, [pc, #480]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 80065be:	e001      	b.n	80065c4 <HAL_I2S_DMAStop+0x158>
 80065c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	613b      	str	r3, [r7, #16]
 80065c8:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a73      	ldr	r2, [pc, #460]	; (800679c <HAL_I2S_DMAStop+0x330>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d101      	bne.n	80065d8 <HAL_I2S_DMAStop+0x16c>
 80065d4:	4b72      	ldr	r3, [pc, #456]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 80065d6:	e001      	b.n	80065dc <HAL_I2S_DMAStop+0x170>
 80065d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80065dc:	685a      	ldr	r2, [r3, #4]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	496e      	ldr	r1, [pc, #440]	; (800679c <HAL_I2S_DMAStop+0x330>)
 80065e4:	428b      	cmp	r3, r1
 80065e6:	d101      	bne.n	80065ec <HAL_I2S_DMAStop+0x180>
 80065e8:	4b6d      	ldr	r3, [pc, #436]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 80065ea:	e001      	b.n	80065f0 <HAL_I2S_DMAStop+0x184>
 80065ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80065f0:	f022 0201 	bic.w	r2, r2, #1
 80065f4:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10c      	bne.n	8006618 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006602:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2201      	movs	r2, #1
 800660e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006616:	e0fa      	b.n	800680e <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a5f      	ldr	r2, [pc, #380]	; (800679c <HAL_I2S_DMAStop+0x330>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d101      	bne.n	8006626 <HAL_I2S_DMAStop+0x1ba>
 8006622:	4b5f      	ldr	r3, [pc, #380]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 8006624:	e001      	b.n	800662a <HAL_I2S_DMAStop+0x1be>
 8006626:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800662a:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800662c:	e0ef      	b.n	800680e <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006636:	d005      	beq.n	8006644 <HAL_I2S_DMAStop+0x1d8>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006640:	f040 80e5 	bne.w	800680e <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00f      	beq.n	800666c <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006650:	4618      	mov	r0, r3
 8006652:	f7fc fad5 	bl	8002c00 <HAL_DMA_Abort>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d007      	beq.n	800666c <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006660:	f043 0208 	orr.w	r2, r3, #8
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006672:	b2db      	uxtb	r3, r3
 8006674:	2b05      	cmp	r3, #5
 8006676:	f040 809a 	bne.w	80067ae <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00f      	beq.n	80066a2 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006686:	4618      	mov	r0, r3
 8006688:	f7fc faba 	bl	8002c00 <HAL_DMA_Abort>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d007      	beq.n	80066a2 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006696:	f043 0208 	orr.w	r2, r3, #8
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 80066a2:	f7fc f867 	bl	8002774 <HAL_GetTick>
 80066a6:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80066a8:	e012      	b.n	80066d0 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80066aa:	f7fc f863 	bl	8002774 <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	69bb      	ldr	r3, [r7, #24]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	2b64      	cmp	r3, #100	; 0x64
 80066b6:	d90b      	bls.n	80066d0 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066bc:	f043 0201 	orr.w	r2, r3, #1
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a31      	ldr	r2, [pc, #196]	; (800679c <HAL_I2S_DMAStop+0x330>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d101      	bne.n	80066de <HAL_I2S_DMAStop+0x272>
 80066da:	4b31      	ldr	r3, [pc, #196]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 80066dc:	e001      	b.n	80066e2 <HAL_I2S_DMAStop+0x276>
 80066de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f003 0302 	and.w	r3, r3, #2
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	d1de      	bne.n	80066aa <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80066ec:	e012      	b.n	8006714 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80066ee:	f7fc f841 	bl	8002774 <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	2b64      	cmp	r3, #100	; 0x64
 80066fa:	d90b      	bls.n	8006714 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006700:	f043 0201 	orr.w	r2, r3, #1
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a20      	ldr	r2, [pc, #128]	; (800679c <HAL_I2S_DMAStop+0x330>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d101      	bne.n	8006722 <HAL_I2S_DMAStop+0x2b6>
 800671e:	4b20      	ldr	r3, [pc, #128]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 8006720:	e001      	b.n	8006726 <HAL_I2S_DMAStop+0x2ba>
 8006722:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800672c:	2b80      	cmp	r3, #128	; 0x80
 800672e:	d0de      	beq.n	80066ee <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a19      	ldr	r2, [pc, #100]	; (800679c <HAL_I2S_DMAStop+0x330>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d101      	bne.n	800673e <HAL_I2S_DMAStop+0x2d2>
 800673a:	4b19      	ldr	r3, [pc, #100]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 800673c:	e001      	b.n	8006742 <HAL_I2S_DMAStop+0x2d6>
 800673e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006742:	69da      	ldr	r2, [r3, #28]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4914      	ldr	r1, [pc, #80]	; (800679c <HAL_I2S_DMAStop+0x330>)
 800674a:	428b      	cmp	r3, r1
 800674c:	d101      	bne.n	8006752 <HAL_I2S_DMAStop+0x2e6>
 800674e:	4b14      	ldr	r3, [pc, #80]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 8006750:	e001      	b.n	8006756 <HAL_I2S_DMAStop+0x2ea>
 8006752:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006756:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800675a:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 800675c:	2300      	movs	r3, #0
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a0d      	ldr	r2, [pc, #52]	; (800679c <HAL_I2S_DMAStop+0x330>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d101      	bne.n	800676e <HAL_I2S_DMAStop+0x302>
 800676a:	4b0d      	ldr	r3, [pc, #52]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 800676c:	e001      	b.n	8006772 <HAL_I2S_DMAStop+0x306>
 800676e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	60fb      	str	r3, [r7, #12]
 8006776:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a07      	ldr	r2, [pc, #28]	; (800679c <HAL_I2S_DMAStop+0x330>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d101      	bne.n	8006786 <HAL_I2S_DMAStop+0x31a>
 8006782:	4b07      	ldr	r3, [pc, #28]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 8006784:	e001      	b.n	800678a <HAL_I2S_DMAStop+0x31e>
 8006786:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800678a:	685a      	ldr	r2, [r3, #4]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4902      	ldr	r1, [pc, #8]	; (800679c <HAL_I2S_DMAStop+0x330>)
 8006792:	428b      	cmp	r3, r1
 8006794:	d106      	bne.n	80067a4 <HAL_I2S_DMAStop+0x338>
 8006796:	4b02      	ldr	r3, [pc, #8]	; (80067a0 <HAL_I2S_DMAStop+0x334>)
 8006798:	e006      	b.n	80067a8 <HAL_I2S_DMAStop+0x33c>
 800679a:	bf00      	nop
 800679c:	40003800 	.word	0x40003800
 80067a0:	40003400 	.word	0x40003400
 80067a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80067a8:	f022 0202 	bic.w	r2, r2, #2
 80067ac:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69da      	ldr	r2, [r3, #28]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067bc:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80067be:	2300      	movs	r3, #0
 80067c0:	60bb      	str	r3, [r7, #8]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68db      	ldr	r3, [r3, #12]
 80067c8:	60bb      	str	r3, [r7, #8]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	60bb      	str	r3, [r7, #8]
 80067d2:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	685a      	ldr	r2, [r3, #4]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f022 0201 	bic.w	r2, r2, #1
 80067e2:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067ec:	d10c      	bne.n	8006808 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2201      	movs	r2, #1
 80067fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	77fb      	strb	r3, [r7, #31]
 8006806:	e002      	b.n	800680e <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 8006816:	7ffb      	ldrb	r3, [r7, #31]
}
 8006818:	4618      	mov	r0, r3
 800681a:	3720      	adds	r7, #32
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800683c:	bf00      	nop
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006854:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	69db      	ldr	r3, [r3, #28]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10e      	bne.n	800687c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	685a      	ldr	r2, [r3, #4]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f022 0202 	bic.w	r2, r2, #2
 800686c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2200      	movs	r2, #0
 8006872:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 800687c:	68f8      	ldr	r0, [r7, #12]
 800687e:	f7fa f9b9 	bl	8000bf4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006882:	bf00      	nop
 8006884:	3710      	adds	r7, #16
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}

0800688a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800688a:	b580      	push	{r7, lr}
 800688c:	b084      	sub	sp, #16
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006896:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8006898:	68f8      	ldr	r0, [r7, #12]
 800689a:	f7fa f9bd 	bl	8000c18 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800689e:	bf00      	nop
 80068a0:	3710      	adds	r7, #16
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}

080068a6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80068a6:	b580      	push	{r7, lr}
 80068a8:	b084      	sub	sp, #16
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	685a      	ldr	r2, [r3, #4]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f022 0203 	bic.w	r2, r2, #3
 80068c2:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2200      	movs	r2, #0
 80068c8:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2200      	movs	r2, #0
 80068ce:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068dc:	f043 0208 	orr.w	r2, r3, #8
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80068e4:	68f8      	ldr	r0, [r7, #12]
 80068e6:	f7ff ffa5 	bl	8006834 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80068ea:	bf00      	nop
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80068f2:	b580      	push	{r7, lr}
 80068f4:	b082      	sub	sp, #8
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fe:	881a      	ldrh	r2, [r3, #0]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690a:	1c9a      	adds	r2, r3, #2
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006914:	b29b      	uxth	r3, r3
 8006916:	3b01      	subs	r3, #1
 8006918:	b29a      	uxth	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006922:	b29b      	uxth	r3, r3
 8006924:	2b00      	cmp	r3, #0
 8006926:	d10e      	bne.n	8006946 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	685a      	ldr	r2, [r3, #4]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006936:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f7fa f957 	bl	8000bf4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006946:	bf00      	nop
 8006948:	3708      	adds	r7, #8
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800694e:	b580      	push	{r7, lr}
 8006950:	b082      	sub	sp, #8
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68da      	ldr	r2, [r3, #12]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006960:	b292      	uxth	r2, r2
 8006962:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006968:	1c9a      	adds	r2, r3, #2
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006972:	b29b      	uxth	r3, r3
 8006974:	3b01      	subs	r3, #1
 8006976:	b29a      	uxth	r2, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006980:	b29b      	uxth	r3, r3
 8006982:	2b00      	cmp	r3, #0
 8006984:	d10e      	bne.n	80069a4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006994:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2201      	movs	r2, #1
 800699a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f7ff ff3e 	bl	8006820 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80069a4:	bf00      	nop
 80069a6:	3708      	adds	r7, #8
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b086      	sub	sp, #24
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	2b04      	cmp	r3, #4
 80069c6:	d13a      	bne.n	8006a3e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	f003 0301 	and.w	r3, r3, #1
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d109      	bne.n	80069e6 <I2S_IRQHandler+0x3a>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069dc:	2b40      	cmp	r3, #64	; 0x40
 80069de:	d102      	bne.n	80069e6 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f7ff ffb4 	bl	800694e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ec:	2b40      	cmp	r3, #64	; 0x40
 80069ee:	d126      	bne.n	8006a3e <I2S_IRQHandler+0x92>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	f003 0320 	and.w	r3, r3, #32
 80069fa:	2b20      	cmp	r3, #32
 80069fc:	d11f      	bne.n	8006a3e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	685a      	ldr	r2, [r3, #4]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006a0c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006a0e:	2300      	movs	r3, #0
 8006a10:	613b      	str	r3, [r7, #16]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	613b      	str	r3, [r7, #16]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	613b      	str	r3, [r7, #16]
 8006a22:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a30:	f043 0202 	orr.w	r2, r3, #2
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f7ff fefb 	bl	8006834 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	2b03      	cmp	r3, #3
 8006a48:	d136      	bne.n	8006ab8 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	f003 0302 	and.w	r3, r3, #2
 8006a50:	2b02      	cmp	r3, #2
 8006a52:	d109      	bne.n	8006a68 <I2S_IRQHandler+0xbc>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a5e:	2b80      	cmp	r3, #128	; 0x80
 8006a60:	d102      	bne.n	8006a68 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f7ff ff45 	bl	80068f2 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	f003 0308 	and.w	r3, r3, #8
 8006a6e:	2b08      	cmp	r3, #8
 8006a70:	d122      	bne.n	8006ab8 <I2S_IRQHandler+0x10c>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	f003 0320 	and.w	r3, r3, #32
 8006a7c:	2b20      	cmp	r3, #32
 8006a7e:	d11b      	bne.n	8006ab8 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	685a      	ldr	r2, [r3, #4]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006a8e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006a90:	2300      	movs	r3, #0
 8006a92:	60fb      	str	r3, [r7, #12]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	60fb      	str	r3, [r7, #12]
 8006a9c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aaa:	f043 0204 	orr.w	r2, r3, #4
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f7ff febe 	bl	8006834 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006ab8:	bf00      	nop
 8006aba:	3718      	adds	r7, #24
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b086      	sub	sp, #24
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	603b      	str	r3, [r7, #0]
 8006acc:	4613      	mov	r3, r2
 8006ace:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8006ad0:	f7fb fe50 	bl	8002774 <HAL_GetTick>
 8006ad4:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006ad6:	e018      	b.n	8006b0a <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ade:	d014      	beq.n	8006b0a <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8006ae0:	f7fb fe48 	bl	8002774 <HAL_GetTick>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	683a      	ldr	r2, [r7, #0]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d902      	bls.n	8006af6 <I2S_WaitFlagStateUntilTimeout+0x36>
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d109      	bne.n	8006b0a <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e00f      	b.n	8006b2a <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	689a      	ldr	r2, [r3, #8]
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	4013      	ands	r3, r2
 8006b14:	68ba      	ldr	r2, [r7, #8]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	bf0c      	ite	eq
 8006b1a:	2301      	moveq	r3, #1
 8006b1c:	2300      	movne	r3, #0
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	461a      	mov	r2, r3
 8006b22:	79fb      	ldrb	r3, [r7, #7]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d1d7      	bne.n	8006ad8 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3718      	adds	r7, #24
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
	...

08006b34 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b088      	sub	sp, #32
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4aa2      	ldr	r2, [pc, #648]	; (8006dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d101      	bne.n	8006b52 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006b4e:	4ba2      	ldr	r3, [pc, #648]	; (8006dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006b50:	e001      	b.n	8006b56 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006b52:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a9b      	ldr	r2, [pc, #620]	; (8006dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d101      	bne.n	8006b70 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006b6c:	4b9a      	ldr	r3, [pc, #616]	; (8006dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006b6e:	e001      	b.n	8006b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006b70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b80:	d004      	beq.n	8006b8c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	f040 8099 	bne.w	8006cbe <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d107      	bne.n	8006ba6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d002      	beq.n	8006ba6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f000 f925 	bl	8006df0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	f003 0301 	and.w	r3, r3, #1
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d107      	bne.n	8006bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d002      	beq.n	8006bc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 f9c8 	bl	8006f50 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc6:	2b40      	cmp	r3, #64	; 0x40
 8006bc8:	d13a      	bne.n	8006c40 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	f003 0320 	and.w	r3, r3, #32
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d035      	beq.n	8006c40 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a7e      	ldr	r2, [pc, #504]	; (8006dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d101      	bne.n	8006be2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006bde:	4b7e      	ldr	r3, [pc, #504]	; (8006dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006be0:	e001      	b.n	8006be6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006be2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006be6:	685a      	ldr	r2, [r3, #4]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4979      	ldr	r1, [pc, #484]	; (8006dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006bee:	428b      	cmp	r3, r1
 8006bf0:	d101      	bne.n	8006bf6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006bf2:	4b79      	ldr	r3, [pc, #484]	; (8006dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006bf4:	e001      	b.n	8006bfa <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006bf6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006bfa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006bfe:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006c0e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006c10:	2300      	movs	r3, #0
 8006c12:	60fb      	str	r3, [r7, #12]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	68db      	ldr	r3, [r3, #12]
 8006c1a:	60fb      	str	r3, [r7, #12]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	60fb      	str	r3, [r7, #12]
 8006c24:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2201      	movs	r2, #1
 8006c2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c32:	f043 0202 	orr.w	r2, r3, #2
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f7ff fdfa 	bl	8006834 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006c40:	69fb      	ldr	r3, [r7, #28]
 8006c42:	f003 0308 	and.w	r3, r3, #8
 8006c46:	2b08      	cmp	r3, #8
 8006c48:	f040 80be 	bne.w	8006dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	f003 0320 	and.w	r3, r3, #32
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	f000 80b8 	beq.w	8006dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	685a      	ldr	r2, [r3, #4]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006c66:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a59      	ldr	r2, [pc, #356]	; (8006dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d101      	bne.n	8006c76 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006c72:	4b59      	ldr	r3, [pc, #356]	; (8006dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006c74:	e001      	b.n	8006c7a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006c76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c7a:	685a      	ldr	r2, [r3, #4]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4954      	ldr	r1, [pc, #336]	; (8006dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006c82:	428b      	cmp	r3, r1
 8006c84:	d101      	bne.n	8006c8a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006c86:	4b54      	ldr	r3, [pc, #336]	; (8006dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006c88:	e001      	b.n	8006c8e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006c8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c8e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006c92:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006c94:	2300      	movs	r3, #0
 8006c96:	60bb      	str	r3, [r7, #8]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	60bb      	str	r3, [r7, #8]
 8006ca0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cae:	f043 0204 	orr.w	r2, r3, #4
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f7ff fdbc 	bl	8006834 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006cbc:	e084      	b.n	8006dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	f003 0302 	and.w	r3, r3, #2
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	d107      	bne.n	8006cd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d002      	beq.n	8006cd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 f8be 	bl	8006e54 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	f003 0301 	and.w	r3, r3, #1
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d107      	bne.n	8006cf2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d002      	beq.n	8006cf2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f8fd 	bl	8006eec <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cf8:	2b40      	cmp	r3, #64	; 0x40
 8006cfa:	d12f      	bne.n	8006d5c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	f003 0320 	and.w	r3, r3, #32
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d02a      	beq.n	8006d5c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006d14:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a2e      	ldr	r2, [pc, #184]	; (8006dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d101      	bne.n	8006d24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006d20:	4b2d      	ldr	r3, [pc, #180]	; (8006dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006d22:	e001      	b.n	8006d28 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006d24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d28:	685a      	ldr	r2, [r3, #4]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4929      	ldr	r1, [pc, #164]	; (8006dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006d30:	428b      	cmp	r3, r1
 8006d32:	d101      	bne.n	8006d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006d34:	4b28      	ldr	r3, [pc, #160]	; (8006dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006d36:	e001      	b.n	8006d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006d38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006d40:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d4e:	f043 0202 	orr.w	r2, r3, #2
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f7ff fd6c 	bl	8006834 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	f003 0308 	and.w	r3, r3, #8
 8006d62:	2b08      	cmp	r3, #8
 8006d64:	d131      	bne.n	8006dca <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	f003 0320 	and.w	r3, r3, #32
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d02c      	beq.n	8006dca <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a17      	ldr	r2, [pc, #92]	; (8006dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d101      	bne.n	8006d7e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006d7a:	4b17      	ldr	r3, [pc, #92]	; (8006dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006d7c:	e001      	b.n	8006d82 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006d7e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d82:	685a      	ldr	r2, [r3, #4]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4912      	ldr	r1, [pc, #72]	; (8006dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006d8a:	428b      	cmp	r3, r1
 8006d8c:	d101      	bne.n	8006d92 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8006d8e:	4b12      	ldr	r3, [pc, #72]	; (8006dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006d90:	e001      	b.n	8006d96 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8006d92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d96:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006d9a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	685a      	ldr	r2, [r3, #4]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006daa:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006db8:	f043 0204 	orr.w	r2, r3, #4
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f7ff fd37 	bl	8006834 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006dc6:	e000      	b.n	8006dca <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006dc8:	bf00      	nop
}
 8006dca:	bf00      	nop
 8006dcc:	3720      	adds	r7, #32
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
 8006dd2:	bf00      	nop
 8006dd4:	40003800 	.word	0x40003800
 8006dd8:	40003400 	.word	0x40003400

08006ddc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006de4:	bf00      	nop
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfc:	1c99      	adds	r1, r3, #2
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	6251      	str	r1, [r2, #36]	; 0x24
 8006e02:	881a      	ldrh	r2, [r3, #0]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	3b01      	subs	r3, #1
 8006e12:	b29a      	uxth	r2, r3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d113      	bne.n	8006e4a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	685a      	ldr	r2, [r3, #4]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006e30:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d106      	bne.n	8006e4a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f7ff ffc9 	bl	8006ddc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006e4a:	bf00      	nop
 8006e4c:	3708      	adds	r7, #8
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
	...

08006e54 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e60:	1c99      	adds	r1, r3, #2
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	6251      	str	r1, [r2, #36]	; 0x24
 8006e66:	8819      	ldrh	r1, [r3, #0]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a1d      	ldr	r2, [pc, #116]	; (8006ee4 <I2SEx_TxISR_I2SExt+0x90>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d101      	bne.n	8006e76 <I2SEx_TxISR_I2SExt+0x22>
 8006e72:	4b1d      	ldr	r3, [pc, #116]	; (8006ee8 <I2SEx_TxISR_I2SExt+0x94>)
 8006e74:	e001      	b.n	8006e7a <I2SEx_TxISR_I2SExt+0x26>
 8006e76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006e7a:	460a      	mov	r2, r1
 8006e7c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	3b01      	subs	r3, #1
 8006e86:	b29a      	uxth	r2, r3
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d121      	bne.n	8006eda <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a12      	ldr	r2, [pc, #72]	; (8006ee4 <I2SEx_TxISR_I2SExt+0x90>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d101      	bne.n	8006ea4 <I2SEx_TxISR_I2SExt+0x50>
 8006ea0:	4b11      	ldr	r3, [pc, #68]	; (8006ee8 <I2SEx_TxISR_I2SExt+0x94>)
 8006ea2:	e001      	b.n	8006ea8 <I2SEx_TxISR_I2SExt+0x54>
 8006ea4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ea8:	685a      	ldr	r2, [r3, #4]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	490d      	ldr	r1, [pc, #52]	; (8006ee4 <I2SEx_TxISR_I2SExt+0x90>)
 8006eb0:	428b      	cmp	r3, r1
 8006eb2:	d101      	bne.n	8006eb8 <I2SEx_TxISR_I2SExt+0x64>
 8006eb4:	4b0c      	ldr	r3, [pc, #48]	; (8006ee8 <I2SEx_TxISR_I2SExt+0x94>)
 8006eb6:	e001      	b.n	8006ebc <I2SEx_TxISR_I2SExt+0x68>
 8006eb8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ebc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006ec0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d106      	bne.n	8006eda <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f7ff ff81 	bl	8006ddc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006eda:	bf00      	nop
 8006edc:	3708      	adds	r7, #8
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
 8006ee2:	bf00      	nop
 8006ee4:	40003800 	.word	0x40003800
 8006ee8:	40003400 	.word	0x40003400

08006eec <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b082      	sub	sp, #8
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68d8      	ldr	r0, [r3, #12]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006efe:	1c99      	adds	r1, r3, #2
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006f04:	b282      	uxth	r2, r0
 8006f06:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	3b01      	subs	r3, #1
 8006f10:	b29a      	uxth	r2, r3
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d113      	bne.n	8006f48 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006f2e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d106      	bne.n	8006f48 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f7ff ff4a 	bl	8006ddc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006f48:	bf00      	nop
 8006f4a:	3708      	adds	r7, #8
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b082      	sub	sp, #8
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a20      	ldr	r2, [pc, #128]	; (8006fe0 <I2SEx_RxISR_I2SExt+0x90>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d101      	bne.n	8006f66 <I2SEx_RxISR_I2SExt+0x16>
 8006f62:	4b20      	ldr	r3, [pc, #128]	; (8006fe4 <I2SEx_RxISR_I2SExt+0x94>)
 8006f64:	e001      	b.n	8006f6a <I2SEx_RxISR_I2SExt+0x1a>
 8006f66:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f6a:	68d8      	ldr	r0, [r3, #12]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f70:	1c99      	adds	r1, r3, #2
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006f76:	b282      	uxth	r2, r0
 8006f78:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	3b01      	subs	r3, #1
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d121      	bne.n	8006fd6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a12      	ldr	r2, [pc, #72]	; (8006fe0 <I2SEx_RxISR_I2SExt+0x90>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d101      	bne.n	8006fa0 <I2SEx_RxISR_I2SExt+0x50>
 8006f9c:	4b11      	ldr	r3, [pc, #68]	; (8006fe4 <I2SEx_RxISR_I2SExt+0x94>)
 8006f9e:	e001      	b.n	8006fa4 <I2SEx_RxISR_I2SExt+0x54>
 8006fa0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006fa4:	685a      	ldr	r2, [r3, #4]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	490d      	ldr	r1, [pc, #52]	; (8006fe0 <I2SEx_RxISR_I2SExt+0x90>)
 8006fac:	428b      	cmp	r3, r1
 8006fae:	d101      	bne.n	8006fb4 <I2SEx_RxISR_I2SExt+0x64>
 8006fb0:	4b0c      	ldr	r3, [pc, #48]	; (8006fe4 <I2SEx_RxISR_I2SExt+0x94>)
 8006fb2:	e001      	b.n	8006fb8 <I2SEx_RxISR_I2SExt+0x68>
 8006fb4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006fb8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006fbc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d106      	bne.n	8006fd6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f7ff ff03 	bl	8006ddc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006fd6:	bf00      	nop
 8006fd8:	3708      	adds	r7, #8
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop
 8006fe0:	40003800 	.word	0x40003800
 8006fe4:	40003400 	.word	0x40003400

08006fe8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e25b      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 0301 	and.w	r3, r3, #1
 8007002:	2b00      	cmp	r3, #0
 8007004:	d075      	beq.n	80070f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007006:	4ba3      	ldr	r3, [pc, #652]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f003 030c 	and.w	r3, r3, #12
 800700e:	2b04      	cmp	r3, #4
 8007010:	d00c      	beq.n	800702c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007012:	4ba0      	ldr	r3, [pc, #640]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800701a:	2b08      	cmp	r3, #8
 800701c:	d112      	bne.n	8007044 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800701e:	4b9d      	ldr	r3, [pc, #628]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007026:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800702a:	d10b      	bne.n	8007044 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800702c:	4b99      	ldr	r3, [pc, #612]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007034:	2b00      	cmp	r3, #0
 8007036:	d05b      	beq.n	80070f0 <HAL_RCC_OscConfig+0x108>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d157      	bne.n	80070f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007040:	2301      	movs	r3, #1
 8007042:	e236      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800704c:	d106      	bne.n	800705c <HAL_RCC_OscConfig+0x74>
 800704e:	4b91      	ldr	r3, [pc, #580]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a90      	ldr	r2, [pc, #576]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007054:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007058:	6013      	str	r3, [r2, #0]
 800705a:	e01d      	b.n	8007098 <HAL_RCC_OscConfig+0xb0>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007064:	d10c      	bne.n	8007080 <HAL_RCC_OscConfig+0x98>
 8007066:	4b8b      	ldr	r3, [pc, #556]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a8a      	ldr	r2, [pc, #552]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 800706c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007070:	6013      	str	r3, [r2, #0]
 8007072:	4b88      	ldr	r3, [pc, #544]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a87      	ldr	r2, [pc, #540]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800707c:	6013      	str	r3, [r2, #0]
 800707e:	e00b      	b.n	8007098 <HAL_RCC_OscConfig+0xb0>
 8007080:	4b84      	ldr	r3, [pc, #528]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a83      	ldr	r2, [pc, #524]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007086:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800708a:	6013      	str	r3, [r2, #0]
 800708c:	4b81      	ldr	r3, [pc, #516]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a80      	ldr	r2, [pc, #512]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007092:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007096:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d013      	beq.n	80070c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070a0:	f7fb fb68 	bl	8002774 <HAL_GetTick>
 80070a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070a6:	e008      	b.n	80070ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80070a8:	f7fb fb64 	bl	8002774 <HAL_GetTick>
 80070ac:	4602      	mov	r2, r0
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	1ad3      	subs	r3, r2, r3
 80070b2:	2b64      	cmp	r3, #100	; 0x64
 80070b4:	d901      	bls.n	80070ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80070b6:	2303      	movs	r3, #3
 80070b8:	e1fb      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070ba:	4b76      	ldr	r3, [pc, #472]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d0f0      	beq.n	80070a8 <HAL_RCC_OscConfig+0xc0>
 80070c6:	e014      	b.n	80070f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070c8:	f7fb fb54 	bl	8002774 <HAL_GetTick>
 80070cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070ce:	e008      	b.n	80070e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80070d0:	f7fb fb50 	bl	8002774 <HAL_GetTick>
 80070d4:	4602      	mov	r2, r0
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	2b64      	cmp	r3, #100	; 0x64
 80070dc:	d901      	bls.n	80070e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e1e7      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070e2:	4b6c      	ldr	r3, [pc, #432]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d1f0      	bne.n	80070d0 <HAL_RCC_OscConfig+0xe8>
 80070ee:	e000      	b.n	80070f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 0302 	and.w	r3, r3, #2
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d063      	beq.n	80071c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80070fe:	4b65      	ldr	r3, [pc, #404]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	f003 030c 	and.w	r3, r3, #12
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00b      	beq.n	8007122 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800710a:	4b62      	ldr	r3, [pc, #392]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007112:	2b08      	cmp	r3, #8
 8007114:	d11c      	bne.n	8007150 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007116:	4b5f      	ldr	r3, [pc, #380]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800711e:	2b00      	cmp	r3, #0
 8007120:	d116      	bne.n	8007150 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007122:	4b5c      	ldr	r3, [pc, #368]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 0302 	and.w	r3, r3, #2
 800712a:	2b00      	cmp	r3, #0
 800712c:	d005      	beq.n	800713a <HAL_RCC_OscConfig+0x152>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	2b01      	cmp	r3, #1
 8007134:	d001      	beq.n	800713a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e1bb      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800713a:	4b56      	ldr	r3, [pc, #344]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	00db      	lsls	r3, r3, #3
 8007148:	4952      	ldr	r1, [pc, #328]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 800714a:	4313      	orrs	r3, r2
 800714c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800714e:	e03a      	b.n	80071c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d020      	beq.n	800719a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007158:	4b4f      	ldr	r3, [pc, #316]	; (8007298 <HAL_RCC_OscConfig+0x2b0>)
 800715a:	2201      	movs	r2, #1
 800715c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800715e:	f7fb fb09 	bl	8002774 <HAL_GetTick>
 8007162:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007164:	e008      	b.n	8007178 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007166:	f7fb fb05 	bl	8002774 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	2b02      	cmp	r3, #2
 8007172:	d901      	bls.n	8007178 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e19c      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007178:	4b46      	ldr	r3, [pc, #280]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0302 	and.w	r3, r3, #2
 8007180:	2b00      	cmp	r3, #0
 8007182:	d0f0      	beq.n	8007166 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007184:	4b43      	ldr	r3, [pc, #268]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	691b      	ldr	r3, [r3, #16]
 8007190:	00db      	lsls	r3, r3, #3
 8007192:	4940      	ldr	r1, [pc, #256]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007194:	4313      	orrs	r3, r2
 8007196:	600b      	str	r3, [r1, #0]
 8007198:	e015      	b.n	80071c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800719a:	4b3f      	ldr	r3, [pc, #252]	; (8007298 <HAL_RCC_OscConfig+0x2b0>)
 800719c:	2200      	movs	r2, #0
 800719e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071a0:	f7fb fae8 	bl	8002774 <HAL_GetTick>
 80071a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071a6:	e008      	b.n	80071ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80071a8:	f7fb fae4 	bl	8002774 <HAL_GetTick>
 80071ac:	4602      	mov	r2, r0
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	1ad3      	subs	r3, r2, r3
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	d901      	bls.n	80071ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80071b6:	2303      	movs	r3, #3
 80071b8:	e17b      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071ba:	4b36      	ldr	r3, [pc, #216]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 0302 	and.w	r3, r3, #2
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d1f0      	bne.n	80071a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 0308 	and.w	r3, r3, #8
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d030      	beq.n	8007234 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d016      	beq.n	8007208 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071da:	4b30      	ldr	r3, [pc, #192]	; (800729c <HAL_RCC_OscConfig+0x2b4>)
 80071dc:	2201      	movs	r2, #1
 80071de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071e0:	f7fb fac8 	bl	8002774 <HAL_GetTick>
 80071e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071e6:	e008      	b.n	80071fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80071e8:	f7fb fac4 	bl	8002774 <HAL_GetTick>
 80071ec:	4602      	mov	r2, r0
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	1ad3      	subs	r3, r2, r3
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	d901      	bls.n	80071fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80071f6:	2303      	movs	r3, #3
 80071f8:	e15b      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071fa:	4b26      	ldr	r3, [pc, #152]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 80071fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071fe:	f003 0302 	and.w	r3, r3, #2
 8007202:	2b00      	cmp	r3, #0
 8007204:	d0f0      	beq.n	80071e8 <HAL_RCC_OscConfig+0x200>
 8007206:	e015      	b.n	8007234 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007208:	4b24      	ldr	r3, [pc, #144]	; (800729c <HAL_RCC_OscConfig+0x2b4>)
 800720a:	2200      	movs	r2, #0
 800720c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800720e:	f7fb fab1 	bl	8002774 <HAL_GetTick>
 8007212:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007214:	e008      	b.n	8007228 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007216:	f7fb faad 	bl	8002774 <HAL_GetTick>
 800721a:	4602      	mov	r2, r0
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	1ad3      	subs	r3, r2, r3
 8007220:	2b02      	cmp	r3, #2
 8007222:	d901      	bls.n	8007228 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e144      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007228:	4b1a      	ldr	r3, [pc, #104]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 800722a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800722c:	f003 0302 	and.w	r3, r3, #2
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1f0      	bne.n	8007216 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0304 	and.w	r3, r3, #4
 800723c:	2b00      	cmp	r3, #0
 800723e:	f000 80a0 	beq.w	8007382 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007242:	2300      	movs	r3, #0
 8007244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007246:	4b13      	ldr	r3, [pc, #76]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d10f      	bne.n	8007272 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007252:	2300      	movs	r3, #0
 8007254:	60bb      	str	r3, [r7, #8]
 8007256:	4b0f      	ldr	r3, [pc, #60]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800725a:	4a0e      	ldr	r2, [pc, #56]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 800725c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007260:	6413      	str	r3, [r2, #64]	; 0x40
 8007262:	4b0c      	ldr	r3, [pc, #48]	; (8007294 <HAL_RCC_OscConfig+0x2ac>)
 8007264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800726a:	60bb      	str	r3, [r7, #8]
 800726c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800726e:	2301      	movs	r3, #1
 8007270:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007272:	4b0b      	ldr	r3, [pc, #44]	; (80072a0 <HAL_RCC_OscConfig+0x2b8>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800727a:	2b00      	cmp	r3, #0
 800727c:	d121      	bne.n	80072c2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800727e:	4b08      	ldr	r3, [pc, #32]	; (80072a0 <HAL_RCC_OscConfig+0x2b8>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a07      	ldr	r2, [pc, #28]	; (80072a0 <HAL_RCC_OscConfig+0x2b8>)
 8007284:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800728a:	f7fb fa73 	bl	8002774 <HAL_GetTick>
 800728e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007290:	e011      	b.n	80072b6 <HAL_RCC_OscConfig+0x2ce>
 8007292:	bf00      	nop
 8007294:	40023800 	.word	0x40023800
 8007298:	42470000 	.word	0x42470000
 800729c:	42470e80 	.word	0x42470e80
 80072a0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072a4:	f7fb fa66 	bl	8002774 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	d901      	bls.n	80072b6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e0fd      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072b6:	4b81      	ldr	r3, [pc, #516]	; (80074bc <HAL_RCC_OscConfig+0x4d4>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d0f0      	beq.n	80072a4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d106      	bne.n	80072d8 <HAL_RCC_OscConfig+0x2f0>
 80072ca:	4b7d      	ldr	r3, [pc, #500]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 80072cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ce:	4a7c      	ldr	r2, [pc, #496]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 80072d0:	f043 0301 	orr.w	r3, r3, #1
 80072d4:	6713      	str	r3, [r2, #112]	; 0x70
 80072d6:	e01c      	b.n	8007312 <HAL_RCC_OscConfig+0x32a>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	2b05      	cmp	r3, #5
 80072de:	d10c      	bne.n	80072fa <HAL_RCC_OscConfig+0x312>
 80072e0:	4b77      	ldr	r3, [pc, #476]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 80072e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072e4:	4a76      	ldr	r2, [pc, #472]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 80072e6:	f043 0304 	orr.w	r3, r3, #4
 80072ea:	6713      	str	r3, [r2, #112]	; 0x70
 80072ec:	4b74      	ldr	r3, [pc, #464]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 80072ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072f0:	4a73      	ldr	r2, [pc, #460]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 80072f2:	f043 0301 	orr.w	r3, r3, #1
 80072f6:	6713      	str	r3, [r2, #112]	; 0x70
 80072f8:	e00b      	b.n	8007312 <HAL_RCC_OscConfig+0x32a>
 80072fa:	4b71      	ldr	r3, [pc, #452]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 80072fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072fe:	4a70      	ldr	r2, [pc, #448]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 8007300:	f023 0301 	bic.w	r3, r3, #1
 8007304:	6713      	str	r3, [r2, #112]	; 0x70
 8007306:	4b6e      	ldr	r3, [pc, #440]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 8007308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800730a:	4a6d      	ldr	r2, [pc, #436]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 800730c:	f023 0304 	bic.w	r3, r3, #4
 8007310:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d015      	beq.n	8007346 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800731a:	f7fb fa2b 	bl	8002774 <HAL_GetTick>
 800731e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007320:	e00a      	b.n	8007338 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007322:	f7fb fa27 	bl	8002774 <HAL_GetTick>
 8007326:	4602      	mov	r2, r0
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	1ad3      	subs	r3, r2, r3
 800732c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007330:	4293      	cmp	r3, r2
 8007332:	d901      	bls.n	8007338 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007334:	2303      	movs	r3, #3
 8007336:	e0bc      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007338:	4b61      	ldr	r3, [pc, #388]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 800733a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800733c:	f003 0302 	and.w	r3, r3, #2
 8007340:	2b00      	cmp	r3, #0
 8007342:	d0ee      	beq.n	8007322 <HAL_RCC_OscConfig+0x33a>
 8007344:	e014      	b.n	8007370 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007346:	f7fb fa15 	bl	8002774 <HAL_GetTick>
 800734a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800734c:	e00a      	b.n	8007364 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800734e:	f7fb fa11 	bl	8002774 <HAL_GetTick>
 8007352:	4602      	mov	r2, r0
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	1ad3      	subs	r3, r2, r3
 8007358:	f241 3288 	movw	r2, #5000	; 0x1388
 800735c:	4293      	cmp	r3, r2
 800735e:	d901      	bls.n	8007364 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007360:	2303      	movs	r3, #3
 8007362:	e0a6      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007364:	4b56      	ldr	r3, [pc, #344]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 8007366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007368:	f003 0302 	and.w	r3, r3, #2
 800736c:	2b00      	cmp	r3, #0
 800736e:	d1ee      	bne.n	800734e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007370:	7dfb      	ldrb	r3, [r7, #23]
 8007372:	2b01      	cmp	r3, #1
 8007374:	d105      	bne.n	8007382 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007376:	4b52      	ldr	r3, [pc, #328]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 8007378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737a:	4a51      	ldr	r2, [pc, #324]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 800737c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007380:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	699b      	ldr	r3, [r3, #24]
 8007386:	2b00      	cmp	r3, #0
 8007388:	f000 8092 	beq.w	80074b0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800738c:	4b4c      	ldr	r3, [pc, #304]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	f003 030c 	and.w	r3, r3, #12
 8007394:	2b08      	cmp	r3, #8
 8007396:	d05c      	beq.n	8007452 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	699b      	ldr	r3, [r3, #24]
 800739c:	2b02      	cmp	r3, #2
 800739e:	d141      	bne.n	8007424 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073a0:	4b48      	ldr	r3, [pc, #288]	; (80074c4 <HAL_RCC_OscConfig+0x4dc>)
 80073a2:	2200      	movs	r2, #0
 80073a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073a6:	f7fb f9e5 	bl	8002774 <HAL_GetTick>
 80073aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073ac:	e008      	b.n	80073c0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073ae:	f7fb f9e1 	bl	8002774 <HAL_GetTick>
 80073b2:	4602      	mov	r2, r0
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	2b02      	cmp	r3, #2
 80073ba:	d901      	bls.n	80073c0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80073bc:	2303      	movs	r3, #3
 80073be:	e078      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073c0:	4b3f      	ldr	r3, [pc, #252]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d1f0      	bne.n	80073ae <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	69da      	ldr	r2, [r3, #28]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6a1b      	ldr	r3, [r3, #32]
 80073d4:	431a      	orrs	r2, r3
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073da:	019b      	lsls	r3, r3, #6
 80073dc:	431a      	orrs	r2, r3
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073e2:	085b      	lsrs	r3, r3, #1
 80073e4:	3b01      	subs	r3, #1
 80073e6:	041b      	lsls	r3, r3, #16
 80073e8:	431a      	orrs	r2, r3
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ee:	061b      	lsls	r3, r3, #24
 80073f0:	4933      	ldr	r1, [pc, #204]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 80073f2:	4313      	orrs	r3, r2
 80073f4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80073f6:	4b33      	ldr	r3, [pc, #204]	; (80074c4 <HAL_RCC_OscConfig+0x4dc>)
 80073f8:	2201      	movs	r2, #1
 80073fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073fc:	f7fb f9ba 	bl	8002774 <HAL_GetTick>
 8007400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007402:	e008      	b.n	8007416 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007404:	f7fb f9b6 	bl	8002774 <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	2b02      	cmp	r3, #2
 8007410:	d901      	bls.n	8007416 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e04d      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007416:	4b2a      	ldr	r3, [pc, #168]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800741e:	2b00      	cmp	r3, #0
 8007420:	d0f0      	beq.n	8007404 <HAL_RCC_OscConfig+0x41c>
 8007422:	e045      	b.n	80074b0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007424:	4b27      	ldr	r3, [pc, #156]	; (80074c4 <HAL_RCC_OscConfig+0x4dc>)
 8007426:	2200      	movs	r2, #0
 8007428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800742a:	f7fb f9a3 	bl	8002774 <HAL_GetTick>
 800742e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007430:	e008      	b.n	8007444 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007432:	f7fb f99f 	bl	8002774 <HAL_GetTick>
 8007436:	4602      	mov	r2, r0
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	2b02      	cmp	r3, #2
 800743e:	d901      	bls.n	8007444 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007440:	2303      	movs	r3, #3
 8007442:	e036      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007444:	4b1e      	ldr	r3, [pc, #120]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800744c:	2b00      	cmp	r3, #0
 800744e:	d1f0      	bne.n	8007432 <HAL_RCC_OscConfig+0x44a>
 8007450:	e02e      	b.n	80074b0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	2b01      	cmp	r3, #1
 8007458:	d101      	bne.n	800745e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	e029      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800745e:	4b18      	ldr	r3, [pc, #96]	; (80074c0 <HAL_RCC_OscConfig+0x4d8>)
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	69db      	ldr	r3, [r3, #28]
 800746e:	429a      	cmp	r2, r3
 8007470:	d11c      	bne.n	80074ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800747c:	429a      	cmp	r2, r3
 800747e:	d115      	bne.n	80074ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007480:	68fa      	ldr	r2, [r7, #12]
 8007482:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007486:	4013      	ands	r3, r2
 8007488:	687a      	ldr	r2, [r7, #4]
 800748a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800748c:	4293      	cmp	r3, r2
 800748e:	d10d      	bne.n	80074ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800749a:	429a      	cmp	r2, r3
 800749c:	d106      	bne.n	80074ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d001      	beq.n	80074b0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	e000      	b.n	80074b2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3718      	adds	r7, #24
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	40007000 	.word	0x40007000
 80074c0:	40023800 	.word	0x40023800
 80074c4:	42470060 	.word	0x42470060

080074c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d101      	bne.n	80074dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e0cc      	b.n	8007676 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80074dc:	4b68      	ldr	r3, [pc, #416]	; (8007680 <HAL_RCC_ClockConfig+0x1b8>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 030f 	and.w	r3, r3, #15
 80074e4:	683a      	ldr	r2, [r7, #0]
 80074e6:	429a      	cmp	r2, r3
 80074e8:	d90c      	bls.n	8007504 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074ea:	4b65      	ldr	r3, [pc, #404]	; (8007680 <HAL_RCC_ClockConfig+0x1b8>)
 80074ec:	683a      	ldr	r2, [r7, #0]
 80074ee:	b2d2      	uxtb	r2, r2
 80074f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80074f2:	4b63      	ldr	r3, [pc, #396]	; (8007680 <HAL_RCC_ClockConfig+0x1b8>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f003 030f 	and.w	r3, r3, #15
 80074fa:	683a      	ldr	r2, [r7, #0]
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d001      	beq.n	8007504 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	e0b8      	b.n	8007676 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 0302 	and.w	r3, r3, #2
 800750c:	2b00      	cmp	r3, #0
 800750e:	d020      	beq.n	8007552 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 0304 	and.w	r3, r3, #4
 8007518:	2b00      	cmp	r3, #0
 800751a:	d005      	beq.n	8007528 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800751c:	4b59      	ldr	r3, [pc, #356]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	4a58      	ldr	r2, [pc, #352]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 8007522:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007526:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 0308 	and.w	r3, r3, #8
 8007530:	2b00      	cmp	r3, #0
 8007532:	d005      	beq.n	8007540 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007534:	4b53      	ldr	r3, [pc, #332]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	4a52      	ldr	r2, [pc, #328]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 800753a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800753e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007540:	4b50      	ldr	r3, [pc, #320]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	494d      	ldr	r1, [pc, #308]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 800754e:	4313      	orrs	r3, r2
 8007550:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f003 0301 	and.w	r3, r3, #1
 800755a:	2b00      	cmp	r3, #0
 800755c:	d044      	beq.n	80075e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	2b01      	cmp	r3, #1
 8007564:	d107      	bne.n	8007576 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007566:	4b47      	ldr	r3, [pc, #284]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800756e:	2b00      	cmp	r3, #0
 8007570:	d119      	bne.n	80075a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e07f      	b.n	8007676 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	2b02      	cmp	r3, #2
 800757c:	d003      	beq.n	8007586 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007582:	2b03      	cmp	r3, #3
 8007584:	d107      	bne.n	8007596 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007586:	4b3f      	ldr	r3, [pc, #252]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800758e:	2b00      	cmp	r3, #0
 8007590:	d109      	bne.n	80075a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e06f      	b.n	8007676 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007596:	4b3b      	ldr	r3, [pc, #236]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f003 0302 	and.w	r3, r3, #2
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d101      	bne.n	80075a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	e067      	b.n	8007676 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80075a6:	4b37      	ldr	r3, [pc, #220]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	f023 0203 	bic.w	r2, r3, #3
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	4934      	ldr	r1, [pc, #208]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 80075b4:	4313      	orrs	r3, r2
 80075b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80075b8:	f7fb f8dc 	bl	8002774 <HAL_GetTick>
 80075bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075be:	e00a      	b.n	80075d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075c0:	f7fb f8d8 	bl	8002774 <HAL_GetTick>
 80075c4:	4602      	mov	r2, r0
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	1ad3      	subs	r3, r2, r3
 80075ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d901      	bls.n	80075d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80075d2:	2303      	movs	r3, #3
 80075d4:	e04f      	b.n	8007676 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075d6:	4b2b      	ldr	r3, [pc, #172]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	f003 020c 	and.w	r2, r3, #12
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d1eb      	bne.n	80075c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80075e8:	4b25      	ldr	r3, [pc, #148]	; (8007680 <HAL_RCC_ClockConfig+0x1b8>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f003 030f 	and.w	r3, r3, #15
 80075f0:	683a      	ldr	r2, [r7, #0]
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d20c      	bcs.n	8007610 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075f6:	4b22      	ldr	r3, [pc, #136]	; (8007680 <HAL_RCC_ClockConfig+0x1b8>)
 80075f8:	683a      	ldr	r2, [r7, #0]
 80075fa:	b2d2      	uxtb	r2, r2
 80075fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80075fe:	4b20      	ldr	r3, [pc, #128]	; (8007680 <HAL_RCC_ClockConfig+0x1b8>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 030f 	and.w	r3, r3, #15
 8007606:	683a      	ldr	r2, [r7, #0]
 8007608:	429a      	cmp	r2, r3
 800760a:	d001      	beq.n	8007610 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	e032      	b.n	8007676 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f003 0304 	and.w	r3, r3, #4
 8007618:	2b00      	cmp	r3, #0
 800761a:	d008      	beq.n	800762e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800761c:	4b19      	ldr	r3, [pc, #100]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	4916      	ldr	r1, [pc, #88]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 800762a:	4313      	orrs	r3, r2
 800762c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f003 0308 	and.w	r3, r3, #8
 8007636:	2b00      	cmp	r3, #0
 8007638:	d009      	beq.n	800764e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800763a:	4b12      	ldr	r3, [pc, #72]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	00db      	lsls	r3, r3, #3
 8007648:	490e      	ldr	r1, [pc, #56]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 800764a:	4313      	orrs	r3, r2
 800764c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800764e:	f000 f821 	bl	8007694 <HAL_RCC_GetSysClockFreq>
 8007652:	4601      	mov	r1, r0
 8007654:	4b0b      	ldr	r3, [pc, #44]	; (8007684 <HAL_RCC_ClockConfig+0x1bc>)
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	091b      	lsrs	r3, r3, #4
 800765a:	f003 030f 	and.w	r3, r3, #15
 800765e:	4a0a      	ldr	r2, [pc, #40]	; (8007688 <HAL_RCC_ClockConfig+0x1c0>)
 8007660:	5cd3      	ldrb	r3, [r2, r3]
 8007662:	fa21 f303 	lsr.w	r3, r1, r3
 8007666:	4a09      	ldr	r2, [pc, #36]	; (800768c <HAL_RCC_ClockConfig+0x1c4>)
 8007668:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800766a:	4b09      	ldr	r3, [pc, #36]	; (8007690 <HAL_RCC_ClockConfig+0x1c8>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4618      	mov	r0, r3
 8007670:	f7fb f83c 	bl	80026ec <HAL_InitTick>

  return HAL_OK;
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	3710      	adds	r7, #16
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}
 800767e:	bf00      	nop
 8007680:	40023c00 	.word	0x40023c00
 8007684:	40023800 	.word	0x40023800
 8007688:	0800ff64 	.word	0x0800ff64
 800768c:	2000002c 	.word	0x2000002c
 8007690:	20000030 	.word	0x20000030

08007694 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007696:	b085      	sub	sp, #20
 8007698:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800769a:	2300      	movs	r3, #0
 800769c:	607b      	str	r3, [r7, #4]
 800769e:	2300      	movs	r3, #0
 80076a0:	60fb      	str	r3, [r7, #12]
 80076a2:	2300      	movs	r3, #0
 80076a4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80076a6:	2300      	movs	r3, #0
 80076a8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80076aa:	4b63      	ldr	r3, [pc, #396]	; (8007838 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	f003 030c 	and.w	r3, r3, #12
 80076b2:	2b04      	cmp	r3, #4
 80076b4:	d007      	beq.n	80076c6 <HAL_RCC_GetSysClockFreq+0x32>
 80076b6:	2b08      	cmp	r3, #8
 80076b8:	d008      	beq.n	80076cc <HAL_RCC_GetSysClockFreq+0x38>
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f040 80b4 	bne.w	8007828 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80076c0:	4b5e      	ldr	r3, [pc, #376]	; (800783c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80076c2:	60bb      	str	r3, [r7, #8]
       break;
 80076c4:	e0b3      	b.n	800782e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80076c6:	4b5e      	ldr	r3, [pc, #376]	; (8007840 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80076c8:	60bb      	str	r3, [r7, #8]
      break;
 80076ca:	e0b0      	b.n	800782e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80076cc:	4b5a      	ldr	r3, [pc, #360]	; (8007838 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80076d4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80076d6:	4b58      	ldr	r3, [pc, #352]	; (8007838 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d04a      	beq.n	8007778 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80076e2:	4b55      	ldr	r3, [pc, #340]	; (8007838 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	099b      	lsrs	r3, r3, #6
 80076e8:	f04f 0400 	mov.w	r4, #0
 80076ec:	f240 11ff 	movw	r1, #511	; 0x1ff
 80076f0:	f04f 0200 	mov.w	r2, #0
 80076f4:	ea03 0501 	and.w	r5, r3, r1
 80076f8:	ea04 0602 	and.w	r6, r4, r2
 80076fc:	4629      	mov	r1, r5
 80076fe:	4632      	mov	r2, r6
 8007700:	f04f 0300 	mov.w	r3, #0
 8007704:	f04f 0400 	mov.w	r4, #0
 8007708:	0154      	lsls	r4, r2, #5
 800770a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800770e:	014b      	lsls	r3, r1, #5
 8007710:	4619      	mov	r1, r3
 8007712:	4622      	mov	r2, r4
 8007714:	1b49      	subs	r1, r1, r5
 8007716:	eb62 0206 	sbc.w	r2, r2, r6
 800771a:	f04f 0300 	mov.w	r3, #0
 800771e:	f04f 0400 	mov.w	r4, #0
 8007722:	0194      	lsls	r4, r2, #6
 8007724:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007728:	018b      	lsls	r3, r1, #6
 800772a:	1a5b      	subs	r3, r3, r1
 800772c:	eb64 0402 	sbc.w	r4, r4, r2
 8007730:	f04f 0100 	mov.w	r1, #0
 8007734:	f04f 0200 	mov.w	r2, #0
 8007738:	00e2      	lsls	r2, r4, #3
 800773a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800773e:	00d9      	lsls	r1, r3, #3
 8007740:	460b      	mov	r3, r1
 8007742:	4614      	mov	r4, r2
 8007744:	195b      	adds	r3, r3, r5
 8007746:	eb44 0406 	adc.w	r4, r4, r6
 800774a:	f04f 0100 	mov.w	r1, #0
 800774e:	f04f 0200 	mov.w	r2, #0
 8007752:	0262      	lsls	r2, r4, #9
 8007754:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007758:	0259      	lsls	r1, r3, #9
 800775a:	460b      	mov	r3, r1
 800775c:	4614      	mov	r4, r2
 800775e:	4618      	mov	r0, r3
 8007760:	4621      	mov	r1, r4
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f04f 0400 	mov.w	r4, #0
 8007768:	461a      	mov	r2, r3
 800776a:	4623      	mov	r3, r4
 800776c:	f7f8 fd90 	bl	8000290 <__aeabi_uldivmod>
 8007770:	4603      	mov	r3, r0
 8007772:	460c      	mov	r4, r1
 8007774:	60fb      	str	r3, [r7, #12]
 8007776:	e049      	b.n	800780c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007778:	4b2f      	ldr	r3, [pc, #188]	; (8007838 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	099b      	lsrs	r3, r3, #6
 800777e:	f04f 0400 	mov.w	r4, #0
 8007782:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007786:	f04f 0200 	mov.w	r2, #0
 800778a:	ea03 0501 	and.w	r5, r3, r1
 800778e:	ea04 0602 	and.w	r6, r4, r2
 8007792:	4629      	mov	r1, r5
 8007794:	4632      	mov	r2, r6
 8007796:	f04f 0300 	mov.w	r3, #0
 800779a:	f04f 0400 	mov.w	r4, #0
 800779e:	0154      	lsls	r4, r2, #5
 80077a0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80077a4:	014b      	lsls	r3, r1, #5
 80077a6:	4619      	mov	r1, r3
 80077a8:	4622      	mov	r2, r4
 80077aa:	1b49      	subs	r1, r1, r5
 80077ac:	eb62 0206 	sbc.w	r2, r2, r6
 80077b0:	f04f 0300 	mov.w	r3, #0
 80077b4:	f04f 0400 	mov.w	r4, #0
 80077b8:	0194      	lsls	r4, r2, #6
 80077ba:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80077be:	018b      	lsls	r3, r1, #6
 80077c0:	1a5b      	subs	r3, r3, r1
 80077c2:	eb64 0402 	sbc.w	r4, r4, r2
 80077c6:	f04f 0100 	mov.w	r1, #0
 80077ca:	f04f 0200 	mov.w	r2, #0
 80077ce:	00e2      	lsls	r2, r4, #3
 80077d0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80077d4:	00d9      	lsls	r1, r3, #3
 80077d6:	460b      	mov	r3, r1
 80077d8:	4614      	mov	r4, r2
 80077da:	195b      	adds	r3, r3, r5
 80077dc:	eb44 0406 	adc.w	r4, r4, r6
 80077e0:	f04f 0100 	mov.w	r1, #0
 80077e4:	f04f 0200 	mov.w	r2, #0
 80077e8:	02a2      	lsls	r2, r4, #10
 80077ea:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80077ee:	0299      	lsls	r1, r3, #10
 80077f0:	460b      	mov	r3, r1
 80077f2:	4614      	mov	r4, r2
 80077f4:	4618      	mov	r0, r3
 80077f6:	4621      	mov	r1, r4
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f04f 0400 	mov.w	r4, #0
 80077fe:	461a      	mov	r2, r3
 8007800:	4623      	mov	r3, r4
 8007802:	f7f8 fd45 	bl	8000290 <__aeabi_uldivmod>
 8007806:	4603      	mov	r3, r0
 8007808:	460c      	mov	r4, r1
 800780a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800780c:	4b0a      	ldr	r3, [pc, #40]	; (8007838 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	0c1b      	lsrs	r3, r3, #16
 8007812:	f003 0303 	and.w	r3, r3, #3
 8007816:	3301      	adds	r3, #1
 8007818:	005b      	lsls	r3, r3, #1
 800781a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	fbb2 f3f3 	udiv	r3, r2, r3
 8007824:	60bb      	str	r3, [r7, #8]
      break;
 8007826:	e002      	b.n	800782e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007828:	4b04      	ldr	r3, [pc, #16]	; (800783c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800782a:	60bb      	str	r3, [r7, #8]
      break;
 800782c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800782e:	68bb      	ldr	r3, [r7, #8]
}
 8007830:	4618      	mov	r0, r3
 8007832:	3714      	adds	r7, #20
 8007834:	46bd      	mov	sp, r7
 8007836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007838:	40023800 	.word	0x40023800
 800783c:	00f42400 	.word	0x00f42400
 8007840:	007a1200 	.word	0x007a1200

08007844 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007844:	b480      	push	{r7}
 8007846:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007848:	4b03      	ldr	r3, [pc, #12]	; (8007858 <HAL_RCC_GetHCLKFreq+0x14>)
 800784a:	681b      	ldr	r3, [r3, #0]
}
 800784c:	4618      	mov	r0, r3
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop
 8007858:	2000002c 	.word	0x2000002c

0800785c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007860:	f7ff fff0 	bl	8007844 <HAL_RCC_GetHCLKFreq>
 8007864:	4601      	mov	r1, r0
 8007866:	4b05      	ldr	r3, [pc, #20]	; (800787c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	0a9b      	lsrs	r3, r3, #10
 800786c:	f003 0307 	and.w	r3, r3, #7
 8007870:	4a03      	ldr	r2, [pc, #12]	; (8007880 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007872:	5cd3      	ldrb	r3, [r2, r3]
 8007874:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007878:	4618      	mov	r0, r3
 800787a:	bd80      	pop	{r7, pc}
 800787c:	40023800 	.word	0x40023800
 8007880:	0800ff74 	.word	0x0800ff74

08007884 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b086      	sub	sp, #24
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800788c:	2300      	movs	r3, #0
 800788e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007890:	2300      	movs	r3, #0
 8007892:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0301 	and.w	r3, r3, #1
 800789c:	2b00      	cmp	r3, #0
 800789e:	d105      	bne.n	80078ac <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d038      	beq.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80078ac:	4b68      	ldr	r3, [pc, #416]	; (8007a50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80078ae:	2200      	movs	r2, #0
 80078b0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80078b2:	f7fa ff5f 	bl	8002774 <HAL_GetTick>
 80078b6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80078b8:	e008      	b.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80078ba:	f7fa ff5b 	bl	8002774 <HAL_GetTick>
 80078be:	4602      	mov	r2, r0
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	1ad3      	subs	r3, r2, r3
 80078c4:	2b02      	cmp	r3, #2
 80078c6:	d901      	bls.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80078c8:	2303      	movs	r3, #3
 80078ca:	e0bd      	b.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80078cc:	4b61      	ldr	r3, [pc, #388]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d1f0      	bne.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	685a      	ldr	r2, [r3, #4]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	019b      	lsls	r3, r3, #6
 80078e2:	431a      	orrs	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	071b      	lsls	r3, r3, #28
 80078ea:	495a      	ldr	r1, [pc, #360]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80078ec:	4313      	orrs	r3, r2
 80078ee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80078f2:	4b57      	ldr	r3, [pc, #348]	; (8007a50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80078f4:	2201      	movs	r2, #1
 80078f6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80078f8:	f7fa ff3c 	bl	8002774 <HAL_GetTick>
 80078fc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80078fe:	e008      	b.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007900:	f7fa ff38 	bl	8002774 <HAL_GetTick>
 8007904:	4602      	mov	r2, r0
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	1ad3      	subs	r3, r2, r3
 800790a:	2b02      	cmp	r3, #2
 800790c:	d901      	bls.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800790e:	2303      	movs	r3, #3
 8007910:	e09a      	b.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007912:	4b50      	ldr	r3, [pc, #320]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800791a:	2b00      	cmp	r3, #0
 800791c:	d0f0      	beq.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 0302 	and.w	r3, r3, #2
 8007926:	2b00      	cmp	r3, #0
 8007928:	f000 8083 	beq.w	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800792c:	2300      	movs	r3, #0
 800792e:	60fb      	str	r3, [r7, #12]
 8007930:	4b48      	ldr	r3, [pc, #288]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007934:	4a47      	ldr	r2, [pc, #284]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007936:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800793a:	6413      	str	r3, [r2, #64]	; 0x40
 800793c:	4b45      	ldr	r3, [pc, #276]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800793e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007944:	60fb      	str	r3, [r7, #12]
 8007946:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007948:	4b43      	ldr	r3, [pc, #268]	; (8007a58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a42      	ldr	r2, [pc, #264]	; (8007a58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800794e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007952:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007954:	f7fa ff0e 	bl	8002774 <HAL_GetTick>
 8007958:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800795a:	e008      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800795c:	f7fa ff0a 	bl	8002774 <HAL_GetTick>
 8007960:	4602      	mov	r2, r0
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	1ad3      	subs	r3, r2, r3
 8007966:	2b02      	cmp	r3, #2
 8007968:	d901      	bls.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800796a:	2303      	movs	r3, #3
 800796c:	e06c      	b.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800796e:	4b3a      	ldr	r3, [pc, #232]	; (8007a58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007976:	2b00      	cmp	r3, #0
 8007978:	d0f0      	beq.n	800795c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800797a:	4b36      	ldr	r3, [pc, #216]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800797c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800797e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007982:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d02f      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x166>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007992:	693a      	ldr	r2, [r7, #16]
 8007994:	429a      	cmp	r2, r3
 8007996:	d028      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007998:	4b2e      	ldr	r3, [pc, #184]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800799a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800799c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079a0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80079a2:	4b2e      	ldr	r3, [pc, #184]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80079a4:	2201      	movs	r2, #1
 80079a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80079a8:	4b2c      	ldr	r3, [pc, #176]	; (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80079aa:	2200      	movs	r2, #0
 80079ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80079ae:	4a29      	ldr	r2, [pc, #164]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80079b4:	4b27      	ldr	r3, [pc, #156]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079b8:	f003 0301 	and.w	r3, r3, #1
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d114      	bne.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80079c0:	f7fa fed8 	bl	8002774 <HAL_GetTick>
 80079c4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079c6:	e00a      	b.n	80079de <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80079c8:	f7fa fed4 	bl	8002774 <HAL_GetTick>
 80079cc:	4602      	mov	r2, r0
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	1ad3      	subs	r3, r2, r3
 80079d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d901      	bls.n	80079de <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80079da:	2303      	movs	r3, #3
 80079dc:	e034      	b.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079de:	4b1d      	ldr	r3, [pc, #116]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079e2:	f003 0302 	and.w	r3, r3, #2
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d0ee      	beq.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80079f6:	d10d      	bne.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80079f8:	4b16      	ldr	r3, [pc, #88]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a0c:	4911      	ldr	r1, [pc, #68]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	608b      	str	r3, [r1, #8]
 8007a12:	e005      	b.n	8007a20 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8007a14:	4b0f      	ldr	r3, [pc, #60]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	4a0e      	ldr	r2, [pc, #56]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a1a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007a1e:	6093      	str	r3, [r2, #8]
 8007a20:	4b0c      	ldr	r3, [pc, #48]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a2c:	4909      	ldr	r1, [pc, #36]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 0308 	and.w	r3, r3, #8
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d003      	beq.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	7d1a      	ldrb	r2, [r3, #20]
 8007a42:	4b07      	ldr	r3, [pc, #28]	; (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8007a44:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007a46:	2300      	movs	r3, #0
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3718      	adds	r7, #24
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}
 8007a50:	42470068 	.word	0x42470068
 8007a54:	40023800 	.word	0x40023800
 8007a58:	40007000 	.word	0x40007000
 8007a5c:	42470e40 	.word	0x42470e40
 8007a60:	424711e0 	.word	0x424711e0

08007a64 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2203      	movs	r2, #3
 8007a70:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8007a72:	4b1c      	ldr	r3, [pc, #112]	; (8007ae4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a78:	099b      	lsrs	r3, r3, #6
 8007a7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007a82:	4b18      	ldr	r3, [pc, #96]	; (8007ae4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007a84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a88:	0f1b      	lsrs	r3, r3, #28
 8007a8a:	f003 0207 	and.w	r2, r3, #7
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	60da      	str	r2, [r3, #12]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
 8007a92:	4b14      	ldr	r3, [pc, #80]	; (8007ae4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007a94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a98:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	605a      	str	r2, [r3, #4]
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8007aa0:	4b10      	ldr	r3, [pc, #64]	; (8007ae4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8007aa8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007aaa:	4b0e      	ldr	r3, [pc, #56]	; (8007ae4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aae:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	431a      	orrs	r2, r3
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	611a      	str	r2, [r3, #16]

#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 8007aba:	4b0a      	ldr	r3, [pc, #40]	; (8007ae4 <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8007abc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ac0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d103      	bne.n	8007ad0 <HAL_RCCEx_GetPeriphCLKConfig+0x6c>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	751a      	strb	r2, [r3, #20]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8007ace:	e002      	b.n	8007ad6 <HAL_RCCEx_GetPeriphCLKConfig+0x72>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	751a      	strb	r2, [r3, #20]
}
 8007ad6:	bf00      	nop
 8007ad8:	3714      	adds	r7, #20
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	40023800 	.word	0x40023800

08007ae8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b087      	sub	sp, #28
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007af0:	2300      	movs	r3, #0
 8007af2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007af4:	2300      	movs	r3, #0
 8007af6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007af8:	2300      	movs	r3, #0
 8007afa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007afc:	2300      	movs	r3, #0
 8007afe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d13f      	bne.n	8007b86 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007b06:	4b23      	ldr	r3, [pc, #140]	; (8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b0e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d004      	beq.n	8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d131      	bne.n	8007b7e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007b1a:	4b1f      	ldr	r3, [pc, #124]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007b1c:	617b      	str	r3, [r7, #20]
          break;
 8007b1e:	e031      	b.n	8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007b20:	4b1c      	ldr	r3, [pc, #112]	; (8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b2c:	d109      	bne.n	8007b42 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007b2e:	4b19      	ldr	r3, [pc, #100]	; (8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007b30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b38:	4a18      	ldr	r2, [pc, #96]	; (8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b3e:	613b      	str	r3, [r7, #16]
 8007b40:	e008      	b.n	8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8007b42:	4b14      	ldr	r3, [pc, #80]	; (8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007b44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b4c:	4a14      	ldr	r2, [pc, #80]	; (8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b52:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007b54:	4b0f      	ldr	r3, [pc, #60]	; (8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007b56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b5a:	099b      	lsrs	r3, r3, #6
 8007b5c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	fb02 f303 	mul.w	r3, r2, r3
 8007b66:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007b68:	4b0a      	ldr	r3, [pc, #40]	; (8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007b6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b6e:	0f1b      	lsrs	r3, r3, #28
 8007b70:	f003 0307 	and.w	r3, r3, #7
 8007b74:	68ba      	ldr	r2, [r7, #8]
 8007b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b7a:	617b      	str	r3, [r7, #20]
          break;
 8007b7c:	e002      	b.n	8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	617b      	str	r3, [r7, #20]
          break;
 8007b82:	bf00      	nop
        }
      }
      break;
 8007b84:	bf00      	nop
    }
  }
  return frequency;
 8007b86:	697b      	ldr	r3, [r7, #20]
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	371c      	adds	r7, #28
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr
 8007b94:	40023800 	.word	0x40023800
 8007b98:	00bb8000 	.word	0x00bb8000
 8007b9c:	007a1200 	.word	0x007a1200
 8007ba0:	00f42400 	.word	0x00f42400

08007ba4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b082      	sub	sp, #8
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e01d      	b.n	8007bf2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d106      	bne.n	8007bd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f7fa fab2 	bl	8002134 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	3304      	adds	r3, #4
 8007be0:	4619      	mov	r1, r3
 8007be2:	4610      	mov	r0, r2
 8007be4:	f000 fb64 	bl	80082b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3708      	adds	r7, #8
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007bfa:	b480      	push	{r7}
 8007bfc:	b085      	sub	sp, #20
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	68da      	ldr	r2, [r3, #12]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f042 0201 	orr.w	r2, r2, #1
 8007c10:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	f003 0307 	and.w	r3, r3, #7
 8007c1c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2b06      	cmp	r3, #6
 8007c22:	d007      	beq.n	8007c34 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f042 0201 	orr.w	r2, r2, #1
 8007c32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3714      	adds	r7, #20
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr

08007c42 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007c42:	b480      	push	{r7}
 8007c44:	b083      	sub	sp, #12
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	68da      	ldr	r2, [r3, #12]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f022 0201 	bic.w	r2, r2, #1
 8007c58:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	6a1a      	ldr	r2, [r3, #32]
 8007c60:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c64:	4013      	ands	r3, r2
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d10f      	bne.n	8007c8a <HAL_TIM_Base_Stop_IT+0x48>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	6a1a      	ldr	r2, [r3, #32]
 8007c70:	f240 4344 	movw	r3, #1092	; 0x444
 8007c74:	4013      	ands	r3, r2
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d107      	bne.n	8007c8a <HAL_TIM_Base_Stop_IT+0x48>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f022 0201 	bic.w	r2, r2, #1
 8007c88:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007c8a:	2300      	movs	r3, #0
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	370c      	adds	r7, #12
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr

08007c98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b082      	sub	sp, #8
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d101      	bne.n	8007caa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e01d      	b.n	8007ce6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d106      	bne.n	8007cc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f7fa fa9c 	bl	80021fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2202      	movs	r2, #2
 8007cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	3304      	adds	r3, #4
 8007cd4:	4619      	mov	r1, r3
 8007cd6:	4610      	mov	r0, r2
 8007cd8:	f000 faea 	bl	80082b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3708      	adds	r7, #8
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
	...

08007cf0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	6839      	ldr	r1, [r7, #0]
 8007d02:	4618      	mov	r0, r3
 8007d04:	f000 fd7a 	bl	80087fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a10      	ldr	r2, [pc, #64]	; (8007d50 <HAL_TIM_PWM_Start+0x60>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d107      	bne.n	8007d22 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	689b      	ldr	r3, [r3, #8]
 8007d28:	f003 0307 	and.w	r3, r3, #7
 8007d2c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2b06      	cmp	r3, #6
 8007d32:	d007      	beq.n	8007d44 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f042 0201 	orr.w	r2, r2, #1
 8007d42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d44:	2300      	movs	r3, #0
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3710      	adds	r7, #16
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	40010000 	.word	0x40010000

08007d54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b082      	sub	sp, #8
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	f003 0302 	and.w	r3, r3, #2
 8007d66:	2b02      	cmp	r3, #2
 8007d68:	d122      	bne.n	8007db0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	f003 0302 	and.w	r3, r3, #2
 8007d74:	2b02      	cmp	r3, #2
 8007d76:	d11b      	bne.n	8007db0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f06f 0202 	mvn.w	r2, #2
 8007d80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2201      	movs	r2, #1
 8007d86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	f003 0303 	and.w	r3, r3, #3
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d003      	beq.n	8007d9e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 fa6b 	bl	8008272 <HAL_TIM_IC_CaptureCallback>
 8007d9c:	e005      	b.n	8007daa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 fa5d 	bl	800825e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f000 fa6e 	bl	8008286 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2200      	movs	r2, #0
 8007dae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	f003 0304 	and.w	r3, r3, #4
 8007dba:	2b04      	cmp	r3, #4
 8007dbc:	d122      	bne.n	8007e04 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	68db      	ldr	r3, [r3, #12]
 8007dc4:	f003 0304 	and.w	r3, r3, #4
 8007dc8:	2b04      	cmp	r3, #4
 8007dca:	d11b      	bne.n	8007e04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f06f 0204 	mvn.w	r2, #4
 8007dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2202      	movs	r2, #2
 8007dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	699b      	ldr	r3, [r3, #24]
 8007de2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d003      	beq.n	8007df2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 fa41 	bl	8008272 <HAL_TIM_IC_CaptureCallback>
 8007df0:	e005      	b.n	8007dfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 fa33 	bl	800825e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 fa44 	bl	8008286 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2200      	movs	r2, #0
 8007e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	691b      	ldr	r3, [r3, #16]
 8007e0a:	f003 0308 	and.w	r3, r3, #8
 8007e0e:	2b08      	cmp	r3, #8
 8007e10:	d122      	bne.n	8007e58 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	68db      	ldr	r3, [r3, #12]
 8007e18:	f003 0308 	and.w	r3, r3, #8
 8007e1c:	2b08      	cmp	r3, #8
 8007e1e:	d11b      	bne.n	8007e58 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f06f 0208 	mvn.w	r2, #8
 8007e28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2204      	movs	r2, #4
 8007e2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	69db      	ldr	r3, [r3, #28]
 8007e36:	f003 0303 	and.w	r3, r3, #3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d003      	beq.n	8007e46 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 fa17 	bl	8008272 <HAL_TIM_IC_CaptureCallback>
 8007e44:	e005      	b.n	8007e52 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fa09 	bl	800825e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 fa1a 	bl	8008286 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	691b      	ldr	r3, [r3, #16]
 8007e5e:	f003 0310 	and.w	r3, r3, #16
 8007e62:	2b10      	cmp	r3, #16
 8007e64:	d122      	bne.n	8007eac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	f003 0310 	and.w	r3, r3, #16
 8007e70:	2b10      	cmp	r3, #16
 8007e72:	d11b      	bne.n	8007eac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f06f 0210 	mvn.w	r2, #16
 8007e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2208      	movs	r2, #8
 8007e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	69db      	ldr	r3, [r3, #28]
 8007e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d003      	beq.n	8007e9a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 f9ed 	bl	8008272 <HAL_TIM_IC_CaptureCallback>
 8007e98:	e005      	b.n	8007ea6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f000 f9df 	bl	800825e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f000 f9f0 	bl	8008286 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	f003 0301 	and.w	r3, r3, #1
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d10e      	bne.n	8007ed8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	f003 0301 	and.w	r3, r3, #1
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d107      	bne.n	8007ed8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f06f 0201 	mvn.w	r2, #1
 8007ed0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f7f8 fff4 	bl	8000ec0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	691b      	ldr	r3, [r3, #16]
 8007ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ee2:	2b80      	cmp	r3, #128	; 0x80
 8007ee4:	d10e      	bne.n	8007f04 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68db      	ldr	r3, [r3, #12]
 8007eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ef0:	2b80      	cmp	r3, #128	; 0x80
 8007ef2:	d107      	bne.n	8007f04 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 fd1a 	bl	8008938 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	691b      	ldr	r3, [r3, #16]
 8007f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f0e:	2b40      	cmp	r3, #64	; 0x40
 8007f10:	d10e      	bne.n	8007f30 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	68db      	ldr	r3, [r3, #12]
 8007f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f1c:	2b40      	cmp	r3, #64	; 0x40
 8007f1e:	d107      	bne.n	8007f30 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f000 f9b5 	bl	800829a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	691b      	ldr	r3, [r3, #16]
 8007f36:	f003 0320 	and.w	r3, r3, #32
 8007f3a:	2b20      	cmp	r3, #32
 8007f3c:	d10e      	bne.n	8007f5c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	68db      	ldr	r3, [r3, #12]
 8007f44:	f003 0320 	and.w	r3, r3, #32
 8007f48:	2b20      	cmp	r3, #32
 8007f4a:	d107      	bne.n	8007f5c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f06f 0220 	mvn.w	r2, #32
 8007f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 fce4 	bl	8008924 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f5c:	bf00      	nop
 8007f5e:	3708      	adds	r7, #8
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d101      	bne.n	8007f7e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007f7a:	2302      	movs	r3, #2
 8007f7c:	e0b4      	b.n	80080e8 <HAL_TIM_PWM_ConfigChannel+0x184>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2201      	movs	r2, #1
 8007f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2202      	movs	r2, #2
 8007f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2b0c      	cmp	r3, #12
 8007f92:	f200 809f 	bhi.w	80080d4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8007f96:	a201      	add	r2, pc, #4	; (adr r2, 8007f9c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f9c:	08007fd1 	.word	0x08007fd1
 8007fa0:	080080d5 	.word	0x080080d5
 8007fa4:	080080d5 	.word	0x080080d5
 8007fa8:	080080d5 	.word	0x080080d5
 8007fac:	08008011 	.word	0x08008011
 8007fb0:	080080d5 	.word	0x080080d5
 8007fb4:	080080d5 	.word	0x080080d5
 8007fb8:	080080d5 	.word	0x080080d5
 8007fbc:	08008053 	.word	0x08008053
 8007fc0:	080080d5 	.word	0x080080d5
 8007fc4:	080080d5 	.word	0x080080d5
 8007fc8:	080080d5 	.word	0x080080d5
 8007fcc:	08008093 	.word	0x08008093
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	68b9      	ldr	r1, [r7, #8]
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f000 f9ea 	bl	80083b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	699a      	ldr	r2, [r3, #24]
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f042 0208 	orr.w	r2, r2, #8
 8007fea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	699a      	ldr	r2, [r3, #24]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f022 0204 	bic.w	r2, r2, #4
 8007ffa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	6999      	ldr	r1, [r3, #24]
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	691a      	ldr	r2, [r3, #16]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	430a      	orrs	r2, r1
 800800c:	619a      	str	r2, [r3, #24]
      break;
 800800e:	e062      	b.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	68b9      	ldr	r1, [r7, #8]
 8008016:	4618      	mov	r0, r3
 8008018:	f000 fa30 	bl	800847c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	699a      	ldr	r2, [r3, #24]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800802a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	699a      	ldr	r2, [r3, #24]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800803a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	6999      	ldr	r1, [r3, #24]
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	021a      	lsls	r2, r3, #8
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	430a      	orrs	r2, r1
 800804e:	619a      	str	r2, [r3, #24]
      break;
 8008050:	e041      	b.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68b9      	ldr	r1, [r7, #8]
 8008058:	4618      	mov	r0, r3
 800805a:	f000 fa7b 	bl	8008554 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	69da      	ldr	r2, [r3, #28]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f042 0208 	orr.w	r2, r2, #8
 800806c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	69da      	ldr	r2, [r3, #28]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f022 0204 	bic.w	r2, r2, #4
 800807c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	69d9      	ldr	r1, [r3, #28]
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	691a      	ldr	r2, [r3, #16]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	430a      	orrs	r2, r1
 800808e:	61da      	str	r2, [r3, #28]
      break;
 8008090:	e021      	b.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68b9      	ldr	r1, [r7, #8]
 8008098:	4618      	mov	r0, r3
 800809a:	f000 fac5 	bl	8008628 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69da      	ldr	r2, [r3, #28]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	69da      	ldr	r2, [r3, #28]
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	69d9      	ldr	r1, [r3, #28]
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	691b      	ldr	r3, [r3, #16]
 80080c8:	021a      	lsls	r2, r3, #8
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	430a      	orrs	r2, r1
 80080d0:	61da      	str	r2, [r3, #28]
      break;
 80080d2:	e000      	b.n	80080d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80080d4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2201      	movs	r2, #1
 80080da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2200      	movs	r2, #0
 80080e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80080e6:	2300      	movs	r3, #0
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3710      	adds	r7, #16
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008100:	2b01      	cmp	r3, #1
 8008102:	d101      	bne.n	8008108 <HAL_TIM_ConfigClockSource+0x18>
 8008104:	2302      	movs	r3, #2
 8008106:	e0a6      	b.n	8008256 <HAL_TIM_ConfigClockSource+0x166>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2202      	movs	r2, #2
 8008114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008126:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800812e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	68fa      	ldr	r2, [r7, #12]
 8008136:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	2b40      	cmp	r3, #64	; 0x40
 800813e:	d067      	beq.n	8008210 <HAL_TIM_ConfigClockSource+0x120>
 8008140:	2b40      	cmp	r3, #64	; 0x40
 8008142:	d80b      	bhi.n	800815c <HAL_TIM_ConfigClockSource+0x6c>
 8008144:	2b10      	cmp	r3, #16
 8008146:	d073      	beq.n	8008230 <HAL_TIM_ConfigClockSource+0x140>
 8008148:	2b10      	cmp	r3, #16
 800814a:	d802      	bhi.n	8008152 <HAL_TIM_ConfigClockSource+0x62>
 800814c:	2b00      	cmp	r3, #0
 800814e:	d06f      	beq.n	8008230 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008150:	e078      	b.n	8008244 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008152:	2b20      	cmp	r3, #32
 8008154:	d06c      	beq.n	8008230 <HAL_TIM_ConfigClockSource+0x140>
 8008156:	2b30      	cmp	r3, #48	; 0x30
 8008158:	d06a      	beq.n	8008230 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800815a:	e073      	b.n	8008244 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800815c:	2b70      	cmp	r3, #112	; 0x70
 800815e:	d00d      	beq.n	800817c <HAL_TIM_ConfigClockSource+0x8c>
 8008160:	2b70      	cmp	r3, #112	; 0x70
 8008162:	d804      	bhi.n	800816e <HAL_TIM_ConfigClockSource+0x7e>
 8008164:	2b50      	cmp	r3, #80	; 0x50
 8008166:	d033      	beq.n	80081d0 <HAL_TIM_ConfigClockSource+0xe0>
 8008168:	2b60      	cmp	r3, #96	; 0x60
 800816a:	d041      	beq.n	80081f0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800816c:	e06a      	b.n	8008244 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800816e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008172:	d066      	beq.n	8008242 <HAL_TIM_ConfigClockSource+0x152>
 8008174:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008178:	d017      	beq.n	80081aa <HAL_TIM_ConfigClockSource+0xba>
      break;
 800817a:	e063      	b.n	8008244 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6818      	ldr	r0, [r3, #0]
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	6899      	ldr	r1, [r3, #8]
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	685a      	ldr	r2, [r3, #4]
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	f000 fb16 	bl	80087bc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	689b      	ldr	r3, [r3, #8]
 8008196:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800819e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68fa      	ldr	r2, [r7, #12]
 80081a6:	609a      	str	r2, [r3, #8]
      break;
 80081a8:	e04c      	b.n	8008244 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6818      	ldr	r0, [r3, #0]
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	6899      	ldr	r1, [r3, #8]
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	685a      	ldr	r2, [r3, #4]
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	f000 faff 	bl	80087bc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	689a      	ldr	r2, [r3, #8]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80081cc:	609a      	str	r2, [r3, #8]
      break;
 80081ce:	e039      	b.n	8008244 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6818      	ldr	r0, [r3, #0]
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	6859      	ldr	r1, [r3, #4]
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	461a      	mov	r2, r3
 80081de:	f000 fa73 	bl	80086c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	2150      	movs	r1, #80	; 0x50
 80081e8:	4618      	mov	r0, r3
 80081ea:	f000 facc 	bl	8008786 <TIM_ITRx_SetConfig>
      break;
 80081ee:	e029      	b.n	8008244 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6818      	ldr	r0, [r3, #0]
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	6859      	ldr	r1, [r3, #4]
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	461a      	mov	r2, r3
 80081fe:	f000 fa92 	bl	8008726 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	2160      	movs	r1, #96	; 0x60
 8008208:	4618      	mov	r0, r3
 800820a:	f000 fabc 	bl	8008786 <TIM_ITRx_SetConfig>
      break;
 800820e:	e019      	b.n	8008244 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6818      	ldr	r0, [r3, #0]
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	6859      	ldr	r1, [r3, #4]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	461a      	mov	r2, r3
 800821e:	f000 fa53 	bl	80086c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	2140      	movs	r1, #64	; 0x40
 8008228:	4618      	mov	r0, r3
 800822a:	f000 faac 	bl	8008786 <TIM_ITRx_SetConfig>
      break;
 800822e:	e009      	b.n	8008244 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4619      	mov	r1, r3
 800823a:	4610      	mov	r0, r2
 800823c:	f000 faa3 	bl	8008786 <TIM_ITRx_SetConfig>
      break;
 8008240:	e000      	b.n	8008244 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008242:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2201      	movs	r2, #1
 8008248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2200      	movs	r2, #0
 8008250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3710      	adds	r7, #16
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}

0800825e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800825e:	b480      	push	{r7}
 8008260:	b083      	sub	sp, #12
 8008262:	af00      	add	r7, sp, #0
 8008264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008266:	bf00      	nop
 8008268:	370c      	adds	r7, #12
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr

08008272 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008272:	b480      	push	{r7}
 8008274:	b083      	sub	sp, #12
 8008276:	af00      	add	r7, sp, #0
 8008278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800827a:	bf00      	nop
 800827c:	370c      	adds	r7, #12
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr

08008286 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008286:	b480      	push	{r7}
 8008288:	b083      	sub	sp, #12
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800828e:	bf00      	nop
 8008290:	370c      	adds	r7, #12
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr

0800829a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800829a:	b480      	push	{r7}
 800829c:	b083      	sub	sp, #12
 800829e:	af00      	add	r7, sp, #0
 80082a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082a2:	bf00      	nop
 80082a4:	370c      	adds	r7, #12
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
	...

080082b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b085      	sub	sp, #20
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	4a34      	ldr	r2, [pc, #208]	; (8008394 <TIM_Base_SetConfig+0xe4>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d00f      	beq.n	80082e8 <TIM_Base_SetConfig+0x38>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082ce:	d00b      	beq.n	80082e8 <TIM_Base_SetConfig+0x38>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	4a31      	ldr	r2, [pc, #196]	; (8008398 <TIM_Base_SetConfig+0xe8>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d007      	beq.n	80082e8 <TIM_Base_SetConfig+0x38>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	4a30      	ldr	r2, [pc, #192]	; (800839c <TIM_Base_SetConfig+0xec>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d003      	beq.n	80082e8 <TIM_Base_SetConfig+0x38>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	4a2f      	ldr	r2, [pc, #188]	; (80083a0 <TIM_Base_SetConfig+0xf0>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d108      	bne.n	80082fa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	4313      	orrs	r3, r2
 80082f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	4a25      	ldr	r2, [pc, #148]	; (8008394 <TIM_Base_SetConfig+0xe4>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d01b      	beq.n	800833a <TIM_Base_SetConfig+0x8a>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008308:	d017      	beq.n	800833a <TIM_Base_SetConfig+0x8a>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	4a22      	ldr	r2, [pc, #136]	; (8008398 <TIM_Base_SetConfig+0xe8>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d013      	beq.n	800833a <TIM_Base_SetConfig+0x8a>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	4a21      	ldr	r2, [pc, #132]	; (800839c <TIM_Base_SetConfig+0xec>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d00f      	beq.n	800833a <TIM_Base_SetConfig+0x8a>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	4a20      	ldr	r2, [pc, #128]	; (80083a0 <TIM_Base_SetConfig+0xf0>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d00b      	beq.n	800833a <TIM_Base_SetConfig+0x8a>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	4a1f      	ldr	r2, [pc, #124]	; (80083a4 <TIM_Base_SetConfig+0xf4>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d007      	beq.n	800833a <TIM_Base_SetConfig+0x8a>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	4a1e      	ldr	r2, [pc, #120]	; (80083a8 <TIM_Base_SetConfig+0xf8>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d003      	beq.n	800833a <TIM_Base_SetConfig+0x8a>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	4a1d      	ldr	r2, [pc, #116]	; (80083ac <TIM_Base_SetConfig+0xfc>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d108      	bne.n	800834c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	4313      	orrs	r3, r2
 800834a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	695b      	ldr	r3, [r3, #20]
 8008356:	4313      	orrs	r3, r2
 8008358:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	68fa      	ldr	r2, [r7, #12]
 800835e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	689a      	ldr	r2, [r3, #8]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a08      	ldr	r2, [pc, #32]	; (8008394 <TIM_Base_SetConfig+0xe4>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d103      	bne.n	8008380 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	691a      	ldr	r2, [r3, #16]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	615a      	str	r2, [r3, #20]
}
 8008386:	bf00      	nop
 8008388:	3714      	adds	r7, #20
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr
 8008392:	bf00      	nop
 8008394:	40010000 	.word	0x40010000
 8008398:	40000400 	.word	0x40000400
 800839c:	40000800 	.word	0x40000800
 80083a0:	40000c00 	.word	0x40000c00
 80083a4:	40014000 	.word	0x40014000
 80083a8:	40014400 	.word	0x40014400
 80083ac:	40014800 	.word	0x40014800

080083b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b087      	sub	sp, #28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6a1b      	ldr	r3, [r3, #32]
 80083be:	f023 0201 	bic.w	r2, r3, #1
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6a1b      	ldr	r3, [r3, #32]
 80083ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	685b      	ldr	r3, [r3, #4]
 80083d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	699b      	ldr	r3, [r3, #24]
 80083d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f023 0303 	bic.w	r3, r3, #3
 80083e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	68fa      	ldr	r2, [r7, #12]
 80083ee:	4313      	orrs	r3, r2
 80083f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	f023 0302 	bic.w	r3, r3, #2
 80083f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	697a      	ldr	r2, [r7, #20]
 8008400:	4313      	orrs	r3, r2
 8008402:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	4a1c      	ldr	r2, [pc, #112]	; (8008478 <TIM_OC1_SetConfig+0xc8>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d10c      	bne.n	8008426 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	f023 0308 	bic.w	r3, r3, #8
 8008412:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	697a      	ldr	r2, [r7, #20]
 800841a:	4313      	orrs	r3, r2
 800841c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	f023 0304 	bic.w	r3, r3, #4
 8008424:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a13      	ldr	r2, [pc, #76]	; (8008478 <TIM_OC1_SetConfig+0xc8>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d111      	bne.n	8008452 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008434:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800843c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	695b      	ldr	r3, [r3, #20]
 8008442:	693a      	ldr	r2, [r7, #16]
 8008444:	4313      	orrs	r3, r2
 8008446:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	699b      	ldr	r3, [r3, #24]
 800844c:	693a      	ldr	r2, [r7, #16]
 800844e:	4313      	orrs	r3, r2
 8008450:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	693a      	ldr	r2, [r7, #16]
 8008456:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	68fa      	ldr	r2, [r7, #12]
 800845c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	685a      	ldr	r2, [r3, #4]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	697a      	ldr	r2, [r7, #20]
 800846a:	621a      	str	r2, [r3, #32]
}
 800846c:	bf00      	nop
 800846e:	371c      	adds	r7, #28
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr
 8008478:	40010000 	.word	0x40010000

0800847c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800847c:	b480      	push	{r7}
 800847e:	b087      	sub	sp, #28
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a1b      	ldr	r3, [r3, #32]
 800848a:	f023 0210 	bic.w	r2, r3, #16
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6a1b      	ldr	r3, [r3, #32]
 8008496:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	685b      	ldr	r3, [r3, #4]
 800849c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	699b      	ldr	r3, [r3, #24]
 80084a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	021b      	lsls	r3, r3, #8
 80084ba:	68fa      	ldr	r2, [r7, #12]
 80084bc:	4313      	orrs	r3, r2
 80084be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	f023 0320 	bic.w	r3, r3, #32
 80084c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	011b      	lsls	r3, r3, #4
 80084ce:	697a      	ldr	r2, [r7, #20]
 80084d0:	4313      	orrs	r3, r2
 80084d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	4a1e      	ldr	r2, [pc, #120]	; (8008550 <TIM_OC2_SetConfig+0xd4>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d10d      	bne.n	80084f8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	011b      	lsls	r3, r3, #4
 80084ea:	697a      	ldr	r2, [r7, #20]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a15      	ldr	r2, [pc, #84]	; (8008550 <TIM_OC2_SetConfig+0xd4>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d113      	bne.n	8008528 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008506:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800850e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	695b      	ldr	r3, [r3, #20]
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	693a      	ldr	r2, [r7, #16]
 8008518:	4313      	orrs	r3, r2
 800851a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	699b      	ldr	r3, [r3, #24]
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	693a      	ldr	r2, [r7, #16]
 8008524:	4313      	orrs	r3, r2
 8008526:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	693a      	ldr	r2, [r7, #16]
 800852c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	68fa      	ldr	r2, [r7, #12]
 8008532:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	685a      	ldr	r2, [r3, #4]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	697a      	ldr	r2, [r7, #20]
 8008540:	621a      	str	r2, [r3, #32]
}
 8008542:	bf00      	nop
 8008544:	371c      	adds	r7, #28
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr
 800854e:	bf00      	nop
 8008550:	40010000 	.word	0x40010000

08008554 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008554:	b480      	push	{r7}
 8008556:	b087      	sub	sp, #28
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6a1b      	ldr	r3, [r3, #32]
 8008562:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6a1b      	ldr	r3, [r3, #32]
 800856e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	69db      	ldr	r3, [r3, #28]
 800857a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f023 0303 	bic.w	r3, r3, #3
 800858a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	68fa      	ldr	r2, [r7, #12]
 8008592:	4313      	orrs	r3, r2
 8008594:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800859c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	021b      	lsls	r3, r3, #8
 80085a4:	697a      	ldr	r2, [r7, #20]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a1d      	ldr	r2, [pc, #116]	; (8008624 <TIM_OC3_SetConfig+0xd0>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d10d      	bne.n	80085ce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80085b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	68db      	ldr	r3, [r3, #12]
 80085be:	021b      	lsls	r3, r3, #8
 80085c0:	697a      	ldr	r2, [r7, #20]
 80085c2:	4313      	orrs	r3, r2
 80085c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80085cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	4a14      	ldr	r2, [pc, #80]	; (8008624 <TIM_OC3_SetConfig+0xd0>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d113      	bne.n	80085fe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80085d6:	693b      	ldr	r3, [r7, #16]
 80085d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80085e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	695b      	ldr	r3, [r3, #20]
 80085ea:	011b      	lsls	r3, r3, #4
 80085ec:	693a      	ldr	r2, [r7, #16]
 80085ee:	4313      	orrs	r3, r2
 80085f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	699b      	ldr	r3, [r3, #24]
 80085f6:	011b      	lsls	r3, r3, #4
 80085f8:	693a      	ldr	r2, [r7, #16]
 80085fa:	4313      	orrs	r3, r2
 80085fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	693a      	ldr	r2, [r7, #16]
 8008602:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	685a      	ldr	r2, [r3, #4]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	697a      	ldr	r2, [r7, #20]
 8008616:	621a      	str	r2, [r3, #32]
}
 8008618:	bf00      	nop
 800861a:	371c      	adds	r7, #28
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr
 8008624:	40010000 	.word	0x40010000

08008628 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008628:	b480      	push	{r7}
 800862a:	b087      	sub	sp, #28
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6a1b      	ldr	r3, [r3, #32]
 8008636:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6a1b      	ldr	r3, [r3, #32]
 8008642:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	69db      	ldr	r3, [r3, #28]
 800864e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800865e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	021b      	lsls	r3, r3, #8
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	4313      	orrs	r3, r2
 800866a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008672:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	031b      	lsls	r3, r3, #12
 800867a:	693a      	ldr	r2, [r7, #16]
 800867c:	4313      	orrs	r3, r2
 800867e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	4a10      	ldr	r2, [pc, #64]	; (80086c4 <TIM_OC4_SetConfig+0x9c>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d109      	bne.n	800869c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800868e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	695b      	ldr	r3, [r3, #20]
 8008694:	019b      	lsls	r3, r3, #6
 8008696:	697a      	ldr	r2, [r7, #20]
 8008698:	4313      	orrs	r3, r2
 800869a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	697a      	ldr	r2, [r7, #20]
 80086a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	685a      	ldr	r2, [r3, #4]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	693a      	ldr	r2, [r7, #16]
 80086b4:	621a      	str	r2, [r3, #32]
}
 80086b6:	bf00      	nop
 80086b8:	371c      	adds	r7, #28
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	40010000 	.word	0x40010000

080086c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b087      	sub	sp, #28
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6a1b      	ldr	r3, [r3, #32]
 80086d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6a1b      	ldr	r3, [r3, #32]
 80086de:	f023 0201 	bic.w	r2, r3, #1
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	699b      	ldr	r3, [r3, #24]
 80086ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80086f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	011b      	lsls	r3, r3, #4
 80086f8:	693a      	ldr	r2, [r7, #16]
 80086fa:	4313      	orrs	r3, r2
 80086fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	f023 030a 	bic.w	r3, r3, #10
 8008704:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008706:	697a      	ldr	r2, [r7, #20]
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	4313      	orrs	r3, r2
 800870c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	693a      	ldr	r2, [r7, #16]
 8008712:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	697a      	ldr	r2, [r7, #20]
 8008718:	621a      	str	r2, [r3, #32]
}
 800871a:	bf00      	nop
 800871c:	371c      	adds	r7, #28
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr

08008726 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008726:	b480      	push	{r7}
 8008728:	b087      	sub	sp, #28
 800872a:	af00      	add	r7, sp, #0
 800872c:	60f8      	str	r0, [r7, #12]
 800872e:	60b9      	str	r1, [r7, #8]
 8008730:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	6a1b      	ldr	r3, [r3, #32]
 8008736:	f023 0210 	bic.w	r2, r3, #16
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	699b      	ldr	r3, [r3, #24]
 8008742:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6a1b      	ldr	r3, [r3, #32]
 8008748:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008750:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	031b      	lsls	r3, r3, #12
 8008756:	697a      	ldr	r2, [r7, #20]
 8008758:	4313      	orrs	r3, r2
 800875a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008762:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	011b      	lsls	r3, r3, #4
 8008768:	693a      	ldr	r2, [r7, #16]
 800876a:	4313      	orrs	r3, r2
 800876c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	697a      	ldr	r2, [r7, #20]
 8008772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	693a      	ldr	r2, [r7, #16]
 8008778:	621a      	str	r2, [r3, #32]
}
 800877a:	bf00      	nop
 800877c:	371c      	adds	r7, #28
 800877e:	46bd      	mov	sp, r7
 8008780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008784:	4770      	bx	lr

08008786 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008786:	b480      	push	{r7}
 8008788:	b085      	sub	sp, #20
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
 800878e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800879c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800879e:	683a      	ldr	r2, [r7, #0]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	4313      	orrs	r3, r2
 80087a4:	f043 0307 	orr.w	r3, r3, #7
 80087a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	68fa      	ldr	r2, [r7, #12]
 80087ae:	609a      	str	r2, [r3, #8]
}
 80087b0:	bf00      	nop
 80087b2:	3714      	adds	r7, #20
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80087bc:	b480      	push	{r7}
 80087be:	b087      	sub	sp, #28
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	607a      	str	r2, [r7, #4]
 80087c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80087d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	021a      	lsls	r2, r3, #8
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	431a      	orrs	r2, r3
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	4313      	orrs	r3, r2
 80087e4:	697a      	ldr	r2, [r7, #20]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	697a      	ldr	r2, [r7, #20]
 80087ee:	609a      	str	r2, [r3, #8]
}
 80087f0:	bf00      	nop
 80087f2:	371c      	adds	r7, #28
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr

080087fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b087      	sub	sp, #28
 8008800:	af00      	add	r7, sp, #0
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	60b9      	str	r1, [r7, #8]
 8008806:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	f003 031f 	and.w	r3, r3, #31
 800880e:	2201      	movs	r2, #1
 8008810:	fa02 f303 	lsl.w	r3, r2, r3
 8008814:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6a1a      	ldr	r2, [r3, #32]
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	43db      	mvns	r3, r3
 800881e:	401a      	ands	r2, r3
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6a1a      	ldr	r2, [r3, #32]
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	f003 031f 	and.w	r3, r3, #31
 800882e:	6879      	ldr	r1, [r7, #4]
 8008830:	fa01 f303 	lsl.w	r3, r1, r3
 8008834:	431a      	orrs	r2, r3
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	621a      	str	r2, [r3, #32]
}
 800883a:	bf00      	nop
 800883c:	371c      	adds	r7, #28
 800883e:	46bd      	mov	sp, r7
 8008840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008844:	4770      	bx	lr
	...

08008848 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008848:	b480      	push	{r7}
 800884a:	b085      	sub	sp, #20
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008858:	2b01      	cmp	r3, #1
 800885a:	d101      	bne.n	8008860 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800885c:	2302      	movs	r3, #2
 800885e:	e050      	b.n	8008902 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2202      	movs	r2, #2
 800886c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	689b      	ldr	r3, [r3, #8]
 800887e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008886:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	4313      	orrs	r3, r2
 8008890:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	68fa      	ldr	r2, [r7, #12]
 8008898:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a1c      	ldr	r2, [pc, #112]	; (8008910 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d018      	beq.n	80088d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088ac:	d013      	beq.n	80088d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a18      	ldr	r2, [pc, #96]	; (8008914 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d00e      	beq.n	80088d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a16      	ldr	r2, [pc, #88]	; (8008918 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d009      	beq.n	80088d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a15      	ldr	r2, [pc, #84]	; (800891c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d004      	beq.n	80088d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a13      	ldr	r2, [pc, #76]	; (8008920 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d10c      	bne.n	80088f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	68ba      	ldr	r2, [r7, #8]
 80088e4:	4313      	orrs	r3, r2
 80088e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2201      	movs	r2, #1
 80088f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2200      	movs	r2, #0
 80088fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008900:	2300      	movs	r3, #0
}
 8008902:	4618      	mov	r0, r3
 8008904:	3714      	adds	r7, #20
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr
 800890e:	bf00      	nop
 8008910:	40010000 	.word	0x40010000
 8008914:	40000400 	.word	0x40000400
 8008918:	40000800 	.word	0x40000800
 800891c:	40000c00 	.word	0x40000c00
 8008920:	40014000 	.word	0x40014000

08008924 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800892c:	bf00      	nop
 800892e:	370c      	adds	r7, #12
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr

08008938 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008940:	bf00      	nop
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800894c:	b084      	sub	sp, #16
 800894e:	b580      	push	{r7, lr}
 8008950:	b084      	sub	sp, #16
 8008952:	af00      	add	r7, sp, #0
 8008954:	6078      	str	r0, [r7, #4]
 8008956:	f107 001c 	add.w	r0, r7, #28
 800895a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800895e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008960:	2b01      	cmp	r3, #1
 8008962:	d122      	bne.n	80089aa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008968:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008978:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800898c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800898e:	2b01      	cmp	r3, #1
 8008990:	d105      	bne.n	800899e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	68db      	ldr	r3, [r3, #12]
 8008996:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f000 f94a 	bl	8008c38 <USB_CoreReset>
 80089a4:	4603      	mov	r3, r0
 80089a6:	73fb      	strb	r3, [r7, #15]
 80089a8:	e01a      	b.n	80089e0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 f93e 	bl	8008c38 <USB_CoreReset>
 80089bc:	4603      	mov	r3, r0
 80089be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80089c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d106      	bne.n	80089d4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	639a      	str	r2, [r3, #56]	; 0x38
 80089d2:	e005      	b.n	80089e0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80089e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089e2:	2b01      	cmp	r3, #1
 80089e4:	d10b      	bne.n	80089fe <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	f043 0206 	orr.w	r2, r3, #6
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	f043 0220 	orr.w	r2, r3, #32
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80089fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3710      	adds	r7, #16
 8008a04:	46bd      	mov	sp, r7
 8008a06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008a0a:	b004      	add	sp, #16
 8008a0c:	4770      	bx	lr

08008a0e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008a0e:	b480      	push	{r7}
 8008a10:	b083      	sub	sp, #12
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	f043 0201 	orr.w	r2, r3, #1
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008a22:	2300      	movs	r3, #0
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	f023 0201 	bic.w	r2, r3, #1
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008a44:	2300      	movs	r3, #0
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	370c      	adds	r7, #12
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a50:	4770      	bx	lr

08008a52 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008a52:	b580      	push	{r7, lr}
 8008a54:	b082      	sub	sp, #8
 8008a56:	af00      	add	r7, sp, #0
 8008a58:	6078      	str	r0, [r7, #4]
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	68db      	ldr	r3, [r3, #12]
 8008a62:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008a6a:	78fb      	ldrb	r3, [r7, #3]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d106      	bne.n	8008a7e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	68db      	ldr	r3, [r3, #12]
 8008a74:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	60da      	str	r2, [r3, #12]
 8008a7c:	e00b      	b.n	8008a96 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008a7e:	78fb      	ldrb	r3, [r7, #3]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d106      	bne.n	8008a92 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	60da      	str	r2, [r3, #12]
 8008a90:	e001      	b.n	8008a96 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	e003      	b.n	8008a9e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008a96:	2032      	movs	r0, #50	; 0x32
 8008a98:	f7f9 fe78 	bl	800278c <HAL_Delay>

  return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3708      	adds	r7, #8
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}
	...

08008aa8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b085      	sub	sp, #20
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	019b      	lsls	r3, r3, #6
 8008aba:	f043 0220 	orr.w	r2, r3, #32
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	60fb      	str	r3, [r7, #12]
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	4a09      	ldr	r2, [pc, #36]	; (8008af0 <USB_FlushTxFifo+0x48>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d901      	bls.n	8008ad4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e006      	b.n	8008ae2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	691b      	ldr	r3, [r3, #16]
 8008ad8:	f003 0320 	and.w	r3, r3, #32
 8008adc:	2b20      	cmp	r3, #32
 8008ade:	d0f0      	beq.n	8008ac2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008ae0:	2300      	movs	r3, #0
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3714      	adds	r7, #20
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aec:	4770      	bx	lr
 8008aee:	bf00      	nop
 8008af0:	00030d40 	.word	0x00030d40

08008af4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b085      	sub	sp, #20
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008afc:	2300      	movs	r3, #0
 8008afe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2210      	movs	r2, #16
 8008b04:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	60fb      	str	r3, [r7, #12]
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	4a09      	ldr	r2, [pc, #36]	; (8008b34 <USB_FlushRxFifo+0x40>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d901      	bls.n	8008b18 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008b14:	2303      	movs	r3, #3
 8008b16:	e006      	b.n	8008b26 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	691b      	ldr	r3, [r3, #16]
 8008b1c:	f003 0310 	and.w	r3, r3, #16
 8008b20:	2b10      	cmp	r3, #16
 8008b22:	d0f0      	beq.n	8008b06 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008b24:	2300      	movs	r3, #0
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3714      	adds	r7, #20
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr
 8008b32:	bf00      	nop
 8008b34:	00030d40 	.word	0x00030d40

08008b38 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b089      	sub	sp, #36	; 0x24
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	60f8      	str	r0, [r7, #12]
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	4611      	mov	r1, r2
 8008b44:	461a      	mov	r2, r3
 8008b46:	460b      	mov	r3, r1
 8008b48:	71fb      	strb	r3, [r7, #7]
 8008b4a:	4613      	mov	r3, r2
 8008b4c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8008b56:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d11a      	bne.n	8008b94 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008b5e:	88bb      	ldrh	r3, [r7, #4]
 8008b60:	3303      	adds	r3, #3
 8008b62:	089b      	lsrs	r3, r3, #2
 8008b64:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008b66:	2300      	movs	r3, #0
 8008b68:	61bb      	str	r3, [r7, #24]
 8008b6a:	e00f      	b.n	8008b8c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008b6c:	79fb      	ldrb	r3, [r7, #7]
 8008b6e:	031a      	lsls	r2, r3, #12
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	4413      	add	r3, r2
 8008b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008b78:	461a      	mov	r2, r3
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008b80:	69fb      	ldr	r3, [r7, #28]
 8008b82:	3304      	adds	r3, #4
 8008b84:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	3301      	adds	r3, #1
 8008b8a:	61bb      	str	r3, [r7, #24]
 8008b8c:	69ba      	ldr	r2, [r7, #24]
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d3eb      	bcc.n	8008b6c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008b94:	2300      	movs	r3, #0
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3724      	adds	r7, #36	; 0x24
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr

08008ba2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008ba2:	b480      	push	{r7}
 8008ba4:	b089      	sub	sp, #36	; 0x24
 8008ba6:	af00      	add	r7, sp, #0
 8008ba8:	60f8      	str	r0, [r7, #12]
 8008baa:	60b9      	str	r1, [r7, #8]
 8008bac:	4613      	mov	r3, r2
 8008bae:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8008bb8:	88fb      	ldrh	r3, [r7, #6]
 8008bba:	3303      	adds	r3, #3
 8008bbc:	089b      	lsrs	r3, r3, #2
 8008bbe:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	61bb      	str	r3, [r7, #24]
 8008bc4:	e00b      	b.n	8008bde <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	69fb      	ldr	r3, [r7, #28]
 8008bd0:	601a      	str	r2, [r3, #0]
    pDest++;
 8008bd2:	69fb      	ldr	r3, [r7, #28]
 8008bd4:	3304      	adds	r3, #4
 8008bd6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008bd8:	69bb      	ldr	r3, [r7, #24]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	61bb      	str	r3, [r7, #24]
 8008bde:	69ba      	ldr	r2, [r7, #24]
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d3ef      	bcc.n	8008bc6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008be6:	69fb      	ldr	r3, [r7, #28]
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3724      	adds	r7, #36	; 0x24
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr

08008bf4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b085      	sub	sp, #20
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	695b      	ldr	r3, [r3, #20]
 8008c00:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	699b      	ldr	r3, [r3, #24]
 8008c06:	68fa      	ldr	r2, [r7, #12]
 8008c08:	4013      	ands	r3, r2
 8008c0a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3714      	adds	r7, #20
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr

08008c1a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008c1a:	b480      	push	{r7}
 8008c1c:	b083      	sub	sp, #12
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	695b      	ldr	r3, [r3, #20]
 8008c26:	f003 0301 	and.w	r3, r3, #1
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	370c      	adds	r7, #12
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr
	...

08008c38 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b085      	sub	sp, #20
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008c40:	2300      	movs	r3, #0
 8008c42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	3301      	adds	r3, #1
 8008c48:	60fb      	str	r3, [r7, #12]
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	4a13      	ldr	r2, [pc, #76]	; (8008c9c <USB_CoreReset+0x64>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d901      	bls.n	8008c56 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008c52:	2303      	movs	r3, #3
 8008c54:	e01b      	b.n	8008c8e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	daf2      	bge.n	8008c44 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	f043 0201 	orr.w	r2, r3, #1
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	3301      	adds	r3, #1
 8008c72:	60fb      	str	r3, [r7, #12]
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	4a09      	ldr	r2, [pc, #36]	; (8008c9c <USB_CoreReset+0x64>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d901      	bls.n	8008c80 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008c7c:	2303      	movs	r3, #3
 8008c7e:	e006      	b.n	8008c8e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	691b      	ldr	r3, [r3, #16]
 8008c84:	f003 0301 	and.w	r3, r3, #1
 8008c88:	2b01      	cmp	r3, #1
 8008c8a:	d0f0      	beq.n	8008c6e <USB_CoreReset+0x36>

  return HAL_OK;
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	3714      	adds	r7, #20
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr
 8008c9a:	bf00      	nop
 8008c9c:	00030d40 	.word	0x00030d40

08008ca0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ca0:	b084      	sub	sp, #16
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b084      	sub	sp, #16
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
 8008caa:	f107 001c 	add.w	r0, r7, #28
 8008cae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cc6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cd2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cde:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d018      	beq.n	8008d24 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8008cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf4:	2b01      	cmp	r3, #1
 8008cf6:	d10a      	bne.n	8008d0e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68ba      	ldr	r2, [r7, #8]
 8008d02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008d06:	f043 0304 	orr.w	r3, r3, #4
 8008d0a:	6013      	str	r3, [r2, #0]
 8008d0c:	e014      	b.n	8008d38 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	68ba      	ldr	r2, [r7, #8]
 8008d18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008d1c:	f023 0304 	bic.w	r3, r3, #4
 8008d20:	6013      	str	r3, [r2, #0]
 8008d22:	e009      	b.n	8008d38 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	68ba      	ldr	r2, [r7, #8]
 8008d2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008d32:	f023 0304 	bic.w	r3, r3, #4
 8008d36:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8008d38:	2110      	movs	r1, #16
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f7ff feb4 	bl	8008aa8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f7ff fed7 	bl	8008af4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008d46:	2300      	movs	r3, #0
 8008d48:	60fb      	str	r3, [r7, #12]
 8008d4a:	e015      	b.n	8008d78 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	015a      	lsls	r2, r3, #5
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	4413      	add	r3, r2
 8008d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d58:	461a      	mov	r2, r3
 8008d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8008d5e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	015a      	lsls	r2, r3, #5
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	4413      	add	r3, r2
 8008d68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	2300      	movs	r3, #0
 8008d70:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	3301      	adds	r3, #1
 8008d76:	60fb      	str	r3, [r7, #12]
 8008d78:	6a3b      	ldr	r3, [r7, #32]
 8008d7a:	68fa      	ldr	r2, [r7, #12]
 8008d7c:	429a      	cmp	r2, r3
 8008d7e:	d3e5      	bcc.n	8008d4c <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8008d80:	2101      	movs	r1, #1
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 f8ac 	bl	8008ee0 <USB_DriveVbus>

  HAL_Delay(200U);
 8008d88:	20c8      	movs	r0, #200	; 0xc8
 8008d8a:	f7f9 fcff 	bl	800278c <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2200      	movs	r2, #0
 8008d92:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f04f 32ff 	mov.w	r2, #4294967295
 8008d9a:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d00b      	beq.n	8008dc0 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008dae:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	4a14      	ldr	r2, [pc, #80]	; (8008e04 <USB_HostInit+0x164>)
 8008db4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a13      	ldr	r2, [pc, #76]	; (8008e08 <USB_HostInit+0x168>)
 8008dba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8008dbe:	e009      	b.n	8008dd4 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2280      	movs	r2, #128	; 0x80
 8008dc4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a10      	ldr	r2, [pc, #64]	; (8008e0c <USB_HostInit+0x16c>)
 8008dca:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	4a10      	ldr	r2, [pc, #64]	; (8008e10 <USB_HostInit+0x170>)
 8008dd0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d105      	bne.n	8008de6 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	699b      	ldr	r3, [r3, #24]
 8008dde:	f043 0210 	orr.w	r2, r3, #16
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	699a      	ldr	r2, [r3, #24]
 8008dea:	4b0a      	ldr	r3, [pc, #40]	; (8008e14 <USB_HostInit+0x174>)
 8008dec:	4313      	orrs	r3, r2
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8008df2:	2300      	movs	r3, #0
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	3710      	adds	r7, #16
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008dfe:	b004      	add	sp, #16
 8008e00:	4770      	bx	lr
 8008e02:	bf00      	nop
 8008e04:	01000200 	.word	0x01000200
 8008e08:	00e00300 	.word	0x00e00300
 8008e0c:	00600080 	.word	0x00600080
 8008e10:	004000e0 	.word	0x004000e0
 8008e14:	a3200008 	.word	0xa3200008

08008e18 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b085      	sub	sp, #20
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	460b      	mov	r3, r1
 8008e22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008e36:	f023 0303 	bic.w	r3, r3, #3
 8008e3a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	78fb      	ldrb	r3, [r7, #3]
 8008e46:	f003 0303 	and.w	r3, r3, #3
 8008e4a:	68f9      	ldr	r1, [r7, #12]
 8008e4c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008e50:	4313      	orrs	r3, r2
 8008e52:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008e54:	78fb      	ldrb	r3, [r7, #3]
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d107      	bne.n	8008e6a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e60:	461a      	mov	r2, r3
 8008e62:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008e66:	6053      	str	r3, [r2, #4]
 8008e68:	e009      	b.n	8008e7e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8008e6a:	78fb      	ldrb	r3, [r7, #3]
 8008e6c:	2b02      	cmp	r3, #2
 8008e6e:	d106      	bne.n	8008e7e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e76:	461a      	mov	r2, r3
 8008e78:	f241 7370 	movw	r3, #6000	; 0x1770
 8008e7c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008e7e:	2300      	movs	r3, #0
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3714      	adds	r7, #20
 8008e84:	46bd      	mov	sp, r7
 8008e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8a:	4770      	bx	lr

08008e8c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b084      	sub	sp, #16
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008e98:	2300      	movs	r3, #0
 8008e9a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008eac:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	68fa      	ldr	r2, [r7, #12]
 8008eb2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008eb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008eba:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008ebc:	2064      	movs	r0, #100	; 0x64
 8008ebe:	f7f9 fc65 	bl	800278c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	68fa      	ldr	r2, [r7, #12]
 8008ec6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008eca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ece:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008ed0:	200a      	movs	r0, #10
 8008ed2:	f7f9 fc5b 	bl	800278c <HAL_Delay>

  return HAL_OK;
 8008ed6:	2300      	movs	r3, #0
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3710      	adds	r7, #16
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bd80      	pop	{r7, pc}

08008ee0 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b085      	sub	sp, #20
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	460b      	mov	r3, r1
 8008eea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008f04:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d109      	bne.n	8008f24 <USB_DriveVbus+0x44>
 8008f10:	78fb      	ldrb	r3, [r7, #3]
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d106      	bne.n	8008f24 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008f1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008f22:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008f2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f2e:	d109      	bne.n	8008f44 <USB_DriveVbus+0x64>
 8008f30:	78fb      	ldrb	r3, [r7, #3]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d106      	bne.n	8008f44 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	68fa      	ldr	r2, [r7, #12]
 8008f3a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008f3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f42:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008f44:	2300      	movs	r3, #0
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3714      	adds	r7, #20
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr

08008f52 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008f52:	b480      	push	{r7}
 8008f54:	b085      	sub	sp, #20
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	0c5b      	lsrs	r3, r3, #17
 8008f70:	f003 0303 	and.w	r3, r3, #3
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3714      	adds	r7, #20
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7e:	4770      	bx	lr

08008f80 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b085      	sub	sp, #20
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	b29b      	uxth	r3, r3
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3714      	adds	r7, #20
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr
	...

08008fa4 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b087      	sub	sp, #28
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
 8008fac:	4608      	mov	r0, r1
 8008fae:	4611      	mov	r1, r2
 8008fb0:	461a      	mov	r2, r3
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	70fb      	strb	r3, [r7, #3]
 8008fb6:	460b      	mov	r3, r1
 8008fb8:	70bb      	strb	r3, [r7, #2]
 8008fba:	4613      	mov	r3, r2
 8008fbc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8008fc6:	78fb      	ldrb	r3, [r7, #3]
 8008fc8:	015a      	lsls	r2, r3, #5
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	4413      	add	r3, r2
 8008fce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8008fd8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008fda:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008fde:	2b03      	cmp	r3, #3
 8008fe0:	d87e      	bhi.n	80090e0 <USB_HC_Init+0x13c>
 8008fe2:	a201      	add	r2, pc, #4	; (adr r2, 8008fe8 <USB_HC_Init+0x44>)
 8008fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fe8:	08008ff9 	.word	0x08008ff9
 8008fec:	080090a3 	.word	0x080090a3
 8008ff0:	08008ff9 	.word	0x08008ff9
 8008ff4:	08009065 	.word	0x08009065
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008ff8:	78fb      	ldrb	r3, [r7, #3]
 8008ffa:	015a      	lsls	r2, r3, #5
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	4413      	add	r3, r2
 8009000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009004:	461a      	mov	r2, r3
 8009006:	f240 439d 	movw	r3, #1181	; 0x49d
 800900a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800900c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009010:	2b00      	cmp	r3, #0
 8009012:	da10      	bge.n	8009036 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009014:	78fb      	ldrb	r3, [r7, #3]
 8009016:	015a      	lsls	r2, r3, #5
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	4413      	add	r3, r2
 800901c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009020:	68db      	ldr	r3, [r3, #12]
 8009022:	78fa      	ldrb	r2, [r7, #3]
 8009024:	0151      	lsls	r1, r2, #5
 8009026:	68ba      	ldr	r2, [r7, #8]
 8009028:	440a      	add	r2, r1
 800902a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800902e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009032:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8009034:	e057      	b.n	80090e6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800903a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800903e:	2b00      	cmp	r3, #0
 8009040:	d051      	beq.n	80090e6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8009042:	78fb      	ldrb	r3, [r7, #3]
 8009044:	015a      	lsls	r2, r3, #5
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	4413      	add	r3, r2
 800904a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800904e:	68db      	ldr	r3, [r3, #12]
 8009050:	78fa      	ldrb	r2, [r7, #3]
 8009052:	0151      	lsls	r1, r2, #5
 8009054:	68ba      	ldr	r2, [r7, #8]
 8009056:	440a      	add	r2, r1
 8009058:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800905c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009060:	60d3      	str	r3, [r2, #12]
      break;
 8009062:	e040      	b.n	80090e6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009064:	78fb      	ldrb	r3, [r7, #3]
 8009066:	015a      	lsls	r2, r3, #5
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	4413      	add	r3, r2
 800906c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009070:	461a      	mov	r2, r3
 8009072:	f240 639d 	movw	r3, #1693	; 0x69d
 8009076:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009078:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800907c:	2b00      	cmp	r3, #0
 800907e:	da34      	bge.n	80090ea <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009080:	78fb      	ldrb	r3, [r7, #3]
 8009082:	015a      	lsls	r2, r3, #5
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	4413      	add	r3, r2
 8009088:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	78fa      	ldrb	r2, [r7, #3]
 8009090:	0151      	lsls	r1, r2, #5
 8009092:	68ba      	ldr	r2, [r7, #8]
 8009094:	440a      	add	r2, r1
 8009096:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800909a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800909e:	60d3      	str	r3, [r2, #12]
      }

      break;
 80090a0:	e023      	b.n	80090ea <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80090a2:	78fb      	ldrb	r3, [r7, #3]
 80090a4:	015a      	lsls	r2, r3, #5
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	4413      	add	r3, r2
 80090aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090ae:	461a      	mov	r2, r3
 80090b0:	f240 2325 	movw	r3, #549	; 0x225
 80090b4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80090b6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	da17      	bge.n	80090ee <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80090be:	78fb      	ldrb	r3, [r7, #3]
 80090c0:	015a      	lsls	r2, r3, #5
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	4413      	add	r3, r2
 80090c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	78fa      	ldrb	r2, [r7, #3]
 80090ce:	0151      	lsls	r1, r2, #5
 80090d0:	68ba      	ldr	r2, [r7, #8]
 80090d2:	440a      	add	r2, r1
 80090d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80090d8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80090dc:	60d3      	str	r3, [r2, #12]
      }
      break;
 80090de:	e006      	b.n	80090ee <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80090e0:	2301      	movs	r3, #1
 80090e2:	75fb      	strb	r3, [r7, #23]
      break;
 80090e4:	e004      	b.n	80090f0 <USB_HC_Init+0x14c>
      break;
 80090e6:	bf00      	nop
 80090e8:	e002      	b.n	80090f0 <USB_HC_Init+0x14c>
      break;
 80090ea:	bf00      	nop
 80090ec:	e000      	b.n	80090f0 <USB_HC_Init+0x14c>
      break;
 80090ee:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80090f6:	699a      	ldr	r2, [r3, #24]
 80090f8:	78fb      	ldrb	r3, [r7, #3]
 80090fa:	f003 030f 	and.w	r3, r3, #15
 80090fe:	2101      	movs	r1, #1
 8009100:	fa01 f303 	lsl.w	r3, r1, r3
 8009104:	68b9      	ldr	r1, [r7, #8]
 8009106:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800910a:	4313      	orrs	r3, r2
 800910c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	699b      	ldr	r3, [r3, #24]
 8009112:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800911a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800911e:	2b00      	cmp	r3, #0
 8009120:	da03      	bge.n	800912a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009122:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009126:	613b      	str	r3, [r7, #16]
 8009128:	e001      	b.n	800912e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800912a:	2300      	movs	r3, #0
 800912c:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800912e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009132:	2b02      	cmp	r3, #2
 8009134:	d103      	bne.n	800913e <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009136:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800913a:	60fb      	str	r3, [r7, #12]
 800913c:	e001      	b.n	8009142 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800913e:	2300      	movs	r3, #0
 8009140:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009142:	787b      	ldrb	r3, [r7, #1]
 8009144:	059b      	lsls	r3, r3, #22
 8009146:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800914a:	78bb      	ldrb	r3, [r7, #2]
 800914c:	02db      	lsls	r3, r3, #11
 800914e:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009152:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009154:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009158:	049b      	lsls	r3, r3, #18
 800915a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800915e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009160:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009162:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009166:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800916c:	78fb      	ldrb	r3, [r7, #3]
 800916e:	0159      	lsls	r1, r3, #5
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	440b      	add	r3, r1
 8009174:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009178:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800917e:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8009180:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009184:	2b03      	cmp	r3, #3
 8009186:	d10f      	bne.n	80091a8 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8009188:	78fb      	ldrb	r3, [r7, #3]
 800918a:	015a      	lsls	r2, r3, #5
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	4413      	add	r3, r2
 8009190:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	78fa      	ldrb	r2, [r7, #3]
 8009198:	0151      	lsls	r1, r2, #5
 800919a:	68ba      	ldr	r2, [r7, #8]
 800919c:	440a      	add	r2, r1
 800919e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80091a2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80091a6:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80091a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	371c      	adds	r7, #28
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop

080091b8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b08c      	sub	sp, #48	; 0x30
 80091bc:	af02      	add	r7, sp, #8
 80091be:	60f8      	str	r0, [r7, #12]
 80091c0:	60b9      	str	r1, [r7, #8]
 80091c2:	4613      	mov	r3, r2
 80091c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	785b      	ldrb	r3, [r3, #1]
 80091ce:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80091d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80091d4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d028      	beq.n	8009234 <USB_HC_StartXfer+0x7c>
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	791b      	ldrb	r3, [r3, #4]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d124      	bne.n	8009234 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 80091ea:	79fb      	ldrb	r3, [r7, #7]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d10b      	bne.n	8009208 <USB_HC_StartXfer+0x50>
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	795b      	ldrb	r3, [r3, #5]
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d107      	bne.n	8009208 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	785b      	ldrb	r3, [r3, #1]
 80091fc:	4619      	mov	r1, r3
 80091fe:	68f8      	ldr	r0, [r7, #12]
 8009200:	f000 fa2e 	bl	8009660 <USB_DoPing>
      return HAL_OK;
 8009204:	2300      	movs	r3, #0
 8009206:	e112      	b.n	800942e <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 8009208:	79fb      	ldrb	r3, [r7, #7]
 800920a:	2b01      	cmp	r3, #1
 800920c:	d112      	bne.n	8009234 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800920e:	69fb      	ldr	r3, [r7, #28]
 8009210:	015a      	lsls	r2, r3, #5
 8009212:	6a3b      	ldr	r3, [r7, #32]
 8009214:	4413      	add	r3, r2
 8009216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800921a:	68db      	ldr	r3, [r3, #12]
 800921c:	69fa      	ldr	r2, [r7, #28]
 800921e:	0151      	lsls	r1, r2, #5
 8009220:	6a3a      	ldr	r2, [r7, #32]
 8009222:	440a      	add	r2, r1
 8009224:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009228:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800922c:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	2200      	movs	r2, #0
 8009232:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	691b      	ldr	r3, [r3, #16]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d018      	beq.n	800926e <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	691b      	ldr	r3, [r3, #16]
 8009240:	68ba      	ldr	r2, [r7, #8]
 8009242:	8912      	ldrh	r2, [r2, #8]
 8009244:	4413      	add	r3, r2
 8009246:	3b01      	subs	r3, #1
 8009248:	68ba      	ldr	r2, [r7, #8]
 800924a:	8912      	ldrh	r2, [r2, #8]
 800924c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009250:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8009252:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009254:	8b7b      	ldrh	r3, [r7, #26]
 8009256:	429a      	cmp	r2, r3
 8009258:	d90b      	bls.n	8009272 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 800925a:	8b7b      	ldrh	r3, [r7, #26]
 800925c:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800925e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009260:	68ba      	ldr	r2, [r7, #8]
 8009262:	8912      	ldrh	r2, [r2, #8]
 8009264:	fb02 f203 	mul.w	r2, r2, r3
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	611a      	str	r2, [r3, #16]
 800926c:	e001      	b.n	8009272 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 800926e:	2301      	movs	r3, #1
 8009270:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	78db      	ldrb	r3, [r3, #3]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d006      	beq.n	8009288 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800927a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800927c:	68ba      	ldr	r2, [r7, #8]
 800927e:	8912      	ldrh	r2, [r2, #8]
 8009280:	fb02 f203 	mul.w	r2, r2, r3
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	691b      	ldr	r3, [r3, #16]
 800928c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009290:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009292:	04d9      	lsls	r1, r3, #19
 8009294:	4b68      	ldr	r3, [pc, #416]	; (8009438 <USB_HC_StartXfer+0x280>)
 8009296:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8009298:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	7a9b      	ldrb	r3, [r3, #10]
 800929e:	075b      	lsls	r3, r3, #29
 80092a0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80092a4:	69f9      	ldr	r1, [r7, #28]
 80092a6:	0148      	lsls	r0, r1, #5
 80092a8:	6a39      	ldr	r1, [r7, #32]
 80092aa:	4401      	add	r1, r0
 80092ac:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80092b0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80092b2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80092b4:	79fb      	ldrb	r3, [r7, #7]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d009      	beq.n	80092ce <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	68d9      	ldr	r1, [r3, #12]
 80092be:	69fb      	ldr	r3, [r7, #28]
 80092c0:	015a      	lsls	r2, r3, #5
 80092c2:	6a3b      	ldr	r3, [r7, #32]
 80092c4:	4413      	add	r3, r2
 80092c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80092ca:	460a      	mov	r2, r1
 80092cc:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80092ce:	6a3b      	ldr	r3, [r7, #32]
 80092d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80092d4:	689b      	ldr	r3, [r3, #8]
 80092d6:	f003 0301 	and.w	r3, r3, #1
 80092da:	2b00      	cmp	r3, #0
 80092dc:	bf0c      	ite	eq
 80092de:	2301      	moveq	r3, #1
 80092e0:	2300      	movne	r3, #0
 80092e2:	b2db      	uxtb	r3, r3
 80092e4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80092e6:	69fb      	ldr	r3, [r7, #28]
 80092e8:	015a      	lsls	r2, r3, #5
 80092ea:	6a3b      	ldr	r3, [r7, #32]
 80092ec:	4413      	add	r3, r2
 80092ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	69fa      	ldr	r2, [r7, #28]
 80092f6:	0151      	lsls	r1, r2, #5
 80092f8:	6a3a      	ldr	r2, [r7, #32]
 80092fa:	440a      	add	r2, r1
 80092fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009300:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009304:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8009306:	69fb      	ldr	r3, [r7, #28]
 8009308:	015a      	lsls	r2, r3, #5
 800930a:	6a3b      	ldr	r3, [r7, #32]
 800930c:	4413      	add	r3, r2
 800930e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	7e7b      	ldrb	r3, [r7, #25]
 8009316:	075b      	lsls	r3, r3, #29
 8009318:	69f9      	ldr	r1, [r7, #28]
 800931a:	0148      	lsls	r0, r1, #5
 800931c:	6a39      	ldr	r1, [r7, #32]
 800931e:	4401      	add	r1, r0
 8009320:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8009324:	4313      	orrs	r3, r2
 8009326:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009328:	69fb      	ldr	r3, [r7, #28]
 800932a:	015a      	lsls	r2, r3, #5
 800932c:	6a3b      	ldr	r3, [r7, #32]
 800932e:	4413      	add	r3, r2
 8009330:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4a41      	ldr	r2, [pc, #260]	; (800943c <USB_HC_StartXfer+0x284>)
 8009338:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800933a:	4b40      	ldr	r3, [pc, #256]	; (800943c <USB_HC_StartXfer+0x284>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009342:	4a3e      	ldr	r2, [pc, #248]	; (800943c <USB_HC_StartXfer+0x284>)
 8009344:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	78db      	ldrb	r3, [r3, #3]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d006      	beq.n	800935c <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800934e:	4b3b      	ldr	r3, [pc, #236]	; (800943c <USB_HC_StartXfer+0x284>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009356:	4a39      	ldr	r2, [pc, #228]	; (800943c <USB_HC_StartXfer+0x284>)
 8009358:	6013      	str	r3, [r2, #0]
 800935a:	e005      	b.n	8009368 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800935c:	4b37      	ldr	r3, [pc, #220]	; (800943c <USB_HC_StartXfer+0x284>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009364:	4a35      	ldr	r2, [pc, #212]	; (800943c <USB_HC_StartXfer+0x284>)
 8009366:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009368:	4b34      	ldr	r3, [pc, #208]	; (800943c <USB_HC_StartXfer+0x284>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009370:	4a32      	ldr	r2, [pc, #200]	; (800943c <USB_HC_StartXfer+0x284>)
 8009372:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009374:	69fb      	ldr	r3, [r7, #28]
 8009376:	015a      	lsls	r2, r3, #5
 8009378:	6a3b      	ldr	r3, [r7, #32]
 800937a:	4413      	add	r3, r2
 800937c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009380:	461a      	mov	r2, r3
 8009382:	4b2e      	ldr	r3, [pc, #184]	; (800943c <USB_HC_StartXfer+0x284>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 8009388:	79fb      	ldrb	r3, [r7, #7]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d14e      	bne.n	800942c <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	78db      	ldrb	r3, [r3, #3]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d14a      	bne.n	800942c <USB_HC_StartXfer+0x274>
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	691b      	ldr	r3, [r3, #16]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d046      	beq.n	800942c <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	79db      	ldrb	r3, [r3, #7]
 80093a2:	2b03      	cmp	r3, #3
 80093a4:	d830      	bhi.n	8009408 <USB_HC_StartXfer+0x250>
 80093a6:	a201      	add	r2, pc, #4	; (adr r2, 80093ac <USB_HC_StartXfer+0x1f4>)
 80093a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ac:	080093bd 	.word	0x080093bd
 80093b0:	080093e1 	.word	0x080093e1
 80093b4:	080093bd 	.word	0x080093bd
 80093b8:	080093e1 	.word	0x080093e1
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	691b      	ldr	r3, [r3, #16]
 80093c0:	3303      	adds	r3, #3
 80093c2:	089b      	lsrs	r3, r3, #2
 80093c4:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80093c6:	8afa      	ldrh	r2, [r7, #22]
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d91c      	bls.n	800940c <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	699b      	ldr	r3, [r3, #24]
 80093d6:	f043 0220 	orr.w	r2, r3, #32
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	619a      	str	r2, [r3, #24]
          }
          break;
 80093de:	e015      	b.n	800940c <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	691b      	ldr	r3, [r3, #16]
 80093e4:	3303      	adds	r3, #3
 80093e6:	089b      	lsrs	r3, r3, #2
 80093e8:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80093ea:	8afa      	ldrh	r2, [r7, #22]
 80093ec:	6a3b      	ldr	r3, [r7, #32]
 80093ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80093f2:	691b      	ldr	r3, [r3, #16]
 80093f4:	b29b      	uxth	r3, r3
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d90a      	bls.n	8009410 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	699b      	ldr	r3, [r3, #24]
 80093fe:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	619a      	str	r2, [r3, #24]
          }
          break;
 8009406:	e003      	b.n	8009410 <USB_HC_StartXfer+0x258>

        default:
          break;
 8009408:	bf00      	nop
 800940a:	e002      	b.n	8009412 <USB_HC_StartXfer+0x25a>
          break;
 800940c:	bf00      	nop
 800940e:	e000      	b.n	8009412 <USB_HC_StartXfer+0x25a>
          break;
 8009410:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	68d9      	ldr	r1, [r3, #12]
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	785a      	ldrb	r2, [r3, #1]
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	691b      	ldr	r3, [r3, #16]
 800941e:	b298      	uxth	r0, r3
 8009420:	2300      	movs	r3, #0
 8009422:	9300      	str	r3, [sp, #0]
 8009424:	4603      	mov	r3, r0
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f7ff fb86 	bl	8008b38 <USB_WritePacket>
    }
  }

  return HAL_OK;
 800942c:	2300      	movs	r3, #0
}
 800942e:	4618      	mov	r0, r3
 8009430:	3728      	adds	r7, #40	; 0x28
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	1ff80000 	.word	0x1ff80000
 800943c:	200013ac 	.word	0x200013ac

08009440 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009440:	b480      	push	{r7}
 8009442:	b085      	sub	sp, #20
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009452:	695b      	ldr	r3, [r3, #20]
 8009454:	b29b      	uxth	r3, r3
}
 8009456:	4618      	mov	r0, r3
 8009458:	3714      	adds	r7, #20
 800945a:	46bd      	mov	sp, r7
 800945c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009460:	4770      	bx	lr

08009462 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009462:	b480      	push	{r7}
 8009464:	b087      	sub	sp, #28
 8009466:	af00      	add	r7, sp, #0
 8009468:	6078      	str	r0, [r7, #4]
 800946a:	460b      	mov	r3, r1
 800946c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8009472:	78fb      	ldrb	r3, [r7, #3]
 8009474:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8009476:	2300      	movs	r3, #0
 8009478:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	015a      	lsls	r2, r3, #5
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	4413      	add	r3, r2
 8009482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	0c9b      	lsrs	r3, r3, #18
 800948a:	f003 0303 	and.w	r3, r3, #3
 800948e:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d002      	beq.n	800949c <USB_HC_Halt+0x3a>
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	2b02      	cmp	r3, #2
 800949a:	d16c      	bne.n	8009576 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	015a      	lsls	r2, r3, #5
 80094a0:	693b      	ldr	r3, [r7, #16]
 80094a2:	4413      	add	r3, r2
 80094a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	68fa      	ldr	r2, [r7, #12]
 80094ac:	0151      	lsls	r1, r2, #5
 80094ae:	693a      	ldr	r2, [r7, #16]
 80094b0:	440a      	add	r2, r1
 80094b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80094b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80094ba:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d143      	bne.n	8009550 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	015a      	lsls	r2, r3, #5
 80094cc:	693b      	ldr	r3, [r7, #16]
 80094ce:	4413      	add	r3, r2
 80094d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	68fa      	ldr	r2, [r7, #12]
 80094d8:	0151      	lsls	r1, r2, #5
 80094da:	693a      	ldr	r2, [r7, #16]
 80094dc:	440a      	add	r2, r1
 80094de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80094e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80094e6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	015a      	lsls	r2, r3, #5
 80094ec:	693b      	ldr	r3, [r7, #16]
 80094ee:	4413      	add	r3, r2
 80094f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	68fa      	ldr	r2, [r7, #12]
 80094f8:	0151      	lsls	r1, r2, #5
 80094fa:	693a      	ldr	r2, [r7, #16]
 80094fc:	440a      	add	r2, r1
 80094fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009502:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009506:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	015a      	lsls	r2, r3, #5
 800950c:	693b      	ldr	r3, [r7, #16]
 800950e:	4413      	add	r3, r2
 8009510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	68fa      	ldr	r2, [r7, #12]
 8009518:	0151      	lsls	r1, r2, #5
 800951a:	693a      	ldr	r2, [r7, #16]
 800951c:	440a      	add	r2, r1
 800951e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009522:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009526:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	3301      	adds	r3, #1
 800952c:	617b      	str	r3, [r7, #20]
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009534:	d81d      	bhi.n	8009572 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	015a      	lsls	r2, r3, #5
 800953a:	693b      	ldr	r3, [r7, #16]
 800953c:	4413      	add	r3, r2
 800953e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009548:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800954c:	d0ec      	beq.n	8009528 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800954e:	e080      	b.n	8009652 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	015a      	lsls	r2, r3, #5
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	4413      	add	r3, r2
 8009558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	68fa      	ldr	r2, [r7, #12]
 8009560:	0151      	lsls	r1, r2, #5
 8009562:	693a      	ldr	r2, [r7, #16]
 8009564:	440a      	add	r2, r1
 8009566:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800956a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800956e:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009570:	e06f      	b.n	8009652 <USB_HC_Halt+0x1f0>
          break;
 8009572:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009574:	e06d      	b.n	8009652 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	015a      	lsls	r2, r3, #5
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	4413      	add	r3, r2
 800957e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	68fa      	ldr	r2, [r7, #12]
 8009586:	0151      	lsls	r1, r2, #5
 8009588:	693a      	ldr	r2, [r7, #16]
 800958a:	440a      	add	r2, r1
 800958c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009590:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009594:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800959c:	691b      	ldr	r3, [r3, #16]
 800959e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d143      	bne.n	800962e <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	015a      	lsls	r2, r3, #5
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	4413      	add	r3, r2
 80095ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	68fa      	ldr	r2, [r7, #12]
 80095b6:	0151      	lsls	r1, r2, #5
 80095b8:	693a      	ldr	r2, [r7, #16]
 80095ba:	440a      	add	r2, r1
 80095bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80095c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80095c4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	015a      	lsls	r2, r3, #5
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	4413      	add	r3, r2
 80095ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	68fa      	ldr	r2, [r7, #12]
 80095d6:	0151      	lsls	r1, r2, #5
 80095d8:	693a      	ldr	r2, [r7, #16]
 80095da:	440a      	add	r2, r1
 80095dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80095e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80095e4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	015a      	lsls	r2, r3, #5
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	4413      	add	r3, r2
 80095ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	68fa      	ldr	r2, [r7, #12]
 80095f6:	0151      	lsls	r1, r2, #5
 80095f8:	693a      	ldr	r2, [r7, #16]
 80095fa:	440a      	add	r2, r1
 80095fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009600:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009604:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	3301      	adds	r3, #1
 800960a:	617b      	str	r3, [r7, #20]
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009612:	d81d      	bhi.n	8009650 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	015a      	lsls	r2, r3, #5
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	4413      	add	r3, r2
 800961c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009626:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800962a:	d0ec      	beq.n	8009606 <USB_HC_Halt+0x1a4>
 800962c:	e011      	b.n	8009652 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	015a      	lsls	r2, r3, #5
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	4413      	add	r3, r2
 8009636:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	68fa      	ldr	r2, [r7, #12]
 800963e:	0151      	lsls	r1, r2, #5
 8009640:	693a      	ldr	r2, [r7, #16]
 8009642:	440a      	add	r2, r1
 8009644:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009648:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800964c:	6013      	str	r3, [r2, #0]
 800964e:	e000      	b.n	8009652 <USB_HC_Halt+0x1f0>
          break;
 8009650:	bf00      	nop
    }
  }

  return HAL_OK;
 8009652:	2300      	movs	r3, #0
}
 8009654:	4618      	mov	r0, r3
 8009656:	371c      	adds	r7, #28
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8009660:	b480      	push	{r7}
 8009662:	b087      	sub	sp, #28
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	460b      	mov	r3, r1
 800966a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8009670:	78fb      	ldrb	r3, [r7, #3]
 8009672:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8009674:	2301      	movs	r3, #1
 8009676:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	04da      	lsls	r2, r3, #19
 800967c:	4b15      	ldr	r3, [pc, #84]	; (80096d4 <USB_DoPing+0x74>)
 800967e:	4013      	ands	r3, r2
 8009680:	693a      	ldr	r2, [r7, #16]
 8009682:	0151      	lsls	r1, r2, #5
 8009684:	697a      	ldr	r2, [r7, #20]
 8009686:	440a      	add	r2, r1
 8009688:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800968c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009690:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	015a      	lsls	r2, r3, #5
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	4413      	add	r3, r2
 800969a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80096a8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80096b0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	015a      	lsls	r2, r3, #5
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	4413      	add	r3, r2
 80096ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80096be:	461a      	mov	r2, r3
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80096c4:	2300      	movs	r3, #0
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	371c      	adds	r7, #28
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr
 80096d2:	bf00      	nop
 80096d4:	1ff80000 	.word	0x1ff80000

080096d8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b086      	sub	sp, #24
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80096e4:	2300      	movs	r3, #0
 80096e6:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f7ff f9a1 	bl	8008a30 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80096ee:	2110      	movs	r1, #16
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f7ff f9d9 	bl	8008aa8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7ff f9fc 	bl	8008af4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80096fc:	2300      	movs	r3, #0
 80096fe:	613b      	str	r3, [r7, #16]
 8009700:	e01f      	b.n	8009742 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	015a      	lsls	r2, r3, #5
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	4413      	add	r3, r2
 800970a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009718:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009720:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009728:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800972a:	693b      	ldr	r3, [r7, #16]
 800972c:	015a      	lsls	r2, r3, #5
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	4413      	add	r3, r2
 8009732:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009736:	461a      	mov	r2, r3
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	3301      	adds	r3, #1
 8009740:	613b      	str	r3, [r7, #16]
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	2b0f      	cmp	r3, #15
 8009746:	d9dc      	bls.n	8009702 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8009748:	2300      	movs	r3, #0
 800974a:	613b      	str	r3, [r7, #16]
 800974c:	e034      	b.n	80097b8 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	015a      	lsls	r2, r3, #5
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	4413      	add	r3, r2
 8009756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009764:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800976c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009774:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	015a      	lsls	r2, r3, #5
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	4413      	add	r3, r2
 800977e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009782:	461a      	mov	r2, r3
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	3301      	adds	r3, #1
 800978c:	617b      	str	r3, [r7, #20]
 800978e:	697b      	ldr	r3, [r7, #20]
 8009790:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009794:	d80c      	bhi.n	80097b0 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009796:	693b      	ldr	r3, [r7, #16]
 8009798:	015a      	lsls	r2, r3, #5
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	4413      	add	r3, r2
 800979e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80097a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80097ac:	d0ec      	beq.n	8009788 <USB_StopHost+0xb0>
 80097ae:	e000      	b.n	80097b2 <USB_StopHost+0xda>
        break;
 80097b0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80097b2:	693b      	ldr	r3, [r7, #16]
 80097b4:	3301      	adds	r3, #1
 80097b6:	613b      	str	r3, [r7, #16]
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	2b0f      	cmp	r3, #15
 80097bc:	d9c7      	bls.n	800974e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80097c4:	461a      	mov	r2, r3
 80097c6:	f04f 33ff 	mov.w	r3, #4294967295
 80097ca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f04f 32ff 	mov.w	r2, #4294967295
 80097d2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f7ff f91a 	bl	8008a0e <USB_EnableGlobalInt>

  return HAL_OK;
 80097da:	2300      	movs	r3, #0
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3718      	adds	r7, #24
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 80097e8:	4904      	ldr	r1, [pc, #16]	; (80097fc <MX_FATFS_Init+0x18>)
 80097ea:	4805      	ldr	r0, [pc, #20]	; (8009800 <MX_FATFS_Init+0x1c>)
 80097ec:	f005 fb7a 	bl	800eee4 <FATFS_LinkDriver>
 80097f0:	4603      	mov	r3, r0
 80097f2:	461a      	mov	r2, r3
 80097f4:	4b03      	ldr	r3, [pc, #12]	; (8009804 <MX_FATFS_Init+0x20>)
 80097f6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 80097f8:	bf00      	nop
 80097fa:	bd80      	pop	{r7, pc}
 80097fc:	20001650 	.word	0x20001650
 8009800:	0800ff84 	.word	0x0800ff84
 8009804:	20001ab4 	.word	0x20001ab4

08009808 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009808:	b480      	push	{r7}
 800980a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800980c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800980e:	4618      	mov	r0, r3
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	4603      	mov	r3, r0
 8009820:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 8009822:	2300      	movs	r3, #0
}
 8009824:	4618      	mov	r0, r3
 8009826:	370c      	adds	r7, #12
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr

08009830 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b084      	sub	sp, #16
 8009834:	af00      	add	r7, sp, #0
 8009836:	4603      	mov	r3, r0
 8009838:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800983a:	2301      	movs	r3, #1
 800983c:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800983e:	79fb      	ldrb	r3, [r7, #7]
 8009840:	4619      	mov	r1, r3
 8009842:	4808      	ldr	r0, [pc, #32]	; (8009864 <USBH_status+0x34>)
 8009844:	f000 fe11 	bl	800a46a <USBH_MSC_UnitIsReady>
 8009848:	4603      	mov	r3, r0
 800984a:	2b00      	cmp	r3, #0
 800984c:	d002      	beq.n	8009854 <USBH_status+0x24>
  {
    res = RES_OK;
 800984e:	2300      	movs	r3, #0
 8009850:	73fb      	strb	r3, [r7, #15]
 8009852:	e001      	b.n	8009858 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8009854:	2301      	movs	r3, #1
 8009856:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8009858:	7bfb      	ldrb	r3, [r7, #15]
}
 800985a:	4618      	mov	r0, r3
 800985c:	3710      	adds	r7, #16
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}
 8009862:	bf00      	nop
 8009864:	20001ab8 	.word	0x20001ab8

08009868 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b094      	sub	sp, #80	; 0x50
 800986c:	af02      	add	r7, sp, #8
 800986e:	60b9      	str	r1, [r7, #8]
 8009870:	607a      	str	r2, [r7, #4]
 8009872:	603b      	str	r3, [r7, #0]
 8009874:	4603      	mov	r3, r0
 8009876:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009878:	2301      	movs	r3, #1
 800987a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800987e:	7bf9      	ldrb	r1, [r7, #15]
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	9300      	str	r3, [sp, #0]
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	687a      	ldr	r2, [r7, #4]
 8009888:	4812      	ldr	r0, [pc, #72]	; (80098d4 <USBH_read+0x6c>)
 800988a:	f000 fe38 	bl	800a4fe <USBH_MSC_Read>
 800988e:	4603      	mov	r3, r0
 8009890:	2b00      	cmp	r3, #0
 8009892:	d103      	bne.n	800989c <USBH_read+0x34>
  {
    res = RES_OK;
 8009894:	2300      	movs	r3, #0
 8009896:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800989a:	e015      	b.n	80098c8 <USBH_read+0x60>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800989c:	f107 0210 	add.w	r2, r7, #16
 80098a0:	7bfb      	ldrb	r3, [r7, #15]
 80098a2:	4619      	mov	r1, r3
 80098a4:	480b      	ldr	r0, [pc, #44]	; (80098d4 <USBH_read+0x6c>)
 80098a6:	f000 fe06 	bl	800a4b6 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 80098aa:	7f7b      	ldrb	r3, [r7, #29]
 80098ac:	2b28      	cmp	r3, #40	; 0x28
 80098ae:	d003      	beq.n	80098b8 <USBH_read+0x50>
 80098b0:	2b3a      	cmp	r3, #58	; 0x3a
 80098b2:	d001      	beq.n	80098b8 <USBH_read+0x50>
 80098b4:	2b04      	cmp	r3, #4
 80098b6:	d103      	bne.n	80098c0 <USBH_read+0x58>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 80098b8:	2303      	movs	r3, #3
 80098ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 80098be:	e003      	b.n	80098c8 <USBH_read+0x60>

    default:
      res = RES_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80098c6:	bf00      	nop
    }
  }

  return res;
 80098c8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3748      	adds	r7, #72	; 0x48
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}
 80098d4:	20001ab8 	.word	0x20001ab8

080098d8 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b094      	sub	sp, #80	; 0x50
 80098dc:	af02      	add	r7, sp, #8
 80098de:	60b9      	str	r1, [r7, #8]
 80098e0:	607a      	str	r2, [r7, #4]
 80098e2:	603b      	str	r3, [r7, #0]
 80098e4:	4603      	mov	r3, r0
 80098e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80098e8:	2301      	movs	r3, #1
 80098ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 80098ee:	7bf9      	ldrb	r1, [r7, #15]
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	9300      	str	r3, [sp, #0]
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	4817      	ldr	r0, [pc, #92]	; (8009958 <USBH_write+0x80>)
 80098fa:	f000 fe69 	bl	800a5d0 <USBH_MSC_Write>
 80098fe:	4603      	mov	r3, r0
 8009900:	2b00      	cmp	r3, #0
 8009902:	d103      	bne.n	800990c <USBH_write+0x34>
  {
    res = RES_OK;
 8009904:	2300      	movs	r3, #0
 8009906:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800990a:	e01f      	b.n	800994c <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800990c:	f107 0210 	add.w	r2, r7, #16
 8009910:	7bfb      	ldrb	r3, [r7, #15]
 8009912:	4619      	mov	r1, r3
 8009914:	4810      	ldr	r0, [pc, #64]	; (8009958 <USBH_write+0x80>)
 8009916:	f000 fdce 	bl	800a4b6 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800991a:	7f7b      	ldrb	r3, [r7, #29]
 800991c:	2b27      	cmp	r3, #39	; 0x27
 800991e:	d009      	beq.n	8009934 <USBH_write+0x5c>
 8009920:	2b27      	cmp	r3, #39	; 0x27
 8009922:	dc02      	bgt.n	800992a <USBH_write+0x52>
 8009924:	2b04      	cmp	r3, #4
 8009926:	d009      	beq.n	800993c <USBH_write+0x64>
 8009928:	e00c      	b.n	8009944 <USBH_write+0x6c>
 800992a:	2b28      	cmp	r3, #40	; 0x28
 800992c:	d006      	beq.n	800993c <USBH_write+0x64>
 800992e:	2b3a      	cmp	r3, #58	; 0x3a
 8009930:	d004      	beq.n	800993c <USBH_write+0x64>
 8009932:	e007      	b.n	8009944 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 8009934:	2302      	movs	r3, #2
 8009936:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800993a:	e007      	b.n	800994c <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 800993c:	2303      	movs	r3, #3
 800993e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009942:	e003      	b.n	800994c <USBH_write+0x74>

    default:
      res = RES_ERROR;
 8009944:	2301      	movs	r3, #1
 8009946:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800994a:	bf00      	nop
    }
  }

  return res;
 800994c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009950:	4618      	mov	r0, r3
 8009952:	3748      	adds	r7, #72	; 0x48
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}
 8009958:	20001ab8 	.word	0x20001ab8

0800995c <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b090      	sub	sp, #64	; 0x40
 8009960:	af00      	add	r7, sp, #0
 8009962:	4603      	mov	r3, r0
 8009964:	603a      	str	r2, [r7, #0]
 8009966:	71fb      	strb	r3, [r7, #7]
 8009968:	460b      	mov	r3, r1
 800996a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800996c:	2301      	movs	r3, #1
 800996e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 8009972:	79bb      	ldrb	r3, [r7, #6]
 8009974:	2b03      	cmp	r3, #3
 8009976:	d852      	bhi.n	8009a1e <USBH_ioctl+0xc2>
 8009978:	a201      	add	r2, pc, #4	; (adr r2, 8009980 <USBH_ioctl+0x24>)
 800997a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800997e:	bf00      	nop
 8009980:	08009991 	.word	0x08009991
 8009984:	08009999 	.word	0x08009999
 8009988:	080099c3 	.word	0x080099c3
 800998c:	080099ef 	.word	0x080099ef
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 8009990:	2300      	movs	r3, #0
 8009992:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009996:	e045      	b.n	8009a24 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009998:	f107 0208 	add.w	r2, r7, #8
 800999c:	79fb      	ldrb	r3, [r7, #7]
 800999e:	4619      	mov	r1, r3
 80099a0:	4823      	ldr	r0, [pc, #140]	; (8009a30 <USBH_ioctl+0xd4>)
 80099a2:	f000 fd88 	bl	800a4b6 <USBH_MSC_GetLUNInfo>
 80099a6:	4603      	mov	r3, r0
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d106      	bne.n	80099ba <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 80099ac:	68fa      	ldr	r2, [r7, #12]
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80099b2:	2300      	movs	r3, #0
 80099b4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80099b8:	e034      	b.n	8009a24 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80099ba:	2301      	movs	r3, #1
 80099bc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80099c0:	e030      	b.n	8009a24 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80099c2:	f107 0208 	add.w	r2, r7, #8
 80099c6:	79fb      	ldrb	r3, [r7, #7]
 80099c8:	4619      	mov	r1, r3
 80099ca:	4819      	ldr	r0, [pc, #100]	; (8009a30 <USBH_ioctl+0xd4>)
 80099cc:	f000 fd73 	bl	800a4b6 <USBH_MSC_GetLUNInfo>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d107      	bne.n	80099e6 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 80099d6:	8a3b      	ldrh	r3, [r7, #16]
 80099d8:	461a      	mov	r2, r3
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80099de:	2300      	movs	r3, #0
 80099e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80099e4:	e01e      	b.n	8009a24 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80099e6:	2301      	movs	r3, #1
 80099e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80099ec:	e01a      	b.n	8009a24 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80099ee:	f107 0208 	add.w	r2, r7, #8
 80099f2:	79fb      	ldrb	r3, [r7, #7]
 80099f4:	4619      	mov	r1, r3
 80099f6:	480e      	ldr	r0, [pc, #56]	; (8009a30 <USBH_ioctl+0xd4>)
 80099f8:	f000 fd5d 	bl	800a4b6 <USBH_MSC_GetLUNInfo>
 80099fc:	4603      	mov	r3, r0
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d109      	bne.n	8009a16 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 8009a02:	8a3b      	ldrh	r3, [r7, #16]
 8009a04:	0a5b      	lsrs	r3, r3, #9
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	461a      	mov	r2, r3
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009a14:	e006      	b.n	8009a24 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009a16:	2301      	movs	r3, #1
 8009a18:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009a1c:	e002      	b.n	8009a24 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 8009a1e:	2304      	movs	r3, #4
 8009a20:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 8009a24:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3740      	adds	r7, #64	; 0x40
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}
 8009a30:	20001ab8 	.word	0x20001ab8

08009a34 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8009a34:	b590      	push	{r4, r7, lr}
 8009a36:	b089      	sub	sp, #36	; 0x24
 8009a38:	af04      	add	r7, sp, #16
 8009a3a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009a42:	7919      	ldrb	r1, [r3, #4]
 8009a44:	2350      	movs	r3, #80	; 0x50
 8009a46:	2206      	movs	r2, #6
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f001 fc4f 	bl	800b2ec <USBH_FindInterface>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 8009a52:	7bfb      	ldrb	r3, [r7, #15]
 8009a54:	2bff      	cmp	r3, #255	; 0xff
 8009a56:	d002      	beq.n	8009a5e <USBH_MSC_InterfaceInit+0x2a>
 8009a58:	7bfb      	ldrb	r3, [r7, #15]
 8009a5a:	2b01      	cmp	r3, #1
 8009a5c:	d901      	bls.n	8009a62 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009a5e:	2302      	movs	r3, #2
 8009a60:	e0ef      	b.n	8009c42 <USBH_MSC_InterfaceInit+0x20e>
  }

  status = USBH_SelectInterface(phost, interface);
 8009a62:	7bfb      	ldrb	r3, [r7, #15]
 8009a64:	4619      	mov	r1, r3
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f001 fc24 	bl	800b2b4 <USBH_SelectInterface>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8009a70:	7bbb      	ldrb	r3, [r7, #14]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d001      	beq.n	8009a7a <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 8009a76:	2302      	movs	r3, #2
 8009a78:	e0e3      	b.n	8009c42 <USBH_MSC_InterfaceInit+0x20e>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8009a80:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009a84:	f005 fda4 	bl	800f5d0 <malloc>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009a92:	69db      	ldr	r3, [r3, #28]
 8009a94:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d101      	bne.n	8009aa0 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8009a9c:	2302      	movs	r3, #2
 8009a9e:	e0d0      	b.n	8009c42 <USBH_MSC_InterfaceInit+0x20e>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8009aa0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009aa4:	2100      	movs	r1, #0
 8009aa6:	68b8      	ldr	r0, [r7, #8]
 8009aa8:	f005 fdad 	bl	800f606 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8009aac:	7bfb      	ldrb	r3, [r7, #15]
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	211a      	movs	r1, #26
 8009ab2:	fb01 f303 	mul.w	r3, r1, r3
 8009ab6:	4413      	add	r3, r2
 8009ab8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009abc:	781b      	ldrb	r3, [r3, #0]
 8009abe:	b25b      	sxtb	r3, r3
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	da16      	bge.n	8009af2 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8009ac4:	7bfb      	ldrb	r3, [r7, #15]
 8009ac6:	687a      	ldr	r2, [r7, #4]
 8009ac8:	211a      	movs	r1, #26
 8009aca:	fb01 f303 	mul.w	r3, r1, r3
 8009ace:	4413      	add	r3, r2
 8009ad0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009ad4:	781a      	ldrb	r2, [r3, #0]
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009ada:	7bfb      	ldrb	r3, [r7, #15]
 8009adc:	687a      	ldr	r2, [r7, #4]
 8009ade:	211a      	movs	r1, #26
 8009ae0:	fb01 f303 	mul.w	r3, r1, r3
 8009ae4:	4413      	add	r3, r2
 8009ae6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009aea:	881a      	ldrh	r2, [r3, #0]
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	815a      	strh	r2, [r3, #10]
 8009af0:	e015      	b.n	8009b1e <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8009af2:	7bfb      	ldrb	r3, [r7, #15]
 8009af4:	687a      	ldr	r2, [r7, #4]
 8009af6:	211a      	movs	r1, #26
 8009af8:	fb01 f303 	mul.w	r3, r1, r3
 8009afc:	4413      	add	r3, r2
 8009afe:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009b02:	781a      	ldrb	r2, [r3, #0]
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009b08:	7bfb      	ldrb	r3, [r7, #15]
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	211a      	movs	r1, #26
 8009b0e:	fb01 f303 	mul.w	r3, r1, r3
 8009b12:	4413      	add	r3, r2
 8009b14:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009b18:	881a      	ldrh	r2, [r3, #0]
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8009b1e:	7bfb      	ldrb	r3, [r7, #15]
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	211a      	movs	r1, #26
 8009b24:	fb01 f303 	mul.w	r3, r1, r3
 8009b28:	4413      	add	r3, r2
 8009b2a:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009b2e:	781b      	ldrb	r3, [r3, #0]
 8009b30:	b25b      	sxtb	r3, r3
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	da16      	bge.n	8009b64 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8009b36:	7bfb      	ldrb	r3, [r7, #15]
 8009b38:	687a      	ldr	r2, [r7, #4]
 8009b3a:	211a      	movs	r1, #26
 8009b3c:	fb01 f303 	mul.w	r3, r1, r3
 8009b40:	4413      	add	r3, r2
 8009b42:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009b46:	781a      	ldrb	r2, [r3, #0]
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009b4c:	7bfb      	ldrb	r3, [r7, #15]
 8009b4e:	687a      	ldr	r2, [r7, #4]
 8009b50:	211a      	movs	r1, #26
 8009b52:	fb01 f303 	mul.w	r3, r1, r3
 8009b56:	4413      	add	r3, r2
 8009b58:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8009b5c:	881a      	ldrh	r2, [r3, #0]
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	815a      	strh	r2, [r3, #10]
 8009b62:	e015      	b.n	8009b90 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8009b64:	7bfb      	ldrb	r3, [r7, #15]
 8009b66:	687a      	ldr	r2, [r7, #4]
 8009b68:	211a      	movs	r1, #26
 8009b6a:	fb01 f303 	mul.w	r3, r1, r3
 8009b6e:	4413      	add	r3, r2
 8009b70:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009b74:	781a      	ldrb	r2, [r3, #0]
 8009b76:	68bb      	ldr	r3, [r7, #8]
 8009b78:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009b7a:	7bfb      	ldrb	r3, [r7, #15]
 8009b7c:	687a      	ldr	r2, [r7, #4]
 8009b7e:	211a      	movs	r1, #26
 8009b80:	fb01 f303 	mul.w	r3, r1, r3
 8009b84:	4413      	add	r3, r2
 8009b86:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8009b8a:	881a      	ldrh	r2, [r3, #0]
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	2200      	movs	r2, #0
 8009b94:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	799b      	ldrb	r3, [r3, #6]
 8009ba6:	4619      	mov	r1, r3
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f002 fdc2 	bl	800c732 <USBH_AllocPipe>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	79db      	ldrb	r3, [r3, #7]
 8009bba:	4619      	mov	r1, r3
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f002 fdb8 	bl	800c732 <USBH_AllocPipe>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	461a      	mov	r2, r3
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 fda4 	bl	800a718 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	7959      	ldrb	r1, [r3, #5]
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	7998      	ldrb	r0, [r3, #6]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009be4:	68ba      	ldr	r2, [r7, #8]
 8009be6:	8912      	ldrh	r2, [r2, #8]
 8009be8:	9202      	str	r2, [sp, #8]
 8009bea:	2202      	movs	r2, #2
 8009bec:	9201      	str	r2, [sp, #4]
 8009bee:	9300      	str	r3, [sp, #0]
 8009bf0:	4623      	mov	r3, r4
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f002 fd6d 	bl	800c6d4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	7919      	ldrb	r1, [r3, #4]
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	79d8      	ldrb	r0, [r3, #7]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009c0e:	68ba      	ldr	r2, [r7, #8]
 8009c10:	8952      	ldrh	r2, [r2, #10]
 8009c12:	9202      	str	r2, [sp, #8]
 8009c14:	2202      	movs	r2, #2
 8009c16:	9201      	str	r2, [sp, #4]
 8009c18:	9300      	str	r3, [sp, #0]
 8009c1a:	4623      	mov	r3, r4
 8009c1c:	4602      	mov	r2, r0
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f002 fd58 	bl	800c6d4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	791b      	ldrb	r3, [r3, #4]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	4619      	mov	r1, r3
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f005 fbeb 	bl	800f408 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	795b      	ldrb	r3, [r3, #5]
 8009c36:	2200      	movs	r2, #0
 8009c38:	4619      	mov	r1, r3
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f005 fbe4 	bl	800f408 <USBH_LL_SetToggle>

  return USBH_OK;
 8009c40:	2300      	movs	r3, #0
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3714      	adds	r7, #20
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd90      	pop	{r4, r7, pc}

08009c4a <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009c4a:	b580      	push	{r7, lr}
 8009c4c:	b084      	sub	sp, #16
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c58:	69db      	ldr	r3, [r3, #28]
 8009c5a:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	795b      	ldrb	r3, [r3, #5]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d00e      	beq.n	8009c82 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	795b      	ldrb	r3, [r3, #5]
 8009c68:	4619      	mov	r1, r3
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f002 fd51 	bl	800c712 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	795b      	ldrb	r3, [r3, #5]
 8009c74:	4619      	mov	r1, r3
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f002 fd7c 	bl	800c774 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	791b      	ldrb	r3, [r3, #4]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00e      	beq.n	8009ca8 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	791b      	ldrb	r3, [r3, #4]
 8009c8e:	4619      	mov	r1, r3
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f002 fd3e 	bl	800c712 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	791b      	ldrb	r3, [r3, #4]
 8009c9a:	4619      	mov	r1, r3
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f002 fd69 	bl	800c774 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009cae:	69db      	ldr	r3, [r3, #28]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d00b      	beq.n	8009ccc <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009cba:	69db      	ldr	r3, [r3, #28]
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	f005 fc8f 	bl	800f5e0 <free>
    phost->pActiveClass->pData = 0U;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009cc8:	2200      	movs	r2, #0
 8009cca:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3710      	adds	r7, #16
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}

08009cd6 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8009cd6:	b580      	push	{r7, lr}
 8009cd8:	b084      	sub	sp, #16
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009ce4:	69db      	ldr	r3, [r3, #28]
 8009ce6:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	7b9b      	ldrb	r3, [r3, #14]
 8009cf0:	2b02      	cmp	r3, #2
 8009cf2:	d004      	beq.n	8009cfe <USBH_MSC_ClassRequest+0x28>
 8009cf4:	2b03      	cmp	r3, #3
 8009cf6:	d03e      	beq.n	8009d76 <USBH_MSC_ClassRequest+0xa0>
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d000      	beq.n	8009cfe <USBH_MSC_ClassRequest+0x28>
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
      }
      break;

    default:
      break;
 8009cfc:	e04a      	b.n	8009d94 <USBH_MSC_ClassRequest+0xbe>
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	4619      	mov	r1, r3
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 fcea 	bl	800a6dc <USBH_MSC_BOT_REQ_GetMaxLUN>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	73fb      	strb	r3, [r7, #15]
      if (status == USBH_NOT_SUPPORTED)
 8009d0c:	7bfb      	ldrb	r3, [r7, #15]
 8009d0e:	2b03      	cmp	r3, #3
 8009d10:	d104      	bne.n	8009d1c <USBH_MSC_ClassRequest+0x46>
        MSC_Handle->max_lun = 0U;
 8009d12:	68bb      	ldr	r3, [r7, #8]
 8009d14:	2200      	movs	r2, #0
 8009d16:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 8009d18:	2300      	movs	r3, #0
 8009d1a:	73fb      	strb	r3, [r7, #15]
      if (status == USBH_OK)
 8009d1c:	7bfb      	ldrb	r3, [r7, #15]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d135      	bne.n	8009d8e <USBH_MSC_ClassRequest+0xb8>
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	781b      	ldrb	r3, [r3, #0]
 8009d26:	2b02      	cmp	r3, #2
 8009d28:	d804      	bhi.n	8009d34 <USBH_MSC_ClassRequest+0x5e>
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	3301      	adds	r3, #1
 8009d30:	b2da      	uxtb	r2, r3
 8009d32:	e000      	b.n	8009d36 <USBH_MSC_ClassRequest+0x60>
 8009d34:	2202      	movs	r2, #2
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	73bb      	strb	r3, [r7, #14]
 8009d3e:	e014      	b.n	8009d6a <USBH_MSC_ClassRequest+0x94>
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8009d40:	7bbb      	ldrb	r3, [r7, #14]
 8009d42:	68ba      	ldr	r2, [r7, #8]
 8009d44:	2134      	movs	r1, #52	; 0x34
 8009d46:	fb01 f303 	mul.w	r3, r1, r3
 8009d4a:	4413      	add	r3, r2
 8009d4c:	3392      	adds	r3, #146	; 0x92
 8009d4e:	2202      	movs	r2, #2
 8009d50:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 8009d52:	7bbb      	ldrb	r3, [r7, #14]
 8009d54:	68ba      	ldr	r2, [r7, #8]
 8009d56:	2134      	movs	r1, #52	; 0x34
 8009d58:	fb01 f303 	mul.w	r3, r1, r3
 8009d5c:	4413      	add	r3, r2
 8009d5e:	33c1      	adds	r3, #193	; 0xc1
 8009d60:	2200      	movs	r2, #0
 8009d62:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8009d64:	7bbb      	ldrb	r3, [r7, #14]
 8009d66:	3301      	adds	r3, #1
 8009d68:	73bb      	strb	r3, [r7, #14]
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	781b      	ldrb	r3, [r3, #0]
 8009d6e:	7bba      	ldrb	r2, [r7, #14]
 8009d70:	429a      	cmp	r2, r3
 8009d72:	d3e5      	bcc.n	8009d40 <USBH_MSC_ClassRequest+0x6a>
      break;
 8009d74:	e00b      	b.n	8009d8e <USBH_MSC_ClassRequest+0xb8>
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 8009d76:	2100      	movs	r1, #0
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f002 f878 	bl	800be6e <USBH_ClrFeature>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d106      	bne.n	8009d92 <USBH_MSC_ClassRequest+0xbc>
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	7bda      	ldrb	r2, [r3, #15]
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	739a      	strb	r2, [r3, #14]
      break;
 8009d8c:	e001      	b.n	8009d92 <USBH_MSC_ClassRequest+0xbc>
      break;
 8009d8e:	bf00      	nop
 8009d90:	e000      	b.n	8009d94 <USBH_MSC_ClassRequest+0xbe>
      break;
 8009d92:	bf00      	nop
  }

  return status;
 8009d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3710      	adds	r7, #16
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
	...

08009da0 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b086      	sub	sp, #24
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009dae:	69db      	ldr	r3, [r3, #28]
 8009db0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 8009db2:	2301      	movs	r3, #1
 8009db4:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8009db6:	2301      	movs	r3, #1
 8009db8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 8009dba:	2301      	movs	r3, #1
 8009dbc:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	7b1b      	ldrb	r3, [r3, #12]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d003      	beq.n	8009dce <USBH_MSC_Process+0x2e>
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	f000 8271 	beq.w	800a2ae <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 8009dcc:	e272      	b.n	800a2b4 <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	781b      	ldrb	r3, [r3, #0]
 8009dd8:	b29b      	uxth	r3, r3
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	f080 824f 	bcs.w	800a27e <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009de6:	4619      	mov	r1, r3
 8009de8:	693a      	ldr	r2, [r7, #16]
 8009dea:	2334      	movs	r3, #52	; 0x34
 8009dec:	fb03 f301 	mul.w	r3, r3, r1
 8009df0:	4413      	add	r3, r2
 8009df2:	3391      	adds	r3, #145	; 0x91
 8009df4:	2201      	movs	r2, #1
 8009df6:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009dfe:	4619      	mov	r1, r3
 8009e00:	693a      	ldr	r2, [r7, #16]
 8009e02:	2334      	movs	r3, #52	; 0x34
 8009e04:	fb03 f301 	mul.w	r3, r3, r1
 8009e08:	4413      	add	r3, r2
 8009e0a:	3390      	adds	r3, #144	; 0x90
 8009e0c:	781b      	ldrb	r3, [r3, #0]
 8009e0e:	2b08      	cmp	r3, #8
 8009e10:	f200 8243 	bhi.w	800a29a <USBH_MSC_Process+0x4fa>
 8009e14:	a201      	add	r2, pc, #4	; (adr r2, 8009e1c <USBH_MSC_Process+0x7c>)
 8009e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e1a:	bf00      	nop
 8009e1c:	08009e41 	.word	0x08009e41
 8009e20:	0800a29b 	.word	0x0800a29b
 8009e24:	08009f09 	.word	0x08009f09
 8009e28:	0800a08d 	.word	0x0800a08d
 8009e2c:	08009e67 	.word	0x08009e67
 8009e30:	0800a159 	.word	0x0800a159
 8009e34:	0800a29b 	.word	0x0800a29b
 8009e38:	0800a29b 	.word	0x0800a29b
 8009e3c:	0800a26d 	.word	0x0800a26d
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009e46:	4619      	mov	r1, r3
 8009e48:	693a      	ldr	r2, [r7, #16]
 8009e4a:	2334      	movs	r3, #52	; 0x34
 8009e4c:	fb03 f301 	mul.w	r3, r3, r1
 8009e50:	4413      	add	r3, r2
 8009e52:	3390      	adds	r3, #144	; 0x90
 8009e54:	2204      	movs	r2, #4
 8009e56:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 8009e64:	e222      	b.n	800a2ac <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009e6c:	b2d9      	uxtb	r1, r3
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009e74:	461a      	mov	r2, r3
 8009e76:	2334      	movs	r3, #52	; 0x34
 8009e78:	fb03 f302 	mul.w	r3, r3, r2
 8009e7c:	3398      	adds	r3, #152	; 0x98
 8009e7e:	693a      	ldr	r2, [r7, #16]
 8009e80:	4413      	add	r3, r2
 8009e82:	3307      	adds	r3, #7
 8009e84:	461a      	mov	r2, r3
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 ff68 	bl	800ad5c <USBH_MSC_SCSI_Inquiry>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8009e90:	7bfb      	ldrb	r3, [r7, #15]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d10b      	bne.n	8009eae <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009e9c:	4619      	mov	r1, r3
 8009e9e:	693a      	ldr	r2, [r7, #16]
 8009ea0:	2334      	movs	r3, #52	; 0x34
 8009ea2:	fb03 f301 	mul.w	r3, r3, r1
 8009ea6:	4413      	add	r3, r2
 8009ea8:	3390      	adds	r3, #144	; 0x90
 8009eaa:	2202      	movs	r2, #2
 8009eac:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 8009eae:	7bfb      	ldrb	r3, [r7, #15]
 8009eb0:	2b02      	cmp	r3, #2
 8009eb2:	d10c      	bne.n	8009ece <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009eba:	4619      	mov	r1, r3
 8009ebc:	693a      	ldr	r2, [r7, #16]
 8009ebe:	2334      	movs	r3, #52	; 0x34
 8009ec0:	fb03 f301 	mul.w	r3, r3, r1
 8009ec4:	4413      	add	r3, r2
 8009ec6:	3390      	adds	r3, #144	; 0x90
 8009ec8:	2205      	movs	r2, #5
 8009eca:	701a      	strb	r2, [r3, #0]
            break;
 8009ecc:	e1e7      	b.n	800a29e <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009ece:	7bfb      	ldrb	r3, [r7, #15]
 8009ed0:	2b04      	cmp	r3, #4
 8009ed2:	f040 81e4 	bne.w	800a29e <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009edc:	4619      	mov	r1, r3
 8009ede:	693a      	ldr	r2, [r7, #16]
 8009ee0:	2334      	movs	r3, #52	; 0x34
 8009ee2:	fb03 f301 	mul.w	r3, r3, r1
 8009ee6:	4413      	add	r3, r2
 8009ee8:	3390      	adds	r3, #144	; 0x90
 8009eea:	2201      	movs	r2, #1
 8009eec:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	693a      	ldr	r2, [r7, #16]
 8009ef8:	2334      	movs	r3, #52	; 0x34
 8009efa:	fb03 f301 	mul.w	r3, r3, r1
 8009efe:	4413      	add	r3, r2
 8009f00:	3391      	adds	r3, #145	; 0x91
 8009f02:	2202      	movs	r2, #2
 8009f04:	701a      	strb	r2, [r3, #0]
            break;
 8009f06:	e1ca      	b.n	800a29e <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009f0e:	b2db      	uxtb	r3, r3
 8009f10:	4619      	mov	r1, r3
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f000 fe64 	bl	800abe0 <USBH_MSC_SCSI_TestUnitReady>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8009f1c:	7bbb      	ldrb	r3, [r7, #14]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d149      	bne.n	8009fb6 <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009f28:	4619      	mov	r1, r3
 8009f2a:	693a      	ldr	r2, [r7, #16]
 8009f2c:	2334      	movs	r3, #52	; 0x34
 8009f2e:	fb03 f301 	mul.w	r3, r3, r1
 8009f32:	4413      	add	r3, r2
 8009f34:	3392      	adds	r3, #146	; 0x92
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d00c      	beq.n	8009f56 <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009f42:	4619      	mov	r1, r3
 8009f44:	693a      	ldr	r2, [r7, #16]
 8009f46:	2334      	movs	r3, #52	; 0x34
 8009f48:	fb03 f301 	mul.w	r3, r3, r1
 8009f4c:	4413      	add	r3, r2
 8009f4e:	33c1      	adds	r3, #193	; 0xc1
 8009f50:	2201      	movs	r2, #1
 8009f52:	701a      	strb	r2, [r3, #0]
 8009f54:	e00b      	b.n	8009f6e <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009f5c:	4619      	mov	r1, r3
 8009f5e:	693a      	ldr	r2, [r7, #16]
 8009f60:	2334      	movs	r3, #52	; 0x34
 8009f62:	fb03 f301 	mul.w	r3, r3, r1
 8009f66:	4413      	add	r3, r2
 8009f68:	33c1      	adds	r3, #193	; 0xc1
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8009f6e:	693b      	ldr	r3, [r7, #16]
 8009f70:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009f74:	4619      	mov	r1, r3
 8009f76:	693a      	ldr	r2, [r7, #16]
 8009f78:	2334      	movs	r3, #52	; 0x34
 8009f7a:	fb03 f301 	mul.w	r3, r3, r1
 8009f7e:	4413      	add	r3, r2
 8009f80:	3390      	adds	r3, #144	; 0x90
 8009f82:	2203      	movs	r2, #3
 8009f84:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009f8c:	4619      	mov	r1, r3
 8009f8e:	693a      	ldr	r2, [r7, #16]
 8009f90:	2334      	movs	r3, #52	; 0x34
 8009f92:	fb03 f301 	mul.w	r3, r3, r1
 8009f96:	4413      	add	r3, r2
 8009f98:	3391      	adds	r3, #145	; 0x91
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	693a      	ldr	r2, [r7, #16]
 8009fa8:	2334      	movs	r3, #52	; 0x34
 8009faa:	fb03 f301 	mul.w	r3, r3, r1
 8009fae:	4413      	add	r3, r2
 8009fb0:	3392      	adds	r3, #146	; 0x92
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8009fb6:	7bbb      	ldrb	r3, [r7, #14]
 8009fb8:	2b02      	cmp	r3, #2
 8009fba:	d14a      	bne.n	800a052 <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	693a      	ldr	r2, [r7, #16]
 8009fc6:	2334      	movs	r3, #52	; 0x34
 8009fc8:	fb03 f301 	mul.w	r3, r3, r1
 8009fcc:	4413      	add	r3, r2
 8009fce:	3392      	adds	r3, #146	; 0x92
 8009fd0:	781b      	ldrb	r3, [r3, #0]
 8009fd2:	2b02      	cmp	r3, #2
 8009fd4:	d00c      	beq.n	8009ff0 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009fdc:	4619      	mov	r1, r3
 8009fde:	693a      	ldr	r2, [r7, #16]
 8009fe0:	2334      	movs	r3, #52	; 0x34
 8009fe2:	fb03 f301 	mul.w	r3, r3, r1
 8009fe6:	4413      	add	r3, r2
 8009fe8:	33c1      	adds	r3, #193	; 0xc1
 8009fea:	2201      	movs	r2, #1
 8009fec:	701a      	strb	r2, [r3, #0]
 8009fee:	e00b      	b.n	800a008 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009ff6:	4619      	mov	r1, r3
 8009ff8:	693a      	ldr	r2, [r7, #16]
 8009ffa:	2334      	movs	r3, #52	; 0x34
 8009ffc:	fb03 f301 	mul.w	r3, r3, r1
 800a000:	4413      	add	r3, r2
 800a002:	33c1      	adds	r3, #193	; 0xc1
 800a004:	2200      	movs	r2, #0
 800a006:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a00e:	4619      	mov	r1, r3
 800a010:	693a      	ldr	r2, [r7, #16]
 800a012:	2334      	movs	r3, #52	; 0x34
 800a014:	fb03 f301 	mul.w	r3, r3, r1
 800a018:	4413      	add	r3, r2
 800a01a:	3390      	adds	r3, #144	; 0x90
 800a01c:	2205      	movs	r2, #5
 800a01e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800a020:	693b      	ldr	r3, [r7, #16]
 800a022:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a026:	4619      	mov	r1, r3
 800a028:	693a      	ldr	r2, [r7, #16]
 800a02a:	2334      	movs	r3, #52	; 0x34
 800a02c:	fb03 f301 	mul.w	r3, r3, r1
 800a030:	4413      	add	r3, r2
 800a032:	3391      	adds	r3, #145	; 0x91
 800a034:	2201      	movs	r2, #1
 800a036:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a03e:	4619      	mov	r1, r3
 800a040:	693a      	ldr	r2, [r7, #16]
 800a042:	2334      	movs	r3, #52	; 0x34
 800a044:	fb03 f301 	mul.w	r3, r3, r1
 800a048:	4413      	add	r3, r2
 800a04a:	3392      	adds	r3, #146	; 0x92
 800a04c:	2202      	movs	r2, #2
 800a04e:	701a      	strb	r2, [r3, #0]
            break;
 800a050:	e127      	b.n	800a2a2 <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800a052:	7bbb      	ldrb	r3, [r7, #14]
 800a054:	2b04      	cmp	r3, #4
 800a056:	f040 8124 	bne.w	800a2a2 <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a05a:	693b      	ldr	r3, [r7, #16]
 800a05c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a060:	4619      	mov	r1, r3
 800a062:	693a      	ldr	r2, [r7, #16]
 800a064:	2334      	movs	r3, #52	; 0x34
 800a066:	fb03 f301 	mul.w	r3, r3, r1
 800a06a:	4413      	add	r3, r2
 800a06c:	3390      	adds	r3, #144	; 0x90
 800a06e:	2201      	movs	r2, #1
 800a070:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a078:	4619      	mov	r1, r3
 800a07a:	693a      	ldr	r2, [r7, #16]
 800a07c:	2334      	movs	r3, #52	; 0x34
 800a07e:	fb03 f301 	mul.w	r3, r3, r1
 800a082:	4413      	add	r3, r2
 800a084:	3391      	adds	r3, #145	; 0x91
 800a086:	2202      	movs	r2, #2
 800a088:	701a      	strb	r2, [r3, #0]
            break;
 800a08a:	e10a      	b.n	800a2a2 <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800a08c:	693b      	ldr	r3, [r7, #16]
 800a08e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a092:	b2d9      	uxtb	r1, r3
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a09a:	461a      	mov	r2, r3
 800a09c:	2334      	movs	r3, #52	; 0x34
 800a09e:	fb03 f302 	mul.w	r3, r3, r2
 800a0a2:	3390      	adds	r3, #144	; 0x90
 800a0a4:	693a      	ldr	r2, [r7, #16]
 800a0a6:	4413      	add	r3, r2
 800a0a8:	3304      	adds	r3, #4
 800a0aa:	461a      	mov	r2, r3
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 fdda 	bl	800ac66 <USBH_MSC_SCSI_ReadCapacity>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800a0b6:	7bfb      	ldrb	r3, [r7, #15]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d120      	bne.n	800a0fe <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	693a      	ldr	r2, [r7, #16]
 800a0c6:	2334      	movs	r3, #52	; 0x34
 800a0c8:	fb03 f301 	mul.w	r3, r3, r1
 800a0cc:	4413      	add	r3, r2
 800a0ce:	3390      	adds	r3, #144	; 0x90
 800a0d0:	2201      	movs	r2, #1
 800a0d2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a0da:	4619      	mov	r1, r3
 800a0dc:	693a      	ldr	r2, [r7, #16]
 800a0de:	2334      	movs	r3, #52	; 0x34
 800a0e0:	fb03 f301 	mul.w	r3, r3, r1
 800a0e4:	4413      	add	r3, r2
 800a0e6:	3391      	adds	r3, #145	; 0x91
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a0f2:	3301      	adds	r3, #1
 800a0f4:	b29a      	uxth	r2, r3
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800a0fc:	e0d3      	b.n	800a2a6 <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 800a0fe:	7bfb      	ldrb	r3, [r7, #15]
 800a100:	2b02      	cmp	r3, #2
 800a102:	d10c      	bne.n	800a11e <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a10a:	4619      	mov	r1, r3
 800a10c:	693a      	ldr	r2, [r7, #16]
 800a10e:	2334      	movs	r3, #52	; 0x34
 800a110:	fb03 f301 	mul.w	r3, r3, r1
 800a114:	4413      	add	r3, r2
 800a116:	3390      	adds	r3, #144	; 0x90
 800a118:	2205      	movs	r2, #5
 800a11a:	701a      	strb	r2, [r3, #0]
            break;
 800a11c:	e0c3      	b.n	800a2a6 <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a11e:	7bfb      	ldrb	r3, [r7, #15]
 800a120:	2b04      	cmp	r3, #4
 800a122:	f040 80c0 	bne.w	800a2a6 <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a12c:	4619      	mov	r1, r3
 800a12e:	693a      	ldr	r2, [r7, #16]
 800a130:	2334      	movs	r3, #52	; 0x34
 800a132:	fb03 f301 	mul.w	r3, r3, r1
 800a136:	4413      	add	r3, r2
 800a138:	3390      	adds	r3, #144	; 0x90
 800a13a:	2201      	movs	r2, #1
 800a13c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a144:	4619      	mov	r1, r3
 800a146:	693a      	ldr	r2, [r7, #16]
 800a148:	2334      	movs	r3, #52	; 0x34
 800a14a:	fb03 f301 	mul.w	r3, r3, r1
 800a14e:	4413      	add	r3, r2
 800a150:	3391      	adds	r3, #145	; 0x91
 800a152:	2202      	movs	r2, #2
 800a154:	701a      	strb	r2, [r3, #0]
            break;
 800a156:	e0a6      	b.n	800a2a6 <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a15e:	b2d9      	uxtb	r1, r3
 800a160:	693b      	ldr	r3, [r7, #16]
 800a162:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a166:	461a      	mov	r2, r3
 800a168:	2334      	movs	r3, #52	; 0x34
 800a16a:	fb03 f302 	mul.w	r3, r3, r2
 800a16e:	3398      	adds	r3, #152	; 0x98
 800a170:	693a      	ldr	r2, [r7, #16]
 800a172:	4413      	add	r3, r2
 800a174:	3304      	adds	r3, #4
 800a176:	461a      	mov	r2, r3
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f000 fe94 	bl	800aea6 <USBH_MSC_SCSI_RequestSense>
 800a17e:	4603      	mov	r3, r0
 800a180:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800a182:	7bfb      	ldrb	r3, [r7, #15]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d145      	bne.n	800a214 <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a18e:	4619      	mov	r1, r3
 800a190:	693a      	ldr	r2, [r7, #16]
 800a192:	2334      	movs	r3, #52	; 0x34
 800a194:	fb03 f301 	mul.w	r3, r3, r1
 800a198:	4413      	add	r3, r2
 800a19a:	339c      	adds	r3, #156	; 0x9c
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	2b06      	cmp	r3, #6
 800a1a0:	d00c      	beq.n	800a1bc <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800a1a2:	693b      	ldr	r3, [r7, #16]
 800a1a4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a1a8:	4619      	mov	r1, r3
 800a1aa:	693a      	ldr	r2, [r7, #16]
 800a1ac:	2334      	movs	r3, #52	; 0x34
 800a1ae:	fb03 f301 	mul.w	r3, r3, r1
 800a1b2:	4413      	add	r3, r2
 800a1b4:	339c      	adds	r3, #156	; 0x9c
 800a1b6:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800a1b8:	2b02      	cmp	r3, #2
 800a1ba:	d117      	bne.n	800a1ec <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800a1c8:	1ad3      	subs	r3, r2, r3
 800a1ca:	f242 720f 	movw	r2, #9999	; 0x270f
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d80c      	bhi.n	800a1ec <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800a1d2:	693b      	ldr	r3, [r7, #16]
 800a1d4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a1d8:	4619      	mov	r1, r3
 800a1da:	693a      	ldr	r2, [r7, #16]
 800a1dc:	2334      	movs	r3, #52	; 0x34
 800a1de:	fb03 f301 	mul.w	r3, r3, r1
 800a1e2:	4413      	add	r3, r2
 800a1e4:	3390      	adds	r3, #144	; 0x90
 800a1e6:	2202      	movs	r2, #2
 800a1e8:	701a      	strb	r2, [r3, #0]
                  break;
 800a1ea:	e05f      	b.n	800a2ac <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a1ec:	693b      	ldr	r3, [r7, #16]
 800a1ee:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	693a      	ldr	r2, [r7, #16]
 800a1f6:	2334      	movs	r3, #52	; 0x34
 800a1f8:	fb03 f301 	mul.w	r3, r3, r1
 800a1fc:	4413      	add	r3, r2
 800a1fe:	3390      	adds	r3, #144	; 0x90
 800a200:	2201      	movs	r2, #1
 800a202:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a20a:	3301      	adds	r3, #1
 800a20c:	b29a      	uxth	r2, r3
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800a214:	7bfb      	ldrb	r3, [r7, #15]
 800a216:	2b02      	cmp	r3, #2
 800a218:	d10c      	bne.n	800a234 <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a220:	4619      	mov	r1, r3
 800a222:	693a      	ldr	r2, [r7, #16]
 800a224:	2334      	movs	r3, #52	; 0x34
 800a226:	fb03 f301 	mul.w	r3, r3, r1
 800a22a:	4413      	add	r3, r2
 800a22c:	3390      	adds	r3, #144	; 0x90
 800a22e:	2208      	movs	r2, #8
 800a230:	701a      	strb	r2, [r3, #0]
            break;
 800a232:	e03a      	b.n	800a2aa <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a234:	7bfb      	ldrb	r3, [r7, #15]
 800a236:	2b04      	cmp	r3, #4
 800a238:	d137      	bne.n	800a2aa <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a240:	4619      	mov	r1, r3
 800a242:	693a      	ldr	r2, [r7, #16]
 800a244:	2334      	movs	r3, #52	; 0x34
 800a246:	fb03 f301 	mul.w	r3, r3, r1
 800a24a:	4413      	add	r3, r2
 800a24c:	3390      	adds	r3, #144	; 0x90
 800a24e:	2201      	movs	r2, #1
 800a250:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a258:	4619      	mov	r1, r3
 800a25a:	693a      	ldr	r2, [r7, #16]
 800a25c:	2334      	movs	r3, #52	; 0x34
 800a25e:	fb03 f301 	mul.w	r3, r3, r1
 800a262:	4413      	add	r3, r2
 800a264:	3391      	adds	r3, #145	; 0x91
 800a266:	2202      	movs	r2, #2
 800a268:	701a      	strb	r2, [r3, #0]
            break;
 800a26a:	e01e      	b.n	800a2aa <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 800a26c:	693b      	ldr	r3, [r7, #16]
 800a26e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a272:	3301      	adds	r3, #1
 800a274:	b29a      	uxth	r2, r3
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800a27c:	e016      	b.n	800a2ac <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	2200      	movs	r2, #0
 800a282:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	2201      	movs	r2, #1
 800a28a:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a292:	2102      	movs	r1, #2
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	4798      	blx	r3
      break;
 800a298:	e00c      	b.n	800a2b4 <USBH_MSC_Process+0x514>
            break;
 800a29a:	bf00      	nop
 800a29c:	e00a      	b.n	800a2b4 <USBH_MSC_Process+0x514>
            break;
 800a29e:	bf00      	nop
 800a2a0:	e008      	b.n	800a2b4 <USBH_MSC_Process+0x514>
            break;
 800a2a2:	bf00      	nop
 800a2a4:	e006      	b.n	800a2b4 <USBH_MSC_Process+0x514>
            break;
 800a2a6:	bf00      	nop
 800a2a8:	e004      	b.n	800a2b4 <USBH_MSC_Process+0x514>
            break;
 800a2aa:	bf00      	nop
      break;
 800a2ac:	e002      	b.n	800a2b4 <USBH_MSC_Process+0x514>
      error = USBH_OK;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	75fb      	strb	r3, [r7, #23]
      break;
 800a2b2:	bf00      	nop
  }
  return error;
 800a2b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3718      	adds	r7, #24
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop

0800a2c0 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b083      	sub	sp, #12
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800a2c8:	2300      	movs	r3, #0
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	370c      	adds	r7, #12
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d4:	4770      	bx	lr

0800a2d6 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800a2d6:	b580      	push	{r7, lr}
 800a2d8:	b088      	sub	sp, #32
 800a2da:	af02      	add	r7, sp, #8
 800a2dc:	6078      	str	r0, [r7, #4]
 800a2de:	460b      	mov	r3, r1
 800a2e0:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a2e8:	69db      	ldr	r3, [r3, #28]
 800a2ea:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800a2f4:	78fb      	ldrb	r3, [r7, #3]
 800a2f6:	693a      	ldr	r2, [r7, #16]
 800a2f8:	2134      	movs	r1, #52	; 0x34
 800a2fa:	fb01 f303 	mul.w	r3, r1, r3
 800a2fe:	4413      	add	r3, r2
 800a300:	3390      	adds	r3, #144	; 0x90
 800a302:	781b      	ldrb	r3, [r3, #0]
 800a304:	2b06      	cmp	r3, #6
 800a306:	d004      	beq.n	800a312 <USBH_MSC_RdWrProcess+0x3c>
 800a308:	2b07      	cmp	r3, #7
 800a30a:	d037      	beq.n	800a37c <USBH_MSC_RdWrProcess+0xa6>
 800a30c:	2b05      	cmp	r3, #5
 800a30e:	d06a      	beq.n	800a3e6 <USBH_MSC_RdWrProcess+0x110>
#endif
#endif
      break;

    default:
      break;
 800a310:	e0a6      	b.n	800a460 <USBH_MSC_RdWrProcess+0x18a>
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800a312:	78f9      	ldrb	r1, [r7, #3]
 800a314:	2300      	movs	r3, #0
 800a316:	9300      	str	r3, [sp, #0]
 800a318:	2300      	movs	r3, #0
 800a31a:	2200      	movs	r2, #0
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 fea6 	bl	800b06e <USBH_MSC_SCSI_Read>
 800a322:	4603      	mov	r3, r0
 800a324:	73fb      	strb	r3, [r7, #15]
      if (scsi_status == USBH_OK)
 800a326:	7bfb      	ldrb	r3, [r7, #15]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d10b      	bne.n	800a344 <USBH_MSC_RdWrProcess+0x6e>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800a32c:	78fb      	ldrb	r3, [r7, #3]
 800a32e:	693a      	ldr	r2, [r7, #16]
 800a330:	2134      	movs	r1, #52	; 0x34
 800a332:	fb01 f303 	mul.w	r3, r1, r3
 800a336:	4413      	add	r3, r2
 800a338:	3390      	adds	r3, #144	; 0x90
 800a33a:	2201      	movs	r2, #1
 800a33c:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800a33e:	2300      	movs	r3, #0
 800a340:	75fb      	strb	r3, [r7, #23]
      break;
 800a342:	e088      	b.n	800a456 <USBH_MSC_RdWrProcess+0x180>
      else if (scsi_status == USBH_FAIL)
 800a344:	7bfb      	ldrb	r3, [r7, #15]
 800a346:	2b02      	cmp	r3, #2
 800a348:	d109      	bne.n	800a35e <USBH_MSC_RdWrProcess+0x88>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800a34a:	78fb      	ldrb	r3, [r7, #3]
 800a34c:	693a      	ldr	r2, [r7, #16]
 800a34e:	2134      	movs	r1, #52	; 0x34
 800a350:	fb01 f303 	mul.w	r3, r1, r3
 800a354:	4413      	add	r3, r2
 800a356:	3390      	adds	r3, #144	; 0x90
 800a358:	2205      	movs	r2, #5
 800a35a:	701a      	strb	r2, [r3, #0]
      break;
 800a35c:	e07b      	b.n	800a456 <USBH_MSC_RdWrProcess+0x180>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a35e:	7bfb      	ldrb	r3, [r7, #15]
 800a360:	2b04      	cmp	r3, #4
 800a362:	d178      	bne.n	800a456 <USBH_MSC_RdWrProcess+0x180>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800a364:	78fb      	ldrb	r3, [r7, #3]
 800a366:	693a      	ldr	r2, [r7, #16]
 800a368:	2134      	movs	r1, #52	; 0x34
 800a36a:	fb01 f303 	mul.w	r3, r1, r3
 800a36e:	4413      	add	r3, r2
 800a370:	3390      	adds	r3, #144	; 0x90
 800a372:	2208      	movs	r2, #8
 800a374:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800a376:	2302      	movs	r3, #2
 800a378:	75fb      	strb	r3, [r7, #23]
      break;
 800a37a:	e06c      	b.n	800a456 <USBH_MSC_RdWrProcess+0x180>
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800a37c:	78f9      	ldrb	r1, [r7, #3]
 800a37e:	2300      	movs	r3, #0
 800a380:	9300      	str	r3, [sp, #0]
 800a382:	2300      	movs	r3, #0
 800a384:	2200      	movs	r2, #0
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 fe06 	bl	800af98 <USBH_MSC_SCSI_Write>
 800a38c:	4603      	mov	r3, r0
 800a38e:	73fb      	strb	r3, [r7, #15]
      if (scsi_status == USBH_OK)
 800a390:	7bfb      	ldrb	r3, [r7, #15]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d10b      	bne.n	800a3ae <USBH_MSC_RdWrProcess+0xd8>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800a396:	78fb      	ldrb	r3, [r7, #3]
 800a398:	693a      	ldr	r2, [r7, #16]
 800a39a:	2134      	movs	r1, #52	; 0x34
 800a39c:	fb01 f303 	mul.w	r3, r1, r3
 800a3a0:	4413      	add	r3, r2
 800a3a2:	3390      	adds	r3, #144	; 0x90
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	75fb      	strb	r3, [r7, #23]
      break;
 800a3ac:	e055      	b.n	800a45a <USBH_MSC_RdWrProcess+0x184>
      else if (scsi_status == USBH_FAIL)
 800a3ae:	7bfb      	ldrb	r3, [r7, #15]
 800a3b0:	2b02      	cmp	r3, #2
 800a3b2:	d109      	bne.n	800a3c8 <USBH_MSC_RdWrProcess+0xf2>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800a3b4:	78fb      	ldrb	r3, [r7, #3]
 800a3b6:	693a      	ldr	r2, [r7, #16]
 800a3b8:	2134      	movs	r1, #52	; 0x34
 800a3ba:	fb01 f303 	mul.w	r3, r1, r3
 800a3be:	4413      	add	r3, r2
 800a3c0:	3390      	adds	r3, #144	; 0x90
 800a3c2:	2205      	movs	r2, #5
 800a3c4:	701a      	strb	r2, [r3, #0]
      break;
 800a3c6:	e048      	b.n	800a45a <USBH_MSC_RdWrProcess+0x184>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a3c8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ca:	2b04      	cmp	r3, #4
 800a3cc:	d145      	bne.n	800a45a <USBH_MSC_RdWrProcess+0x184>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800a3ce:	78fb      	ldrb	r3, [r7, #3]
 800a3d0:	693a      	ldr	r2, [r7, #16]
 800a3d2:	2134      	movs	r1, #52	; 0x34
 800a3d4:	fb01 f303 	mul.w	r3, r1, r3
 800a3d8:	4413      	add	r3, r2
 800a3da:	3390      	adds	r3, #144	; 0x90
 800a3dc:	2208      	movs	r2, #8
 800a3de:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800a3e0:	2302      	movs	r3, #2
 800a3e2:	75fb      	strb	r3, [r7, #23]
      break;
 800a3e4:	e039      	b.n	800a45a <USBH_MSC_RdWrProcess+0x184>
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800a3e6:	78fb      	ldrb	r3, [r7, #3]
 800a3e8:	2234      	movs	r2, #52	; 0x34
 800a3ea:	fb02 f303 	mul.w	r3, r2, r3
 800a3ee:	3398      	adds	r3, #152	; 0x98
 800a3f0:	693a      	ldr	r2, [r7, #16]
 800a3f2:	4413      	add	r3, r2
 800a3f4:	1d1a      	adds	r2, r3, #4
 800a3f6:	78fb      	ldrb	r3, [r7, #3]
 800a3f8:	4619      	mov	r1, r3
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f000 fd53 	bl	800aea6 <USBH_MSC_SCSI_RequestSense>
 800a400:	4603      	mov	r3, r0
 800a402:	73fb      	strb	r3, [r7, #15]
      if (scsi_status == USBH_OK)
 800a404:	7bfb      	ldrb	r3, [r7, #15]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d113      	bne.n	800a432 <USBH_MSC_RdWrProcess+0x15c>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800a40a:	78fb      	ldrb	r3, [r7, #3]
 800a40c:	693a      	ldr	r2, [r7, #16]
 800a40e:	2134      	movs	r1, #52	; 0x34
 800a410:	fb01 f303 	mul.w	r3, r1, r3
 800a414:	4413      	add	r3, r2
 800a416:	3390      	adds	r3, #144	; 0x90
 800a418:	2201      	movs	r2, #1
 800a41a:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800a41c:	78fb      	ldrb	r3, [r7, #3]
 800a41e:	693a      	ldr	r2, [r7, #16]
 800a420:	2134      	movs	r1, #52	; 0x34
 800a422:	fb01 f303 	mul.w	r3, r1, r3
 800a426:	4413      	add	r3, r2
 800a428:	3391      	adds	r3, #145	; 0x91
 800a42a:	2202      	movs	r2, #2
 800a42c:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800a42e:	2302      	movs	r3, #2
 800a430:	75fb      	strb	r3, [r7, #23]
      if (scsi_status == USBH_FAIL)
 800a432:	7bfb      	ldrb	r3, [r7, #15]
 800a434:	2b02      	cmp	r3, #2
 800a436:	d012      	beq.n	800a45e <USBH_MSC_RdWrProcess+0x188>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a438:	7bfb      	ldrb	r3, [r7, #15]
 800a43a:	2b04      	cmp	r3, #4
 800a43c:	d10f      	bne.n	800a45e <USBH_MSC_RdWrProcess+0x188>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800a43e:	78fb      	ldrb	r3, [r7, #3]
 800a440:	693a      	ldr	r2, [r7, #16]
 800a442:	2134      	movs	r1, #52	; 0x34
 800a444:	fb01 f303 	mul.w	r3, r1, r3
 800a448:	4413      	add	r3, r2
 800a44a:	3390      	adds	r3, #144	; 0x90
 800a44c:	2208      	movs	r2, #8
 800a44e:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800a450:	2302      	movs	r3, #2
 800a452:	75fb      	strb	r3, [r7, #23]
      break;
 800a454:	e003      	b.n	800a45e <USBH_MSC_RdWrProcess+0x188>
      break;
 800a456:	bf00      	nop
 800a458:	e002      	b.n	800a460 <USBH_MSC_RdWrProcess+0x18a>
      break;
 800a45a:	bf00      	nop
 800a45c:	e000      	b.n	800a460 <USBH_MSC_RdWrProcess+0x18a>
      break;
 800a45e:	bf00      	nop

  }
  return error;
 800a460:	7dfb      	ldrb	r3, [r7, #23]
}
 800a462:	4618      	mov	r0, r3
 800a464:	3718      	adds	r7, #24
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}

0800a46a <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800a46a:	b480      	push	{r7}
 800a46c:	b085      	sub	sp, #20
 800a46e:	af00      	add	r7, sp, #0
 800a470:	6078      	str	r0, [r7, #4]
 800a472:	460b      	mov	r3, r1
 800a474:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a47c:	69db      	ldr	r3, [r3, #28]
 800a47e:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	781b      	ldrb	r3, [r3, #0]
 800a484:	b2db      	uxtb	r3, r3
 800a486:	2b0b      	cmp	r3, #11
 800a488:	d10c      	bne.n	800a4a4 <USBH_MSC_UnitIsReady+0x3a>
 800a48a:	78fb      	ldrb	r3, [r7, #3]
 800a48c:	68ba      	ldr	r2, [r7, #8]
 800a48e:	2134      	movs	r1, #52	; 0x34
 800a490:	fb01 f303 	mul.w	r3, r1, r3
 800a494:	4413      	add	r3, r2
 800a496:	3391      	adds	r3, #145	; 0x91
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d102      	bne.n	800a4a4 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	73fb      	strb	r3, [r7, #15]
 800a4a2:	e001      	b.n	800a4a8 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800a4a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	3714      	adds	r7, #20
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr

0800a4b6 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800a4b6:	b580      	push	{r7, lr}
 800a4b8:	b086      	sub	sp, #24
 800a4ba:	af00      	add	r7, sp, #0
 800a4bc:	60f8      	str	r0, [r7, #12]
 800a4be:	460b      	mov	r3, r1
 800a4c0:	607a      	str	r2, [r7, #4]
 800a4c2:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a4ca:	69db      	ldr	r3, [r3, #28]
 800a4cc:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	b2db      	uxtb	r3, r3
 800a4d4:	2b0b      	cmp	r3, #11
 800a4d6:	d10d      	bne.n	800a4f4 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800a4d8:	7afb      	ldrb	r3, [r7, #11]
 800a4da:	2234      	movs	r2, #52	; 0x34
 800a4dc:	fb02 f303 	mul.w	r3, r2, r3
 800a4e0:	3390      	adds	r3, #144	; 0x90
 800a4e2:	697a      	ldr	r2, [r7, #20]
 800a4e4:	4413      	add	r3, r2
 800a4e6:	2234      	movs	r2, #52	; 0x34
 800a4e8:	4619      	mov	r1, r3
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f005 f880 	bl	800f5f0 <memcpy>
    return USBH_OK;
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	e000      	b.n	800a4f6 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800a4f4:	2302      	movs	r3, #2
  }
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3718      	adds	r7, #24
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}

0800a4fe <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800a4fe:	b580      	push	{r7, lr}
 800a500:	b088      	sub	sp, #32
 800a502:	af02      	add	r7, sp, #8
 800a504:	60f8      	str	r0, [r7, #12]
 800a506:	607a      	str	r2, [r7, #4]
 800a508:	603b      	str	r3, [r7, #0]
 800a50a:	460b      	mov	r3, r1
 800a50c:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a514:	69db      	ldr	r3, [r3, #28]
 800a516:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a51e:	b2db      	uxtb	r3, r3
 800a520:	2b00      	cmp	r3, #0
 800a522:	d00e      	beq.n	800a542 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800a52a:	2b0b      	cmp	r3, #11
 800a52c:	d109      	bne.n	800a542 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800a52e:	7afb      	ldrb	r3, [r7, #11]
 800a530:	697a      	ldr	r2, [r7, #20]
 800a532:	2134      	movs	r1, #52	; 0x34
 800a534:	fb01 f303 	mul.w	r3, r1, r3
 800a538:	4413      	add	r3, r2
 800a53a:	3390      	adds	r3, #144	; 0x90
 800a53c:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800a53e:	2b01      	cmp	r3, #1
 800a540:	d001      	beq.n	800a546 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800a542:	2302      	movs	r3, #2
 800a544:	e040      	b.n	800a5c8 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800a546:	697b      	ldr	r3, [r7, #20]
 800a548:	2206      	movs	r2, #6
 800a54a:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800a54c:	7afb      	ldrb	r3, [r7, #11]
 800a54e:	697a      	ldr	r2, [r7, #20]
 800a550:	2134      	movs	r1, #52	; 0x34
 800a552:	fb01 f303 	mul.w	r3, r1, r3
 800a556:	4413      	add	r3, r2
 800a558:	3390      	adds	r3, #144	; 0x90
 800a55a:	2206      	movs	r2, #6
 800a55c:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800a55e:	7afb      	ldrb	r3, [r7, #11]
 800a560:	b29a      	uxth	r2, r3
 800a562:	697b      	ldr	r3, [r7, #20]
 800a564:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800a568:	7af9      	ldrb	r1, [r7, #11]
 800a56a:	6a3b      	ldr	r3, [r7, #32]
 800a56c:	9300      	str	r3, [sp, #0]
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	687a      	ldr	r2, [r7, #4]
 800a572:	68f8      	ldr	r0, [r7, #12]
 800a574:	f000 fd7b 	bl	800b06e <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a57e:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a580:	e016      	b.n	800a5b0 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	1ad2      	subs	r2, r2, r3
 800a58c:	6a3b      	ldr	r3, [r7, #32]
 800a58e:	f242 7110 	movw	r1, #10000	; 0x2710
 800a592:	fb01 f303 	mul.w	r3, r1, r3
 800a596:	429a      	cmp	r2, r3
 800a598:	d805      	bhi.n	800a5a6 <USBH_MSC_Read+0xa8>
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d104      	bne.n	800a5b0 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800a5a6:	697b      	ldr	r3, [r7, #20]
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800a5ac:	2302      	movs	r3, #2
 800a5ae:	e00b      	b.n	800a5c8 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a5b0:	7afb      	ldrb	r3, [r7, #11]
 800a5b2:	4619      	mov	r1, r3
 800a5b4:	68f8      	ldr	r0, [r7, #12]
 800a5b6:	f7ff fe8e 	bl	800a2d6 <USBH_MSC_RdWrProcess>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	d0e0      	beq.n	800a582 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	2201      	movs	r2, #1
 800a5c4:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800a5c6:	2300      	movs	r3, #0
}
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	3718      	adds	r7, #24
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}

0800a5d0 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b088      	sub	sp, #32
 800a5d4:	af02      	add	r7, sp, #8
 800a5d6:	60f8      	str	r0, [r7, #12]
 800a5d8:	607a      	str	r2, [r7, #4]
 800a5da:	603b      	str	r3, [r7, #0]
 800a5dc:	460b      	mov	r3, r1
 800a5de:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a5e6:	69db      	ldr	r3, [r3, #28]
 800a5e8:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d00e      	beq.n	800a614 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	781b      	ldrb	r3, [r3, #0]
 800a5fa:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800a5fc:	2b0b      	cmp	r3, #11
 800a5fe:	d109      	bne.n	800a614 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800a600:	7afb      	ldrb	r3, [r7, #11]
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	2134      	movs	r1, #52	; 0x34
 800a606:	fb01 f303 	mul.w	r3, r1, r3
 800a60a:	4413      	add	r3, r2
 800a60c:	3390      	adds	r3, #144	; 0x90
 800a60e:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800a610:	2b01      	cmp	r3, #1
 800a612:	d001      	beq.n	800a618 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800a614:	2302      	movs	r3, #2
 800a616:	e040      	b.n	800a69a <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	2207      	movs	r2, #7
 800a61c:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800a61e:	7afb      	ldrb	r3, [r7, #11]
 800a620:	697a      	ldr	r2, [r7, #20]
 800a622:	2134      	movs	r1, #52	; 0x34
 800a624:	fb01 f303 	mul.w	r3, r1, r3
 800a628:	4413      	add	r3, r2
 800a62a:	3390      	adds	r3, #144	; 0x90
 800a62c:	2207      	movs	r2, #7
 800a62e:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800a630:	7afb      	ldrb	r3, [r7, #11]
 800a632:	b29a      	uxth	r2, r3
 800a634:	697b      	ldr	r3, [r7, #20]
 800a636:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800a63a:	7af9      	ldrb	r1, [r7, #11]
 800a63c:	6a3b      	ldr	r3, [r7, #32]
 800a63e:	9300      	str	r3, [sp, #0]
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	687a      	ldr	r2, [r7, #4]
 800a644:	68f8      	ldr	r0, [r7, #12]
 800a646:	f000 fca7 	bl	800af98 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a650:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a652:	e016      	b.n	800a682 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	1ad2      	subs	r2, r2, r3
 800a65e:	6a3b      	ldr	r3, [r7, #32]
 800a660:	f242 7110 	movw	r1, #10000	; 0x2710
 800a664:	fb01 f303 	mul.w	r3, r1, r3
 800a668:	429a      	cmp	r2, r3
 800a66a:	d805      	bhi.n	800a678 <USBH_MSC_Write+0xa8>
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a672:	b2db      	uxtb	r3, r3
 800a674:	2b00      	cmp	r3, #0
 800a676:	d104      	bne.n	800a682 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	2201      	movs	r2, #1
 800a67c:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800a67e:	2302      	movs	r3, #2
 800a680:	e00b      	b.n	800a69a <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a682:	7afb      	ldrb	r3, [r7, #11]
 800a684:	4619      	mov	r1, r3
 800a686:	68f8      	ldr	r0, [r7, #12]
 800a688:	f7ff fe25 	bl	800a2d6 <USBH_MSC_RdWrProcess>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b01      	cmp	r3, #1
 800a690:	d0e0      	beq.n	800a654 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800a692:	697b      	ldr	r3, [r7, #20]
 800a694:	2201      	movs	r2, #1
 800a696:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800a698:	2300      	movs	r3, #0
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	3718      	adds	r7, #24
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	bd80      	pop	{r7, pc}

0800a6a2 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800a6a2:	b580      	push	{r7, lr}
 800a6a4:	b082      	sub	sp, #8
 800a6a6:	af00      	add	r7, sp, #0
 800a6a8:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2221      	movs	r2, #33	; 0x21
 800a6ae:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	22ff      	movs	r2, #255	; 0xff
 800a6b4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	2100      	movs	r1, #0
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f001 fdae 	bl	800c22e <USBH_CtlReq>
 800a6d2:	4603      	mov	r3, r0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3708      	adds	r7, #8
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}

0800a6dc <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b082      	sub	sp, #8
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	22a1      	movs	r2, #161	; 0xa1
 800a6ea:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	22fe      	movs	r2, #254	; 0xfe
 800a6f0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2201      	movs	r2, #1
 800a702:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800a704:	2201      	movs	r2, #1
 800a706:	6839      	ldr	r1, [r7, #0]
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f001 fd90 	bl	800c22e <USBH_CtlReq>
 800a70e:	4603      	mov	r3, r0
}
 800a710:	4618      	mov	r0, r3
 800a712:	3708      	adds	r7, #8
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}

0800a718 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800a718:	b480      	push	{r7}
 800a71a:	b085      	sub	sp, #20
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a726:	69db      	ldr	r3, [r3, #28]
 800a728:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	4a09      	ldr	r2, [pc, #36]	; (800a754 <USBH_MSC_BOT_Init+0x3c>)
 800a72e:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	4a09      	ldr	r2, [pc, #36]	; (800a758 <USBH_MSC_BOT_Init+0x40>)
 800a734:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2201      	movs	r2, #1
 800a73a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2201      	movs	r2, #1
 800a742:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800a746:	2300      	movs	r3, #0
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3714      	adds	r7, #20
 800a74c:	46bd      	mov	sp, r7
 800a74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a752:	4770      	bx	lr
 800a754:	43425355 	.word	0x43425355
 800a758:	20304050 	.word	0x20304050

0800a75c <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b088      	sub	sp, #32
 800a760:	af02      	add	r7, sp, #8
 800a762:	6078      	str	r0, [r7, #4]
 800a764:	460b      	mov	r3, r1
 800a766:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800a768:	2301      	movs	r3, #1
 800a76a:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800a76c:	2301      	movs	r3, #1
 800a76e:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800a770:	2301      	movs	r3, #1
 800a772:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a774:	2300      	movs	r3, #0
 800a776:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a77e:	69db      	ldr	r3, [r3, #28]
 800a780:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800a782:	2300      	movs	r3, #0
 800a784:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800a786:	693b      	ldr	r3, [r7, #16]
 800a788:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a78c:	3b01      	subs	r3, #1
 800a78e:	2b0a      	cmp	r3, #10
 800a790:	f200 81a1 	bhi.w	800aad6 <USBH_MSC_BOT_Process+0x37a>
 800a794:	a201      	add	r2, pc, #4	; (adr r2, 800a79c <USBH_MSC_BOT_Process+0x40>)
 800a796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a79a:	bf00      	nop
 800a79c:	0800a7c9 	.word	0x0800a7c9
 800a7a0:	0800a7f3 	.word	0x0800a7f3
 800a7a4:	0800a85d 	.word	0x0800a85d
 800a7a8:	0800a87b 	.word	0x0800a87b
 800a7ac:	0800a8ff 	.word	0x0800a8ff
 800a7b0:	0800a923 	.word	0x0800a923
 800a7b4:	0800a9bd 	.word	0x0800a9bd
 800a7b8:	0800a9d9 	.word	0x0800a9d9
 800a7bc:	0800aa2b 	.word	0x0800aa2b
 800a7c0:	0800aa5b 	.word	0x0800aa5b
 800a7c4:	0800aabd 	.word	0x0800aabd
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	78fa      	ldrb	r2, [r7, #3]
 800a7cc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800a7d0:	693b      	ldr	r3, [r7, #16]
 800a7d2:	2202      	movs	r2, #2
 800a7d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	795a      	ldrb	r2, [r3, #5]
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	9300      	str	r3, [sp, #0]
 800a7e6:	4613      	mov	r3, r2
 800a7e8:	221f      	movs	r2, #31
 800a7ea:	6878      	ldr	r0, [r7, #4]
 800a7ec:	f001 ff2f 	bl	800c64e <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800a7f0:	e180      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800a7f2:	693b      	ldr	r3, [r7, #16]
 800a7f4:	795b      	ldrb	r3, [r3, #5]
 800a7f6:	4619      	mov	r1, r3
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f004 fddb 	bl	800f3b4 <USBH_LL_GetURBState>
 800a7fe:	4603      	mov	r3, r0
 800a800:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800a802:	7d3b      	ldrb	r3, [r7, #20]
 800a804:	2b01      	cmp	r3, #1
 800a806:	d118      	bne.n	800a83a <USBH_MSC_BOT_Process+0xde>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d00f      	beq.n	800a830 <USBH_MSC_BOT_Process+0xd4>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800a810:	693b      	ldr	r3, [r7, #16]
 800a812:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800a816:	b25b      	sxtb	r3, r3
 800a818:	2b00      	cmp	r3, #0
 800a81a:	da04      	bge.n	800a826 <USBH_MSC_BOT_Process+0xca>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800a81c:	693b      	ldr	r3, [r7, #16]
 800a81e:	2203      	movs	r2, #3
 800a820:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a824:	e159      	b.n	800aada <USBH_MSC_BOT_Process+0x37e>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	2205      	movs	r2, #5
 800a82a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a82e:	e154      	b.n	800aada <USBH_MSC_BOT_Process+0x37e>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	2207      	movs	r2, #7
 800a834:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a838:	e14f      	b.n	800aada <USBH_MSC_BOT_Process+0x37e>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a83a:	7d3b      	ldrb	r3, [r7, #20]
 800a83c:	2b02      	cmp	r3, #2
 800a83e:	d104      	bne.n	800a84a <USBH_MSC_BOT_Process+0xee>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	2201      	movs	r2, #1
 800a844:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a848:	e147      	b.n	800aada <USBH_MSC_BOT_Process+0x37e>
        if (URB_Status == USBH_URB_STALL)
 800a84a:	7d3b      	ldrb	r3, [r7, #20]
 800a84c:	2b05      	cmp	r3, #5
 800a84e:	f040 8144 	bne.w	800aada <USBH_MSC_BOT_Process+0x37e>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	220a      	movs	r2, #10
 800a856:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a85a:	e13e      	b.n	800aada <USBH_MSC_BOT_Process+0x37e>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800a85c:	693b      	ldr	r3, [r7, #16]
 800a85e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	895a      	ldrh	r2, [r3, #10]
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	791b      	ldrb	r3, [r3, #4]
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f001 ff14 	bl	800c698 <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	2204      	movs	r2, #4
 800a874:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800a878:	e13c      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	791b      	ldrb	r3, [r3, #4]
 800a87e:	4619      	mov	r1, r3
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f004 fd97 	bl	800f3b4 <USBH_LL_GetURBState>
 800a886:	4603      	mov	r3, r0
 800a888:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800a88a:	7d3b      	ldrb	r3, [r7, #20]
 800a88c:	2b01      	cmp	r3, #1
 800a88e:	d12d      	bne.n	800a8ec <USBH_MSC_BOT_Process+0x190>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a894:	693a      	ldr	r2, [r7, #16]
 800a896:	8952      	ldrh	r2, [r2, #10]
 800a898:	4293      	cmp	r3, r2
 800a89a:	d910      	bls.n	800a8be <USBH_MSC_BOT_Process+0x162>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a8a2:	693a      	ldr	r2, [r7, #16]
 800a8a4:	8952      	ldrh	r2, [r2, #10]
 800a8a6:	441a      	add	r2, r3
 800a8a8:	693b      	ldr	r3, [r7, #16]
 800a8aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8b2:	693a      	ldr	r2, [r7, #16]
 800a8b4:	8952      	ldrh	r2, [r2, #10]
 800a8b6:	1a9a      	subs	r2, r3, r2
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	65da      	str	r2, [r3, #92]	; 0x5c
 800a8bc:	e002      	b.n	800a8c4 <USBH_MSC_BOT_Process+0x168>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800a8be:	693b      	ldr	r3, [r7, #16]
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d00a      	beq.n	800a8e2 <USBH_MSC_BOT_Process+0x186>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800a8cc:	693b      	ldr	r3, [r7, #16]
 800a8ce:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	895a      	ldrh	r2, [r3, #10]
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	791b      	ldrb	r3, [r3, #4]
 800a8da:	6878      	ldr	r0, [r7, #4]
 800a8dc:	f001 fedc 	bl	800c698 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800a8e0:	e0fd      	b.n	800aade <USBH_MSC_BOT_Process+0x382>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800a8e2:	693b      	ldr	r3, [r7, #16]
 800a8e4:	2207      	movs	r2, #7
 800a8e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a8ea:	e0f8      	b.n	800aade <USBH_MSC_BOT_Process+0x382>
      else if (URB_Status == USBH_URB_STALL)
 800a8ec:	7d3b      	ldrb	r3, [r7, #20]
 800a8ee:	2b05      	cmp	r3, #5
 800a8f0:	f040 80f5 	bne.w	800aade <USBH_MSC_BOT_Process+0x382>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800a8f4:	693b      	ldr	r3, [r7, #16]
 800a8f6:	2209      	movs	r2, #9
 800a8f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a8fc:	e0ef      	b.n	800aade <USBH_MSC_BOT_Process+0x382>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	891a      	ldrh	r2, [r3, #8]
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	7958      	ldrb	r0, [r3, #5]
 800a90c:	2301      	movs	r3, #1
 800a90e:	9300      	str	r3, [sp, #0]
 800a910:	4603      	mov	r3, r0
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	f001 fe9b 	bl	800c64e <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	2206      	movs	r2, #6
 800a91c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a920:	e0e8      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	795b      	ldrb	r3, [r3, #5]
 800a926:	4619      	mov	r1, r3
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f004 fd43 	bl	800f3b4 <USBH_LL_GetURBState>
 800a92e:	4603      	mov	r3, r0
 800a930:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800a932:	7d3b      	ldrb	r3, [r7, #20]
 800a934:	2b01      	cmp	r3, #1
 800a936:	d130      	bne.n	800a99a <USBH_MSC_BOT_Process+0x23e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a93c:	693a      	ldr	r2, [r7, #16]
 800a93e:	8912      	ldrh	r2, [r2, #8]
 800a940:	4293      	cmp	r3, r2
 800a942:	d910      	bls.n	800a966 <USBH_MSC_BOT_Process+0x20a>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a94a:	693a      	ldr	r2, [r7, #16]
 800a94c:	8912      	ldrh	r2, [r2, #8]
 800a94e:	441a      	add	r2, r3
 800a950:	693b      	ldr	r3, [r7, #16]
 800a952:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a95a:	693a      	ldr	r2, [r7, #16]
 800a95c:	8912      	ldrh	r2, [r2, #8]
 800a95e:	1a9a      	subs	r2, r3, r2
 800a960:	693b      	ldr	r3, [r7, #16]
 800a962:	65da      	str	r2, [r3, #92]	; 0x5c
 800a964:	e002      	b.n	800a96c <USBH_MSC_BOT_Process+0x210>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800a966:	693b      	ldr	r3, [r7, #16]
 800a968:	2200      	movs	r2, #0
 800a96a:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a970:	2b00      	cmp	r3, #0
 800a972:	d00d      	beq.n	800a990 <USBH_MSC_BOT_Process+0x234>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	891a      	ldrh	r2, [r3, #8]
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	7958      	ldrb	r0, [r3, #5]
 800a982:	2301      	movs	r3, #1
 800a984:	9300      	str	r3, [sp, #0]
 800a986:	4603      	mov	r3, r0
 800a988:	6878      	ldr	r0, [r7, #4]
 800a98a:	f001 fe60 	bl	800c64e <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800a98e:	e0a8      	b.n	800aae2 <USBH_MSC_BOT_Process+0x386>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	2207      	movs	r2, #7
 800a994:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a998:	e0a3      	b.n	800aae2 <USBH_MSC_BOT_Process+0x386>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a99a:	7d3b      	ldrb	r3, [r7, #20]
 800a99c:	2b02      	cmp	r3, #2
 800a99e:	d104      	bne.n	800a9aa <USBH_MSC_BOT_Process+0x24e>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800a9a0:	693b      	ldr	r3, [r7, #16]
 800a9a2:	2205      	movs	r2, #5
 800a9a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a9a8:	e09b      	b.n	800aae2 <USBH_MSC_BOT_Process+0x386>
      else if (URB_Status == USBH_URB_STALL)
 800a9aa:	7d3b      	ldrb	r3, [r7, #20]
 800a9ac:	2b05      	cmp	r3, #5
 800a9ae:	f040 8098 	bne.w	800aae2 <USBH_MSC_BOT_Process+0x386>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	220a      	movs	r2, #10
 800a9b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a9ba:	e092      	b.n	800aae2 <USBH_MSC_BOT_Process+0x386>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800a9bc:	693b      	ldr	r3, [r7, #16]
 800a9be:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	791b      	ldrb	r3, [r3, #4]
 800a9c6:	220d      	movs	r2, #13
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f001 fe65 	bl	800c698 <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800a9ce:	693b      	ldr	r3, [r7, #16]
 800a9d0:	2208      	movs	r2, #8
 800a9d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a9d6:	e08d      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800a9d8:	693b      	ldr	r3, [r7, #16]
 800a9da:	791b      	ldrb	r3, [r3, #4]
 800a9dc:	4619      	mov	r1, r3
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f004 fce8 	bl	800f3b4 <USBH_LL_GetURBState>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800a9e8:	7d3b      	ldrb	r3, [r7, #20]
 800a9ea:	2b01      	cmp	r3, #1
 800a9ec:	d115      	bne.n	800aa1a <USBH_MSC_BOT_Process+0x2be>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a9ee:	693b      	ldr	r3, [r7, #16]
 800a9f0:	2201      	movs	r2, #1
 800a9f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f000 f8aa 	bl	800ab58 <USBH_MSC_DecodeCSW>
 800aa04:	4603      	mov	r3, r0
 800aa06:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800aa08:	7d7b      	ldrb	r3, [r7, #21]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d102      	bne.n	800aa14 <USBH_MSC_BOT_Process+0x2b8>
        {
          status = USBH_OK;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800aa12:	e068      	b.n	800aae6 <USBH_MSC_BOT_Process+0x38a>
          status = USBH_FAIL;
 800aa14:	2302      	movs	r3, #2
 800aa16:	75fb      	strb	r3, [r7, #23]
      break;
 800aa18:	e065      	b.n	800aae6 <USBH_MSC_BOT_Process+0x38a>
      else if (URB_Status == USBH_URB_STALL)
 800aa1a:	7d3b      	ldrb	r3, [r7, #20]
 800aa1c:	2b05      	cmp	r3, #5
 800aa1e:	d162      	bne.n	800aae6 <USBH_MSC_BOT_Process+0x38a>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800aa20:	693b      	ldr	r3, [r7, #16]
 800aa22:	2209      	movs	r2, #9
 800aa24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800aa28:	e05d      	b.n	800aae6 <USBH_MSC_BOT_Process+0x38a>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800aa2a:	78fb      	ldrb	r3, [r7, #3]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	4619      	mov	r1, r3
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 f865 	bl	800ab00 <USBH_MSC_BOT_Abort>
 800aa36:	4603      	mov	r3, r0
 800aa38:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800aa3a:	7dbb      	ldrb	r3, [r7, #22]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d104      	bne.n	800aa4a <USBH_MSC_BOT_Process+0x2ee>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	2207      	movs	r2, #7
 800aa44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800aa48:	e04f      	b.n	800aaea <USBH_MSC_BOT_Process+0x38e>
      else if (error == USBH_UNRECOVERED_ERROR)
 800aa4a:	7dbb      	ldrb	r3, [r7, #22]
 800aa4c:	2b04      	cmp	r3, #4
 800aa4e:	d14c      	bne.n	800aaea <USBH_MSC_BOT_Process+0x38e>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	220b      	movs	r2, #11
 800aa54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800aa58:	e047      	b.n	800aaea <USBH_MSC_BOT_Process+0x38e>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800aa5a:	78fb      	ldrb	r3, [r7, #3]
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	4619      	mov	r1, r3
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 f84d 	bl	800ab00 <USBH_MSC_BOT_Abort>
 800aa66:	4603      	mov	r3, r0
 800aa68:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800aa6a:	7dbb      	ldrb	r3, [r7, #22]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d11d      	bne.n	800aaac <USBH_MSC_BOT_Process+0x350>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800aa70:	693b      	ldr	r3, [r7, #16]
 800aa72:	795b      	ldrb	r3, [r3, #5]
 800aa74:	4619      	mov	r1, r3
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f004 fcf9 	bl	800f46e <USBH_LL_GetToggle>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	7959      	ldrb	r1, [r3, #5]
 800aa84:	7bfb      	ldrb	r3, [r7, #15]
 800aa86:	f1c3 0301 	rsb	r3, r3, #1
 800aa8a:	b2db      	uxtb	r3, r3
 800aa8c:	461a      	mov	r2, r3
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f004 fcba 	bl	800f408 <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800aa94:	693b      	ldr	r3, [r7, #16]
 800aa96:	791b      	ldrb	r3, [r3, #4]
 800aa98:	2200      	movs	r2, #0
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f004 fcb3 	bl	800f408 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800aaa2:	693b      	ldr	r3, [r7, #16]
 800aaa4:	2209      	movs	r2, #9
 800aaa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800aaaa:	e020      	b.n	800aaee <USBH_MSC_BOT_Process+0x392>
        if (error == USBH_UNRECOVERED_ERROR)
 800aaac:	7dbb      	ldrb	r3, [r7, #22]
 800aaae:	2b04      	cmp	r3, #4
 800aab0:	d11d      	bne.n	800aaee <USBH_MSC_BOT_Process+0x392>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800aab2:	693b      	ldr	r3, [r7, #16]
 800aab4:	220b      	movs	r2, #11
 800aab6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800aaba:	e018      	b.n	800aaee <USBH_MSC_BOT_Process+0x392>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f7ff fdf0 	bl	800a6a2 <USBH_MSC_BOT_REQ_Reset>
 800aac2:	4603      	mov	r3, r0
 800aac4:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800aac6:	7dfb      	ldrb	r3, [r7, #23]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d112      	bne.n	800aaf2 <USBH_MSC_BOT_Process+0x396>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800aacc:	693b      	ldr	r3, [r7, #16]
 800aace:	2201      	movs	r2, #1
 800aad0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800aad4:	e00d      	b.n	800aaf2 <USBH_MSC_BOT_Process+0x396>

    default:
      break;
 800aad6:	bf00      	nop
 800aad8:	e00c      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>
      break;
 800aada:	bf00      	nop
 800aadc:	e00a      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>
      break;
 800aade:	bf00      	nop
 800aae0:	e008      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>
      break;
 800aae2:	bf00      	nop
 800aae4:	e006      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>
      break;
 800aae6:	bf00      	nop
 800aae8:	e004      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>
      break;
 800aaea:	bf00      	nop
 800aaec:	e002      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>
      break;
 800aaee:	bf00      	nop
 800aaf0:	e000      	b.n	800aaf4 <USBH_MSC_BOT_Process+0x398>
      break;
 800aaf2:	bf00      	nop
  }
  return status;
 800aaf4:	7dfb      	ldrb	r3, [r7, #23]
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3718      	adds	r7, #24
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
 800aafe:	bf00      	nop

0800ab00 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b084      	sub	sp, #16
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	460b      	mov	r3, r1
 800ab0a:	70fb      	strb	r3, [r7, #3]
 800ab0c:	4613      	mov	r3, r2
 800ab0e:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800ab10:	2302      	movs	r3, #2
 800ab12:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab1a:	69db      	ldr	r3, [r3, #28]
 800ab1c:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800ab1e:	78bb      	ldrb	r3, [r7, #2]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d002      	beq.n	800ab2a <USBH_MSC_BOT_Abort+0x2a>
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d009      	beq.n	800ab3c <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800ab28:	e011      	b.n	800ab4e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	79db      	ldrb	r3, [r3, #7]
 800ab2e:	4619      	mov	r1, r3
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f001 f99c 	bl	800be6e <USBH_ClrFeature>
 800ab36:	4603      	mov	r3, r0
 800ab38:	73fb      	strb	r3, [r7, #15]
      break;
 800ab3a:	e008      	b.n	800ab4e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	799b      	ldrb	r3, [r3, #6]
 800ab40:	4619      	mov	r1, r3
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	f001 f993 	bl	800be6e <USBH_ClrFeature>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	73fb      	strb	r3, [r7, #15]
      break;
 800ab4c:	bf00      	nop
  }
  return status;
 800ab4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3710      	adds	r7, #16
 800ab54:	46bd      	mov	sp, r7
 800ab56:	bd80      	pop	{r7, pc}

0800ab58 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab66:	69db      	ldr	r3, [r3, #28]
 800ab68:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	791b      	ldrb	r3, [r3, #4]
 800ab72:	4619      	mov	r1, r3
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f004 fb8b 	bl	800f290 <USBH_LL_GetLastXferSize>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	2b0d      	cmp	r3, #13
 800ab7e:	d002      	beq.n	800ab86 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800ab80:	2302      	movs	r3, #2
 800ab82:	73fb      	strb	r3, [r7, #15]
 800ab84:	e024      	b.n	800abd0 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ab8a:	4a14      	ldr	r2, [pc, #80]	; (800abdc <USBH_MSC_DecodeCSW+0x84>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d11d      	bne.n	800abcc <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab98:	429a      	cmp	r2, r3
 800ab9a:	d119      	bne.n	800abd0 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d102      	bne.n	800abac <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800aba6:	2300      	movs	r3, #0
 800aba8:	73fb      	strb	r3, [r7, #15]
 800abaa:	e011      	b.n	800abd0 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800abb2:	2b01      	cmp	r3, #1
 800abb4:	d102      	bne.n	800abbc <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800abb6:	2301      	movs	r3, #1
 800abb8:	73fb      	strb	r3, [r7, #15]
 800abba:	e009      	b.n	800abd0 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800abc2:	2b02      	cmp	r3, #2
 800abc4:	d104      	bne.n	800abd0 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800abc6:	2302      	movs	r3, #2
 800abc8:	73fb      	strb	r3, [r7, #15]
 800abca:	e001      	b.n	800abd0 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800abcc:	2302      	movs	r3, #2
 800abce:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800abd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800abd2:	4618      	mov	r0, r3
 800abd4:	3710      	adds	r7, #16
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}
 800abda:	bf00      	nop
 800abdc:	53425355 	.word	0x53425355

0800abe0 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
 800abe8:	460b      	mov	r3, r1
 800abea:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800abec:	2302      	movs	r3, #2
 800abee:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800abf6:	69db      	ldr	r3, [r3, #28]
 800abf8:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800ac00:	2b01      	cmp	r3, #1
 800ac02:	d002      	beq.n	800ac0a <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800ac04:	2b02      	cmp	r3, #2
 800ac06:	d021      	beq.n	800ac4c <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800ac08:	e028      	b.n	800ac5c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	2200      	movs	r2, #0
 800ac14:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	220a      	movs	r2, #10
 800ac1c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	3363      	adds	r3, #99	; 0x63
 800ac24:	2210      	movs	r2, #16
 800ac26:	2100      	movs	r1, #0
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f004 fcec 	bl	800f606 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800ac2e:	68bb      	ldr	r3, [r7, #8]
 800ac30:	2200      	movs	r2, #0
 800ac32:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	2201      	movs	r2, #1
 800ac3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	2202      	movs	r2, #2
 800ac42:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800ac46:	2301      	movs	r3, #1
 800ac48:	73fb      	strb	r3, [r7, #15]
      break;
 800ac4a:	e007      	b.n	800ac5c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800ac4c:	78fb      	ldrb	r3, [r7, #3]
 800ac4e:	4619      	mov	r1, r3
 800ac50:	6878      	ldr	r0, [r7, #4]
 800ac52:	f7ff fd83 	bl	800a75c <USBH_MSC_BOT_Process>
 800ac56:	4603      	mov	r3, r0
 800ac58:	73fb      	strb	r3, [r7, #15]
      break;
 800ac5a:	bf00      	nop
  }

  return error;
 800ac5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3710      	adds	r7, #16
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}

0800ac66 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800ac66:	b580      	push	{r7, lr}
 800ac68:	b086      	sub	sp, #24
 800ac6a:	af00      	add	r7, sp, #0
 800ac6c:	60f8      	str	r0, [r7, #12]
 800ac6e:	460b      	mov	r3, r1
 800ac70:	607a      	str	r2, [r7, #4]
 800ac72:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800ac74:	2301      	movs	r3, #1
 800ac76:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ac7e:	69db      	ldr	r3, [r3, #28]
 800ac80:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800ac82:	693b      	ldr	r3, [r7, #16]
 800ac84:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800ac88:	2b01      	cmp	r3, #1
 800ac8a:	d002      	beq.n	800ac92 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800ac8c:	2b02      	cmp	r3, #2
 800ac8e:	d027      	beq.n	800ace0 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800ac90:	e05f      	b.n	800ad52 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800ac92:	693b      	ldr	r3, [r7, #16]
 800ac94:	2208      	movs	r2, #8
 800ac96:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800ac98:	693b      	ldr	r3, [r7, #16]
 800ac9a:	2280      	movs	r2, #128	; 0x80
 800ac9c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	220a      	movs	r2, #10
 800aca4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	3363      	adds	r3, #99	; 0x63
 800acac:	2210      	movs	r2, #16
 800acae:	2100      	movs	r1, #0
 800acb0:	4618      	mov	r0, r3
 800acb2:	f004 fca8 	bl	800f606 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	2225      	movs	r2, #37	; 0x25
 800acba:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800acbe:	693b      	ldr	r3, [r7, #16]
 800acc0:	2201      	movs	r2, #1
 800acc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	2202      	movs	r2, #2
 800acca:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800acce:	693b      	ldr	r3, [r7, #16]
 800acd0:	f103 0210 	add.w	r2, r3, #16
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800acda:	2301      	movs	r3, #1
 800acdc:	75fb      	strb	r3, [r7, #23]
      break;
 800acde:	e038      	b.n	800ad52 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800ace0:	7afb      	ldrb	r3, [r7, #11]
 800ace2:	4619      	mov	r1, r3
 800ace4:	68f8      	ldr	r0, [r7, #12]
 800ace6:	f7ff fd39 	bl	800a75c <USBH_MSC_BOT_Process>
 800acea:	4603      	mov	r3, r0
 800acec:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800acee:	7dfb      	ldrb	r3, [r7, #23]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d12d      	bne.n	800ad50 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800acfa:	3303      	adds	r3, #3
 800acfc:	781b      	ldrb	r3, [r3, #0]
 800acfe:	461a      	mov	r2, r3
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad06:	3302      	adds	r3, #2
 800ad08:	781b      	ldrb	r3, [r3, #0]
 800ad0a:	021b      	lsls	r3, r3, #8
 800ad0c:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800ad0e:	693b      	ldr	r3, [r7, #16]
 800ad10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad14:	3301      	adds	r3, #1
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800ad1a:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800ad1c:	693b      	ldr	r3, [r7, #16]
 800ad1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad22:	781b      	ldrb	r3, [r3, #0]
 800ad24:	061b      	lsls	r3, r3, #24
 800ad26:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad32:	3307      	adds	r3, #7
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	b29a      	uxth	r2, r3
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad3e:	3306      	adds	r3, #6
 800ad40:	781b      	ldrb	r3, [r3, #0]
 800ad42:	b29b      	uxth	r3, r3
 800ad44:	021b      	lsls	r3, r3, #8
 800ad46:	b29b      	uxth	r3, r3
 800ad48:	4313      	orrs	r3, r2
 800ad4a:	b29a      	uxth	r2, r3
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	809a      	strh	r2, [r3, #4]
      break;
 800ad50:	bf00      	nop
  }

  return error;
 800ad52:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	3718      	adds	r7, #24
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}

0800ad5c <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b086      	sub	sp, #24
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	60f8      	str	r0, [r7, #12]
 800ad64:	460b      	mov	r3, r1
 800ad66:	607a      	str	r2, [r7, #4]
 800ad68:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800ad6a:	2302      	movs	r3, #2
 800ad6c:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ad74:	69db      	ldr	r3, [r3, #28]
 800ad76:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	d002      	beq.n	800ad88 <USBH_MSC_SCSI_Inquiry+0x2c>
 800ad82:	2b02      	cmp	r3, #2
 800ad84:	d03d      	beq.n	800ae02 <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800ad86:	e089      	b.n	800ae9c <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	2224      	movs	r2, #36	; 0x24
 800ad8c:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	2280      	movs	r2, #128	; 0x80
 800ad92:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	220a      	movs	r2, #10
 800ad9a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	3363      	adds	r3, #99	; 0x63
 800ada2:	220a      	movs	r2, #10
 800ada4:	2100      	movs	r1, #0
 800ada6:	4618      	mov	r0, r3
 800ada8:	f004 fc2d 	bl	800f606 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	2212      	movs	r2, #18
 800adb0:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800adb4:	7afb      	ldrb	r3, [r7, #11]
 800adb6:	015b      	lsls	r3, r3, #5
 800adb8:	b2da      	uxtb	r2, r3
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	2200      	movs	r2, #0
 800adc4:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	2200      	movs	r2, #0
 800adcc:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	2224      	movs	r2, #36	; 0x24
 800add4:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800add8:	693b      	ldr	r3, [r7, #16]
 800adda:	2200      	movs	r2, #0
 800addc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ade0:	693b      	ldr	r3, [r7, #16]
 800ade2:	2201      	movs	r2, #1
 800ade4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	2202      	movs	r2, #2
 800adec:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	f103 0210 	add.w	r2, r3, #16
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800adfc:	2301      	movs	r3, #1
 800adfe:	75fb      	strb	r3, [r7, #23]
      break;
 800ae00:	e04c      	b.n	800ae9c <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800ae02:	7afb      	ldrb	r3, [r7, #11]
 800ae04:	4619      	mov	r1, r3
 800ae06:	68f8      	ldr	r0, [r7, #12]
 800ae08:	f7ff fca8 	bl	800a75c <USBH_MSC_BOT_Process>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800ae10:	7dfb      	ldrb	r3, [r7, #23]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d141      	bne.n	800ae9a <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800ae16:	2222      	movs	r2, #34	; 0x22
 800ae18:	2100      	movs	r1, #0
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f004 fbf3 	bl	800f606 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800ae20:	693b      	ldr	r3, [r7, #16]
 800ae22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ae26:	781b      	ldrb	r3, [r3, #0]
 800ae28:	f003 031f 	and.w	r3, r3, #31
 800ae2c:	b2da      	uxtb	r2, r3
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800ae32:	693b      	ldr	r3, [r7, #16]
 800ae34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ae38:	781b      	ldrb	r3, [r3, #0]
 800ae3a:	095b      	lsrs	r3, r3, #5
 800ae3c:	b2da      	uxtb	r2, r3
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ae48:	3301      	adds	r3, #1
 800ae4a:	781b      	ldrb	r3, [r3, #0]
 800ae4c:	b25b      	sxtb	r3, r3
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	da03      	bge.n	800ae5a <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2201      	movs	r2, #1
 800ae56:	709a      	strb	r2, [r3, #2]
 800ae58:	e002      	b.n	800ae60 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	1cd8      	adds	r0, r3, #3
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ae6a:	3308      	adds	r3, #8
 800ae6c:	2208      	movs	r2, #8
 800ae6e:	4619      	mov	r1, r3
 800ae70:	f004 fbbe 	bl	800f5f0 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f103 000c 	add.w	r0, r3, #12
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ae80:	3310      	adds	r3, #16
 800ae82:	2210      	movs	r2, #16
 800ae84:	4619      	mov	r1, r3
 800ae86:	f004 fbb3 	bl	800f5f0 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	331d      	adds	r3, #29
 800ae8e:	693a      	ldr	r2, [r7, #16]
 800ae90:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800ae94:	3220      	adds	r2, #32
 800ae96:	6812      	ldr	r2, [r2, #0]
 800ae98:	601a      	str	r2, [r3, #0]
      break;
 800ae9a:	bf00      	nop
  }

  return error;
 800ae9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae9e:	4618      	mov	r0, r3
 800aea0:	3718      	adds	r7, #24
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd80      	pop	{r7, pc}

0800aea6 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800aea6:	b580      	push	{r7, lr}
 800aea8:	b086      	sub	sp, #24
 800aeaa:	af00      	add	r7, sp, #0
 800aeac:	60f8      	str	r0, [r7, #12]
 800aeae:	460b      	mov	r3, r1
 800aeb0:	607a      	str	r2, [r7, #4]
 800aeb2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800aeb4:	2302      	movs	r3, #2
 800aeb6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aebe:	69db      	ldr	r3, [r3, #28]
 800aec0:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800aec8:	2b01      	cmp	r3, #1
 800aeca:	d002      	beq.n	800aed2 <USBH_MSC_SCSI_RequestSense+0x2c>
 800aecc:	2b02      	cmp	r3, #2
 800aece:	d03d      	beq.n	800af4c <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800aed0:	e05d      	b.n	800af8e <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	220e      	movs	r2, #14
 800aed6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	2280      	movs	r2, #128	; 0x80
 800aedc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800aee0:	693b      	ldr	r3, [r7, #16]
 800aee2:	220a      	movs	r2, #10
 800aee4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	3363      	adds	r3, #99	; 0x63
 800aeec:	2210      	movs	r2, #16
 800aeee:	2100      	movs	r1, #0
 800aef0:	4618      	mov	r0, r3
 800aef2:	f004 fb88 	bl	800f606 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	2203      	movs	r2, #3
 800aefa:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800aefe:	7afb      	ldrb	r3, [r7, #11]
 800af00:	015b      	lsls	r3, r3, #5
 800af02:	b2da      	uxtb	r2, r3
 800af04:	693b      	ldr	r3, [r7, #16]
 800af06:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	2200      	movs	r2, #0
 800af0e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	2200      	movs	r2, #0
 800af16:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800af1a:	693b      	ldr	r3, [r7, #16]
 800af1c:	220e      	movs	r2, #14
 800af1e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800af22:	693b      	ldr	r3, [r7, #16]
 800af24:	2200      	movs	r2, #0
 800af26:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800af2a:	693b      	ldr	r3, [r7, #16]
 800af2c:	2201      	movs	r2, #1
 800af2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	2202      	movs	r2, #2
 800af36:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800af3a:	693b      	ldr	r3, [r7, #16]
 800af3c:	f103 0210 	add.w	r2, r3, #16
 800af40:	693b      	ldr	r3, [r7, #16]
 800af42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800af46:	2301      	movs	r3, #1
 800af48:	75fb      	strb	r3, [r7, #23]
      break;
 800af4a:	e020      	b.n	800af8e <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800af4c:	7afb      	ldrb	r3, [r7, #11]
 800af4e:	4619      	mov	r1, r3
 800af50:	68f8      	ldr	r0, [r7, #12]
 800af52:	f7ff fc03 	bl	800a75c <USBH_MSC_BOT_Process>
 800af56:	4603      	mov	r3, r0
 800af58:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800af5a:	7dfb      	ldrb	r3, [r7, #23]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d115      	bne.n	800af8c <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af66:	3302      	adds	r3, #2
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	f003 030f 	and.w	r3, r3, #15
 800af6e:	b2da      	uxtb	r2, r3
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800af74:	693b      	ldr	r3, [r7, #16]
 800af76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af7a:	7b1a      	ldrb	r2, [r3, #12]
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800af80:	693b      	ldr	r3, [r7, #16]
 800af82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af86:	7b5a      	ldrb	r2, [r3, #13]
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	709a      	strb	r2, [r3, #2]
      break;
 800af8c:	bf00      	nop
  }

  return error;
 800af8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800af90:	4618      	mov	r0, r3
 800af92:	3718      	adds	r7, #24
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}

0800af98 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b086      	sub	sp, #24
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	60f8      	str	r0, [r7, #12]
 800afa0:	607a      	str	r2, [r7, #4]
 800afa2:	603b      	str	r3, [r7, #0]
 800afa4:	460b      	mov	r3, r1
 800afa6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800afa8:	2302      	movs	r3, #2
 800afaa:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800afb2:	69db      	ldr	r3, [r3, #28]
 800afb4:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800afb6:	693b      	ldr	r3, [r7, #16]
 800afb8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800afbc:	2b01      	cmp	r3, #1
 800afbe:	d002      	beq.n	800afc6 <USBH_MSC_SCSI_Write+0x2e>
 800afc0:	2b02      	cmp	r3, #2
 800afc2:	d047      	beq.n	800b054 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800afc4:	e04e      	b.n	800b064 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800afc6:	693b      	ldr	r3, [r7, #16]
 800afc8:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800afcc:	461a      	mov	r2, r3
 800afce:	6a3b      	ldr	r3, [r7, #32]
 800afd0:	fb03 f202 	mul.w	r2, r3, r2
 800afd4:	693b      	ldr	r3, [r7, #16]
 800afd6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800afd8:	693b      	ldr	r3, [r7, #16]
 800afda:	2200      	movs	r2, #0
 800afdc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800afe0:	693b      	ldr	r3, [r7, #16]
 800afe2:	220a      	movs	r2, #10
 800afe4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800afe8:	693b      	ldr	r3, [r7, #16]
 800afea:	3363      	adds	r3, #99	; 0x63
 800afec:	2210      	movs	r2, #16
 800afee:	2100      	movs	r1, #0
 800aff0:	4618      	mov	r0, r3
 800aff2:	f004 fb08 	bl	800f606 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800aff6:	693b      	ldr	r3, [r7, #16]
 800aff8:	222a      	movs	r2, #42	; 0x2a
 800affa:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800affe:	79fa      	ldrb	r2, [r7, #7]
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800b006:	79ba      	ldrb	r2, [r7, #6]
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800b00e:	797a      	ldrb	r2, [r7, #5]
 800b010:	693b      	ldr	r3, [r7, #16]
 800b012:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800b016:	1d3b      	adds	r3, r7, #4
 800b018:	781a      	ldrb	r2, [r3, #0]
 800b01a:	693b      	ldr	r3, [r7, #16]
 800b01c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800b020:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b024:	693b      	ldr	r3, [r7, #16]
 800b026:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800b02a:	f107 0320 	add.w	r3, r7, #32
 800b02e:	781a      	ldrb	r2, [r3, #0]
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	2201      	movs	r2, #1
 800b03a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	2202      	movs	r2, #2
 800b042:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800b046:	693b      	ldr	r3, [r7, #16]
 800b048:	683a      	ldr	r2, [r7, #0]
 800b04a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b04e:	2301      	movs	r3, #1
 800b050:	75fb      	strb	r3, [r7, #23]
      break;
 800b052:	e007      	b.n	800b064 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b054:	7afb      	ldrb	r3, [r7, #11]
 800b056:	4619      	mov	r1, r3
 800b058:	68f8      	ldr	r0, [r7, #12]
 800b05a:	f7ff fb7f 	bl	800a75c <USBH_MSC_BOT_Process>
 800b05e:	4603      	mov	r3, r0
 800b060:	75fb      	strb	r3, [r7, #23]
      break;
 800b062:	bf00      	nop
  }

  return error;
 800b064:	7dfb      	ldrb	r3, [r7, #23]
}
 800b066:	4618      	mov	r0, r3
 800b068:	3718      	adds	r7, #24
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800b06e:	b580      	push	{r7, lr}
 800b070:	b086      	sub	sp, #24
 800b072:	af00      	add	r7, sp, #0
 800b074:	60f8      	str	r0, [r7, #12]
 800b076:	607a      	str	r2, [r7, #4]
 800b078:	603b      	str	r3, [r7, #0]
 800b07a:	460b      	mov	r3, r1
 800b07c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800b07e:	2302      	movs	r3, #2
 800b080:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b088:	69db      	ldr	r3, [r3, #28]
 800b08a:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b08c:	693b      	ldr	r3, [r7, #16]
 800b08e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b092:	2b01      	cmp	r3, #1
 800b094:	d002      	beq.n	800b09c <USBH_MSC_SCSI_Read+0x2e>
 800b096:	2b02      	cmp	r3, #2
 800b098:	d047      	beq.n	800b12a <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800b09a:	e04e      	b.n	800b13a <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800b0a2:	461a      	mov	r2, r3
 800b0a4:	6a3b      	ldr	r3, [r7, #32]
 800b0a6:	fb03 f202 	mul.w	r2, r3, r2
 800b0aa:	693b      	ldr	r3, [r7, #16]
 800b0ac:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800b0ae:	693b      	ldr	r3, [r7, #16]
 800b0b0:	2280      	movs	r2, #128	; 0x80
 800b0b2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b0b6:	693b      	ldr	r3, [r7, #16]
 800b0b8:	220a      	movs	r2, #10
 800b0ba:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	3363      	adds	r3, #99	; 0x63
 800b0c2:	2210      	movs	r2, #16
 800b0c4:	2100      	movs	r1, #0
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f004 fa9d 	bl	800f606 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800b0cc:	693b      	ldr	r3, [r7, #16]
 800b0ce:	2228      	movs	r2, #40	; 0x28
 800b0d0:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800b0d4:	79fa      	ldrb	r2, [r7, #7]
 800b0d6:	693b      	ldr	r3, [r7, #16]
 800b0d8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800b0dc:	79ba      	ldrb	r2, [r7, #6]
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800b0e4:	797a      	ldrb	r2, [r7, #5]
 800b0e6:	693b      	ldr	r3, [r7, #16]
 800b0e8:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800b0ec:	1d3b      	adds	r3, r7, #4
 800b0ee:	781a      	ldrb	r2, [r3, #0]
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800b0f6:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800b100:	f107 0320 	add.w	r3, r7, #32
 800b104:	781a      	ldrb	r2, [r3, #0]
 800b106:	693b      	ldr	r3, [r7, #16]
 800b108:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	2201      	movs	r2, #1
 800b110:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	2202      	movs	r2, #2
 800b118:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800b11c:	693b      	ldr	r3, [r7, #16]
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b124:	2301      	movs	r3, #1
 800b126:	75fb      	strb	r3, [r7, #23]
      break;
 800b128:	e007      	b.n	800b13a <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b12a:	7afb      	ldrb	r3, [r7, #11]
 800b12c:	4619      	mov	r1, r3
 800b12e:	68f8      	ldr	r0, [r7, #12]
 800b130:	f7ff fb14 	bl	800a75c <USBH_MSC_BOT_Process>
 800b134:	4603      	mov	r3, r0
 800b136:	75fb      	strb	r3, [r7, #23]
      break;
 800b138:	bf00      	nop
  }

  return error;
 800b13a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3718      	adds	r7, #24
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}

0800b144 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b084      	sub	sp, #16
 800b148:	af00      	add	r7, sp, #0
 800b14a:	60f8      	str	r0, [r7, #12]
 800b14c:	60b9      	str	r1, [r7, #8]
 800b14e:	4613      	mov	r3, r2
 800b150:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d101      	bne.n	800b15c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b158:	2302      	movs	r3, #2
 800b15a:	e029      	b.n	800b1b0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	79fa      	ldrb	r2, [r7, #7]
 800b160:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	2200      	movs	r2, #0
 800b168:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	2200      	movs	r2, #0
 800b170:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800b174:	68f8      	ldr	r0, [r7, #12]
 800b176:	f000 f81f 	bl	800b1b8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	2200      	movs	r2, #0
 800b17e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2200      	movs	r2, #0
 800b186:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	2200      	movs	r2, #0
 800b18e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	2200      	movs	r2, #0
 800b196:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d003      	beq.n	800b1a8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	68ba      	ldr	r2, [r7, #8]
 800b1a4:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800b1a8:	68f8      	ldr	r0, [r7, #12]
 800b1aa:	f003 ffbf 	bl	800f12c <USBH_LL_Init>

  return USBH_OK;
 800b1ae:	2300      	movs	r3, #0
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3710      	adds	r7, #16
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}

0800b1b8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b085      	sub	sp, #20
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	60fb      	str	r3, [r7, #12]
 800b1c8:	e009      	b.n	800b1de <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800b1ca:	687a      	ldr	r2, [r7, #4]
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	33e0      	adds	r3, #224	; 0xe0
 800b1d0:	009b      	lsls	r3, r3, #2
 800b1d2:	4413      	add	r3, r2
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	3301      	adds	r3, #1
 800b1dc:	60fb      	str	r3, [r7, #12]
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	2b0e      	cmp	r3, #14
 800b1e2:	d9f2      	bls.n	800b1ca <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	60fb      	str	r3, [r7, #12]
 800b1e8:	e009      	b.n	800b1fe <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800b1ea:	687a      	ldr	r2, [r7, #4]
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	4413      	add	r3, r2
 800b1f0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	3301      	adds	r3, #1
 800b1fc:	60fb      	str	r3, [r7, #12]
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b204:	d3f1      	bcc.n	800b1ea <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	2200      	movs	r2, #0
 800b20a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2200      	movs	r2, #0
 800b210:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2201      	movs	r2, #1
 800b216:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2200      	movs	r2, #0
 800b21c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2201      	movs	r2, #1
 800b224:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2240      	movs	r2, #64	; 0x40
 800b22a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2200      	movs	r2, #0
 800b230:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2200      	movs	r2, #0
 800b236:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2201      	movs	r2, #1
 800b23e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2200      	movs	r2, #0
 800b246:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	2200      	movs	r2, #0
 800b24e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800b252:	2300      	movs	r3, #0
}
 800b254:	4618      	mov	r0, r3
 800b256:	3714      	adds	r7, #20
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr

0800b260 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b260:	b480      	push	{r7}
 800b262:	b085      	sub	sp, #20
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
 800b268:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b26a:	2300      	movs	r3, #0
 800b26c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d016      	beq.n	800b2a2 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d10e      	bne.n	800b29c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b284:	1c59      	adds	r1, r3, #1
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800b28c:	687a      	ldr	r2, [r7, #4]
 800b28e:	33de      	adds	r3, #222	; 0xde
 800b290:	6839      	ldr	r1, [r7, #0]
 800b292:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b296:	2300      	movs	r3, #0
 800b298:	73fb      	strb	r3, [r7, #15]
 800b29a:	e004      	b.n	800b2a6 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b29c:	2302      	movs	r3, #2
 800b29e:	73fb      	strb	r3, [r7, #15]
 800b2a0:	e001      	b.n	800b2a6 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b2a2:	2302      	movs	r3, #2
 800b2a4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b2a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	3714      	adds	r7, #20
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr

0800b2b4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b085      	sub	sp, #20
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
 800b2bc:	460b      	mov	r3, r1
 800b2be:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800b2ca:	78fa      	ldrb	r2, [r7, #3]
 800b2cc:	429a      	cmp	r2, r3
 800b2ce:	d204      	bcs.n	800b2da <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	78fa      	ldrb	r2, [r7, #3]
 800b2d4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800b2d8:	e001      	b.n	800b2de <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b2da:	2302      	movs	r3, #2
 800b2dc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b2de:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3714      	adds	r7, #20
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ea:	4770      	bx	lr

0800b2ec <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b2ec:	b480      	push	{r7}
 800b2ee:	b087      	sub	sp, #28
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
 800b2f4:	4608      	mov	r0, r1
 800b2f6:	4611      	mov	r1, r2
 800b2f8:	461a      	mov	r2, r3
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	70fb      	strb	r3, [r7, #3]
 800b2fe:	460b      	mov	r3, r1
 800b300:	70bb      	strb	r3, [r7, #2]
 800b302:	4613      	mov	r3, r2
 800b304:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b306:	2300      	movs	r3, #0
 800b308:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800b30a:	2300      	movs	r3, #0
 800b30c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b314:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b316:	e025      	b.n	800b364 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b318:	7dfb      	ldrb	r3, [r7, #23]
 800b31a:	221a      	movs	r2, #26
 800b31c:	fb02 f303 	mul.w	r3, r2, r3
 800b320:	3308      	adds	r3, #8
 800b322:	68fa      	ldr	r2, [r7, #12]
 800b324:	4413      	add	r3, r2
 800b326:	3302      	adds	r3, #2
 800b328:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	795b      	ldrb	r3, [r3, #5]
 800b32e:	78fa      	ldrb	r2, [r7, #3]
 800b330:	429a      	cmp	r2, r3
 800b332:	d002      	beq.n	800b33a <USBH_FindInterface+0x4e>
 800b334:	78fb      	ldrb	r3, [r7, #3]
 800b336:	2bff      	cmp	r3, #255	; 0xff
 800b338:	d111      	bne.n	800b35e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b33a:	693b      	ldr	r3, [r7, #16]
 800b33c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b33e:	78ba      	ldrb	r2, [r7, #2]
 800b340:	429a      	cmp	r2, r3
 800b342:	d002      	beq.n	800b34a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b344:	78bb      	ldrb	r3, [r7, #2]
 800b346:	2bff      	cmp	r3, #255	; 0xff
 800b348:	d109      	bne.n	800b35e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b34a:	693b      	ldr	r3, [r7, #16]
 800b34c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b34e:	787a      	ldrb	r2, [r7, #1]
 800b350:	429a      	cmp	r2, r3
 800b352:	d002      	beq.n	800b35a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b354:	787b      	ldrb	r3, [r7, #1]
 800b356:	2bff      	cmp	r3, #255	; 0xff
 800b358:	d101      	bne.n	800b35e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b35a:	7dfb      	ldrb	r3, [r7, #23]
 800b35c:	e006      	b.n	800b36c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b35e:	7dfb      	ldrb	r3, [r7, #23]
 800b360:	3301      	adds	r3, #1
 800b362:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b364:	7dfb      	ldrb	r3, [r7, #23]
 800b366:	2b01      	cmp	r3, #1
 800b368:	d9d6      	bls.n	800b318 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b36a:	23ff      	movs	r3, #255	; 0xff
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	371c      	adds	r7, #28
 800b370:	46bd      	mov	sp, r7
 800b372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b376:	4770      	bx	lr

0800b378 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b082      	sub	sp, #8
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f003 ff0f 	bl	800f1a4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800b386:	2101      	movs	r1, #1
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f004 f826 	bl	800f3da <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b38e:	2300      	movs	r3, #0
}
 800b390:	4618      	mov	r0, r3
 800b392:	3708      	adds	r7, #8
 800b394:	46bd      	mov	sp, r7
 800b396:	bd80      	pop	{r7, pc}

0800b398 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b088      	sub	sp, #32
 800b39c:	af04      	add	r7, sp, #16
 800b39e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b3a0:	2302      	movs	r3, #2
 800b3a2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800b3ae:	b2db      	uxtb	r3, r3
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	d102      	bne.n	800b3ba <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2203      	movs	r2, #3
 800b3b8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	b2db      	uxtb	r3, r3
 800b3c0:	2b0b      	cmp	r3, #11
 800b3c2:	f200 81b3 	bhi.w	800b72c <USBH_Process+0x394>
 800b3c6:	a201      	add	r2, pc, #4	; (adr r2, 800b3cc <USBH_Process+0x34>)
 800b3c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3cc:	0800b3fd 	.word	0x0800b3fd
 800b3d0:	0800b42f 	.word	0x0800b42f
 800b3d4:	0800b497 	.word	0x0800b497
 800b3d8:	0800b6c7 	.word	0x0800b6c7
 800b3dc:	0800b72d 	.word	0x0800b72d
 800b3e0:	0800b53b 	.word	0x0800b53b
 800b3e4:	0800b66d 	.word	0x0800b66d
 800b3e8:	0800b571 	.word	0x0800b571
 800b3ec:	0800b591 	.word	0x0800b591
 800b3f0:	0800b5b1 	.word	0x0800b5b1
 800b3f4:	0800b5df 	.word	0x0800b5df
 800b3f8:	0800b6af 	.word	0x0800b6af
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b402:	b2db      	uxtb	r3, r3
 800b404:	2b00      	cmp	r3, #0
 800b406:	f000 8193 	beq.w	800b730 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2201      	movs	r2, #1
 800b40e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b410:	20c8      	movs	r0, #200	; 0xc8
 800b412:	f004 f85f 	bl	800f4d4 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f003 ff1f 	bl	800f25a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2200      	movs	r2, #0
 800b420:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2200      	movs	r2, #0
 800b428:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800b42c:	e180      	b.n	800b730 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800b434:	2b01      	cmp	r3, #1
 800b436:	d107      	bne.n	800b448 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2200      	movs	r2, #0
 800b43c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2202      	movs	r2, #2
 800b444:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b446:	e182      	b.n	800b74e <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b44e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b452:	d914      	bls.n	800b47e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b45a:	3301      	adds	r3, #1
 800b45c:	b2da      	uxtb	r2, r3
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b46a:	2b03      	cmp	r3, #3
 800b46c:	d903      	bls.n	800b476 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	220d      	movs	r2, #13
 800b472:	701a      	strb	r2, [r3, #0]
      break;
 800b474:	e16b      	b.n	800b74e <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2200      	movs	r2, #0
 800b47a:	701a      	strb	r2, [r3, #0]
      break;
 800b47c:	e167      	b.n	800b74e <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b484:	f103 020a 	add.w	r2, r3, #10
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800b48e:	200a      	movs	r0, #10
 800b490:	f004 f820 	bl	800f4d4 <USBH_Delay>
      break;
 800b494:	e15b      	b.n	800b74e <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d005      	beq.n	800b4ac <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b4a6:	2104      	movs	r1, #4
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b4ac:	2064      	movs	r0, #100	; 0x64
 800b4ae:	f004 f811 	bl	800f4d4 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f003 feac 	bl	800f210 <USBH_LL_GetSpeed>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2205      	movs	r2, #5
 800b4c6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b4c8:	2100      	movs	r1, #0
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f001 f931 	bl	800c732 <USBH_AllocPipe>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	461a      	mov	r2, r3
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b4d8:	2180      	movs	r1, #128	; 0x80
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f001 f929 	bl	800c732 <USBH_AllocPipe>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	461a      	mov	r2, r3
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	7919      	ldrb	r1, [r3, #4]
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b4f8:	687a      	ldr	r2, [r7, #4]
 800b4fa:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b4fc:	b292      	uxth	r2, r2
 800b4fe:	9202      	str	r2, [sp, #8]
 800b500:	2200      	movs	r2, #0
 800b502:	9201      	str	r2, [sp, #4]
 800b504:	9300      	str	r3, [sp, #0]
 800b506:	4603      	mov	r3, r0
 800b508:	2280      	movs	r2, #128	; 0x80
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f001 f8e2 	bl	800c6d4 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	7959      	ldrb	r1, [r3, #5]
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b520:	687a      	ldr	r2, [r7, #4]
 800b522:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b524:	b292      	uxth	r2, r2
 800b526:	9202      	str	r2, [sp, #8]
 800b528:	2200      	movs	r2, #0
 800b52a:	9201      	str	r2, [sp, #4]
 800b52c:	9300      	str	r3, [sp, #0]
 800b52e:	4603      	mov	r3, r0
 800b530:	2200      	movs	r2, #0
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	f001 f8ce 	bl	800c6d4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b538:	e109      	b.n	800b74e <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b53a:	6878      	ldr	r0, [r7, #4]
 800b53c:	f000 f90c 	bl	800b758 <USBH_HandleEnum>
 800b540:	4603      	mov	r3, r0
 800b542:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b544:	7bbb      	ldrb	r3, [r7, #14]
 800b546:	b2db      	uxtb	r3, r3
 800b548:	2b00      	cmp	r3, #0
 800b54a:	f040 80f3 	bne.w	800b734 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2200      	movs	r2, #0
 800b552:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800b55c:	2b01      	cmp	r3, #1
 800b55e:	d103      	bne.n	800b568 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2208      	movs	r2, #8
 800b564:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800b566:	e0e5      	b.n	800b734 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2207      	movs	r2, #7
 800b56c:	701a      	strb	r2, [r3, #0]
      break;
 800b56e:	e0e1      	b.n	800b734 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b576:	2b00      	cmp	r3, #0
 800b578:	f000 80de 	beq.w	800b738 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b582:	2101      	movs	r1, #1
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2208      	movs	r2, #8
 800b58c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b58e:	e0d3      	b.n	800b738 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800b596:	b29b      	uxth	r3, r3
 800b598:	4619      	mov	r1, r3
 800b59a:	6878      	ldr	r0, [r7, #4]
 800b59c:	f000 fc20 	bl	800bde0 <USBH_SetCfg>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	f040 80ca 	bne.w	800b73c <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2209      	movs	r2, #9
 800b5ac:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b5ae:	e0c5      	b.n	800b73c <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800b5b6:	f003 0320 	and.w	r3, r3, #32
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d00b      	beq.n	800b5d6 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800b5be:	2101      	movs	r1, #1
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f000 fc30 	bl	800be26 <USBH_SetFeature>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	f040 80b9 	bne.w	800b740 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	220a      	movs	r2, #10
 800b5d2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b5d4:	e0b4      	b.n	800b740 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	220a      	movs	r2, #10
 800b5da:	701a      	strb	r2, [r3, #0]
      break;
 800b5dc:	e0b0      	b.n	800b740 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	f000 80ad 	beq.w	800b744 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	73fb      	strb	r3, [r7, #15]
 800b5f6:	e016      	b.n	800b626 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b5f8:	7bfa      	ldrb	r2, [r7, #15]
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	32de      	adds	r2, #222	; 0xde
 800b5fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b602:	791a      	ldrb	r2, [r3, #4]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800b60a:	429a      	cmp	r2, r3
 800b60c:	d108      	bne.n	800b620 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b60e:	7bfa      	ldrb	r2, [r7, #15]
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	32de      	adds	r2, #222	; 0xde
 800b614:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800b61e:	e005      	b.n	800b62c <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b620:	7bfb      	ldrb	r3, [r7, #15]
 800b622:	3301      	adds	r3, #1
 800b624:	73fb      	strb	r3, [r7, #15]
 800b626:	7bfb      	ldrb	r3, [r7, #15]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d0e5      	beq.n	800b5f8 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b632:	2b00      	cmp	r3, #0
 800b634:	d016      	beq.n	800b664 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b63c:	689b      	ldr	r3, [r3, #8]
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	4798      	blx	r3
 800b642:	4603      	mov	r3, r0
 800b644:	2b00      	cmp	r3, #0
 800b646:	d109      	bne.n	800b65c <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2206      	movs	r2, #6
 800b64c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b654:	2103      	movs	r1, #3
 800b656:	6878      	ldr	r0, [r7, #4]
 800b658:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b65a:	e073      	b.n	800b744 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	220d      	movs	r2, #13
 800b660:	701a      	strb	r2, [r3, #0]
      break;
 800b662:	e06f      	b.n	800b744 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	220d      	movs	r2, #13
 800b668:	701a      	strb	r2, [r3, #0]
      break;
 800b66a:	e06b      	b.n	800b744 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b672:	2b00      	cmp	r3, #0
 800b674:	d017      	beq.n	800b6a6 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b67c:	691b      	ldr	r3, [r3, #16]
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	4798      	blx	r3
 800b682:	4603      	mov	r3, r0
 800b684:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b686:	7bbb      	ldrb	r3, [r7, #14]
 800b688:	b2db      	uxtb	r3, r3
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d103      	bne.n	800b696 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	220b      	movs	r2, #11
 800b692:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b694:	e058      	b.n	800b748 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 800b696:	7bbb      	ldrb	r3, [r7, #14]
 800b698:	b2db      	uxtb	r3, r3
 800b69a:	2b02      	cmp	r3, #2
 800b69c:	d154      	bne.n	800b748 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	220d      	movs	r2, #13
 800b6a2:	701a      	strb	r2, [r3, #0]
      break;
 800b6a4:	e050      	b.n	800b748 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	220d      	movs	r2, #13
 800b6aa:	701a      	strb	r2, [r3, #0]
      break;
 800b6ac:	e04c      	b.n	800b748 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d049      	beq.n	800b74c <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b6be:	695b      	ldr	r3, [r3, #20]
 800b6c0:	6878      	ldr	r0, [r7, #4]
 800b6c2:	4798      	blx	r3
      }
      break;
 800b6c4:	e042      	b.n	800b74c <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800b6ce:	6878      	ldr	r0, [r7, #4]
 800b6d0:	f7ff fd72 	bl	800b1b8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d009      	beq.n	800b6f2 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d005      	beq.n	800b708 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b702:	2105      	movs	r1, #5
 800b704:	6878      	ldr	r0, [r7, #4]
 800b706:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800b70e:	b2db      	uxtb	r3, r3
 800b710:	2b01      	cmp	r3, #1
 800b712:	d107      	bne.n	800b724 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	2200      	movs	r2, #0
 800b718:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f7ff fe2b 	bl	800b378 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b722:	e014      	b.n	800b74e <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f003 fd3d 	bl	800f1a4 <USBH_LL_Start>
      break;
 800b72a:	e010      	b.n	800b74e <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 800b72c:	bf00      	nop
 800b72e:	e00e      	b.n	800b74e <USBH_Process+0x3b6>
      break;
 800b730:	bf00      	nop
 800b732:	e00c      	b.n	800b74e <USBH_Process+0x3b6>
      break;
 800b734:	bf00      	nop
 800b736:	e00a      	b.n	800b74e <USBH_Process+0x3b6>
    break;
 800b738:	bf00      	nop
 800b73a:	e008      	b.n	800b74e <USBH_Process+0x3b6>
      break;
 800b73c:	bf00      	nop
 800b73e:	e006      	b.n	800b74e <USBH_Process+0x3b6>
      break;
 800b740:	bf00      	nop
 800b742:	e004      	b.n	800b74e <USBH_Process+0x3b6>
      break;
 800b744:	bf00      	nop
 800b746:	e002      	b.n	800b74e <USBH_Process+0x3b6>
      break;
 800b748:	bf00      	nop
 800b74a:	e000      	b.n	800b74e <USBH_Process+0x3b6>
      break;
 800b74c:	bf00      	nop
  }
  return USBH_OK;
 800b74e:	2300      	movs	r3, #0
}
 800b750:	4618      	mov	r0, r3
 800b752:	3710      	adds	r7, #16
 800b754:	46bd      	mov	sp, r7
 800b756:	bd80      	pop	{r7, pc}

0800b758 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b088      	sub	sp, #32
 800b75c:	af04      	add	r7, sp, #16
 800b75e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b760:	2301      	movs	r3, #1
 800b762:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800b764:	2301      	movs	r3, #1
 800b766:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	785b      	ldrb	r3, [r3, #1]
 800b76c:	2b07      	cmp	r3, #7
 800b76e:	f200 81c1 	bhi.w	800baf4 <USBH_HandleEnum+0x39c>
 800b772:	a201      	add	r2, pc, #4	; (adr r2, 800b778 <USBH_HandleEnum+0x20>)
 800b774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b778:	0800b799 	.word	0x0800b799
 800b77c:	0800b857 	.word	0x0800b857
 800b780:	0800b8c1 	.word	0x0800b8c1
 800b784:	0800b94f 	.word	0x0800b94f
 800b788:	0800b9b9 	.word	0x0800b9b9
 800b78c:	0800ba29 	.word	0x0800ba29
 800b790:	0800ba6f 	.word	0x0800ba6f
 800b794:	0800bab5 	.word	0x0800bab5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800b798:	2108      	movs	r1, #8
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	f000 fa50 	bl	800bc40 <USBH_Get_DevDesc>
 800b7a0:	4603      	mov	r3, r0
 800b7a2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b7a4:	7bbb      	ldrb	r3, [r7, #14]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d130      	bne.n	800b80c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	7919      	ldrb	r1, [r3, #4]
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800b7ca:	687a      	ldr	r2, [r7, #4]
 800b7cc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b7ce:	b292      	uxth	r2, r2
 800b7d0:	9202      	str	r2, [sp, #8]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	9201      	str	r2, [sp, #4]
 800b7d6:	9300      	str	r3, [sp, #0]
 800b7d8:	4603      	mov	r3, r0
 800b7da:	2280      	movs	r2, #128	; 0x80
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	f000 ff79 	bl	800c6d4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	7959      	ldrb	r1, [r3, #5]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800b7f2:	687a      	ldr	r2, [r7, #4]
 800b7f4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b7f6:	b292      	uxth	r2, r2
 800b7f8:	9202      	str	r2, [sp, #8]
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	9201      	str	r2, [sp, #4]
 800b7fe:	9300      	str	r3, [sp, #0]
 800b800:	4603      	mov	r3, r0
 800b802:	2200      	movs	r2, #0
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f000 ff65 	bl	800c6d4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b80a:	e175      	b.n	800baf8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b80c:	7bbb      	ldrb	r3, [r7, #14]
 800b80e:	2b03      	cmp	r3, #3
 800b810:	f040 8172 	bne.w	800baf8 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b81a:	3301      	adds	r3, #1
 800b81c:	b2da      	uxtb	r2, r3
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b82a:	2b03      	cmp	r3, #3
 800b82c:	d903      	bls.n	800b836 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	220d      	movs	r2, #13
 800b832:	701a      	strb	r2, [r3, #0]
      break;
 800b834:	e160      	b.n	800baf8 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	795b      	ldrb	r3, [r3, #5]
 800b83a:	4619      	mov	r1, r3
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f000 ff99 	bl	800c774 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	791b      	ldrb	r3, [r3, #4]
 800b846:	4619      	mov	r1, r3
 800b848:	6878      	ldr	r0, [r7, #4]
 800b84a:	f000 ff93 	bl	800c774 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2200      	movs	r2, #0
 800b852:	701a      	strb	r2, [r3, #0]
      break;
 800b854:	e150      	b.n	800baf8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800b856:	2112      	movs	r1, #18
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f000 f9f1 	bl	800bc40 <USBH_Get_DevDesc>
 800b85e:	4603      	mov	r3, r0
 800b860:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b862:	7bbb      	ldrb	r3, [r7, #14]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d103      	bne.n	800b870 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2202      	movs	r2, #2
 800b86c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b86e:	e145      	b.n	800bafc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b870:	7bbb      	ldrb	r3, [r7, #14]
 800b872:	2b03      	cmp	r3, #3
 800b874:	f040 8142 	bne.w	800bafc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b87e:	3301      	adds	r3, #1
 800b880:	b2da      	uxtb	r2, r3
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b88e:	2b03      	cmp	r3, #3
 800b890:	d903      	bls.n	800b89a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	220d      	movs	r2, #13
 800b896:	701a      	strb	r2, [r3, #0]
      break;
 800b898:	e130      	b.n	800bafc <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	795b      	ldrb	r3, [r3, #5]
 800b89e:	4619      	mov	r1, r3
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f000 ff67 	bl	800c774 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	791b      	ldrb	r3, [r3, #4]
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	6878      	ldr	r0, [r7, #4]
 800b8ae:	f000 ff61 	bl	800c774 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	701a      	strb	r2, [r3, #0]
      break;
 800b8be:	e11d      	b.n	800bafc <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b8c0:	2101      	movs	r1, #1
 800b8c2:	6878      	ldr	r0, [r7, #4]
 800b8c4:	f000 fa68 	bl	800bd98 <USBH_SetAddress>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b8cc:	7bbb      	ldrb	r3, [r7, #14]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d132      	bne.n	800b938 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800b8d2:	2002      	movs	r0, #2
 800b8d4:	f003 fdfe 	bl	800f4d4 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2201      	movs	r2, #1
 800b8dc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2203      	movs	r2, #3
 800b8e4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	7919      	ldrb	r1, [r3, #4]
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800b8f6:	687a      	ldr	r2, [r7, #4]
 800b8f8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b8fa:	b292      	uxth	r2, r2
 800b8fc:	9202      	str	r2, [sp, #8]
 800b8fe:	2200      	movs	r2, #0
 800b900:	9201      	str	r2, [sp, #4]
 800b902:	9300      	str	r3, [sp, #0]
 800b904:	4603      	mov	r3, r0
 800b906:	2280      	movs	r2, #128	; 0x80
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f000 fee3 	bl	800c6d4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	7959      	ldrb	r1, [r3, #5]
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800b91e:	687a      	ldr	r2, [r7, #4]
 800b920:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b922:	b292      	uxth	r2, r2
 800b924:	9202      	str	r2, [sp, #8]
 800b926:	2200      	movs	r2, #0
 800b928:	9201      	str	r2, [sp, #4]
 800b92a:	9300      	str	r3, [sp, #0]
 800b92c:	4603      	mov	r3, r0
 800b92e:	2200      	movs	r2, #0
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	f000 fecf 	bl	800c6d4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b936:	e0e3      	b.n	800bb00 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b938:	7bbb      	ldrb	r3, [r7, #14]
 800b93a:	2b03      	cmp	r3, #3
 800b93c:	f040 80e0 	bne.w	800bb00 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	220d      	movs	r2, #13
 800b944:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2200      	movs	r2, #0
 800b94a:	705a      	strb	r2, [r3, #1]
      break;
 800b94c:	e0d8      	b.n	800bb00 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b94e:	2109      	movs	r1, #9
 800b950:	6878      	ldr	r0, [r7, #4]
 800b952:	f000 f99d 	bl	800bc90 <USBH_Get_CfgDesc>
 800b956:	4603      	mov	r3, r0
 800b958:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b95a:	7bbb      	ldrb	r3, [r7, #14]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d103      	bne.n	800b968 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2204      	movs	r2, #4
 800b964:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b966:	e0cd      	b.n	800bb04 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b968:	7bbb      	ldrb	r3, [r7, #14]
 800b96a:	2b03      	cmp	r3, #3
 800b96c:	f040 80ca 	bne.w	800bb04 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b976:	3301      	adds	r3, #1
 800b978:	b2da      	uxtb	r2, r3
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b986:	2b03      	cmp	r3, #3
 800b988:	d903      	bls.n	800b992 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	220d      	movs	r2, #13
 800b98e:	701a      	strb	r2, [r3, #0]
      break;
 800b990:	e0b8      	b.n	800bb04 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	795b      	ldrb	r3, [r3, #5]
 800b996:	4619      	mov	r1, r3
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 feeb 	bl	800c774 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	791b      	ldrb	r3, [r3, #4]
 800b9a2:	4619      	mov	r1, r3
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f000 fee5 	bl	800c774 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	701a      	strb	r2, [r3, #0]
      break;
 800b9b6:	e0a5      	b.n	800bb04 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800b9be:	4619      	mov	r1, r3
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f000 f965 	bl	800bc90 <USBH_Get_CfgDesc>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b9ca:	7bbb      	ldrb	r3, [r7, #14]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d103      	bne.n	800b9d8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2205      	movs	r2, #5
 800b9d4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b9d6:	e097      	b.n	800bb08 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b9d8:	7bbb      	ldrb	r3, [r7, #14]
 800b9da:	2b03      	cmp	r3, #3
 800b9dc:	f040 8094 	bne.w	800bb08 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b9e6:	3301      	adds	r3, #1
 800b9e8:	b2da      	uxtb	r2, r3
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b9f6:	2b03      	cmp	r3, #3
 800b9f8:	d903      	bls.n	800ba02 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	220d      	movs	r2, #13
 800b9fe:	701a      	strb	r2, [r3, #0]
      break;
 800ba00:	e082      	b.n	800bb08 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	795b      	ldrb	r3, [r3, #5]
 800ba06:	4619      	mov	r1, r3
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f000 feb3 	bl	800c774 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	791b      	ldrb	r3, [r3, #4]
 800ba12:	4619      	mov	r1, r3
 800ba14:	6878      	ldr	r0, [r7, #4]
 800ba16:	f000 fead 	bl	800c774 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2200      	movs	r2, #0
 800ba24:	701a      	strb	r2, [r3, #0]
      break;
 800ba26:	e06f      	b.n	800bb08 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d019      	beq.n	800ba66 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ba3e:	23ff      	movs	r3, #255	; 0xff
 800ba40:	6878      	ldr	r0, [r7, #4]
 800ba42:	f000 f949 	bl	800bcd8 <USBH_Get_StringDesc>
 800ba46:	4603      	mov	r3, r0
 800ba48:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ba4a:	7bbb      	ldrb	r3, [r7, #14]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d103      	bne.n	800ba58 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2206      	movs	r2, #6
 800ba54:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800ba56:	e059      	b.n	800bb0c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ba58:	7bbb      	ldrb	r3, [r7, #14]
 800ba5a:	2b03      	cmp	r3, #3
 800ba5c:	d156      	bne.n	800bb0c <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	2206      	movs	r2, #6
 800ba62:	705a      	strb	r2, [r3, #1]
      break;
 800ba64:	e052      	b.n	800bb0c <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	2206      	movs	r2, #6
 800ba6a:	705a      	strb	r2, [r3, #1]
      break;
 800ba6c:	e04e      	b.n	800bb0c <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d019      	beq.n	800baac <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ba84:	23ff      	movs	r3, #255	; 0xff
 800ba86:	6878      	ldr	r0, [r7, #4]
 800ba88:	f000 f926 	bl	800bcd8 <USBH_Get_StringDesc>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ba90:	7bbb      	ldrb	r3, [r7, #14]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d103      	bne.n	800ba9e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	2207      	movs	r2, #7
 800ba9a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800ba9c:	e038      	b.n	800bb10 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ba9e:	7bbb      	ldrb	r3, [r7, #14]
 800baa0:	2b03      	cmp	r3, #3
 800baa2:	d135      	bne.n	800bb10 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2207      	movs	r2, #7
 800baa8:	705a      	strb	r2, [r3, #1]
      break;
 800baaa:	e031      	b.n	800bb10 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2207      	movs	r2, #7
 800bab0:	705a      	strb	r2, [r3, #1]
      break;
 800bab2:	e02d      	b.n	800bb10 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800baba:	2b00      	cmp	r3, #0
 800babc:	d017      	beq.n	800baee <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800baca:	23ff      	movs	r3, #255	; 0xff
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	f000 f903 	bl	800bcd8 <USBH_Get_StringDesc>
 800bad2:	4603      	mov	r3, r0
 800bad4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bad6:	7bbb      	ldrb	r3, [r7, #14]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d102      	bne.n	800bae2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800badc:	2300      	movs	r3, #0
 800bade:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800bae0:	e018      	b.n	800bb14 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bae2:	7bbb      	ldrb	r3, [r7, #14]
 800bae4:	2b03      	cmp	r3, #3
 800bae6:	d115      	bne.n	800bb14 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800bae8:	2300      	movs	r3, #0
 800baea:	73fb      	strb	r3, [r7, #15]
      break;
 800baec:	e012      	b.n	800bb14 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800baee:	2300      	movs	r3, #0
 800baf0:	73fb      	strb	r3, [r7, #15]
      break;
 800baf2:	e00f      	b.n	800bb14 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800baf4:	bf00      	nop
 800baf6:	e00e      	b.n	800bb16 <USBH_HandleEnum+0x3be>
      break;
 800baf8:	bf00      	nop
 800bafa:	e00c      	b.n	800bb16 <USBH_HandleEnum+0x3be>
      break;
 800bafc:	bf00      	nop
 800bafe:	e00a      	b.n	800bb16 <USBH_HandleEnum+0x3be>
      break;
 800bb00:	bf00      	nop
 800bb02:	e008      	b.n	800bb16 <USBH_HandleEnum+0x3be>
      break;
 800bb04:	bf00      	nop
 800bb06:	e006      	b.n	800bb16 <USBH_HandleEnum+0x3be>
      break;
 800bb08:	bf00      	nop
 800bb0a:	e004      	b.n	800bb16 <USBH_HandleEnum+0x3be>
      break;
 800bb0c:	bf00      	nop
 800bb0e:	e002      	b.n	800bb16 <USBH_HandleEnum+0x3be>
      break;
 800bb10:	bf00      	nop
 800bb12:	e000      	b.n	800bb16 <USBH_HandleEnum+0x3be>
      break;
 800bb14:	bf00      	nop
  }
  return Status;
 800bb16:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3710      	adds	r7, #16
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd80      	pop	{r7, pc}

0800bb20 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b083      	sub	sp, #12
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
 800bb28:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	683a      	ldr	r2, [r7, #0]
 800bb2e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800bb32:	bf00      	nop
 800bb34:	370c      	adds	r7, #12
 800bb36:	46bd      	mov	sp, r7
 800bb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3c:	4770      	bx	lr

0800bb3e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800bb3e:	b580      	push	{r7, lr}
 800bb40:	b082      	sub	sp, #8
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bb4c:	1c5a      	adds	r2, r3, #1
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	f000 f804 	bl	800bb62 <USBH_HandleSof>
}
 800bb5a:	bf00      	nop
 800bb5c:	3708      	adds	r7, #8
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	bd80      	pop	{r7, pc}

0800bb62 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800bb62:	b580      	push	{r7, lr}
 800bb64:	b082      	sub	sp, #8
 800bb66:	af00      	add	r7, sp, #0
 800bb68:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	781b      	ldrb	r3, [r3, #0]
 800bb6e:	b2db      	uxtb	r3, r3
 800bb70:	2b0b      	cmp	r3, #11
 800bb72:	d10a      	bne.n	800bb8a <USBH_HandleSof+0x28>
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d005      	beq.n	800bb8a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bb84:	699b      	ldr	r3, [r3, #24]
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	4798      	blx	r3
  }
}
 800bb8a:	bf00      	nop
 800bb8c:	3708      	adds	r7, #8
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	bd80      	pop	{r7, pc}

0800bb92 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800bb92:	b480      	push	{r7}
 800bb94:	b083      	sub	sp, #12
 800bb96:	af00      	add	r7, sp, #0
 800bb98:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800bba2:	bf00      	nop
}
 800bba4:	370c      	adds	r7, #12
 800bba6:	46bd      	mov	sp, r7
 800bba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbac:	4770      	bx	lr

0800bbae <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800bbae:	b480      	push	{r7}
 800bbb0:	b083      	sub	sp, #12
 800bbb2:	af00      	add	r7, sp, #0
 800bbb4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	2200      	movs	r2, #0
 800bbba:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800bbbe:	bf00      	nop
}
 800bbc0:	370c      	adds	r7, #12
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc8:	4770      	bx	lr

0800bbca <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800bbca:	b480      	push	{r7}
 800bbcc:	b083      	sub	sp, #12
 800bbce:	af00      	add	r7, sp, #0
 800bbd0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	2201      	movs	r2, #1
 800bbd6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	2200      	movs	r2, #0
 800bbde:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800bbea:	2300      	movs	r3, #0
}
 800bbec:	4618      	mov	r0, r3
 800bbee:	370c      	adds	r7, #12
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf6:	4770      	bx	lr

0800bbf8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b082      	sub	sp, #8
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2201      	movs	r2, #1
 800bc04:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2200      	movs	r2, #0
 800bc14:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800bc18:	6878      	ldr	r0, [r7, #4]
 800bc1a:	f003 fade 	bl	800f1da <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	791b      	ldrb	r3, [r3, #4]
 800bc22:	4619      	mov	r1, r3
 800bc24:	6878      	ldr	r0, [r7, #4]
 800bc26:	f000 fda5 	bl	800c774 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	795b      	ldrb	r3, [r3, #5]
 800bc2e:	4619      	mov	r1, r3
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f000 fd9f 	bl	800c774 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800bc36:	2300      	movs	r3, #0
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3708      	adds	r7, #8
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}

0800bc40 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b086      	sub	sp, #24
 800bc44:	af02      	add	r7, sp, #8
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	460b      	mov	r3, r1
 800bc4a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800bc52:	78fb      	ldrb	r3, [r7, #3]
 800bc54:	b29b      	uxth	r3, r3
 800bc56:	9300      	str	r3, [sp, #0]
 800bc58:	4613      	mov	r3, r2
 800bc5a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bc5e:	2100      	movs	r1, #0
 800bc60:	6878      	ldr	r0, [r7, #4]
 800bc62:	f000 f864 	bl	800bd2e <USBH_GetDescriptor>
 800bc66:	4603      	mov	r3, r0
 800bc68:	73fb      	strb	r3, [r7, #15]
 800bc6a:	7bfb      	ldrb	r3, [r7, #15]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d10a      	bne.n	800bc86 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	f203 3026 	addw	r0, r3, #806	; 0x326
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800bc7c:	78fa      	ldrb	r2, [r7, #3]
 800bc7e:	b292      	uxth	r2, r2
 800bc80:	4619      	mov	r1, r3
 800bc82:	f000 f918 	bl	800beb6 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800bc86:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	3710      	adds	r7, #16
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}

0800bc90 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b086      	sub	sp, #24
 800bc94:	af02      	add	r7, sp, #8
 800bc96:	6078      	str	r0, [r7, #4]
 800bc98:	460b      	mov	r3, r1
 800bc9a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	331c      	adds	r3, #28
 800bca0:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800bca2:	887b      	ldrh	r3, [r7, #2]
 800bca4:	9300      	str	r3, [sp, #0]
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bcac:	2100      	movs	r1, #0
 800bcae:	6878      	ldr	r0, [r7, #4]
 800bcb0:	f000 f83d 	bl	800bd2e <USBH_GetDescriptor>
 800bcb4:	4603      	mov	r3, r0
 800bcb6:	72fb      	strb	r3, [r7, #11]
 800bcb8:	7afb      	ldrb	r3, [r7, #11]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d107      	bne.n	800bcce <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800bcc4:	887a      	ldrh	r2, [r7, #2]
 800bcc6:	68f9      	ldr	r1, [r7, #12]
 800bcc8:	4618      	mov	r0, r3
 800bcca:	f000 f964 	bl	800bf96 <USBH_ParseCfgDesc>
  }

  return status;
 800bcce:	7afb      	ldrb	r3, [r7, #11]
}
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	3710      	adds	r7, #16
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	bd80      	pop	{r7, pc}

0800bcd8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800bcd8:	b580      	push	{r7, lr}
 800bcda:	b088      	sub	sp, #32
 800bcdc:	af02      	add	r7, sp, #8
 800bcde:	60f8      	str	r0, [r7, #12]
 800bce0:	607a      	str	r2, [r7, #4]
 800bce2:	461a      	mov	r2, r3
 800bce4:	460b      	mov	r3, r1
 800bce6:	72fb      	strb	r3, [r7, #11]
 800bce8:	4613      	mov	r3, r2
 800bcea:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800bcec:	7afb      	ldrb	r3, [r7, #11]
 800bcee:	b29b      	uxth	r3, r3
 800bcf0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800bcf4:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800bcfc:	893b      	ldrh	r3, [r7, #8]
 800bcfe:	9300      	str	r3, [sp, #0]
 800bd00:	460b      	mov	r3, r1
 800bd02:	2100      	movs	r1, #0
 800bd04:	68f8      	ldr	r0, [r7, #12]
 800bd06:	f000 f812 	bl	800bd2e <USBH_GetDescriptor>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	75fb      	strb	r3, [r7, #23]
 800bd0e:	7dfb      	ldrb	r3, [r7, #23]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d107      	bne.n	800bd24 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800bd1a:	893a      	ldrh	r2, [r7, #8]
 800bd1c:	6879      	ldr	r1, [r7, #4]
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f000 fa37 	bl	800c192 <USBH_ParseStringDesc>
  }

  return status;
 800bd24:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd26:	4618      	mov	r0, r3
 800bd28:	3718      	adds	r7, #24
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd80      	pop	{r7, pc}

0800bd2e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800bd2e:	b580      	push	{r7, lr}
 800bd30:	b084      	sub	sp, #16
 800bd32:	af00      	add	r7, sp, #0
 800bd34:	60f8      	str	r0, [r7, #12]
 800bd36:	607b      	str	r3, [r7, #4]
 800bd38:	460b      	mov	r3, r1
 800bd3a:	72fb      	strb	r3, [r7, #11]
 800bd3c:	4613      	mov	r3, r2
 800bd3e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	789b      	ldrb	r3, [r3, #2]
 800bd44:	2b01      	cmp	r3, #1
 800bd46:	d11c      	bne.n	800bd82 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800bd48:	7afb      	ldrb	r3, [r7, #11]
 800bd4a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bd4e:	b2da      	uxtb	r2, r3
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	2206      	movs	r2, #6
 800bd58:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	893a      	ldrh	r2, [r7, #8]
 800bd5e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800bd60:	893b      	ldrh	r3, [r7, #8]
 800bd62:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bd66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bd6a:	d104      	bne.n	800bd76 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	f240 4209 	movw	r2, #1033	; 0x409
 800bd72:	829a      	strh	r2, [r3, #20]
 800bd74:	e002      	b.n	800bd7c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	8b3a      	ldrh	r2, [r7, #24]
 800bd80:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800bd82:	8b3b      	ldrh	r3, [r7, #24]
 800bd84:	461a      	mov	r2, r3
 800bd86:	6879      	ldr	r1, [r7, #4]
 800bd88:	68f8      	ldr	r0, [r7, #12]
 800bd8a:	f000 fa50 	bl	800c22e <USBH_CtlReq>
 800bd8e:	4603      	mov	r3, r0
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3710      	adds	r7, #16
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bd80      	pop	{r7, pc}

0800bd98 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b082      	sub	sp, #8
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
 800bda0:	460b      	mov	r3, r1
 800bda2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	789b      	ldrb	r3, [r3, #2]
 800bda8:	2b01      	cmp	r3, #1
 800bdaa:	d10f      	bne.n	800bdcc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2200      	movs	r2, #0
 800bdb0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2205      	movs	r2, #5
 800bdb6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800bdb8:	78fb      	ldrb	r3, [r7, #3]
 800bdba:	b29a      	uxth	r2, r3
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800bdcc:	2200      	movs	r2, #0
 800bdce:	2100      	movs	r1, #0
 800bdd0:	6878      	ldr	r0, [r7, #4]
 800bdd2:	f000 fa2c 	bl	800c22e <USBH_CtlReq>
 800bdd6:	4603      	mov	r3, r0
}
 800bdd8:	4618      	mov	r0, r3
 800bdda:	3708      	adds	r7, #8
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bd80      	pop	{r7, pc}

0800bde0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b082      	sub	sp, #8
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
 800bde8:	460b      	mov	r3, r1
 800bdea:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	789b      	ldrb	r3, [r3, #2]
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	d10e      	bne.n	800be12 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2209      	movs	r2, #9
 800bdfe:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	887a      	ldrh	r2, [r7, #2]
 800be04:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2200      	movs	r2, #0
 800be0a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2200      	movs	r2, #0
 800be10:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800be12:	2200      	movs	r2, #0
 800be14:	2100      	movs	r1, #0
 800be16:	6878      	ldr	r0, [r7, #4]
 800be18:	f000 fa09 	bl	800c22e <USBH_CtlReq>
 800be1c:	4603      	mov	r3, r0
}
 800be1e:	4618      	mov	r0, r3
 800be20:	3708      	adds	r7, #8
 800be22:	46bd      	mov	sp, r7
 800be24:	bd80      	pop	{r7, pc}

0800be26 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800be26:	b580      	push	{r7, lr}
 800be28:	b082      	sub	sp, #8
 800be2a:	af00      	add	r7, sp, #0
 800be2c:	6078      	str	r0, [r7, #4]
 800be2e:	460b      	mov	r3, r1
 800be30:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	789b      	ldrb	r3, [r3, #2]
 800be36:	2b01      	cmp	r3, #1
 800be38:	d10f      	bne.n	800be5a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2200      	movs	r2, #0
 800be3e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2203      	movs	r2, #3
 800be44:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800be46:	78fb      	ldrb	r3, [r7, #3]
 800be48:	b29a      	uxth	r2, r3
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	2200      	movs	r2, #0
 800be52:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	2200      	movs	r2, #0
 800be58:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800be5a:	2200      	movs	r2, #0
 800be5c:	2100      	movs	r1, #0
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f000 f9e5 	bl	800c22e <USBH_CtlReq>
 800be64:	4603      	mov	r3, r0
}
 800be66:	4618      	mov	r0, r3
 800be68:	3708      	adds	r7, #8
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}

0800be6e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800be6e:	b580      	push	{r7, lr}
 800be70:	b082      	sub	sp, #8
 800be72:	af00      	add	r7, sp, #0
 800be74:	6078      	str	r0, [r7, #4]
 800be76:	460b      	mov	r3, r1
 800be78:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	789b      	ldrb	r3, [r3, #2]
 800be7e:	2b01      	cmp	r3, #1
 800be80:	d10f      	bne.n	800bea2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2202      	movs	r2, #2
 800be86:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2201      	movs	r2, #1
 800be8c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2200      	movs	r2, #0
 800be92:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800be94:	78fb      	ldrb	r3, [r7, #3]
 800be96:	b29a      	uxth	r2, r3
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2200      	movs	r2, #0
 800bea0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800bea2:	2200      	movs	r2, #0
 800bea4:	2100      	movs	r1, #0
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	f000 f9c1 	bl	800c22e <USBH_CtlReq>
 800beac:	4603      	mov	r3, r0
}
 800beae:	4618      	mov	r0, r3
 800beb0:	3708      	adds	r7, #8
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}

0800beb6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800beb6:	b480      	push	{r7}
 800beb8:	b085      	sub	sp, #20
 800beba:	af00      	add	r7, sp, #0
 800bebc:	60f8      	str	r0, [r7, #12]
 800bebe:	60b9      	str	r1, [r7, #8]
 800bec0:	4613      	mov	r3, r2
 800bec2:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	781a      	ldrb	r2, [r3, #0]
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800becc:	68bb      	ldr	r3, [r7, #8]
 800bece:	785a      	ldrb	r2, [r3, #1]
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	3302      	adds	r3, #2
 800bed8:	781b      	ldrb	r3, [r3, #0]
 800beda:	b29a      	uxth	r2, r3
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	3303      	adds	r3, #3
 800bee0:	781b      	ldrb	r3, [r3, #0]
 800bee2:	b29b      	uxth	r3, r3
 800bee4:	021b      	lsls	r3, r3, #8
 800bee6:	b29b      	uxth	r3, r3
 800bee8:	4313      	orrs	r3, r2
 800beea:	b29a      	uxth	r2, r3
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	791a      	ldrb	r2, [r3, #4]
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800bef8:	68bb      	ldr	r3, [r7, #8]
 800befa:	795a      	ldrb	r2, [r3, #5]
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	799a      	ldrb	r2, [r3, #6]
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800bf08:	68bb      	ldr	r3, [r7, #8]
 800bf0a:	79da      	ldrb	r2, [r3, #7]
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800bf10:	88fb      	ldrh	r3, [r7, #6]
 800bf12:	2b08      	cmp	r3, #8
 800bf14:	d939      	bls.n	800bf8a <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800bf16:	68bb      	ldr	r3, [r7, #8]
 800bf18:	3308      	adds	r3, #8
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	b29a      	uxth	r2, r3
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	3309      	adds	r3, #9
 800bf22:	781b      	ldrb	r3, [r3, #0]
 800bf24:	b29b      	uxth	r3, r3
 800bf26:	021b      	lsls	r3, r3, #8
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	b29a      	uxth	r2, r3
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	330a      	adds	r3, #10
 800bf36:	781b      	ldrb	r3, [r3, #0]
 800bf38:	b29a      	uxth	r2, r3
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	330b      	adds	r3, #11
 800bf3e:	781b      	ldrb	r3, [r3, #0]
 800bf40:	b29b      	uxth	r3, r3
 800bf42:	021b      	lsls	r3, r3, #8
 800bf44:	b29b      	uxth	r3, r3
 800bf46:	4313      	orrs	r3, r2
 800bf48:	b29a      	uxth	r2, r3
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	330c      	adds	r3, #12
 800bf52:	781b      	ldrb	r3, [r3, #0]
 800bf54:	b29a      	uxth	r2, r3
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	330d      	adds	r3, #13
 800bf5a:	781b      	ldrb	r3, [r3, #0]
 800bf5c:	b29b      	uxth	r3, r3
 800bf5e:	021b      	lsls	r3, r3, #8
 800bf60:	b29b      	uxth	r3, r3
 800bf62:	4313      	orrs	r3, r2
 800bf64:	b29a      	uxth	r2, r3
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	7b9a      	ldrb	r2, [r3, #14]
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800bf72:	68bb      	ldr	r3, [r7, #8]
 800bf74:	7bda      	ldrb	r2, [r3, #15]
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	7c1a      	ldrb	r2, [r3, #16]
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800bf82:	68bb      	ldr	r3, [r7, #8]
 800bf84:	7c5a      	ldrb	r2, [r3, #17]
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	745a      	strb	r2, [r3, #17]
  }
}
 800bf8a:	bf00      	nop
 800bf8c:	3714      	adds	r7, #20
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf94:	4770      	bx	lr

0800bf96 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800bf96:	b580      	push	{r7, lr}
 800bf98:	b08a      	sub	sp, #40	; 0x28
 800bf9a:	af00      	add	r7, sp, #0
 800bf9c:	60f8      	str	r0, [r7, #12]
 800bf9e:	60b9      	str	r1, [r7, #8]
 800bfa0:	4613      	mov	r3, r2
 800bfa2:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800bfae:	2300      	movs	r3, #0
 800bfb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	781a      	ldrb	r2, [r3, #0]
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	785a      	ldrb	r2, [r3, #1]
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	3302      	adds	r3, #2
 800bfcc:	781b      	ldrb	r3, [r3, #0]
 800bfce:	b29a      	uxth	r2, r3
 800bfd0:	68bb      	ldr	r3, [r7, #8]
 800bfd2:	3303      	adds	r3, #3
 800bfd4:	781b      	ldrb	r3, [r3, #0]
 800bfd6:	b29b      	uxth	r3, r3
 800bfd8:	021b      	lsls	r3, r3, #8
 800bfda:	b29b      	uxth	r3, r3
 800bfdc:	4313      	orrs	r3, r2
 800bfde:	b29a      	uxth	r2, r3
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	791a      	ldrb	r2, [r3, #4]
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	795a      	ldrb	r2, [r3, #5]
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	799a      	ldrb	r2, [r3, #6]
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	79da      	ldrb	r2, [r3, #7]
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800c004:	68bb      	ldr	r3, [r7, #8]
 800c006:	7a1a      	ldrb	r2, [r3, #8]
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c00c:	88fb      	ldrh	r3, [r7, #6]
 800c00e:	2b09      	cmp	r3, #9
 800c010:	d95f      	bls.n	800c0d2 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800c012:	2309      	movs	r3, #9
 800c014:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800c016:	2300      	movs	r3, #0
 800c018:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c01a:	e051      	b.n	800c0c0 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c01c:	f107 0316 	add.w	r3, r7, #22
 800c020:	4619      	mov	r1, r3
 800c022:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c024:	f000 f8e8 	bl	800c1f8 <USBH_GetNextDesc>
 800c028:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800c02a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c02c:	785b      	ldrb	r3, [r3, #1]
 800c02e:	2b04      	cmp	r3, #4
 800c030:	d146      	bne.n	800c0c0 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800c032:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c036:	221a      	movs	r2, #26
 800c038:	fb02 f303 	mul.w	r3, r2, r3
 800c03c:	3308      	adds	r3, #8
 800c03e:	68fa      	ldr	r2, [r7, #12]
 800c040:	4413      	add	r3, r2
 800c042:	3302      	adds	r3, #2
 800c044:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800c046:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c048:	69f8      	ldr	r0, [r7, #28]
 800c04a:	f000 f846 	bl	800c0da <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c04e:	2300      	movs	r3, #0
 800c050:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800c054:	2300      	movs	r3, #0
 800c056:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c058:	e022      	b.n	800c0a0 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c05a:	f107 0316 	add.w	r3, r7, #22
 800c05e:	4619      	mov	r1, r3
 800c060:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c062:	f000 f8c9 	bl	800c1f8 <USBH_GetNextDesc>
 800c066:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800c068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c06a:	785b      	ldrb	r3, [r3, #1]
 800c06c:	2b05      	cmp	r3, #5
 800c06e:	d117      	bne.n	800c0a0 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c070:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c074:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800c078:	3201      	adds	r2, #1
 800c07a:	00d2      	lsls	r2, r2, #3
 800c07c:	211a      	movs	r1, #26
 800c07e:	fb01 f303 	mul.w	r3, r1, r3
 800c082:	4413      	add	r3, r2
 800c084:	3308      	adds	r3, #8
 800c086:	68fa      	ldr	r2, [r7, #12]
 800c088:	4413      	add	r3, r2
 800c08a:	3304      	adds	r3, #4
 800c08c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800c08e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c090:	69b8      	ldr	r0, [r7, #24]
 800c092:	f000 f851 	bl	800c138 <USBH_ParseEPDesc>
            ep_ix++;
 800c096:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800c09a:	3301      	adds	r3, #1
 800c09c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c0a0:	69fb      	ldr	r3, [r7, #28]
 800c0a2:	791b      	ldrb	r3, [r3, #4]
 800c0a4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800c0a8:	429a      	cmp	r2, r3
 800c0aa:	d204      	bcs.n	800c0b6 <USBH_ParseCfgDesc+0x120>
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	885a      	ldrh	r2, [r3, #2]
 800c0b0:	8afb      	ldrh	r3, [r7, #22]
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d8d1      	bhi.n	800c05a <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800c0b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c0ba:	3301      	adds	r3, #1
 800c0bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c0c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c0c4:	2b01      	cmp	r3, #1
 800c0c6:	d804      	bhi.n	800c0d2 <USBH_ParseCfgDesc+0x13c>
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	885a      	ldrh	r2, [r3, #2]
 800c0cc:	8afb      	ldrh	r3, [r7, #22]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d8a4      	bhi.n	800c01c <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800c0d2:	bf00      	nop
 800c0d4:	3728      	adds	r7, #40	; 0x28
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	bd80      	pop	{r7, pc}

0800c0da <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800c0da:	b480      	push	{r7}
 800c0dc:	b083      	sub	sp, #12
 800c0de:	af00      	add	r7, sp, #0
 800c0e0:	6078      	str	r0, [r7, #4]
 800c0e2:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800c0e4:	683b      	ldr	r3, [r7, #0]
 800c0e6:	781a      	ldrb	r2, [r3, #0]
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800c0ec:	683b      	ldr	r3, [r7, #0]
 800c0ee:	785a      	ldrb	r2, [r3, #1]
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	789a      	ldrb	r2, [r3, #2]
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	78da      	ldrb	r2, [r3, #3]
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	791a      	ldrb	r2, [r3, #4]
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	795a      	ldrb	r2, [r3, #5]
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800c114:	683b      	ldr	r3, [r7, #0]
 800c116:	799a      	ldrb	r2, [r3, #6]
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	79da      	ldrb	r2, [r3, #7]
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800c124:	683b      	ldr	r3, [r7, #0]
 800c126:	7a1a      	ldrb	r2, [r3, #8]
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	721a      	strb	r2, [r3, #8]
}
 800c12c:	bf00      	nop
 800c12e:	370c      	adds	r7, #12
 800c130:	46bd      	mov	sp, r7
 800c132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c136:	4770      	bx	lr

0800c138 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800c138:	b480      	push	{r7}
 800c13a:	b083      	sub	sp, #12
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
 800c140:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	781a      	ldrb	r2, [r3, #0]
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800c14a:	683b      	ldr	r3, [r7, #0]
 800c14c:	785a      	ldrb	r2, [r3, #1]
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	789a      	ldrb	r2, [r3, #2]
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	78da      	ldrb	r2, [r3, #3]
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800c162:	683b      	ldr	r3, [r7, #0]
 800c164:	3304      	adds	r3, #4
 800c166:	781b      	ldrb	r3, [r3, #0]
 800c168:	b29a      	uxth	r2, r3
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	3305      	adds	r3, #5
 800c16e:	781b      	ldrb	r3, [r3, #0]
 800c170:	b29b      	uxth	r3, r3
 800c172:	021b      	lsls	r3, r3, #8
 800c174:	b29b      	uxth	r3, r3
 800c176:	4313      	orrs	r3, r2
 800c178:	b29a      	uxth	r2, r3
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	799a      	ldrb	r2, [r3, #6]
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	719a      	strb	r2, [r3, #6]
}
 800c186:	bf00      	nop
 800c188:	370c      	adds	r7, #12
 800c18a:	46bd      	mov	sp, r7
 800c18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c190:	4770      	bx	lr

0800c192 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c192:	b480      	push	{r7}
 800c194:	b087      	sub	sp, #28
 800c196:	af00      	add	r7, sp, #0
 800c198:	60f8      	str	r0, [r7, #12]
 800c19a:	60b9      	str	r1, [r7, #8]
 800c19c:	4613      	mov	r3, r2
 800c19e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	3301      	adds	r3, #1
 800c1a4:	781b      	ldrb	r3, [r3, #0]
 800c1a6:	2b03      	cmp	r3, #3
 800c1a8:	d120      	bne.n	800c1ec <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	781b      	ldrb	r3, [r3, #0]
 800c1ae:	1e9a      	subs	r2, r3, #2
 800c1b0:	88fb      	ldrh	r3, [r7, #6]
 800c1b2:	4293      	cmp	r3, r2
 800c1b4:	bf28      	it	cs
 800c1b6:	4613      	movcs	r3, r2
 800c1b8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	3302      	adds	r3, #2
 800c1be:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	82fb      	strh	r3, [r7, #22]
 800c1c4:	e00b      	b.n	800c1de <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c1c6:	8afb      	ldrh	r3, [r7, #22]
 800c1c8:	68fa      	ldr	r2, [r7, #12]
 800c1ca:	4413      	add	r3, r2
 800c1cc:	781a      	ldrb	r2, [r3, #0]
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	3301      	adds	r3, #1
 800c1d6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c1d8:	8afb      	ldrh	r3, [r7, #22]
 800c1da:	3302      	adds	r3, #2
 800c1dc:	82fb      	strh	r3, [r7, #22]
 800c1de:	8afa      	ldrh	r2, [r7, #22]
 800c1e0:	8abb      	ldrh	r3, [r7, #20]
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d3ef      	bcc.n	800c1c6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	701a      	strb	r2, [r3, #0]
  }
}
 800c1ec:	bf00      	nop
 800c1ee:	371c      	adds	r7, #28
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f6:	4770      	bx	lr

0800c1f8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800c1f8:	b480      	push	{r7}
 800c1fa:	b085      	sub	sp, #20
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
 800c200:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	881a      	ldrh	r2, [r3, #0]
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	781b      	ldrb	r3, [r3, #0]
 800c20a:	b29b      	uxth	r3, r3
 800c20c:	4413      	add	r3, r2
 800c20e:	b29a      	uxth	r2, r3
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	781b      	ldrb	r3, [r3, #0]
 800c218:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	4413      	add	r3, r2
 800c21e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c220:	68fb      	ldr	r3, [r7, #12]
}
 800c222:	4618      	mov	r0, r3
 800c224:	3714      	adds	r7, #20
 800c226:	46bd      	mov	sp, r7
 800c228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22c:	4770      	bx	lr

0800c22e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c22e:	b580      	push	{r7, lr}
 800c230:	b086      	sub	sp, #24
 800c232:	af00      	add	r7, sp, #0
 800c234:	60f8      	str	r0, [r7, #12]
 800c236:	60b9      	str	r1, [r7, #8]
 800c238:	4613      	mov	r3, r2
 800c23a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c23c:	2301      	movs	r3, #1
 800c23e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	789b      	ldrb	r3, [r3, #2]
 800c244:	2b01      	cmp	r3, #1
 800c246:	d002      	beq.n	800c24e <USBH_CtlReq+0x20>
 800c248:	2b02      	cmp	r3, #2
 800c24a:	d00f      	beq.n	800c26c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800c24c:	e027      	b.n	800c29e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	68ba      	ldr	r2, [r7, #8]
 800c252:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	88fa      	ldrh	r2, [r7, #6]
 800c258:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	2201      	movs	r2, #1
 800c25e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	2202      	movs	r2, #2
 800c264:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c266:	2301      	movs	r3, #1
 800c268:	75fb      	strb	r3, [r7, #23]
      break;
 800c26a:	e018      	b.n	800c29e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800c26c:	68f8      	ldr	r0, [r7, #12]
 800c26e:	f000 f81b 	bl	800c2a8 <USBH_HandleControl>
 800c272:	4603      	mov	r3, r0
 800c274:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c276:	7dfb      	ldrb	r3, [r7, #23]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d002      	beq.n	800c282 <USBH_CtlReq+0x54>
 800c27c:	7dfb      	ldrb	r3, [r7, #23]
 800c27e:	2b03      	cmp	r3, #3
 800c280:	d106      	bne.n	800c290 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	2201      	movs	r2, #1
 800c286:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	2200      	movs	r2, #0
 800c28c:	761a      	strb	r2, [r3, #24]
      break;
 800c28e:	e005      	b.n	800c29c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800c290:	7dfb      	ldrb	r3, [r7, #23]
 800c292:	2b02      	cmp	r3, #2
 800c294:	d102      	bne.n	800c29c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	2201      	movs	r2, #1
 800c29a:	709a      	strb	r2, [r3, #2]
      break;
 800c29c:	bf00      	nop
  }
  return status;
 800c29e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	3718      	adds	r7, #24
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	bd80      	pop	{r7, pc}

0800c2a8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b086      	sub	sp, #24
 800c2ac:	af02      	add	r7, sp, #8
 800c2ae:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	7e1b      	ldrb	r3, [r3, #24]
 800c2bc:	3b01      	subs	r3, #1
 800c2be:	2b0a      	cmp	r3, #10
 800c2c0:	f200 8158 	bhi.w	800c574 <USBH_HandleControl+0x2cc>
 800c2c4:	a201      	add	r2, pc, #4	; (adr r2, 800c2cc <USBH_HandleControl+0x24>)
 800c2c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2ca:	bf00      	nop
 800c2cc:	0800c2f9 	.word	0x0800c2f9
 800c2d0:	0800c313 	.word	0x0800c313
 800c2d4:	0800c37d 	.word	0x0800c37d
 800c2d8:	0800c3a3 	.word	0x0800c3a3
 800c2dc:	0800c3db 	.word	0x0800c3db
 800c2e0:	0800c407 	.word	0x0800c407
 800c2e4:	0800c459 	.word	0x0800c459
 800c2e8:	0800c47b 	.word	0x0800c47b
 800c2ec:	0800c4b7 	.word	0x0800c4b7
 800c2f0:	0800c4df 	.word	0x0800c4df
 800c2f4:	0800c51d 	.word	0x0800c51d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	f103 0110 	add.w	r1, r3, #16
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	795b      	ldrb	r3, [r3, #5]
 800c302:	461a      	mov	r2, r3
 800c304:	6878      	ldr	r0, [r7, #4]
 800c306:	f000 f945 	bl	800c594 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	2202      	movs	r2, #2
 800c30e:	761a      	strb	r2, [r3, #24]
      break;
 800c310:	e13b      	b.n	800c58a <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	795b      	ldrb	r3, [r3, #5]
 800c316:	4619      	mov	r1, r3
 800c318:	6878      	ldr	r0, [r7, #4]
 800c31a:	f003 f84b 	bl	800f3b4 <USBH_LL_GetURBState>
 800c31e:	4603      	mov	r3, r0
 800c320:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c322:	7bbb      	ldrb	r3, [r7, #14]
 800c324:	2b01      	cmp	r3, #1
 800c326:	d11e      	bne.n	800c366 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	7c1b      	ldrb	r3, [r3, #16]
 800c32c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c330:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	8adb      	ldrh	r3, [r3, #22]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d00a      	beq.n	800c350 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c33a:	7b7b      	ldrb	r3, [r7, #13]
 800c33c:	2b80      	cmp	r3, #128	; 0x80
 800c33e:	d103      	bne.n	800c348 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2203      	movs	r2, #3
 800c344:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800c346:	e117      	b.n	800c578 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2205      	movs	r2, #5
 800c34c:	761a      	strb	r2, [r3, #24]
      break;
 800c34e:	e113      	b.n	800c578 <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 800c350:	7b7b      	ldrb	r3, [r7, #13]
 800c352:	2b80      	cmp	r3, #128	; 0x80
 800c354:	d103      	bne.n	800c35e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2209      	movs	r2, #9
 800c35a:	761a      	strb	r2, [r3, #24]
      break;
 800c35c:	e10c      	b.n	800c578 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2207      	movs	r2, #7
 800c362:	761a      	strb	r2, [r3, #24]
      break;
 800c364:	e108      	b.n	800c578 <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c366:	7bbb      	ldrb	r3, [r7, #14]
 800c368:	2b04      	cmp	r3, #4
 800c36a:	d003      	beq.n	800c374 <USBH_HandleControl+0xcc>
 800c36c:	7bbb      	ldrb	r3, [r7, #14]
 800c36e:	2b02      	cmp	r3, #2
 800c370:	f040 8102 	bne.w	800c578 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	220b      	movs	r2, #11
 800c378:	761a      	strb	r2, [r3, #24]
      break;
 800c37a:	e0fd      	b.n	800c578 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c382:	b29a      	uxth	r2, r3
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	6899      	ldr	r1, [r3, #8]
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	899a      	ldrh	r2, [r3, #12]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	791b      	ldrb	r3, [r3, #4]
 800c394:	6878      	ldr	r0, [r7, #4]
 800c396:	f000 f93c 	bl	800c612 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	2204      	movs	r2, #4
 800c39e:	761a      	strb	r2, [r3, #24]
      break;
 800c3a0:	e0f3      	b.n	800c58a <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	791b      	ldrb	r3, [r3, #4]
 800c3a6:	4619      	mov	r1, r3
 800c3a8:	6878      	ldr	r0, [r7, #4]
 800c3aa:	f003 f803 	bl	800f3b4 <USBH_LL_GetURBState>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c3b2:	7bbb      	ldrb	r3, [r7, #14]
 800c3b4:	2b01      	cmp	r3, #1
 800c3b6:	d102      	bne.n	800c3be <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2209      	movs	r2, #9
 800c3bc:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800c3be:	7bbb      	ldrb	r3, [r7, #14]
 800c3c0:	2b05      	cmp	r3, #5
 800c3c2:	d102      	bne.n	800c3ca <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800c3c4:	2303      	movs	r3, #3
 800c3c6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800c3c8:	e0d8      	b.n	800c57c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800c3ca:	7bbb      	ldrb	r3, [r7, #14]
 800c3cc:	2b04      	cmp	r3, #4
 800c3ce:	f040 80d5 	bne.w	800c57c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	220b      	movs	r2, #11
 800c3d6:	761a      	strb	r2, [r3, #24]
      break;
 800c3d8:	e0d0      	b.n	800c57c <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	6899      	ldr	r1, [r3, #8]
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	899a      	ldrh	r2, [r3, #12]
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	7958      	ldrb	r0, [r3, #5]
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	9300      	str	r3, [sp, #0]
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f000 f8eb 	bl	800c5c8 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c3f8:	b29a      	uxth	r2, r3
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2206      	movs	r2, #6
 800c402:	761a      	strb	r2, [r3, #24]
      break;
 800c404:	e0c1      	b.n	800c58a <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	795b      	ldrb	r3, [r3, #5]
 800c40a:	4619      	mov	r1, r3
 800c40c:	6878      	ldr	r0, [r7, #4]
 800c40e:	f002 ffd1 	bl	800f3b4 <USBH_LL_GetURBState>
 800c412:	4603      	mov	r3, r0
 800c414:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c416:	7bbb      	ldrb	r3, [r7, #14]
 800c418:	2b01      	cmp	r3, #1
 800c41a:	d103      	bne.n	800c424 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	2207      	movs	r2, #7
 800c420:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800c422:	e0ad      	b.n	800c580 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 800c424:	7bbb      	ldrb	r3, [r7, #14]
 800c426:	2b05      	cmp	r3, #5
 800c428:	d105      	bne.n	800c436 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	220c      	movs	r2, #12
 800c42e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c430:	2303      	movs	r3, #3
 800c432:	73fb      	strb	r3, [r7, #15]
      break;
 800c434:	e0a4      	b.n	800c580 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c436:	7bbb      	ldrb	r3, [r7, #14]
 800c438:	2b02      	cmp	r3, #2
 800c43a:	d103      	bne.n	800c444 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2205      	movs	r2, #5
 800c440:	761a      	strb	r2, [r3, #24]
      break;
 800c442:	e09d      	b.n	800c580 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 800c444:	7bbb      	ldrb	r3, [r7, #14]
 800c446:	2b04      	cmp	r3, #4
 800c448:	f040 809a 	bne.w	800c580 <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	220b      	movs	r2, #11
 800c450:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800c452:	2302      	movs	r3, #2
 800c454:	73fb      	strb	r3, [r7, #15]
      break;
 800c456:	e093      	b.n	800c580 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	791b      	ldrb	r3, [r3, #4]
 800c45c:	2200      	movs	r2, #0
 800c45e:	2100      	movs	r1, #0
 800c460:	6878      	ldr	r0, [r7, #4]
 800c462:	f000 f8d6 	bl	800c612 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c46c:	b29a      	uxth	r2, r3
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2208      	movs	r2, #8
 800c476:	761a      	strb	r2, [r3, #24]

      break;
 800c478:	e087      	b.n	800c58a <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	791b      	ldrb	r3, [r3, #4]
 800c47e:	4619      	mov	r1, r3
 800c480:	6878      	ldr	r0, [r7, #4]
 800c482:	f002 ff97 	bl	800f3b4 <USBH_LL_GetURBState>
 800c486:	4603      	mov	r3, r0
 800c488:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c48a:	7bbb      	ldrb	r3, [r7, #14]
 800c48c:	2b01      	cmp	r3, #1
 800c48e:	d105      	bne.n	800c49c <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	220d      	movs	r2, #13
 800c494:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800c496:	2300      	movs	r3, #0
 800c498:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800c49a:	e073      	b.n	800c584 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 800c49c:	7bbb      	ldrb	r3, [r7, #14]
 800c49e:	2b04      	cmp	r3, #4
 800c4a0:	d103      	bne.n	800c4aa <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	220b      	movs	r2, #11
 800c4a6:	761a      	strb	r2, [r3, #24]
      break;
 800c4a8:	e06c      	b.n	800c584 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 800c4aa:	7bbb      	ldrb	r3, [r7, #14]
 800c4ac:	2b05      	cmp	r3, #5
 800c4ae:	d169      	bne.n	800c584 <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 800c4b0:	2303      	movs	r3, #3
 800c4b2:	73fb      	strb	r3, [r7, #15]
      break;
 800c4b4:	e066      	b.n	800c584 <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	795a      	ldrb	r2, [r3, #5]
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	9300      	str	r3, [sp, #0]
 800c4be:	4613      	mov	r3, r2
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	2100      	movs	r1, #0
 800c4c4:	6878      	ldr	r0, [r7, #4]
 800c4c6:	f000 f87f 	bl	800c5c8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c4d0:	b29a      	uxth	r2, r3
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	220a      	movs	r2, #10
 800c4da:	761a      	strb	r2, [r3, #24]
      break;
 800c4dc:	e055      	b.n	800c58a <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	795b      	ldrb	r3, [r3, #5]
 800c4e2:	4619      	mov	r1, r3
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f002 ff65 	bl	800f3b4 <USBH_LL_GetURBState>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800c4ee:	7bbb      	ldrb	r3, [r7, #14]
 800c4f0:	2b01      	cmp	r3, #1
 800c4f2:	d105      	bne.n	800c500 <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	220d      	movs	r2, #13
 800c4fc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800c4fe:	e043      	b.n	800c588 <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c500:	7bbb      	ldrb	r3, [r7, #14]
 800c502:	2b02      	cmp	r3, #2
 800c504:	d103      	bne.n	800c50e <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2209      	movs	r2, #9
 800c50a:	761a      	strb	r2, [r3, #24]
      break;
 800c50c:	e03c      	b.n	800c588 <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 800c50e:	7bbb      	ldrb	r3, [r7, #14]
 800c510:	2b04      	cmp	r3, #4
 800c512:	d139      	bne.n	800c588 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	220b      	movs	r2, #11
 800c518:	761a      	strb	r2, [r3, #24]
      break;
 800c51a:	e035      	b.n	800c588 <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	7e5b      	ldrb	r3, [r3, #25]
 800c520:	3301      	adds	r3, #1
 800c522:	b2da      	uxtb	r2, r3
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	765a      	strb	r2, [r3, #25]
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	7e5b      	ldrb	r3, [r3, #25]
 800c52c:	2b02      	cmp	r3, #2
 800c52e:	d806      	bhi.n	800c53e <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2201      	movs	r2, #1
 800c534:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	2201      	movs	r2, #1
 800c53a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800c53c:	e025      	b.n	800c58a <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c544:	2106      	movs	r1, #6
 800c546:	6878      	ldr	r0, [r7, #4]
 800c548:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	2200      	movs	r2, #0
 800c54e:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	795b      	ldrb	r3, [r3, #5]
 800c554:	4619      	mov	r1, r3
 800c556:	6878      	ldr	r0, [r7, #4]
 800c558:	f000 f90c 	bl	800c774 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	791b      	ldrb	r3, [r3, #4]
 800c560:	4619      	mov	r1, r3
 800c562:	6878      	ldr	r0, [r7, #4]
 800c564:	f000 f906 	bl	800c774 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	2200      	movs	r2, #0
 800c56c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800c56e:	2302      	movs	r3, #2
 800c570:	73fb      	strb	r3, [r7, #15]
      break;
 800c572:	e00a      	b.n	800c58a <USBH_HandleControl+0x2e2>

    default:
      break;
 800c574:	bf00      	nop
 800c576:	e008      	b.n	800c58a <USBH_HandleControl+0x2e2>
      break;
 800c578:	bf00      	nop
 800c57a:	e006      	b.n	800c58a <USBH_HandleControl+0x2e2>
      break;
 800c57c:	bf00      	nop
 800c57e:	e004      	b.n	800c58a <USBH_HandleControl+0x2e2>
      break;
 800c580:	bf00      	nop
 800c582:	e002      	b.n	800c58a <USBH_HandleControl+0x2e2>
      break;
 800c584:	bf00      	nop
 800c586:	e000      	b.n	800c58a <USBH_HandleControl+0x2e2>
      break;
 800c588:	bf00      	nop
  }

  return status;
 800c58a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c58c:	4618      	mov	r0, r3
 800c58e:	3710      	adds	r7, #16
 800c590:	46bd      	mov	sp, r7
 800c592:	bd80      	pop	{r7, pc}

0800c594 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b088      	sub	sp, #32
 800c598:	af04      	add	r7, sp, #16
 800c59a:	60f8      	str	r0, [r7, #12]
 800c59c:	60b9      	str	r1, [r7, #8]
 800c59e:	4613      	mov	r3, r2
 800c5a0:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800c5a2:	79f9      	ldrb	r1, [r7, #7]
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	9303      	str	r3, [sp, #12]
 800c5a8:	2308      	movs	r3, #8
 800c5aa:	9302      	str	r3, [sp, #8]
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	9301      	str	r3, [sp, #4]
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	9300      	str	r3, [sp, #0]
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	68f8      	ldr	r0, [r7, #12]
 800c5ba:	f002 feca 	bl	800f352 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800c5be:	2300      	movs	r3, #0
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	3710      	adds	r7, #16
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bd80      	pop	{r7, pc}

0800c5c8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b088      	sub	sp, #32
 800c5cc:	af04      	add	r7, sp, #16
 800c5ce:	60f8      	str	r0, [r7, #12]
 800c5d0:	60b9      	str	r1, [r7, #8]
 800c5d2:	4611      	mov	r1, r2
 800c5d4:	461a      	mov	r2, r3
 800c5d6:	460b      	mov	r3, r1
 800c5d8:	80fb      	strh	r3, [r7, #6]
 800c5da:	4613      	mov	r3, r2
 800c5dc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d001      	beq.n	800c5ec <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800c5ec:	7979      	ldrb	r1, [r7, #5]
 800c5ee:	7e3b      	ldrb	r3, [r7, #24]
 800c5f0:	9303      	str	r3, [sp, #12]
 800c5f2:	88fb      	ldrh	r3, [r7, #6]
 800c5f4:	9302      	str	r3, [sp, #8]
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	9301      	str	r3, [sp, #4]
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	9300      	str	r3, [sp, #0]
 800c5fe:	2300      	movs	r3, #0
 800c600:	2200      	movs	r2, #0
 800c602:	68f8      	ldr	r0, [r7, #12]
 800c604:	f002 fea5 	bl	800f352 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c608:	2300      	movs	r3, #0
}
 800c60a:	4618      	mov	r0, r3
 800c60c:	3710      	adds	r7, #16
 800c60e:	46bd      	mov	sp, r7
 800c610:	bd80      	pop	{r7, pc}

0800c612 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800c612:	b580      	push	{r7, lr}
 800c614:	b088      	sub	sp, #32
 800c616:	af04      	add	r7, sp, #16
 800c618:	60f8      	str	r0, [r7, #12]
 800c61a:	60b9      	str	r1, [r7, #8]
 800c61c:	4611      	mov	r1, r2
 800c61e:	461a      	mov	r2, r3
 800c620:	460b      	mov	r3, r1
 800c622:	80fb      	strh	r3, [r7, #6]
 800c624:	4613      	mov	r3, r2
 800c626:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800c628:	7979      	ldrb	r1, [r7, #5]
 800c62a:	2300      	movs	r3, #0
 800c62c:	9303      	str	r3, [sp, #12]
 800c62e:	88fb      	ldrh	r3, [r7, #6]
 800c630:	9302      	str	r3, [sp, #8]
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	9301      	str	r3, [sp, #4]
 800c636:	2301      	movs	r3, #1
 800c638:	9300      	str	r3, [sp, #0]
 800c63a:	2300      	movs	r3, #0
 800c63c:	2201      	movs	r2, #1
 800c63e:	68f8      	ldr	r0, [r7, #12]
 800c640:	f002 fe87 	bl	800f352 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800c644:	2300      	movs	r3, #0

}
 800c646:	4618      	mov	r0, r3
 800c648:	3710      	adds	r7, #16
 800c64a:	46bd      	mov	sp, r7
 800c64c:	bd80      	pop	{r7, pc}

0800c64e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800c64e:	b580      	push	{r7, lr}
 800c650:	b088      	sub	sp, #32
 800c652:	af04      	add	r7, sp, #16
 800c654:	60f8      	str	r0, [r7, #12]
 800c656:	60b9      	str	r1, [r7, #8]
 800c658:	4611      	mov	r1, r2
 800c65a:	461a      	mov	r2, r3
 800c65c:	460b      	mov	r3, r1
 800c65e:	80fb      	strh	r3, [r7, #6]
 800c660:	4613      	mov	r3, r2
 800c662:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d001      	beq.n	800c672 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c66e:	2300      	movs	r3, #0
 800c670:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800c672:	7979      	ldrb	r1, [r7, #5]
 800c674:	7e3b      	ldrb	r3, [r7, #24]
 800c676:	9303      	str	r3, [sp, #12]
 800c678:	88fb      	ldrh	r3, [r7, #6]
 800c67a:	9302      	str	r3, [sp, #8]
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	9301      	str	r3, [sp, #4]
 800c680:	2301      	movs	r3, #1
 800c682:	9300      	str	r3, [sp, #0]
 800c684:	2302      	movs	r3, #2
 800c686:	2200      	movs	r2, #0
 800c688:	68f8      	ldr	r0, [r7, #12]
 800c68a:	f002 fe62 	bl	800f352 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c68e:	2300      	movs	r3, #0
}
 800c690:	4618      	mov	r0, r3
 800c692:	3710      	adds	r7, #16
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}

0800c698 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b088      	sub	sp, #32
 800c69c:	af04      	add	r7, sp, #16
 800c69e:	60f8      	str	r0, [r7, #12]
 800c6a0:	60b9      	str	r1, [r7, #8]
 800c6a2:	4611      	mov	r1, r2
 800c6a4:	461a      	mov	r2, r3
 800c6a6:	460b      	mov	r3, r1
 800c6a8:	80fb      	strh	r3, [r7, #6]
 800c6aa:	4613      	mov	r3, r2
 800c6ac:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800c6ae:	7979      	ldrb	r1, [r7, #5]
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	9303      	str	r3, [sp, #12]
 800c6b4:	88fb      	ldrh	r3, [r7, #6]
 800c6b6:	9302      	str	r3, [sp, #8]
 800c6b8:	68bb      	ldr	r3, [r7, #8]
 800c6ba:	9301      	str	r3, [sp, #4]
 800c6bc:	2301      	movs	r3, #1
 800c6be:	9300      	str	r3, [sp, #0]
 800c6c0:	2302      	movs	r3, #2
 800c6c2:	2201      	movs	r2, #1
 800c6c4:	68f8      	ldr	r0, [r7, #12]
 800c6c6:	f002 fe44 	bl	800f352 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800c6ca:	2300      	movs	r3, #0
}
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	3710      	adds	r7, #16
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	bd80      	pop	{r7, pc}

0800c6d4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	b086      	sub	sp, #24
 800c6d8:	af04      	add	r7, sp, #16
 800c6da:	6078      	str	r0, [r7, #4]
 800c6dc:	4608      	mov	r0, r1
 800c6de:	4611      	mov	r1, r2
 800c6e0:	461a      	mov	r2, r3
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	70fb      	strb	r3, [r7, #3]
 800c6e6:	460b      	mov	r3, r1
 800c6e8:	70bb      	strb	r3, [r7, #2]
 800c6ea:	4613      	mov	r3, r2
 800c6ec:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800c6ee:	7878      	ldrb	r0, [r7, #1]
 800c6f0:	78ba      	ldrb	r2, [r7, #2]
 800c6f2:	78f9      	ldrb	r1, [r7, #3]
 800c6f4:	8b3b      	ldrh	r3, [r7, #24]
 800c6f6:	9302      	str	r3, [sp, #8]
 800c6f8:	7d3b      	ldrb	r3, [r7, #20]
 800c6fa:	9301      	str	r3, [sp, #4]
 800c6fc:	7c3b      	ldrb	r3, [r7, #16]
 800c6fe:	9300      	str	r3, [sp, #0]
 800c700:	4603      	mov	r3, r0
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f002 fdd7 	bl	800f2b6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800c708:	2300      	movs	r3, #0
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	3708      	adds	r7, #8
 800c70e:	46bd      	mov	sp, r7
 800c710:	bd80      	pop	{r7, pc}

0800c712 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800c712:	b580      	push	{r7, lr}
 800c714:	b082      	sub	sp, #8
 800c716:	af00      	add	r7, sp, #0
 800c718:	6078      	str	r0, [r7, #4]
 800c71a:	460b      	mov	r3, r1
 800c71c:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800c71e:	78fb      	ldrb	r3, [r7, #3]
 800c720:	4619      	mov	r1, r3
 800c722:	6878      	ldr	r0, [r7, #4]
 800c724:	f002 fdf6 	bl	800f314 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c728:	2300      	movs	r3, #0
}
 800c72a:	4618      	mov	r0, r3
 800c72c:	3708      	adds	r7, #8
 800c72e:	46bd      	mov	sp, r7
 800c730:	bd80      	pop	{r7, pc}

0800c732 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c732:	b580      	push	{r7, lr}
 800c734:	b084      	sub	sp, #16
 800c736:	af00      	add	r7, sp, #0
 800c738:	6078      	str	r0, [r7, #4]
 800c73a:	460b      	mov	r3, r1
 800c73c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c73e:	6878      	ldr	r0, [r7, #4]
 800c740:	f000 f836 	bl	800c7b0 <USBH_GetFreePipe>
 800c744:	4603      	mov	r3, r0
 800c746:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c748:	89fb      	ldrh	r3, [r7, #14]
 800c74a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c74e:	4293      	cmp	r3, r2
 800c750:	d00a      	beq.n	800c768 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800c752:	78fa      	ldrb	r2, [r7, #3]
 800c754:	89fb      	ldrh	r3, [r7, #14]
 800c756:	f003 030f 	and.w	r3, r3, #15
 800c75a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c75e:	6879      	ldr	r1, [r7, #4]
 800c760:	33e0      	adds	r3, #224	; 0xe0
 800c762:	009b      	lsls	r3, r3, #2
 800c764:	440b      	add	r3, r1
 800c766:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800c768:	89fb      	ldrh	r3, [r7, #14]
 800c76a:	b2db      	uxtb	r3, r3
}
 800c76c:	4618      	mov	r0, r3
 800c76e:	3710      	adds	r7, #16
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c774:	b480      	push	{r7}
 800c776:	b083      	sub	sp, #12
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	460b      	mov	r3, r1
 800c77e:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800c780:	78fb      	ldrb	r3, [r7, #3]
 800c782:	2b0a      	cmp	r3, #10
 800c784:	d80d      	bhi.n	800c7a2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800c786:	78fb      	ldrb	r3, [r7, #3]
 800c788:	687a      	ldr	r2, [r7, #4]
 800c78a:	33e0      	adds	r3, #224	; 0xe0
 800c78c:	009b      	lsls	r3, r3, #2
 800c78e:	4413      	add	r3, r2
 800c790:	685a      	ldr	r2, [r3, #4]
 800c792:	78fb      	ldrb	r3, [r7, #3]
 800c794:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c798:	6879      	ldr	r1, [r7, #4]
 800c79a:	33e0      	adds	r3, #224	; 0xe0
 800c79c:	009b      	lsls	r3, r3, #2
 800c79e:	440b      	add	r3, r1
 800c7a0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800c7a2:	2300      	movs	r3, #0
}
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	370c      	adds	r7, #12
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ae:	4770      	bx	lr

0800c7b0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800c7b0:	b480      	push	{r7}
 800c7b2:	b085      	sub	sp, #20
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800c7bc:	2300      	movs	r3, #0
 800c7be:	73fb      	strb	r3, [r7, #15]
 800c7c0:	e00f      	b.n	800c7e2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c7c2:	7bfb      	ldrb	r3, [r7, #15]
 800c7c4:	687a      	ldr	r2, [r7, #4]
 800c7c6:	33e0      	adds	r3, #224	; 0xe0
 800c7c8:	009b      	lsls	r3, r3, #2
 800c7ca:	4413      	add	r3, r2
 800c7cc:	685b      	ldr	r3, [r3, #4]
 800c7ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d102      	bne.n	800c7dc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800c7d6:	7bfb      	ldrb	r3, [r7, #15]
 800c7d8:	b29b      	uxth	r3, r3
 800c7da:	e007      	b.n	800c7ec <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800c7dc:	7bfb      	ldrb	r3, [r7, #15]
 800c7de:	3301      	adds	r3, #1
 800c7e0:	73fb      	strb	r3, [r7, #15]
 800c7e2:	7bfb      	ldrb	r3, [r7, #15]
 800c7e4:	2b0a      	cmp	r3, #10
 800c7e6:	d9ec      	bls.n	800c7c2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800c7e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	3714      	adds	r7, #20
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f6:	4770      	bx	lr

0800c7f8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b084      	sub	sp, #16
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	4603      	mov	r3, r0
 800c800:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c802:	79fb      	ldrb	r3, [r7, #7]
 800c804:	4a08      	ldr	r2, [pc, #32]	; (800c828 <disk_status+0x30>)
 800c806:	009b      	lsls	r3, r3, #2
 800c808:	4413      	add	r3, r2
 800c80a:	685b      	ldr	r3, [r3, #4]
 800c80c:	685b      	ldr	r3, [r3, #4]
 800c80e:	79fa      	ldrb	r2, [r7, #7]
 800c810:	4905      	ldr	r1, [pc, #20]	; (800c828 <disk_status+0x30>)
 800c812:	440a      	add	r2, r1
 800c814:	7a12      	ldrb	r2, [r2, #8]
 800c816:	4610      	mov	r0, r2
 800c818:	4798      	blx	r3
 800c81a:	4603      	mov	r3, r0
 800c81c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c81e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c820:	4618      	mov	r0, r3
 800c822:	3710      	adds	r7, #16
 800c824:	46bd      	mov	sp, r7
 800c826:	bd80      	pop	{r7, pc}
 800c828:	200013d8 	.word	0x200013d8

0800c82c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b084      	sub	sp, #16
 800c830:	af00      	add	r7, sp, #0
 800c832:	4603      	mov	r3, r0
 800c834:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c836:	2300      	movs	r3, #0
 800c838:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c83a:	79fb      	ldrb	r3, [r7, #7]
 800c83c:	4a0d      	ldr	r2, [pc, #52]	; (800c874 <disk_initialize+0x48>)
 800c83e:	5cd3      	ldrb	r3, [r2, r3]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d111      	bne.n	800c868 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800c844:	79fb      	ldrb	r3, [r7, #7]
 800c846:	4a0b      	ldr	r2, [pc, #44]	; (800c874 <disk_initialize+0x48>)
 800c848:	2101      	movs	r1, #1
 800c84a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c84c:	79fb      	ldrb	r3, [r7, #7]
 800c84e:	4a09      	ldr	r2, [pc, #36]	; (800c874 <disk_initialize+0x48>)
 800c850:	009b      	lsls	r3, r3, #2
 800c852:	4413      	add	r3, r2
 800c854:	685b      	ldr	r3, [r3, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	79fa      	ldrb	r2, [r7, #7]
 800c85a:	4906      	ldr	r1, [pc, #24]	; (800c874 <disk_initialize+0x48>)
 800c85c:	440a      	add	r2, r1
 800c85e:	7a12      	ldrb	r2, [r2, #8]
 800c860:	4610      	mov	r0, r2
 800c862:	4798      	blx	r3
 800c864:	4603      	mov	r3, r0
 800c866:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800c868:	7bfb      	ldrb	r3, [r7, #15]
}
 800c86a:	4618      	mov	r0, r3
 800c86c:	3710      	adds	r7, #16
 800c86e:	46bd      	mov	sp, r7
 800c870:	bd80      	pop	{r7, pc}
 800c872:	bf00      	nop
 800c874:	200013d8 	.word	0x200013d8

0800c878 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c878:	b590      	push	{r4, r7, lr}
 800c87a:	b087      	sub	sp, #28
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	60b9      	str	r1, [r7, #8]
 800c880:	607a      	str	r2, [r7, #4]
 800c882:	603b      	str	r3, [r7, #0]
 800c884:	4603      	mov	r3, r0
 800c886:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c888:	7bfb      	ldrb	r3, [r7, #15]
 800c88a:	4a0a      	ldr	r2, [pc, #40]	; (800c8b4 <disk_read+0x3c>)
 800c88c:	009b      	lsls	r3, r3, #2
 800c88e:	4413      	add	r3, r2
 800c890:	685b      	ldr	r3, [r3, #4]
 800c892:	689c      	ldr	r4, [r3, #8]
 800c894:	7bfb      	ldrb	r3, [r7, #15]
 800c896:	4a07      	ldr	r2, [pc, #28]	; (800c8b4 <disk_read+0x3c>)
 800c898:	4413      	add	r3, r2
 800c89a:	7a18      	ldrb	r0, [r3, #8]
 800c89c:	683b      	ldr	r3, [r7, #0]
 800c89e:	687a      	ldr	r2, [r7, #4]
 800c8a0:	68b9      	ldr	r1, [r7, #8]
 800c8a2:	47a0      	blx	r4
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	75fb      	strb	r3, [r7, #23]
  return res;
 800c8a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	371c      	adds	r7, #28
 800c8ae:	46bd      	mov	sp, r7
 800c8b0:	bd90      	pop	{r4, r7, pc}
 800c8b2:	bf00      	nop
 800c8b4:	200013d8 	.word	0x200013d8

0800c8b8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c8b8:	b590      	push	{r4, r7, lr}
 800c8ba:	b087      	sub	sp, #28
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	60b9      	str	r1, [r7, #8]
 800c8c0:	607a      	str	r2, [r7, #4]
 800c8c2:	603b      	str	r3, [r7, #0]
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c8c8:	7bfb      	ldrb	r3, [r7, #15]
 800c8ca:	4a0a      	ldr	r2, [pc, #40]	; (800c8f4 <disk_write+0x3c>)
 800c8cc:	009b      	lsls	r3, r3, #2
 800c8ce:	4413      	add	r3, r2
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	68dc      	ldr	r4, [r3, #12]
 800c8d4:	7bfb      	ldrb	r3, [r7, #15]
 800c8d6:	4a07      	ldr	r2, [pc, #28]	; (800c8f4 <disk_write+0x3c>)
 800c8d8:	4413      	add	r3, r2
 800c8da:	7a18      	ldrb	r0, [r3, #8]
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	687a      	ldr	r2, [r7, #4]
 800c8e0:	68b9      	ldr	r1, [r7, #8]
 800c8e2:	47a0      	blx	r4
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	75fb      	strb	r3, [r7, #23]
  return res;
 800c8e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	371c      	adds	r7, #28
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd90      	pop	{r4, r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	200013d8 	.word	0x200013d8

0800c8f8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b084      	sub	sp, #16
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	4603      	mov	r3, r0
 800c900:	603a      	str	r2, [r7, #0]
 800c902:	71fb      	strb	r3, [r7, #7]
 800c904:	460b      	mov	r3, r1
 800c906:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c908:	79fb      	ldrb	r3, [r7, #7]
 800c90a:	4a09      	ldr	r2, [pc, #36]	; (800c930 <disk_ioctl+0x38>)
 800c90c:	009b      	lsls	r3, r3, #2
 800c90e:	4413      	add	r3, r2
 800c910:	685b      	ldr	r3, [r3, #4]
 800c912:	691b      	ldr	r3, [r3, #16]
 800c914:	79fa      	ldrb	r2, [r7, #7]
 800c916:	4906      	ldr	r1, [pc, #24]	; (800c930 <disk_ioctl+0x38>)
 800c918:	440a      	add	r2, r1
 800c91a:	7a10      	ldrb	r0, [r2, #8]
 800c91c:	79b9      	ldrb	r1, [r7, #6]
 800c91e:	683a      	ldr	r2, [r7, #0]
 800c920:	4798      	blx	r3
 800c922:	4603      	mov	r3, r0
 800c924:	73fb      	strb	r3, [r7, #15]
  return res;
 800c926:	7bfb      	ldrb	r3, [r7, #15]
}
 800c928:	4618      	mov	r0, r3
 800c92a:	3710      	adds	r7, #16
 800c92c:	46bd      	mov	sp, r7
 800c92e:	bd80      	pop	{r7, pc}
 800c930:	200013d8 	.word	0x200013d8

0800c934 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c934:	b480      	push	{r7}
 800c936:	b085      	sub	sp, #20
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	3301      	adds	r3, #1
 800c940:	781b      	ldrb	r3, [r3, #0]
 800c942:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c944:	89fb      	ldrh	r3, [r7, #14]
 800c946:	021b      	lsls	r3, r3, #8
 800c948:	b21a      	sxth	r2, r3
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	781b      	ldrb	r3, [r3, #0]
 800c94e:	b21b      	sxth	r3, r3
 800c950:	4313      	orrs	r3, r2
 800c952:	b21b      	sxth	r3, r3
 800c954:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c956:	89fb      	ldrh	r3, [r7, #14]
}
 800c958:	4618      	mov	r0, r3
 800c95a:	3714      	adds	r7, #20
 800c95c:	46bd      	mov	sp, r7
 800c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c962:	4770      	bx	lr

0800c964 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c964:	b480      	push	{r7}
 800c966:	b085      	sub	sp, #20
 800c968:	af00      	add	r7, sp, #0
 800c96a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	3303      	adds	r3, #3
 800c970:	781b      	ldrb	r3, [r3, #0]
 800c972:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	021b      	lsls	r3, r3, #8
 800c978:	687a      	ldr	r2, [r7, #4]
 800c97a:	3202      	adds	r2, #2
 800c97c:	7812      	ldrb	r2, [r2, #0]
 800c97e:	4313      	orrs	r3, r2
 800c980:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	021b      	lsls	r3, r3, #8
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	3201      	adds	r2, #1
 800c98a:	7812      	ldrb	r2, [r2, #0]
 800c98c:	4313      	orrs	r3, r2
 800c98e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	021b      	lsls	r3, r3, #8
 800c994:	687a      	ldr	r2, [r7, #4]
 800c996:	7812      	ldrb	r2, [r2, #0]
 800c998:	4313      	orrs	r3, r2
 800c99a:	60fb      	str	r3, [r7, #12]
	return rv;
 800c99c:	68fb      	ldr	r3, [r7, #12]
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	3714      	adds	r7, #20
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a8:	4770      	bx	lr

0800c9aa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c9aa:	b480      	push	{r7}
 800c9ac:	b083      	sub	sp, #12
 800c9ae:	af00      	add	r7, sp, #0
 800c9b0:	6078      	str	r0, [r7, #4]
 800c9b2:	460b      	mov	r3, r1
 800c9b4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	1c5a      	adds	r2, r3, #1
 800c9ba:	607a      	str	r2, [r7, #4]
 800c9bc:	887a      	ldrh	r2, [r7, #2]
 800c9be:	b2d2      	uxtb	r2, r2
 800c9c0:	701a      	strb	r2, [r3, #0]
 800c9c2:	887b      	ldrh	r3, [r7, #2]
 800c9c4:	0a1b      	lsrs	r3, r3, #8
 800c9c6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	1c5a      	adds	r2, r3, #1
 800c9cc:	607a      	str	r2, [r7, #4]
 800c9ce:	887a      	ldrh	r2, [r7, #2]
 800c9d0:	b2d2      	uxtb	r2, r2
 800c9d2:	701a      	strb	r2, [r3, #0]
}
 800c9d4:	bf00      	nop
 800c9d6:	370c      	adds	r7, #12
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr

0800c9e0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c9e0:	b480      	push	{r7}
 800c9e2:	b083      	sub	sp, #12
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
 800c9e8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	1c5a      	adds	r2, r3, #1
 800c9ee:	607a      	str	r2, [r7, #4]
 800c9f0:	683a      	ldr	r2, [r7, #0]
 800c9f2:	b2d2      	uxtb	r2, r2
 800c9f4:	701a      	strb	r2, [r3, #0]
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	0a1b      	lsrs	r3, r3, #8
 800c9fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	1c5a      	adds	r2, r3, #1
 800ca00:	607a      	str	r2, [r7, #4]
 800ca02:	683a      	ldr	r2, [r7, #0]
 800ca04:	b2d2      	uxtb	r2, r2
 800ca06:	701a      	strb	r2, [r3, #0]
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	0a1b      	lsrs	r3, r3, #8
 800ca0c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	1c5a      	adds	r2, r3, #1
 800ca12:	607a      	str	r2, [r7, #4]
 800ca14:	683a      	ldr	r2, [r7, #0]
 800ca16:	b2d2      	uxtb	r2, r2
 800ca18:	701a      	strb	r2, [r3, #0]
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	0a1b      	lsrs	r3, r3, #8
 800ca1e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	1c5a      	adds	r2, r3, #1
 800ca24:	607a      	str	r2, [r7, #4]
 800ca26:	683a      	ldr	r2, [r7, #0]
 800ca28:	b2d2      	uxtb	r2, r2
 800ca2a:	701a      	strb	r2, [r3, #0]
}
 800ca2c:	bf00      	nop
 800ca2e:	370c      	adds	r7, #12
 800ca30:	46bd      	mov	sp, r7
 800ca32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca36:	4770      	bx	lr

0800ca38 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ca38:	b480      	push	{r7}
 800ca3a:	b087      	sub	sp, #28
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	60f8      	str	r0, [r7, #12]
 800ca40:	60b9      	str	r1, [r7, #8]
 800ca42:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d00d      	beq.n	800ca6e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800ca52:	693a      	ldr	r2, [r7, #16]
 800ca54:	1c53      	adds	r3, r2, #1
 800ca56:	613b      	str	r3, [r7, #16]
 800ca58:	697b      	ldr	r3, [r7, #20]
 800ca5a:	1c59      	adds	r1, r3, #1
 800ca5c:	6179      	str	r1, [r7, #20]
 800ca5e:	7812      	ldrb	r2, [r2, #0]
 800ca60:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	3b01      	subs	r3, #1
 800ca66:	607b      	str	r3, [r7, #4]
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d1f1      	bne.n	800ca52 <mem_cpy+0x1a>
	}
}
 800ca6e:	bf00      	nop
 800ca70:	371c      	adds	r7, #28
 800ca72:	46bd      	mov	sp, r7
 800ca74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca78:	4770      	bx	lr

0800ca7a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ca7a:	b480      	push	{r7}
 800ca7c:	b087      	sub	sp, #28
 800ca7e:	af00      	add	r7, sp, #0
 800ca80:	60f8      	str	r0, [r7, #12]
 800ca82:	60b9      	str	r1, [r7, #8]
 800ca84:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ca8a:	697b      	ldr	r3, [r7, #20]
 800ca8c:	1c5a      	adds	r2, r3, #1
 800ca8e:	617a      	str	r2, [r7, #20]
 800ca90:	68ba      	ldr	r2, [r7, #8]
 800ca92:	b2d2      	uxtb	r2, r2
 800ca94:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	3b01      	subs	r3, #1
 800ca9a:	607b      	str	r3, [r7, #4]
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d1f3      	bne.n	800ca8a <mem_set+0x10>
}
 800caa2:	bf00      	nop
 800caa4:	371c      	adds	r7, #28
 800caa6:	46bd      	mov	sp, r7
 800caa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caac:	4770      	bx	lr

0800caae <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800caae:	b480      	push	{r7}
 800cab0:	b089      	sub	sp, #36	; 0x24
 800cab2:	af00      	add	r7, sp, #0
 800cab4:	60f8      	str	r0, [r7, #12]
 800cab6:	60b9      	str	r1, [r7, #8]
 800cab8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	61fb      	str	r3, [r7, #28]
 800cabe:	68bb      	ldr	r3, [r7, #8]
 800cac0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800cac2:	2300      	movs	r3, #0
 800cac4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800cac6:	69fb      	ldr	r3, [r7, #28]
 800cac8:	1c5a      	adds	r2, r3, #1
 800caca:	61fa      	str	r2, [r7, #28]
 800cacc:	781b      	ldrb	r3, [r3, #0]
 800cace:	4619      	mov	r1, r3
 800cad0:	69bb      	ldr	r3, [r7, #24]
 800cad2:	1c5a      	adds	r2, r3, #1
 800cad4:	61ba      	str	r2, [r7, #24]
 800cad6:	781b      	ldrb	r3, [r3, #0]
 800cad8:	1acb      	subs	r3, r1, r3
 800cada:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	3b01      	subs	r3, #1
 800cae0:	607b      	str	r3, [r7, #4]
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d002      	beq.n	800caee <mem_cmp+0x40>
 800cae8:	697b      	ldr	r3, [r7, #20]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d0eb      	beq.n	800cac6 <mem_cmp+0x18>

	return r;
 800caee:	697b      	ldr	r3, [r7, #20]
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	3724      	adds	r7, #36	; 0x24
 800caf4:	46bd      	mov	sp, r7
 800caf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafa:	4770      	bx	lr

0800cafc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800cafc:	b480      	push	{r7}
 800cafe:	b083      	sub	sp, #12
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
 800cb04:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800cb06:	e002      	b.n	800cb0e <chk_chr+0x12>
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	607b      	str	r3, [r7, #4]
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	781b      	ldrb	r3, [r3, #0]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d005      	beq.n	800cb22 <chk_chr+0x26>
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	781b      	ldrb	r3, [r3, #0]
 800cb1a:	461a      	mov	r2, r3
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	4293      	cmp	r3, r2
 800cb20:	d1f2      	bne.n	800cb08 <chk_chr+0xc>
	return *str;
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	781b      	ldrb	r3, [r3, #0]
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	370c      	adds	r7, #12
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb30:	4770      	bx	lr
	...

0800cb34 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b085      	sub	sp, #20
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
 800cb3c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cb3e:	2300      	movs	r3, #0
 800cb40:	60bb      	str	r3, [r7, #8]
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	60fb      	str	r3, [r7, #12]
 800cb46:	e029      	b.n	800cb9c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800cb48:	4a27      	ldr	r2, [pc, #156]	; (800cbe8 <chk_lock+0xb4>)
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	011b      	lsls	r3, r3, #4
 800cb4e:	4413      	add	r3, r2
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d01d      	beq.n	800cb92 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cb56:	4a24      	ldr	r2, [pc, #144]	; (800cbe8 <chk_lock+0xb4>)
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	011b      	lsls	r3, r3, #4
 800cb5c:	4413      	add	r3, r2
 800cb5e:	681a      	ldr	r2, [r3, #0]
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	429a      	cmp	r2, r3
 800cb66:	d116      	bne.n	800cb96 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800cb68:	4a1f      	ldr	r2, [pc, #124]	; (800cbe8 <chk_lock+0xb4>)
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	011b      	lsls	r3, r3, #4
 800cb6e:	4413      	add	r3, r2
 800cb70:	3304      	adds	r3, #4
 800cb72:	681a      	ldr	r2, [r3, #0]
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cb78:	429a      	cmp	r2, r3
 800cb7a:	d10c      	bne.n	800cb96 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cb7c:	4a1a      	ldr	r2, [pc, #104]	; (800cbe8 <chk_lock+0xb4>)
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	011b      	lsls	r3, r3, #4
 800cb82:	4413      	add	r3, r2
 800cb84:	3308      	adds	r3, #8
 800cb86:	681a      	ldr	r2, [r3, #0]
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800cb8c:	429a      	cmp	r2, r3
 800cb8e:	d102      	bne.n	800cb96 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800cb90:	e007      	b.n	800cba2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800cb92:	2301      	movs	r3, #1
 800cb94:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	3301      	adds	r3, #1
 800cb9a:	60fb      	str	r3, [r7, #12]
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	2b01      	cmp	r3, #1
 800cba0:	d9d2      	bls.n	800cb48 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	2b02      	cmp	r3, #2
 800cba6:	d109      	bne.n	800cbbc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d102      	bne.n	800cbb4 <chk_lock+0x80>
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	2b02      	cmp	r3, #2
 800cbb2:	d101      	bne.n	800cbb8 <chk_lock+0x84>
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	e010      	b.n	800cbda <chk_lock+0xa6>
 800cbb8:	2312      	movs	r3, #18
 800cbba:	e00e      	b.n	800cbda <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d108      	bne.n	800cbd4 <chk_lock+0xa0>
 800cbc2:	4a09      	ldr	r2, [pc, #36]	; (800cbe8 <chk_lock+0xb4>)
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	011b      	lsls	r3, r3, #4
 800cbc8:	4413      	add	r3, r2
 800cbca:	330c      	adds	r3, #12
 800cbcc:	881b      	ldrh	r3, [r3, #0]
 800cbce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cbd2:	d101      	bne.n	800cbd8 <chk_lock+0xa4>
 800cbd4:	2310      	movs	r3, #16
 800cbd6:	e000      	b.n	800cbda <chk_lock+0xa6>
 800cbd8:	2300      	movs	r3, #0
}
 800cbda:	4618      	mov	r0, r3
 800cbdc:	3714      	adds	r7, #20
 800cbde:	46bd      	mov	sp, r7
 800cbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe4:	4770      	bx	lr
 800cbe6:	bf00      	nop
 800cbe8:	200013b8 	.word	0x200013b8

0800cbec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800cbec:	b480      	push	{r7}
 800cbee:	b083      	sub	sp, #12
 800cbf0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	607b      	str	r3, [r7, #4]
 800cbf6:	e002      	b.n	800cbfe <enq_lock+0x12>
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	3301      	adds	r3, #1
 800cbfc:	607b      	str	r3, [r7, #4]
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	2b01      	cmp	r3, #1
 800cc02:	d806      	bhi.n	800cc12 <enq_lock+0x26>
 800cc04:	4a09      	ldr	r2, [pc, #36]	; (800cc2c <enq_lock+0x40>)
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	011b      	lsls	r3, r3, #4
 800cc0a:	4413      	add	r3, r2
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d1f2      	bne.n	800cbf8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	2b02      	cmp	r3, #2
 800cc16:	bf14      	ite	ne
 800cc18:	2301      	movne	r3, #1
 800cc1a:	2300      	moveq	r3, #0
 800cc1c:	b2db      	uxtb	r3, r3
}
 800cc1e:	4618      	mov	r0, r3
 800cc20:	370c      	adds	r7, #12
 800cc22:	46bd      	mov	sp, r7
 800cc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc28:	4770      	bx	lr
 800cc2a:	bf00      	nop
 800cc2c:	200013b8 	.word	0x200013b8

0800cc30 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cc30:	b480      	push	{r7}
 800cc32:	b085      	sub	sp, #20
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
 800cc38:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	60fb      	str	r3, [r7, #12]
 800cc3e:	e01f      	b.n	800cc80 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800cc40:	4a41      	ldr	r2, [pc, #260]	; (800cd48 <inc_lock+0x118>)
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	011b      	lsls	r3, r3, #4
 800cc46:	4413      	add	r3, r2
 800cc48:	681a      	ldr	r2, [r3, #0]
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	429a      	cmp	r2, r3
 800cc50:	d113      	bne.n	800cc7a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800cc52:	4a3d      	ldr	r2, [pc, #244]	; (800cd48 <inc_lock+0x118>)
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	011b      	lsls	r3, r3, #4
 800cc58:	4413      	add	r3, r2
 800cc5a:	3304      	adds	r3, #4
 800cc5c:	681a      	ldr	r2, [r3, #0]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800cc62:	429a      	cmp	r2, r3
 800cc64:	d109      	bne.n	800cc7a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800cc66:	4a38      	ldr	r2, [pc, #224]	; (800cd48 <inc_lock+0x118>)
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	011b      	lsls	r3, r3, #4
 800cc6c:	4413      	add	r3, r2
 800cc6e:	3308      	adds	r3, #8
 800cc70:	681a      	ldr	r2, [r3, #0]
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800cc76:	429a      	cmp	r2, r3
 800cc78:	d006      	beq.n	800cc88 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	3301      	adds	r3, #1
 800cc7e:	60fb      	str	r3, [r7, #12]
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	2b01      	cmp	r3, #1
 800cc84:	d9dc      	bls.n	800cc40 <inc_lock+0x10>
 800cc86:	e000      	b.n	800cc8a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800cc88:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	2b02      	cmp	r3, #2
 800cc8e:	d132      	bne.n	800ccf6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cc90:	2300      	movs	r3, #0
 800cc92:	60fb      	str	r3, [r7, #12]
 800cc94:	e002      	b.n	800cc9c <inc_lock+0x6c>
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	3301      	adds	r3, #1
 800cc9a:	60fb      	str	r3, [r7, #12]
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	2b01      	cmp	r3, #1
 800cca0:	d806      	bhi.n	800ccb0 <inc_lock+0x80>
 800cca2:	4a29      	ldr	r2, [pc, #164]	; (800cd48 <inc_lock+0x118>)
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	011b      	lsls	r3, r3, #4
 800cca8:	4413      	add	r3, r2
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d1f2      	bne.n	800cc96 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	2b02      	cmp	r3, #2
 800ccb4:	d101      	bne.n	800ccba <inc_lock+0x8a>
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	e040      	b.n	800cd3c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681a      	ldr	r2, [r3, #0]
 800ccbe:	4922      	ldr	r1, [pc, #136]	; (800cd48 <inc_lock+0x118>)
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	011b      	lsls	r3, r3, #4
 800ccc4:	440b      	add	r3, r1
 800ccc6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	689a      	ldr	r2, [r3, #8]
 800cccc:	491e      	ldr	r1, [pc, #120]	; (800cd48 <inc_lock+0x118>)
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	011b      	lsls	r3, r3, #4
 800ccd2:	440b      	add	r3, r1
 800ccd4:	3304      	adds	r3, #4
 800ccd6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	695a      	ldr	r2, [r3, #20]
 800ccdc:	491a      	ldr	r1, [pc, #104]	; (800cd48 <inc_lock+0x118>)
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	011b      	lsls	r3, r3, #4
 800cce2:	440b      	add	r3, r1
 800cce4:	3308      	adds	r3, #8
 800cce6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800cce8:	4a17      	ldr	r2, [pc, #92]	; (800cd48 <inc_lock+0x118>)
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	011b      	lsls	r3, r3, #4
 800ccee:	4413      	add	r3, r2
 800ccf0:	330c      	adds	r3, #12
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d009      	beq.n	800cd10 <inc_lock+0xe0>
 800ccfc:	4a12      	ldr	r2, [pc, #72]	; (800cd48 <inc_lock+0x118>)
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	011b      	lsls	r3, r3, #4
 800cd02:	4413      	add	r3, r2
 800cd04:	330c      	adds	r3, #12
 800cd06:	881b      	ldrh	r3, [r3, #0]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d001      	beq.n	800cd10 <inc_lock+0xe0>
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	e015      	b.n	800cd3c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d108      	bne.n	800cd28 <inc_lock+0xf8>
 800cd16:	4a0c      	ldr	r2, [pc, #48]	; (800cd48 <inc_lock+0x118>)
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	011b      	lsls	r3, r3, #4
 800cd1c:	4413      	add	r3, r2
 800cd1e:	330c      	adds	r3, #12
 800cd20:	881b      	ldrh	r3, [r3, #0]
 800cd22:	3301      	adds	r3, #1
 800cd24:	b29a      	uxth	r2, r3
 800cd26:	e001      	b.n	800cd2c <inc_lock+0xfc>
 800cd28:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cd2c:	4906      	ldr	r1, [pc, #24]	; (800cd48 <inc_lock+0x118>)
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	011b      	lsls	r3, r3, #4
 800cd32:	440b      	add	r3, r1
 800cd34:	330c      	adds	r3, #12
 800cd36:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	3301      	adds	r3, #1
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	3714      	adds	r7, #20
 800cd40:	46bd      	mov	sp, r7
 800cd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd46:	4770      	bx	lr
 800cd48:	200013b8 	.word	0x200013b8

0800cd4c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800cd4c:	b480      	push	{r7}
 800cd4e:	b085      	sub	sp, #20
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	3b01      	subs	r3, #1
 800cd58:	607b      	str	r3, [r7, #4]
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2b01      	cmp	r3, #1
 800cd5e:	d825      	bhi.n	800cdac <dec_lock+0x60>
		n = Files[i].ctr;
 800cd60:	4a17      	ldr	r2, [pc, #92]	; (800cdc0 <dec_lock+0x74>)
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	011b      	lsls	r3, r3, #4
 800cd66:	4413      	add	r3, r2
 800cd68:	330c      	adds	r3, #12
 800cd6a:	881b      	ldrh	r3, [r3, #0]
 800cd6c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800cd6e:	89fb      	ldrh	r3, [r7, #14]
 800cd70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cd74:	d101      	bne.n	800cd7a <dec_lock+0x2e>
 800cd76:	2300      	movs	r3, #0
 800cd78:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800cd7a:	89fb      	ldrh	r3, [r7, #14]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d002      	beq.n	800cd86 <dec_lock+0x3a>
 800cd80:	89fb      	ldrh	r3, [r7, #14]
 800cd82:	3b01      	subs	r3, #1
 800cd84:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800cd86:	4a0e      	ldr	r2, [pc, #56]	; (800cdc0 <dec_lock+0x74>)
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	011b      	lsls	r3, r3, #4
 800cd8c:	4413      	add	r3, r2
 800cd8e:	330c      	adds	r3, #12
 800cd90:	89fa      	ldrh	r2, [r7, #14]
 800cd92:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800cd94:	89fb      	ldrh	r3, [r7, #14]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d105      	bne.n	800cda6 <dec_lock+0x5a>
 800cd9a:	4a09      	ldr	r2, [pc, #36]	; (800cdc0 <dec_lock+0x74>)
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	011b      	lsls	r3, r3, #4
 800cda0:	4413      	add	r3, r2
 800cda2:	2200      	movs	r2, #0
 800cda4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800cda6:	2300      	movs	r3, #0
 800cda8:	737b      	strb	r3, [r7, #13]
 800cdaa:	e001      	b.n	800cdb0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800cdac:	2302      	movs	r3, #2
 800cdae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800cdb0:	7b7b      	ldrb	r3, [r7, #13]
}
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	3714      	adds	r7, #20
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbc:	4770      	bx	lr
 800cdbe:	bf00      	nop
 800cdc0:	200013b8 	.word	0x200013b8

0800cdc4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800cdc4:	b480      	push	{r7}
 800cdc6:	b085      	sub	sp, #20
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800cdcc:	2300      	movs	r3, #0
 800cdce:	60fb      	str	r3, [r7, #12]
 800cdd0:	e010      	b.n	800cdf4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800cdd2:	4a0d      	ldr	r2, [pc, #52]	; (800ce08 <clear_lock+0x44>)
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	011b      	lsls	r3, r3, #4
 800cdd8:	4413      	add	r3, r2
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	687a      	ldr	r2, [r7, #4]
 800cdde:	429a      	cmp	r2, r3
 800cde0:	d105      	bne.n	800cdee <clear_lock+0x2a>
 800cde2:	4a09      	ldr	r2, [pc, #36]	; (800ce08 <clear_lock+0x44>)
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	011b      	lsls	r3, r3, #4
 800cde8:	4413      	add	r3, r2
 800cdea:	2200      	movs	r2, #0
 800cdec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	3301      	adds	r3, #1
 800cdf2:	60fb      	str	r3, [r7, #12]
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	2b01      	cmp	r3, #1
 800cdf8:	d9eb      	bls.n	800cdd2 <clear_lock+0xe>
	}
}
 800cdfa:	bf00      	nop
 800cdfc:	3714      	adds	r7, #20
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce04:	4770      	bx	lr
 800ce06:	bf00      	nop
 800ce08:	200013b8 	.word	0x200013b8

0800ce0c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	b086      	sub	sp, #24
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ce14:	2300      	movs	r3, #0
 800ce16:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	78db      	ldrb	r3, [r3, #3]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d034      	beq.n	800ce8a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce24:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	7858      	ldrb	r0, [r3, #1]
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ce30:	2301      	movs	r3, #1
 800ce32:	697a      	ldr	r2, [r7, #20]
 800ce34:	f7ff fd40 	bl	800c8b8 <disk_write>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d002      	beq.n	800ce44 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ce3e:	2301      	movs	r3, #1
 800ce40:	73fb      	strb	r3, [r7, #15]
 800ce42:	e022      	b.n	800ce8a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	2200      	movs	r2, #0
 800ce48:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	6a1b      	ldr	r3, [r3, #32]
 800ce4e:	697a      	ldr	r2, [r7, #20]
 800ce50:	1ad2      	subs	r2, r2, r3
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	699b      	ldr	r3, [r3, #24]
 800ce56:	429a      	cmp	r2, r3
 800ce58:	d217      	bcs.n	800ce8a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	789b      	ldrb	r3, [r3, #2]
 800ce5e:	613b      	str	r3, [r7, #16]
 800ce60:	e010      	b.n	800ce84 <sync_window+0x78>
					wsect += fs->fsize;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	699b      	ldr	r3, [r3, #24]
 800ce66:	697a      	ldr	r2, [r7, #20]
 800ce68:	4413      	add	r3, r2
 800ce6a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	7858      	ldrb	r0, [r3, #1]
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ce76:	2301      	movs	r3, #1
 800ce78:	697a      	ldr	r2, [r7, #20]
 800ce7a:	f7ff fd1d 	bl	800c8b8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ce7e:	693b      	ldr	r3, [r7, #16]
 800ce80:	3b01      	subs	r3, #1
 800ce82:	613b      	str	r3, [r7, #16]
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	2b01      	cmp	r3, #1
 800ce88:	d8eb      	bhi.n	800ce62 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ce8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	3718      	adds	r7, #24
 800ce90:	46bd      	mov	sp, r7
 800ce92:	bd80      	pop	{r7, pc}

0800ce94 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b084      	sub	sp, #16
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
 800ce9c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ce9e:	2300      	movs	r3, #0
 800cea0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cea6:	683a      	ldr	r2, [r7, #0]
 800cea8:	429a      	cmp	r2, r3
 800ceaa:	d01b      	beq.n	800cee4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ceac:	6878      	ldr	r0, [r7, #4]
 800ceae:	f7ff ffad 	bl	800ce0c <sync_window>
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ceb6:	7bfb      	ldrb	r3, [r7, #15]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d113      	bne.n	800cee4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	7858      	ldrb	r0, [r3, #1]
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cec6:	2301      	movs	r3, #1
 800cec8:	683a      	ldr	r2, [r7, #0]
 800ceca:	f7ff fcd5 	bl	800c878 <disk_read>
 800cece:	4603      	mov	r3, r0
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d004      	beq.n	800cede <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ced4:	f04f 33ff 	mov.w	r3, #4294967295
 800ced8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ceda:	2301      	movs	r3, #1
 800cedc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	683a      	ldr	r2, [r7, #0]
 800cee2:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800cee4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cee6:	4618      	mov	r0, r3
 800cee8:	3710      	adds	r7, #16
 800ceea:	46bd      	mov	sp, r7
 800ceec:	bd80      	pop	{r7, pc}
	...

0800cef0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b084      	sub	sp, #16
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800cef8:	6878      	ldr	r0, [r7, #4]
 800cefa:	f7ff ff87 	bl	800ce0c <sync_window>
 800cefe:	4603      	mov	r3, r0
 800cf00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cf02:	7bfb      	ldrb	r3, [r7, #15]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d158      	bne.n	800cfba <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	781b      	ldrb	r3, [r3, #0]
 800cf0c:	2b03      	cmp	r3, #3
 800cf0e:	d148      	bne.n	800cfa2 <sync_fs+0xb2>
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	791b      	ldrb	r3, [r3, #4]
 800cf14:	2b01      	cmp	r3, #1
 800cf16:	d144      	bne.n	800cfa2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	3330      	adds	r3, #48	; 0x30
 800cf1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cf20:	2100      	movs	r1, #0
 800cf22:	4618      	mov	r0, r3
 800cf24:	f7ff fda9 	bl	800ca7a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	3330      	adds	r3, #48	; 0x30
 800cf2c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cf30:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800cf34:	4618      	mov	r0, r3
 800cf36:	f7ff fd38 	bl	800c9aa <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	3330      	adds	r3, #48	; 0x30
 800cf3e:	4921      	ldr	r1, [pc, #132]	; (800cfc4 <sync_fs+0xd4>)
 800cf40:	4618      	mov	r0, r3
 800cf42:	f7ff fd4d 	bl	800c9e0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	3330      	adds	r3, #48	; 0x30
 800cf4a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800cf4e:	491e      	ldr	r1, [pc, #120]	; (800cfc8 <sync_fs+0xd8>)
 800cf50:	4618      	mov	r0, r3
 800cf52:	f7ff fd45 	bl	800c9e0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	3330      	adds	r3, #48	; 0x30
 800cf5a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	691b      	ldr	r3, [r3, #16]
 800cf62:	4619      	mov	r1, r3
 800cf64:	4610      	mov	r0, r2
 800cf66:	f7ff fd3b 	bl	800c9e0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	3330      	adds	r3, #48	; 0x30
 800cf6e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	68db      	ldr	r3, [r3, #12]
 800cf76:	4619      	mov	r1, r3
 800cf78:	4610      	mov	r0, r2
 800cf7a:	f7ff fd31 	bl	800c9e0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	69db      	ldr	r3, [r3, #28]
 800cf82:	1c5a      	adds	r2, r3, #1
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	7858      	ldrb	r0, [r3, #1]
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf96:	2301      	movs	r3, #1
 800cf98:	f7ff fc8e 	bl	800c8b8 <disk_write>
			fs->fsi_flag = 0;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	785b      	ldrb	r3, [r3, #1]
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	2100      	movs	r1, #0
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f7ff fca4 	bl	800c8f8 <disk_ioctl>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d001      	beq.n	800cfba <sync_fs+0xca>
 800cfb6:	2301      	movs	r3, #1
 800cfb8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800cfba:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	3710      	adds	r7, #16
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	bd80      	pop	{r7, pc}
 800cfc4:	41615252 	.word	0x41615252
 800cfc8:	61417272 	.word	0x61417272

0800cfcc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b083      	sub	sp, #12
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
 800cfd4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	3b02      	subs	r3, #2
 800cfda:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	695b      	ldr	r3, [r3, #20]
 800cfe0:	3b02      	subs	r3, #2
 800cfe2:	683a      	ldr	r2, [r7, #0]
 800cfe4:	429a      	cmp	r2, r3
 800cfe6:	d301      	bcc.n	800cfec <clust2sect+0x20>
 800cfe8:	2300      	movs	r3, #0
 800cfea:	e008      	b.n	800cffe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	895b      	ldrh	r3, [r3, #10]
 800cff0:	461a      	mov	r2, r3
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	fb03 f202 	mul.w	r2, r3, r2
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cffc:	4413      	add	r3, r2
}
 800cffe:	4618      	mov	r0, r3
 800d000:	370c      	adds	r7, #12
 800d002:	46bd      	mov	sp, r7
 800d004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d008:	4770      	bx	lr

0800d00a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d00a:	b580      	push	{r7, lr}
 800d00c:	b086      	sub	sp, #24
 800d00e:	af00      	add	r7, sp, #0
 800d010:	6078      	str	r0, [r7, #4]
 800d012:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	2b01      	cmp	r3, #1
 800d01e:	d904      	bls.n	800d02a <get_fat+0x20>
 800d020:	693b      	ldr	r3, [r7, #16]
 800d022:	695b      	ldr	r3, [r3, #20]
 800d024:	683a      	ldr	r2, [r7, #0]
 800d026:	429a      	cmp	r2, r3
 800d028:	d302      	bcc.n	800d030 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d02a:	2301      	movs	r3, #1
 800d02c:	617b      	str	r3, [r7, #20]
 800d02e:	e08c      	b.n	800d14a <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d030:	f04f 33ff 	mov.w	r3, #4294967295
 800d034:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d036:	693b      	ldr	r3, [r7, #16]
 800d038:	781b      	ldrb	r3, [r3, #0]
 800d03a:	2b02      	cmp	r3, #2
 800d03c:	d045      	beq.n	800d0ca <get_fat+0xc0>
 800d03e:	2b03      	cmp	r3, #3
 800d040:	d05d      	beq.n	800d0fe <get_fat+0xf4>
 800d042:	2b01      	cmp	r3, #1
 800d044:	d177      	bne.n	800d136 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	60fb      	str	r3, [r7, #12]
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	085b      	lsrs	r3, r3, #1
 800d04e:	68fa      	ldr	r2, [r7, #12]
 800d050:	4413      	add	r3, r2
 800d052:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d054:	693b      	ldr	r3, [r7, #16]
 800d056:	6a1a      	ldr	r2, [r3, #32]
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	0a5b      	lsrs	r3, r3, #9
 800d05c:	4413      	add	r3, r2
 800d05e:	4619      	mov	r1, r3
 800d060:	6938      	ldr	r0, [r7, #16]
 800d062:	f7ff ff17 	bl	800ce94 <move_window>
 800d066:	4603      	mov	r3, r0
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d167      	bne.n	800d13c <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	1c5a      	adds	r2, r3, #1
 800d070:	60fa      	str	r2, [r7, #12]
 800d072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d076:	693a      	ldr	r2, [r7, #16]
 800d078:	4413      	add	r3, r2
 800d07a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d07e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d080:	693b      	ldr	r3, [r7, #16]
 800d082:	6a1a      	ldr	r2, [r3, #32]
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	0a5b      	lsrs	r3, r3, #9
 800d088:	4413      	add	r3, r2
 800d08a:	4619      	mov	r1, r3
 800d08c:	6938      	ldr	r0, [r7, #16]
 800d08e:	f7ff ff01 	bl	800ce94 <move_window>
 800d092:	4603      	mov	r3, r0
 800d094:	2b00      	cmp	r3, #0
 800d096:	d153      	bne.n	800d140 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d09e:	693a      	ldr	r2, [r7, #16]
 800d0a0:	4413      	add	r3, r2
 800d0a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d0a6:	021b      	lsls	r3, r3, #8
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	4313      	orrs	r3, r2
 800d0ae:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	f003 0301 	and.w	r3, r3, #1
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d002      	beq.n	800d0c0 <get_fat+0xb6>
 800d0ba:	68bb      	ldr	r3, [r7, #8]
 800d0bc:	091b      	lsrs	r3, r3, #4
 800d0be:	e002      	b.n	800d0c6 <get_fat+0xbc>
 800d0c0:	68bb      	ldr	r3, [r7, #8]
 800d0c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d0c6:	617b      	str	r3, [r7, #20]
			break;
 800d0c8:	e03f      	b.n	800d14a <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d0ca:	693b      	ldr	r3, [r7, #16]
 800d0cc:	6a1a      	ldr	r2, [r3, #32]
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	0a1b      	lsrs	r3, r3, #8
 800d0d2:	4413      	add	r3, r2
 800d0d4:	4619      	mov	r1, r3
 800d0d6:	6938      	ldr	r0, [r7, #16]
 800d0d8:	f7ff fedc 	bl	800ce94 <move_window>
 800d0dc:	4603      	mov	r3, r0
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d130      	bne.n	800d144 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d0e2:	693b      	ldr	r3, [r7, #16]
 800d0e4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	005b      	lsls	r3, r3, #1
 800d0ec:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d0f0:	4413      	add	r3, r2
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	f7ff fc1e 	bl	800c934 <ld_word>
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	617b      	str	r3, [r7, #20]
			break;
 800d0fc:	e025      	b.n	800d14a <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d0fe:	693b      	ldr	r3, [r7, #16]
 800d100:	6a1a      	ldr	r2, [r3, #32]
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	09db      	lsrs	r3, r3, #7
 800d106:	4413      	add	r3, r2
 800d108:	4619      	mov	r1, r3
 800d10a:	6938      	ldr	r0, [r7, #16]
 800d10c:	f7ff fec2 	bl	800ce94 <move_window>
 800d110:	4603      	mov	r3, r0
 800d112:	2b00      	cmp	r3, #0
 800d114:	d118      	bne.n	800d148 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d116:	693b      	ldr	r3, [r7, #16]
 800d118:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	009b      	lsls	r3, r3, #2
 800d120:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d124:	4413      	add	r3, r2
 800d126:	4618      	mov	r0, r3
 800d128:	f7ff fc1c 	bl	800c964 <ld_dword>
 800d12c:	4603      	mov	r3, r0
 800d12e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d132:	617b      	str	r3, [r7, #20]
			break;
 800d134:	e009      	b.n	800d14a <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d136:	2301      	movs	r3, #1
 800d138:	617b      	str	r3, [r7, #20]
 800d13a:	e006      	b.n	800d14a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d13c:	bf00      	nop
 800d13e:	e004      	b.n	800d14a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d140:	bf00      	nop
 800d142:	e002      	b.n	800d14a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d144:	bf00      	nop
 800d146:	e000      	b.n	800d14a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d148:	bf00      	nop
		}
	}

	return val;
 800d14a:	697b      	ldr	r3, [r7, #20]
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3718      	adds	r7, #24
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}

0800d154 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d154:	b590      	push	{r4, r7, lr}
 800d156:	b089      	sub	sp, #36	; 0x24
 800d158:	af00      	add	r7, sp, #0
 800d15a:	60f8      	str	r0, [r7, #12]
 800d15c:	60b9      	str	r1, [r7, #8]
 800d15e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d160:	2302      	movs	r3, #2
 800d162:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d164:	68bb      	ldr	r3, [r7, #8]
 800d166:	2b01      	cmp	r3, #1
 800d168:	f240 80d6 	bls.w	800d318 <put_fat+0x1c4>
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	695b      	ldr	r3, [r3, #20]
 800d170:	68ba      	ldr	r2, [r7, #8]
 800d172:	429a      	cmp	r2, r3
 800d174:	f080 80d0 	bcs.w	800d318 <put_fat+0x1c4>
		switch (fs->fs_type) {
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	781b      	ldrb	r3, [r3, #0]
 800d17c:	2b02      	cmp	r3, #2
 800d17e:	d073      	beq.n	800d268 <put_fat+0x114>
 800d180:	2b03      	cmp	r3, #3
 800d182:	f000 8091 	beq.w	800d2a8 <put_fat+0x154>
 800d186:	2b01      	cmp	r3, #1
 800d188:	f040 80c6 	bne.w	800d318 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d18c:	68bb      	ldr	r3, [r7, #8]
 800d18e:	61bb      	str	r3, [r7, #24]
 800d190:	69bb      	ldr	r3, [r7, #24]
 800d192:	085b      	lsrs	r3, r3, #1
 800d194:	69ba      	ldr	r2, [r7, #24]
 800d196:	4413      	add	r3, r2
 800d198:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	6a1a      	ldr	r2, [r3, #32]
 800d19e:	69bb      	ldr	r3, [r7, #24]
 800d1a0:	0a5b      	lsrs	r3, r3, #9
 800d1a2:	4413      	add	r3, r2
 800d1a4:	4619      	mov	r1, r3
 800d1a6:	68f8      	ldr	r0, [r7, #12]
 800d1a8:	f7ff fe74 	bl	800ce94 <move_window>
 800d1ac:	4603      	mov	r3, r0
 800d1ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d1b0:	7ffb      	ldrb	r3, [r7, #31]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	f040 80a9 	bne.w	800d30a <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d1be:	69bb      	ldr	r3, [r7, #24]
 800d1c0:	1c59      	adds	r1, r3, #1
 800d1c2:	61b9      	str	r1, [r7, #24]
 800d1c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1c8:	4413      	add	r3, r2
 800d1ca:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d1cc:	68bb      	ldr	r3, [r7, #8]
 800d1ce:	f003 0301 	and.w	r3, r3, #1
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d00d      	beq.n	800d1f2 <put_fat+0x9e>
 800d1d6:	697b      	ldr	r3, [r7, #20]
 800d1d8:	781b      	ldrb	r3, [r3, #0]
 800d1da:	b25b      	sxtb	r3, r3
 800d1dc:	f003 030f 	and.w	r3, r3, #15
 800d1e0:	b25a      	sxtb	r2, r3
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	b2db      	uxtb	r3, r3
 800d1e6:	011b      	lsls	r3, r3, #4
 800d1e8:	b25b      	sxtb	r3, r3
 800d1ea:	4313      	orrs	r3, r2
 800d1ec:	b25b      	sxtb	r3, r3
 800d1ee:	b2db      	uxtb	r3, r3
 800d1f0:	e001      	b.n	800d1f6 <put_fat+0xa2>
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	b2db      	uxtb	r3, r3
 800d1f6:	697a      	ldr	r2, [r7, #20]
 800d1f8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	2201      	movs	r2, #1
 800d1fe:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	6a1a      	ldr	r2, [r3, #32]
 800d204:	69bb      	ldr	r3, [r7, #24]
 800d206:	0a5b      	lsrs	r3, r3, #9
 800d208:	4413      	add	r3, r2
 800d20a:	4619      	mov	r1, r3
 800d20c:	68f8      	ldr	r0, [r7, #12]
 800d20e:	f7ff fe41 	bl	800ce94 <move_window>
 800d212:	4603      	mov	r3, r0
 800d214:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d216:	7ffb      	ldrb	r3, [r7, #31]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d178      	bne.n	800d30e <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d222:	69bb      	ldr	r3, [r7, #24]
 800d224:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d228:	4413      	add	r3, r2
 800d22a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	f003 0301 	and.w	r3, r3, #1
 800d232:	2b00      	cmp	r3, #0
 800d234:	d003      	beq.n	800d23e <put_fat+0xea>
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	091b      	lsrs	r3, r3, #4
 800d23a:	b2db      	uxtb	r3, r3
 800d23c:	e00e      	b.n	800d25c <put_fat+0x108>
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	781b      	ldrb	r3, [r3, #0]
 800d242:	b25b      	sxtb	r3, r3
 800d244:	f023 030f 	bic.w	r3, r3, #15
 800d248:	b25a      	sxtb	r2, r3
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	0a1b      	lsrs	r3, r3, #8
 800d24e:	b25b      	sxtb	r3, r3
 800d250:	f003 030f 	and.w	r3, r3, #15
 800d254:	b25b      	sxtb	r3, r3
 800d256:	4313      	orrs	r3, r2
 800d258:	b25b      	sxtb	r3, r3
 800d25a:	b2db      	uxtb	r3, r3
 800d25c:	697a      	ldr	r2, [r7, #20]
 800d25e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	2201      	movs	r2, #1
 800d264:	70da      	strb	r2, [r3, #3]
			break;
 800d266:	e057      	b.n	800d318 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	6a1a      	ldr	r2, [r3, #32]
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	0a1b      	lsrs	r3, r3, #8
 800d270:	4413      	add	r3, r2
 800d272:	4619      	mov	r1, r3
 800d274:	68f8      	ldr	r0, [r7, #12]
 800d276:	f7ff fe0d 	bl	800ce94 <move_window>
 800d27a:	4603      	mov	r3, r0
 800d27c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d27e:	7ffb      	ldrb	r3, [r7, #31]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d146      	bne.n	800d312 <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d28a:	68bb      	ldr	r3, [r7, #8]
 800d28c:	005b      	lsls	r3, r3, #1
 800d28e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d292:	4413      	add	r3, r2
 800d294:	687a      	ldr	r2, [r7, #4]
 800d296:	b292      	uxth	r2, r2
 800d298:	4611      	mov	r1, r2
 800d29a:	4618      	mov	r0, r3
 800d29c:	f7ff fb85 	bl	800c9aa <st_word>
			fs->wflag = 1;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	2201      	movs	r2, #1
 800d2a4:	70da      	strb	r2, [r3, #3]
			break;
 800d2a6:	e037      	b.n	800d318 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	6a1a      	ldr	r2, [r3, #32]
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	09db      	lsrs	r3, r3, #7
 800d2b0:	4413      	add	r3, r2
 800d2b2:	4619      	mov	r1, r3
 800d2b4:	68f8      	ldr	r0, [r7, #12]
 800d2b6:	f7ff fded 	bl	800ce94 <move_window>
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d2be:	7ffb      	ldrb	r3, [r7, #31]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d128      	bne.n	800d316 <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d2d0:	68bb      	ldr	r3, [r7, #8]
 800d2d2:	009b      	lsls	r3, r3, #2
 800d2d4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d2d8:	4413      	add	r3, r2
 800d2da:	4618      	mov	r0, r3
 800d2dc:	f7ff fb42 	bl	800c964 <ld_dword>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d2e6:	4323      	orrs	r3, r4
 800d2e8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d2f0:	68bb      	ldr	r3, [r7, #8]
 800d2f2:	009b      	lsls	r3, r3, #2
 800d2f4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d2f8:	4413      	add	r3, r2
 800d2fa:	6879      	ldr	r1, [r7, #4]
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f7ff fb6f 	bl	800c9e0 <st_dword>
			fs->wflag = 1;
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	2201      	movs	r2, #1
 800d306:	70da      	strb	r2, [r3, #3]
			break;
 800d308:	e006      	b.n	800d318 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800d30a:	bf00      	nop
 800d30c:	e004      	b.n	800d318 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800d30e:	bf00      	nop
 800d310:	e002      	b.n	800d318 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800d312:	bf00      	nop
 800d314:	e000      	b.n	800d318 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800d316:	bf00      	nop
		}
	}
	return res;
 800d318:	7ffb      	ldrb	r3, [r7, #31]
}
 800d31a:	4618      	mov	r0, r3
 800d31c:	3724      	adds	r7, #36	; 0x24
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd90      	pop	{r4, r7, pc}

0800d322 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d322:	b580      	push	{r7, lr}
 800d324:	b088      	sub	sp, #32
 800d326:	af00      	add	r7, sp, #0
 800d328:	60f8      	str	r0, [r7, #12]
 800d32a:	60b9      	str	r1, [r7, #8]
 800d32c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d32e:	2300      	movs	r3, #0
 800d330:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	2b01      	cmp	r3, #1
 800d33c:	d904      	bls.n	800d348 <remove_chain+0x26>
 800d33e:	69bb      	ldr	r3, [r7, #24]
 800d340:	695b      	ldr	r3, [r3, #20]
 800d342:	68ba      	ldr	r2, [r7, #8]
 800d344:	429a      	cmp	r2, r3
 800d346:	d301      	bcc.n	800d34c <remove_chain+0x2a>
 800d348:	2302      	movs	r3, #2
 800d34a:	e04b      	b.n	800d3e4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d00c      	beq.n	800d36c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d352:	f04f 32ff 	mov.w	r2, #4294967295
 800d356:	6879      	ldr	r1, [r7, #4]
 800d358:	69b8      	ldr	r0, [r7, #24]
 800d35a:	f7ff fefb 	bl	800d154 <put_fat>
 800d35e:	4603      	mov	r3, r0
 800d360:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d362:	7ffb      	ldrb	r3, [r7, #31]
 800d364:	2b00      	cmp	r3, #0
 800d366:	d001      	beq.n	800d36c <remove_chain+0x4a>
 800d368:	7ffb      	ldrb	r3, [r7, #31]
 800d36a:	e03b      	b.n	800d3e4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d36c:	68b9      	ldr	r1, [r7, #8]
 800d36e:	68f8      	ldr	r0, [r7, #12]
 800d370:	f7ff fe4b 	bl	800d00a <get_fat>
 800d374:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d376:	697b      	ldr	r3, [r7, #20]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d031      	beq.n	800d3e0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d37c:	697b      	ldr	r3, [r7, #20]
 800d37e:	2b01      	cmp	r3, #1
 800d380:	d101      	bne.n	800d386 <remove_chain+0x64>
 800d382:	2302      	movs	r3, #2
 800d384:	e02e      	b.n	800d3e4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d38c:	d101      	bne.n	800d392 <remove_chain+0x70>
 800d38e:	2301      	movs	r3, #1
 800d390:	e028      	b.n	800d3e4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d392:	2200      	movs	r2, #0
 800d394:	68b9      	ldr	r1, [r7, #8]
 800d396:	69b8      	ldr	r0, [r7, #24]
 800d398:	f7ff fedc 	bl	800d154 <put_fat>
 800d39c:	4603      	mov	r3, r0
 800d39e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d3a0:	7ffb      	ldrb	r3, [r7, #31]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d001      	beq.n	800d3aa <remove_chain+0x88>
 800d3a6:	7ffb      	ldrb	r3, [r7, #31]
 800d3a8:	e01c      	b.n	800d3e4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d3aa:	69bb      	ldr	r3, [r7, #24]
 800d3ac:	691a      	ldr	r2, [r3, #16]
 800d3ae:	69bb      	ldr	r3, [r7, #24]
 800d3b0:	695b      	ldr	r3, [r3, #20]
 800d3b2:	3b02      	subs	r3, #2
 800d3b4:	429a      	cmp	r2, r3
 800d3b6:	d20b      	bcs.n	800d3d0 <remove_chain+0xae>
			fs->free_clst++;
 800d3b8:	69bb      	ldr	r3, [r7, #24]
 800d3ba:	691b      	ldr	r3, [r3, #16]
 800d3bc:	1c5a      	adds	r2, r3, #1
 800d3be:	69bb      	ldr	r3, [r7, #24]
 800d3c0:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800d3c2:	69bb      	ldr	r3, [r7, #24]
 800d3c4:	791b      	ldrb	r3, [r3, #4]
 800d3c6:	f043 0301 	orr.w	r3, r3, #1
 800d3ca:	b2da      	uxtb	r2, r3
 800d3cc:	69bb      	ldr	r3, [r7, #24]
 800d3ce:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d3d0:	697b      	ldr	r3, [r7, #20]
 800d3d2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d3d4:	69bb      	ldr	r3, [r7, #24]
 800d3d6:	695b      	ldr	r3, [r3, #20]
 800d3d8:	68ba      	ldr	r2, [r7, #8]
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	d3c6      	bcc.n	800d36c <remove_chain+0x4a>
 800d3de:	e000      	b.n	800d3e2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d3e0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d3e2:	2300      	movs	r3, #0
}
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	3720      	adds	r7, #32
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd80      	pop	{r7, pc}

0800d3ec <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b088      	sub	sp, #32
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
 800d3f4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d10d      	bne.n	800d41e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d402:	693b      	ldr	r3, [r7, #16]
 800d404:	68db      	ldr	r3, [r3, #12]
 800d406:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d408:	69bb      	ldr	r3, [r7, #24]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d004      	beq.n	800d418 <create_chain+0x2c>
 800d40e:	693b      	ldr	r3, [r7, #16]
 800d410:	695b      	ldr	r3, [r3, #20]
 800d412:	69ba      	ldr	r2, [r7, #24]
 800d414:	429a      	cmp	r2, r3
 800d416:	d31b      	bcc.n	800d450 <create_chain+0x64>
 800d418:	2301      	movs	r3, #1
 800d41a:	61bb      	str	r3, [r7, #24]
 800d41c:	e018      	b.n	800d450 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d41e:	6839      	ldr	r1, [r7, #0]
 800d420:	6878      	ldr	r0, [r7, #4]
 800d422:	f7ff fdf2 	bl	800d00a <get_fat>
 800d426:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	2b01      	cmp	r3, #1
 800d42c:	d801      	bhi.n	800d432 <create_chain+0x46>
 800d42e:	2301      	movs	r3, #1
 800d430:	e070      	b.n	800d514 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d438:	d101      	bne.n	800d43e <create_chain+0x52>
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	e06a      	b.n	800d514 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d43e:	693b      	ldr	r3, [r7, #16]
 800d440:	695b      	ldr	r3, [r3, #20]
 800d442:	68fa      	ldr	r2, [r7, #12]
 800d444:	429a      	cmp	r2, r3
 800d446:	d201      	bcs.n	800d44c <create_chain+0x60>
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	e063      	b.n	800d514 <create_chain+0x128>
		scl = clst;
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d450:	69bb      	ldr	r3, [r7, #24]
 800d452:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d454:	69fb      	ldr	r3, [r7, #28]
 800d456:	3301      	adds	r3, #1
 800d458:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d45a:	693b      	ldr	r3, [r7, #16]
 800d45c:	695b      	ldr	r3, [r3, #20]
 800d45e:	69fa      	ldr	r2, [r7, #28]
 800d460:	429a      	cmp	r2, r3
 800d462:	d307      	bcc.n	800d474 <create_chain+0x88>
				ncl = 2;
 800d464:	2302      	movs	r3, #2
 800d466:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d468:	69fa      	ldr	r2, [r7, #28]
 800d46a:	69bb      	ldr	r3, [r7, #24]
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d901      	bls.n	800d474 <create_chain+0x88>
 800d470:	2300      	movs	r3, #0
 800d472:	e04f      	b.n	800d514 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d474:	69f9      	ldr	r1, [r7, #28]
 800d476:	6878      	ldr	r0, [r7, #4]
 800d478:	f7ff fdc7 	bl	800d00a <get_fat>
 800d47c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d00e      	beq.n	800d4a2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	2b01      	cmp	r3, #1
 800d488:	d003      	beq.n	800d492 <create_chain+0xa6>
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d490:	d101      	bne.n	800d496 <create_chain+0xaa>
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	e03e      	b.n	800d514 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d496:	69fa      	ldr	r2, [r7, #28]
 800d498:	69bb      	ldr	r3, [r7, #24]
 800d49a:	429a      	cmp	r2, r3
 800d49c:	d1da      	bne.n	800d454 <create_chain+0x68>
 800d49e:	2300      	movs	r3, #0
 800d4a0:	e038      	b.n	800d514 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d4a2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d4a4:	f04f 32ff 	mov.w	r2, #4294967295
 800d4a8:	69f9      	ldr	r1, [r7, #28]
 800d4aa:	6938      	ldr	r0, [r7, #16]
 800d4ac:	f7ff fe52 	bl	800d154 <put_fat>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d4b4:	7dfb      	ldrb	r3, [r7, #23]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d109      	bne.n	800d4ce <create_chain+0xe2>
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d006      	beq.n	800d4ce <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d4c0:	69fa      	ldr	r2, [r7, #28]
 800d4c2:	6839      	ldr	r1, [r7, #0]
 800d4c4:	6938      	ldr	r0, [r7, #16]
 800d4c6:	f7ff fe45 	bl	800d154 <put_fat>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d4ce:	7dfb      	ldrb	r3, [r7, #23]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d116      	bne.n	800d502 <create_chain+0x116>
		fs->last_clst = ncl;
 800d4d4:	693b      	ldr	r3, [r7, #16]
 800d4d6:	69fa      	ldr	r2, [r7, #28]
 800d4d8:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d4da:	693b      	ldr	r3, [r7, #16]
 800d4dc:	691a      	ldr	r2, [r3, #16]
 800d4de:	693b      	ldr	r3, [r7, #16]
 800d4e0:	695b      	ldr	r3, [r3, #20]
 800d4e2:	3b02      	subs	r3, #2
 800d4e4:	429a      	cmp	r2, r3
 800d4e6:	d804      	bhi.n	800d4f2 <create_chain+0x106>
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	691b      	ldr	r3, [r3, #16]
 800d4ec:	1e5a      	subs	r2, r3, #1
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800d4f2:	693b      	ldr	r3, [r7, #16]
 800d4f4:	791b      	ldrb	r3, [r3, #4]
 800d4f6:	f043 0301 	orr.w	r3, r3, #1
 800d4fa:	b2da      	uxtb	r2, r3
 800d4fc:	693b      	ldr	r3, [r7, #16]
 800d4fe:	711a      	strb	r2, [r3, #4]
 800d500:	e007      	b.n	800d512 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d502:	7dfb      	ldrb	r3, [r7, #23]
 800d504:	2b01      	cmp	r3, #1
 800d506:	d102      	bne.n	800d50e <create_chain+0x122>
 800d508:	f04f 33ff 	mov.w	r3, #4294967295
 800d50c:	e000      	b.n	800d510 <create_chain+0x124>
 800d50e:	2301      	movs	r3, #1
 800d510:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d512:	69fb      	ldr	r3, [r7, #28]
}
 800d514:	4618      	mov	r0, r3
 800d516:	3720      	adds	r7, #32
 800d518:	46bd      	mov	sp, r7
 800d51a:	bd80      	pop	{r7, pc}

0800d51c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d51c:	b480      	push	{r7}
 800d51e:	b087      	sub	sp, #28
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
 800d524:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d530:	3304      	adds	r3, #4
 800d532:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	0a5b      	lsrs	r3, r3, #9
 800d538:	68fa      	ldr	r2, [r7, #12]
 800d53a:	8952      	ldrh	r2, [r2, #10]
 800d53c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d540:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	1d1a      	adds	r2, r3, #4
 800d546:	613a      	str	r2, [r7, #16]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d101      	bne.n	800d556 <clmt_clust+0x3a>
 800d552:	2300      	movs	r3, #0
 800d554:	e010      	b.n	800d578 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d556:	697a      	ldr	r2, [r7, #20]
 800d558:	68bb      	ldr	r3, [r7, #8]
 800d55a:	429a      	cmp	r2, r3
 800d55c:	d307      	bcc.n	800d56e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d55e:	697a      	ldr	r2, [r7, #20]
 800d560:	68bb      	ldr	r3, [r7, #8]
 800d562:	1ad3      	subs	r3, r2, r3
 800d564:	617b      	str	r3, [r7, #20]
 800d566:	693b      	ldr	r3, [r7, #16]
 800d568:	3304      	adds	r3, #4
 800d56a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d56c:	e7e9      	b.n	800d542 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d56e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d570:	693b      	ldr	r3, [r7, #16]
 800d572:	681a      	ldr	r2, [r3, #0]
 800d574:	697b      	ldr	r3, [r7, #20]
 800d576:	4413      	add	r3, r2
}
 800d578:	4618      	mov	r0, r3
 800d57a:	371c      	adds	r7, #28
 800d57c:	46bd      	mov	sp, r7
 800d57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d582:	4770      	bx	lr

0800d584 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b086      	sub	sp, #24
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
 800d58c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d594:	683b      	ldr	r3, [r7, #0]
 800d596:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d59a:	d204      	bcs.n	800d5a6 <dir_sdi+0x22>
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	f003 031f 	and.w	r3, r3, #31
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d001      	beq.n	800d5aa <dir_sdi+0x26>
		return FR_INT_ERR;
 800d5a6:	2302      	movs	r3, #2
 800d5a8:	e063      	b.n	800d672 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	683a      	ldr	r2, [r7, #0]
 800d5ae:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	689b      	ldr	r3, [r3, #8]
 800d5b4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d5b6:	697b      	ldr	r3, [r7, #20]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d106      	bne.n	800d5ca <dir_sdi+0x46>
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	781b      	ldrb	r3, [r3, #0]
 800d5c0:	2b02      	cmp	r3, #2
 800d5c2:	d902      	bls.n	800d5ca <dir_sdi+0x46>
		clst = fs->dirbase;
 800d5c4:	693b      	ldr	r3, [r7, #16]
 800d5c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5c8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d5ca:	697b      	ldr	r3, [r7, #20]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d10c      	bne.n	800d5ea <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	095b      	lsrs	r3, r3, #5
 800d5d4:	693a      	ldr	r2, [r7, #16]
 800d5d6:	8912      	ldrh	r2, [r2, #8]
 800d5d8:	4293      	cmp	r3, r2
 800d5da:	d301      	bcc.n	800d5e0 <dir_sdi+0x5c>
 800d5dc:	2302      	movs	r3, #2
 800d5de:	e048      	b.n	800d672 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d5e0:	693b      	ldr	r3, [r7, #16]
 800d5e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	61da      	str	r2, [r3, #28]
 800d5e8:	e029      	b.n	800d63e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d5ea:	693b      	ldr	r3, [r7, #16]
 800d5ec:	895b      	ldrh	r3, [r3, #10]
 800d5ee:	025b      	lsls	r3, r3, #9
 800d5f0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d5f2:	e019      	b.n	800d628 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	6979      	ldr	r1, [r7, #20]
 800d5f8:	4618      	mov	r0, r3
 800d5fa:	f7ff fd06 	bl	800d00a <get_fat>
 800d5fe:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d600:	697b      	ldr	r3, [r7, #20]
 800d602:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d606:	d101      	bne.n	800d60c <dir_sdi+0x88>
 800d608:	2301      	movs	r3, #1
 800d60a:	e032      	b.n	800d672 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d60c:	697b      	ldr	r3, [r7, #20]
 800d60e:	2b01      	cmp	r3, #1
 800d610:	d904      	bls.n	800d61c <dir_sdi+0x98>
 800d612:	693b      	ldr	r3, [r7, #16]
 800d614:	695b      	ldr	r3, [r3, #20]
 800d616:	697a      	ldr	r2, [r7, #20]
 800d618:	429a      	cmp	r2, r3
 800d61a:	d301      	bcc.n	800d620 <dir_sdi+0x9c>
 800d61c:	2302      	movs	r3, #2
 800d61e:	e028      	b.n	800d672 <dir_sdi+0xee>
			ofs -= csz;
 800d620:	683a      	ldr	r2, [r7, #0]
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	1ad3      	subs	r3, r2, r3
 800d626:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d628:	683a      	ldr	r2, [r7, #0]
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	429a      	cmp	r2, r3
 800d62e:	d2e1      	bcs.n	800d5f4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d630:	6979      	ldr	r1, [r7, #20]
 800d632:	6938      	ldr	r0, [r7, #16]
 800d634:	f7ff fcca 	bl	800cfcc <clust2sect>
 800d638:	4602      	mov	r2, r0
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	697a      	ldr	r2, [r7, #20]
 800d642:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	69db      	ldr	r3, [r3, #28]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d101      	bne.n	800d650 <dir_sdi+0xcc>
 800d64c:	2302      	movs	r3, #2
 800d64e:	e010      	b.n	800d672 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	69da      	ldr	r2, [r3, #28]
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	0a5b      	lsrs	r3, r3, #9
 800d658:	441a      	add	r2, r3
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d65e:	693b      	ldr	r3, [r7, #16]
 800d660:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d66a:	441a      	add	r2, r3
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d670:	2300      	movs	r3, #0
}
 800d672:	4618      	mov	r0, r3
 800d674:	3718      	adds	r7, #24
 800d676:	46bd      	mov	sp, r7
 800d678:	bd80      	pop	{r7, pc}

0800d67a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d67a:	b580      	push	{r7, lr}
 800d67c:	b086      	sub	sp, #24
 800d67e:	af00      	add	r7, sp, #0
 800d680:	6078      	str	r0, [r7, #4]
 800d682:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	695b      	ldr	r3, [r3, #20]
 800d68e:	3320      	adds	r3, #32
 800d690:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	69db      	ldr	r3, [r3, #28]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d003      	beq.n	800d6a2 <dir_next+0x28>
 800d69a:	68bb      	ldr	r3, [r7, #8]
 800d69c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d6a0:	d301      	bcc.n	800d6a6 <dir_next+0x2c>
 800d6a2:	2304      	movs	r3, #4
 800d6a4:	e0aa      	b.n	800d7fc <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	f040 8098 	bne.w	800d7e2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	69db      	ldr	r3, [r3, #28]
 800d6b6:	1c5a      	adds	r2, r3, #1
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	699b      	ldr	r3, [r3, #24]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d10b      	bne.n	800d6dc <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	095b      	lsrs	r3, r3, #5
 800d6c8:	68fa      	ldr	r2, [r7, #12]
 800d6ca:	8912      	ldrh	r2, [r2, #8]
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	f0c0 8088 	bcc.w	800d7e2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	61da      	str	r2, [r3, #28]
 800d6d8:	2304      	movs	r3, #4
 800d6da:	e08f      	b.n	800d7fc <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d6dc:	68bb      	ldr	r3, [r7, #8]
 800d6de:	0a5b      	lsrs	r3, r3, #9
 800d6e0:	68fa      	ldr	r2, [r7, #12]
 800d6e2:	8952      	ldrh	r2, [r2, #10]
 800d6e4:	3a01      	subs	r2, #1
 800d6e6:	4013      	ands	r3, r2
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d17a      	bne.n	800d7e2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d6ec:	687a      	ldr	r2, [r7, #4]
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	699b      	ldr	r3, [r3, #24]
 800d6f2:	4619      	mov	r1, r3
 800d6f4:	4610      	mov	r0, r2
 800d6f6:	f7ff fc88 	bl	800d00a <get_fat>
 800d6fa:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d6fc:	697b      	ldr	r3, [r7, #20]
 800d6fe:	2b01      	cmp	r3, #1
 800d700:	d801      	bhi.n	800d706 <dir_next+0x8c>
 800d702:	2302      	movs	r3, #2
 800d704:	e07a      	b.n	800d7fc <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d706:	697b      	ldr	r3, [r7, #20]
 800d708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d70c:	d101      	bne.n	800d712 <dir_next+0x98>
 800d70e:	2301      	movs	r3, #1
 800d710:	e074      	b.n	800d7fc <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	695b      	ldr	r3, [r3, #20]
 800d716:	697a      	ldr	r2, [r7, #20]
 800d718:	429a      	cmp	r2, r3
 800d71a:	d358      	bcc.n	800d7ce <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d104      	bne.n	800d72c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	2200      	movs	r2, #0
 800d726:	61da      	str	r2, [r3, #28]
 800d728:	2304      	movs	r3, #4
 800d72a:	e067      	b.n	800d7fc <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d72c:	687a      	ldr	r2, [r7, #4]
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	699b      	ldr	r3, [r3, #24]
 800d732:	4619      	mov	r1, r3
 800d734:	4610      	mov	r0, r2
 800d736:	f7ff fe59 	bl	800d3ec <create_chain>
 800d73a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d73c:	697b      	ldr	r3, [r7, #20]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d101      	bne.n	800d746 <dir_next+0xcc>
 800d742:	2307      	movs	r3, #7
 800d744:	e05a      	b.n	800d7fc <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d746:	697b      	ldr	r3, [r7, #20]
 800d748:	2b01      	cmp	r3, #1
 800d74a:	d101      	bne.n	800d750 <dir_next+0xd6>
 800d74c:	2302      	movs	r3, #2
 800d74e:	e055      	b.n	800d7fc <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d756:	d101      	bne.n	800d75c <dir_next+0xe2>
 800d758:	2301      	movs	r3, #1
 800d75a:	e04f      	b.n	800d7fc <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d75c:	68f8      	ldr	r0, [r7, #12]
 800d75e:	f7ff fb55 	bl	800ce0c <sync_window>
 800d762:	4603      	mov	r3, r0
 800d764:	2b00      	cmp	r3, #0
 800d766:	d001      	beq.n	800d76c <dir_next+0xf2>
 800d768:	2301      	movs	r3, #1
 800d76a:	e047      	b.n	800d7fc <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	3330      	adds	r3, #48	; 0x30
 800d770:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d774:	2100      	movs	r1, #0
 800d776:	4618      	mov	r0, r3
 800d778:	f7ff f97f 	bl	800ca7a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d77c:	2300      	movs	r3, #0
 800d77e:	613b      	str	r3, [r7, #16]
 800d780:	6979      	ldr	r1, [r7, #20]
 800d782:	68f8      	ldr	r0, [r7, #12]
 800d784:	f7ff fc22 	bl	800cfcc <clust2sect>
 800d788:	4602      	mov	r2, r0
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	62da      	str	r2, [r3, #44]	; 0x2c
 800d78e:	e012      	b.n	800d7b6 <dir_next+0x13c>
						fs->wflag = 1;
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	2201      	movs	r2, #1
 800d794:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d796:	68f8      	ldr	r0, [r7, #12]
 800d798:	f7ff fb38 	bl	800ce0c <sync_window>
 800d79c:	4603      	mov	r3, r0
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d001      	beq.n	800d7a6 <dir_next+0x12c>
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	e02a      	b.n	800d7fc <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d7a6:	693b      	ldr	r3, [r7, #16]
 800d7a8:	3301      	adds	r3, #1
 800d7aa:	613b      	str	r3, [r7, #16]
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7b0:	1c5a      	adds	r2, r3, #1
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	62da      	str	r2, [r3, #44]	; 0x2c
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	895b      	ldrh	r3, [r3, #10]
 800d7ba:	461a      	mov	r2, r3
 800d7bc:	693b      	ldr	r3, [r7, #16]
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d3e6      	bcc.n	800d790 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7c6:	693b      	ldr	r3, [r7, #16]
 800d7c8:	1ad2      	subs	r2, r2, r3
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	697a      	ldr	r2, [r7, #20]
 800d7d2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d7d4:	6979      	ldr	r1, [r7, #20]
 800d7d6:	68f8      	ldr	r0, [r7, #12]
 800d7d8:	f7ff fbf8 	bl	800cfcc <clust2sect>
 800d7dc:	4602      	mov	r2, r0
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	68ba      	ldr	r2, [r7, #8]
 800d7e6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d7ee:	68bb      	ldr	r3, [r7, #8]
 800d7f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7f4:	441a      	add	r2, r3
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d7fa:	2300      	movs	r3, #0
}
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	3718      	adds	r7, #24
 800d800:	46bd      	mov	sp, r7
 800d802:	bd80      	pop	{r7, pc}

0800d804 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b086      	sub	sp, #24
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
 800d80c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d814:	2100      	movs	r1, #0
 800d816:	6878      	ldr	r0, [r7, #4]
 800d818:	f7ff feb4 	bl	800d584 <dir_sdi>
 800d81c:	4603      	mov	r3, r0
 800d81e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d820:	7dfb      	ldrb	r3, [r7, #23]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d12b      	bne.n	800d87e <dir_alloc+0x7a>
		n = 0;
 800d826:	2300      	movs	r3, #0
 800d828:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	69db      	ldr	r3, [r3, #28]
 800d82e:	4619      	mov	r1, r3
 800d830:	68f8      	ldr	r0, [r7, #12]
 800d832:	f7ff fb2f 	bl	800ce94 <move_window>
 800d836:	4603      	mov	r3, r0
 800d838:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d83a:	7dfb      	ldrb	r3, [r7, #23]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d11d      	bne.n	800d87c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6a1b      	ldr	r3, [r3, #32]
 800d844:	781b      	ldrb	r3, [r3, #0]
 800d846:	2be5      	cmp	r3, #229	; 0xe5
 800d848:	d004      	beq.n	800d854 <dir_alloc+0x50>
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	6a1b      	ldr	r3, [r3, #32]
 800d84e:	781b      	ldrb	r3, [r3, #0]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d107      	bne.n	800d864 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d854:	693b      	ldr	r3, [r7, #16]
 800d856:	3301      	adds	r3, #1
 800d858:	613b      	str	r3, [r7, #16]
 800d85a:	693a      	ldr	r2, [r7, #16]
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	429a      	cmp	r2, r3
 800d860:	d102      	bne.n	800d868 <dir_alloc+0x64>
 800d862:	e00c      	b.n	800d87e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d864:	2300      	movs	r3, #0
 800d866:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d868:	2101      	movs	r1, #1
 800d86a:	6878      	ldr	r0, [r7, #4]
 800d86c:	f7ff ff05 	bl	800d67a <dir_next>
 800d870:	4603      	mov	r3, r0
 800d872:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d874:	7dfb      	ldrb	r3, [r7, #23]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d0d7      	beq.n	800d82a <dir_alloc+0x26>
 800d87a:	e000      	b.n	800d87e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d87c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d87e:	7dfb      	ldrb	r3, [r7, #23]
 800d880:	2b04      	cmp	r3, #4
 800d882:	d101      	bne.n	800d888 <dir_alloc+0x84>
 800d884:	2307      	movs	r3, #7
 800d886:	75fb      	strb	r3, [r7, #23]
	return res;
 800d888:	7dfb      	ldrb	r3, [r7, #23]
}
 800d88a:	4618      	mov	r0, r3
 800d88c:	3718      	adds	r7, #24
 800d88e:	46bd      	mov	sp, r7
 800d890:	bd80      	pop	{r7, pc}

0800d892 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d892:	b580      	push	{r7, lr}
 800d894:	b084      	sub	sp, #16
 800d896:	af00      	add	r7, sp, #0
 800d898:	6078      	str	r0, [r7, #4]
 800d89a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	331a      	adds	r3, #26
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	f7ff f847 	bl	800c934 <ld_word>
 800d8a6:	4603      	mov	r3, r0
 800d8a8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	781b      	ldrb	r3, [r3, #0]
 800d8ae:	2b03      	cmp	r3, #3
 800d8b0:	d109      	bne.n	800d8c6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	3314      	adds	r3, #20
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	f7ff f83c 	bl	800c934 <ld_word>
 800d8bc:	4603      	mov	r3, r0
 800d8be:	041b      	lsls	r3, r3, #16
 800d8c0:	68fa      	ldr	r2, [r7, #12]
 800d8c2:	4313      	orrs	r3, r2
 800d8c4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d8c6:	68fb      	ldr	r3, [r7, #12]
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	3710      	adds	r7, #16
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b084      	sub	sp, #16
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	60f8      	str	r0, [r7, #12]
 800d8d8:	60b9      	str	r1, [r7, #8]
 800d8da:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d8dc:	68bb      	ldr	r3, [r7, #8]
 800d8de:	331a      	adds	r3, #26
 800d8e0:	687a      	ldr	r2, [r7, #4]
 800d8e2:	b292      	uxth	r2, r2
 800d8e4:	4611      	mov	r1, r2
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	f7ff f85f 	bl	800c9aa <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	781b      	ldrb	r3, [r3, #0]
 800d8f0:	2b03      	cmp	r3, #3
 800d8f2:	d109      	bne.n	800d908 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	f103 0214 	add.w	r2, r3, #20
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	0c1b      	lsrs	r3, r3, #16
 800d8fe:	b29b      	uxth	r3, r3
 800d900:	4619      	mov	r1, r3
 800d902:	4610      	mov	r0, r2
 800d904:	f7ff f851 	bl	800c9aa <st_word>
	}
}
 800d908:	bf00      	nop
 800d90a:	3710      	adds	r7, #16
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd80      	pop	{r7, pc}

0800d910 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b086      	sub	sp, #24
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d91e:	2100      	movs	r1, #0
 800d920:	6878      	ldr	r0, [r7, #4]
 800d922:	f7ff fe2f 	bl	800d584 <dir_sdi>
 800d926:	4603      	mov	r3, r0
 800d928:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d92a:	7dfb      	ldrb	r3, [r7, #23]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d001      	beq.n	800d934 <dir_find+0x24>
 800d930:	7dfb      	ldrb	r3, [r7, #23]
 800d932:	e03e      	b.n	800d9b2 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	69db      	ldr	r3, [r3, #28]
 800d938:	4619      	mov	r1, r3
 800d93a:	6938      	ldr	r0, [r7, #16]
 800d93c:	f7ff faaa 	bl	800ce94 <move_window>
 800d940:	4603      	mov	r3, r0
 800d942:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d944:	7dfb      	ldrb	r3, [r7, #23]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d12f      	bne.n	800d9aa <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6a1b      	ldr	r3, [r3, #32]
 800d94e:	781b      	ldrb	r3, [r3, #0]
 800d950:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d952:	7bfb      	ldrb	r3, [r7, #15]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d102      	bne.n	800d95e <dir_find+0x4e>
 800d958:	2304      	movs	r3, #4
 800d95a:	75fb      	strb	r3, [r7, #23]
 800d95c:	e028      	b.n	800d9b0 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	6a1b      	ldr	r3, [r3, #32]
 800d962:	330b      	adds	r3, #11
 800d964:	781b      	ldrb	r3, [r3, #0]
 800d966:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d96a:	b2da      	uxtb	r2, r3
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	6a1b      	ldr	r3, [r3, #32]
 800d974:	330b      	adds	r3, #11
 800d976:	781b      	ldrb	r3, [r3, #0]
 800d978:	f003 0308 	and.w	r3, r3, #8
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d10a      	bne.n	800d996 <dir_find+0x86>
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	6a18      	ldr	r0, [r3, #32]
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	3324      	adds	r3, #36	; 0x24
 800d988:	220b      	movs	r2, #11
 800d98a:	4619      	mov	r1, r3
 800d98c:	f7ff f88f 	bl	800caae <mem_cmp>
 800d990:	4603      	mov	r3, r0
 800d992:	2b00      	cmp	r3, #0
 800d994:	d00b      	beq.n	800d9ae <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d996:	2100      	movs	r1, #0
 800d998:	6878      	ldr	r0, [r7, #4]
 800d99a:	f7ff fe6e 	bl	800d67a <dir_next>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d9a2:	7dfb      	ldrb	r3, [r7, #23]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d0c5      	beq.n	800d934 <dir_find+0x24>
 800d9a8:	e002      	b.n	800d9b0 <dir_find+0xa0>
		if (res != FR_OK) break;
 800d9aa:	bf00      	nop
 800d9ac:	e000      	b.n	800d9b0 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d9ae:	bf00      	nop

	return res;
 800d9b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	3718      	adds	r7, #24
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	bd80      	pop	{r7, pc}

0800d9ba <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d9ba:	b580      	push	{r7, lr}
 800d9bc:	b084      	sub	sp, #16
 800d9be:	af00      	add	r7, sp, #0
 800d9c0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800d9c8:	2101      	movs	r1, #1
 800d9ca:	6878      	ldr	r0, [r7, #4]
 800d9cc:	f7ff ff1a 	bl	800d804 <dir_alloc>
 800d9d0:	4603      	mov	r3, r0
 800d9d2:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d9d4:	7bfb      	ldrb	r3, [r7, #15]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d11c      	bne.n	800da14 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	69db      	ldr	r3, [r3, #28]
 800d9de:	4619      	mov	r1, r3
 800d9e0:	68b8      	ldr	r0, [r7, #8]
 800d9e2:	f7ff fa57 	bl	800ce94 <move_window>
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d9ea:	7bfb      	ldrb	r3, [r7, #15]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d111      	bne.n	800da14 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	6a1b      	ldr	r3, [r3, #32]
 800d9f4:	2220      	movs	r2, #32
 800d9f6:	2100      	movs	r1, #0
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	f7ff f83e 	bl	800ca7a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	6a18      	ldr	r0, [r3, #32]
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	3324      	adds	r3, #36	; 0x24
 800da06:	220b      	movs	r2, #11
 800da08:	4619      	mov	r1, r3
 800da0a:	f7ff f815 	bl	800ca38 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800da0e:	68bb      	ldr	r3, [r7, #8]
 800da10:	2201      	movs	r2, #1
 800da12:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800da14:	7bfb      	ldrb	r3, [r7, #15]
}
 800da16:	4618      	mov	r0, r3
 800da18:	3710      	adds	r7, #16
 800da1a:	46bd      	mov	sp, r7
 800da1c:	bd80      	pop	{r7, pc}
	...

0800da20 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b088      	sub	sp, #32
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
 800da28:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800da2a:	683b      	ldr	r3, [r7, #0]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	60fb      	str	r3, [r7, #12]
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	3324      	adds	r3, #36	; 0x24
 800da34:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800da36:	220b      	movs	r2, #11
 800da38:	2120      	movs	r1, #32
 800da3a:	68b8      	ldr	r0, [r7, #8]
 800da3c:	f7ff f81d 	bl	800ca7a <mem_set>
	si = i = 0; ni = 8;
 800da40:	2300      	movs	r3, #0
 800da42:	613b      	str	r3, [r7, #16]
 800da44:	693b      	ldr	r3, [r7, #16]
 800da46:	617b      	str	r3, [r7, #20]
 800da48:	2308      	movs	r3, #8
 800da4a:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800da4c:	697b      	ldr	r3, [r7, #20]
 800da4e:	1c5a      	adds	r2, r3, #1
 800da50:	617a      	str	r2, [r7, #20]
 800da52:	68fa      	ldr	r2, [r7, #12]
 800da54:	4413      	add	r3, r2
 800da56:	781b      	ldrb	r3, [r3, #0]
 800da58:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800da5a:	7ffb      	ldrb	r3, [r7, #31]
 800da5c:	2b20      	cmp	r3, #32
 800da5e:	d94e      	bls.n	800dafe <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800da60:	7ffb      	ldrb	r3, [r7, #31]
 800da62:	2b2f      	cmp	r3, #47	; 0x2f
 800da64:	d006      	beq.n	800da74 <create_name+0x54>
 800da66:	7ffb      	ldrb	r3, [r7, #31]
 800da68:	2b5c      	cmp	r3, #92	; 0x5c
 800da6a:	d110      	bne.n	800da8e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800da6c:	e002      	b.n	800da74 <create_name+0x54>
 800da6e:	697b      	ldr	r3, [r7, #20]
 800da70:	3301      	adds	r3, #1
 800da72:	617b      	str	r3, [r7, #20]
 800da74:	68fa      	ldr	r2, [r7, #12]
 800da76:	697b      	ldr	r3, [r7, #20]
 800da78:	4413      	add	r3, r2
 800da7a:	781b      	ldrb	r3, [r3, #0]
 800da7c:	2b2f      	cmp	r3, #47	; 0x2f
 800da7e:	d0f6      	beq.n	800da6e <create_name+0x4e>
 800da80:	68fa      	ldr	r2, [r7, #12]
 800da82:	697b      	ldr	r3, [r7, #20]
 800da84:	4413      	add	r3, r2
 800da86:	781b      	ldrb	r3, [r3, #0]
 800da88:	2b5c      	cmp	r3, #92	; 0x5c
 800da8a:	d0f0      	beq.n	800da6e <create_name+0x4e>
			break;
 800da8c:	e038      	b.n	800db00 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800da8e:	7ffb      	ldrb	r3, [r7, #31]
 800da90:	2b2e      	cmp	r3, #46	; 0x2e
 800da92:	d003      	beq.n	800da9c <create_name+0x7c>
 800da94:	693a      	ldr	r2, [r7, #16]
 800da96:	69bb      	ldr	r3, [r7, #24]
 800da98:	429a      	cmp	r2, r3
 800da9a:	d30c      	bcc.n	800dab6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800da9c:	69bb      	ldr	r3, [r7, #24]
 800da9e:	2b0b      	cmp	r3, #11
 800daa0:	d002      	beq.n	800daa8 <create_name+0x88>
 800daa2:	7ffb      	ldrb	r3, [r7, #31]
 800daa4:	2b2e      	cmp	r3, #46	; 0x2e
 800daa6:	d001      	beq.n	800daac <create_name+0x8c>
 800daa8:	2306      	movs	r3, #6
 800daaa:	e044      	b.n	800db36 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800daac:	2308      	movs	r3, #8
 800daae:	613b      	str	r3, [r7, #16]
 800dab0:	230b      	movs	r3, #11
 800dab2:	61bb      	str	r3, [r7, #24]
			continue;
 800dab4:	e022      	b.n	800dafc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800dab6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	da04      	bge.n	800dac8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800dabe:	7ffb      	ldrb	r3, [r7, #31]
 800dac0:	3b80      	subs	r3, #128	; 0x80
 800dac2:	4a1f      	ldr	r2, [pc, #124]	; (800db40 <create_name+0x120>)
 800dac4:	5cd3      	ldrb	r3, [r2, r3]
 800dac6:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800dac8:	7ffb      	ldrb	r3, [r7, #31]
 800daca:	4619      	mov	r1, r3
 800dacc:	481d      	ldr	r0, [pc, #116]	; (800db44 <create_name+0x124>)
 800dace:	f7ff f815 	bl	800cafc <chk_chr>
 800dad2:	4603      	mov	r3, r0
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d001      	beq.n	800dadc <create_name+0xbc>
 800dad8:	2306      	movs	r3, #6
 800dada:	e02c      	b.n	800db36 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800dadc:	7ffb      	ldrb	r3, [r7, #31]
 800dade:	2b60      	cmp	r3, #96	; 0x60
 800dae0:	d905      	bls.n	800daee <create_name+0xce>
 800dae2:	7ffb      	ldrb	r3, [r7, #31]
 800dae4:	2b7a      	cmp	r3, #122	; 0x7a
 800dae6:	d802      	bhi.n	800daee <create_name+0xce>
 800dae8:	7ffb      	ldrb	r3, [r7, #31]
 800daea:	3b20      	subs	r3, #32
 800daec:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800daee:	693b      	ldr	r3, [r7, #16]
 800daf0:	1c5a      	adds	r2, r3, #1
 800daf2:	613a      	str	r2, [r7, #16]
 800daf4:	68ba      	ldr	r2, [r7, #8]
 800daf6:	4413      	add	r3, r2
 800daf8:	7ffa      	ldrb	r2, [r7, #31]
 800dafa:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800dafc:	e7a6      	b.n	800da4c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800dafe:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800db00:	68fa      	ldr	r2, [r7, #12]
 800db02:	697b      	ldr	r3, [r7, #20]
 800db04:	441a      	add	r2, r3
 800db06:	683b      	ldr	r3, [r7, #0]
 800db08:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800db0a:	693b      	ldr	r3, [r7, #16]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d101      	bne.n	800db14 <create_name+0xf4>
 800db10:	2306      	movs	r3, #6
 800db12:	e010      	b.n	800db36 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800db14:	68bb      	ldr	r3, [r7, #8]
 800db16:	781b      	ldrb	r3, [r3, #0]
 800db18:	2be5      	cmp	r3, #229	; 0xe5
 800db1a:	d102      	bne.n	800db22 <create_name+0x102>
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	2205      	movs	r2, #5
 800db20:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800db22:	7ffb      	ldrb	r3, [r7, #31]
 800db24:	2b20      	cmp	r3, #32
 800db26:	d801      	bhi.n	800db2c <create_name+0x10c>
 800db28:	2204      	movs	r2, #4
 800db2a:	e000      	b.n	800db2e <create_name+0x10e>
 800db2c:	2200      	movs	r2, #0
 800db2e:	68bb      	ldr	r3, [r7, #8]
 800db30:	330b      	adds	r3, #11
 800db32:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800db34:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800db36:	4618      	mov	r0, r3
 800db38:	3720      	adds	r7, #32
 800db3a:	46bd      	mov	sp, r7
 800db3c:	bd80      	pop	{r7, pc}
 800db3e:	bf00      	nop
 800db40:	0800ff98 	.word	0x0800ff98
 800db44:	0800fec0 	.word	0x0800fec0

0800db48 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800db48:	b580      	push	{r7, lr}
 800db4a:	b086      	sub	sp, #24
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]
 800db50:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800db56:	693b      	ldr	r3, [r7, #16]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800db5c:	e002      	b.n	800db64 <follow_path+0x1c>
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	3301      	adds	r3, #1
 800db62:	603b      	str	r3, [r7, #0]
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	781b      	ldrb	r3, [r3, #0]
 800db68:	2b2f      	cmp	r3, #47	; 0x2f
 800db6a:	d0f8      	beq.n	800db5e <follow_path+0x16>
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	781b      	ldrb	r3, [r3, #0]
 800db70:	2b5c      	cmp	r3, #92	; 0x5c
 800db72:	d0f4      	beq.n	800db5e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	2200      	movs	r2, #0
 800db78:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	781b      	ldrb	r3, [r3, #0]
 800db7e:	2b1f      	cmp	r3, #31
 800db80:	d80a      	bhi.n	800db98 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	2280      	movs	r2, #128	; 0x80
 800db86:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800db8a:	2100      	movs	r1, #0
 800db8c:	6878      	ldr	r0, [r7, #4]
 800db8e:	f7ff fcf9 	bl	800d584 <dir_sdi>
 800db92:	4603      	mov	r3, r0
 800db94:	75fb      	strb	r3, [r7, #23]
 800db96:	e043      	b.n	800dc20 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800db98:	463b      	mov	r3, r7
 800db9a:	4619      	mov	r1, r3
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	f7ff ff3f 	bl	800da20 <create_name>
 800dba2:	4603      	mov	r3, r0
 800dba4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dba6:	7dfb      	ldrb	r3, [r7, #23]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d134      	bne.n	800dc16 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800dbac:	6878      	ldr	r0, [r7, #4]
 800dbae:	f7ff feaf 	bl	800d910 <dir_find>
 800dbb2:	4603      	mov	r3, r0
 800dbb4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dbbc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800dbbe:	7dfb      	ldrb	r3, [r7, #23]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d00a      	beq.n	800dbda <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800dbc4:	7dfb      	ldrb	r3, [r7, #23]
 800dbc6:	2b04      	cmp	r3, #4
 800dbc8:	d127      	bne.n	800dc1a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800dbca:	7afb      	ldrb	r3, [r7, #11]
 800dbcc:	f003 0304 	and.w	r3, r3, #4
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d122      	bne.n	800dc1a <follow_path+0xd2>
 800dbd4:	2305      	movs	r3, #5
 800dbd6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800dbd8:	e01f      	b.n	800dc1a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800dbda:	7afb      	ldrb	r3, [r7, #11]
 800dbdc:	f003 0304 	and.w	r3, r3, #4
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d11c      	bne.n	800dc1e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800dbe4:	693b      	ldr	r3, [r7, #16]
 800dbe6:	799b      	ldrb	r3, [r3, #6]
 800dbe8:	f003 0310 	and.w	r3, r3, #16
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d102      	bne.n	800dbf6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800dbf0:	2305      	movs	r3, #5
 800dbf2:	75fb      	strb	r3, [r7, #23]
 800dbf4:	e014      	b.n	800dc20 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	695b      	ldr	r3, [r3, #20]
 800dc00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc04:	4413      	add	r3, r2
 800dc06:	4619      	mov	r1, r3
 800dc08:	68f8      	ldr	r0, [r7, #12]
 800dc0a:	f7ff fe42 	bl	800d892 <ld_clust>
 800dc0e:	4602      	mov	r2, r0
 800dc10:	693b      	ldr	r3, [r7, #16]
 800dc12:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800dc14:	e7c0      	b.n	800db98 <follow_path+0x50>
			if (res != FR_OK) break;
 800dc16:	bf00      	nop
 800dc18:	e002      	b.n	800dc20 <follow_path+0xd8>
				break;
 800dc1a:	bf00      	nop
 800dc1c:	e000      	b.n	800dc20 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800dc1e:	bf00      	nop
			}
		}
	}

	return res;
 800dc20:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc22:	4618      	mov	r0, r3
 800dc24:	3718      	adds	r7, #24
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}

0800dc2a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800dc2a:	b480      	push	{r7}
 800dc2c:	b087      	sub	sp, #28
 800dc2e:	af00      	add	r7, sp, #0
 800dc30:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800dc32:	f04f 33ff 	mov.w	r3, #4294967295
 800dc36:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d031      	beq.n	800dca4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	617b      	str	r3, [r7, #20]
 800dc46:	e002      	b.n	800dc4e <get_ldnumber+0x24>
 800dc48:	697b      	ldr	r3, [r7, #20]
 800dc4a:	3301      	adds	r3, #1
 800dc4c:	617b      	str	r3, [r7, #20]
 800dc4e:	697b      	ldr	r3, [r7, #20]
 800dc50:	781b      	ldrb	r3, [r3, #0]
 800dc52:	2b20      	cmp	r3, #32
 800dc54:	d903      	bls.n	800dc5e <get_ldnumber+0x34>
 800dc56:	697b      	ldr	r3, [r7, #20]
 800dc58:	781b      	ldrb	r3, [r3, #0]
 800dc5a:	2b3a      	cmp	r3, #58	; 0x3a
 800dc5c:	d1f4      	bne.n	800dc48 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800dc5e:	697b      	ldr	r3, [r7, #20]
 800dc60:	781b      	ldrb	r3, [r3, #0]
 800dc62:	2b3a      	cmp	r3, #58	; 0x3a
 800dc64:	d11c      	bne.n	800dca0 <get_ldnumber+0x76>
			tp = *path;
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	1c5a      	adds	r2, r3, #1
 800dc70:	60fa      	str	r2, [r7, #12]
 800dc72:	781b      	ldrb	r3, [r3, #0]
 800dc74:	3b30      	subs	r3, #48	; 0x30
 800dc76:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800dc78:	68bb      	ldr	r3, [r7, #8]
 800dc7a:	2b09      	cmp	r3, #9
 800dc7c:	d80e      	bhi.n	800dc9c <get_ldnumber+0x72>
 800dc7e:	68fa      	ldr	r2, [r7, #12]
 800dc80:	697b      	ldr	r3, [r7, #20]
 800dc82:	429a      	cmp	r2, r3
 800dc84:	d10a      	bne.n	800dc9c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d107      	bne.n	800dc9c <get_ldnumber+0x72>
					vol = (int)i;
 800dc8c:	68bb      	ldr	r3, [r7, #8]
 800dc8e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800dc90:	697b      	ldr	r3, [r7, #20]
 800dc92:	3301      	adds	r3, #1
 800dc94:	617b      	str	r3, [r7, #20]
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	697a      	ldr	r2, [r7, #20]
 800dc9a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800dc9c:	693b      	ldr	r3, [r7, #16]
 800dc9e:	e002      	b.n	800dca6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800dca0:	2300      	movs	r3, #0
 800dca2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800dca4:	693b      	ldr	r3, [r7, #16]
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	371c      	adds	r7, #28
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb0:	4770      	bx	lr
	...

0800dcb4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b082      	sub	sp, #8
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]
 800dcbc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	70da      	strb	r2, [r3, #3]
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f04f 32ff 	mov.w	r2, #4294967295
 800dcca:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800dccc:	6839      	ldr	r1, [r7, #0]
 800dcce:	6878      	ldr	r0, [r7, #4]
 800dcd0:	f7ff f8e0 	bl	800ce94 <move_window>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d001      	beq.n	800dcde <check_fs+0x2a>
 800dcda:	2304      	movs	r3, #4
 800dcdc:	e038      	b.n	800dd50 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	3330      	adds	r3, #48	; 0x30
 800dce2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800dce6:	4618      	mov	r0, r3
 800dce8:	f7fe fe24 	bl	800c934 <ld_word>
 800dcec:	4603      	mov	r3, r0
 800dcee:	461a      	mov	r2, r3
 800dcf0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800dcf4:	429a      	cmp	r2, r3
 800dcf6:	d001      	beq.n	800dcfc <check_fs+0x48>
 800dcf8:	2303      	movs	r3, #3
 800dcfa:	e029      	b.n	800dd50 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800dd02:	2be9      	cmp	r3, #233	; 0xe9
 800dd04:	d009      	beq.n	800dd1a <check_fs+0x66>
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800dd0c:	2beb      	cmp	r3, #235	; 0xeb
 800dd0e:	d11e      	bne.n	800dd4e <check_fs+0x9a>
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800dd16:	2b90      	cmp	r3, #144	; 0x90
 800dd18:	d119      	bne.n	800dd4e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	3330      	adds	r3, #48	; 0x30
 800dd1e:	3336      	adds	r3, #54	; 0x36
 800dd20:	4618      	mov	r0, r3
 800dd22:	f7fe fe1f 	bl	800c964 <ld_dword>
 800dd26:	4603      	mov	r3, r0
 800dd28:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800dd2c:	4a0a      	ldr	r2, [pc, #40]	; (800dd58 <check_fs+0xa4>)
 800dd2e:	4293      	cmp	r3, r2
 800dd30:	d101      	bne.n	800dd36 <check_fs+0x82>
 800dd32:	2300      	movs	r3, #0
 800dd34:	e00c      	b.n	800dd50 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	3330      	adds	r3, #48	; 0x30
 800dd3a:	3352      	adds	r3, #82	; 0x52
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	f7fe fe11 	bl	800c964 <ld_dword>
 800dd42:	4602      	mov	r2, r0
 800dd44:	4b05      	ldr	r3, [pc, #20]	; (800dd5c <check_fs+0xa8>)
 800dd46:	429a      	cmp	r2, r3
 800dd48:	d101      	bne.n	800dd4e <check_fs+0x9a>
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	e000      	b.n	800dd50 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800dd4e:	2302      	movs	r3, #2
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3708      	adds	r7, #8
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}
 800dd58:	00544146 	.word	0x00544146
 800dd5c:	33544146 	.word	0x33544146

0800dd60 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	b096      	sub	sp, #88	; 0x58
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	60f8      	str	r0, [r7, #12]
 800dd68:	60b9      	str	r1, [r7, #8]
 800dd6a:	4613      	mov	r3, r2
 800dd6c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800dd6e:	68bb      	ldr	r3, [r7, #8]
 800dd70:	2200      	movs	r2, #0
 800dd72:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800dd74:	68f8      	ldr	r0, [r7, #12]
 800dd76:	f7ff ff58 	bl	800dc2a <get_ldnumber>
 800dd7a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800dd7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	da01      	bge.n	800dd86 <find_volume+0x26>
 800dd82:	230b      	movs	r3, #11
 800dd84:	e22e      	b.n	800e1e4 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800dd86:	4aa8      	ldr	r2, [pc, #672]	; (800e028 <find_volume+0x2c8>)
 800dd88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dd8e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800dd90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d101      	bne.n	800dd9a <find_volume+0x3a>
 800dd96:	230c      	movs	r3, #12
 800dd98:	e224      	b.n	800e1e4 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800dd9a:	68bb      	ldr	r3, [r7, #8]
 800dd9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dd9e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800dda0:	79fb      	ldrb	r3, [r7, #7]
 800dda2:	f023 0301 	bic.w	r3, r3, #1
 800dda6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800dda8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddaa:	781b      	ldrb	r3, [r3, #0]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d01a      	beq.n	800dde6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800ddb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddb2:	785b      	ldrb	r3, [r3, #1]
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	f7fe fd1f 	bl	800c7f8 <disk_status>
 800ddba:	4603      	mov	r3, r0
 800ddbc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ddc0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ddc4:	f003 0301 	and.w	r3, r3, #1
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d10c      	bne.n	800dde6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ddcc:	79fb      	ldrb	r3, [r7, #7]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d007      	beq.n	800dde2 <find_volume+0x82>
 800ddd2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ddd6:	f003 0304 	and.w	r3, r3, #4
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d001      	beq.n	800dde2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800ddde:	230a      	movs	r3, #10
 800dde0:	e200      	b.n	800e1e4 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800dde2:	2300      	movs	r3, #0
 800dde4:	e1fe      	b.n	800e1e4 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800dde6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dde8:	2200      	movs	r2, #0
 800ddea:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ddec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ddee:	b2da      	uxtb	r2, r3
 800ddf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddf2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ddf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddf6:	785b      	ldrb	r3, [r3, #1]
 800ddf8:	4618      	mov	r0, r3
 800ddfa:	f7fe fd17 	bl	800c82c <disk_initialize>
 800ddfe:	4603      	mov	r3, r0
 800de00:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800de04:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800de08:	f003 0301 	and.w	r3, r3, #1
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d001      	beq.n	800de14 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800de10:	2303      	movs	r3, #3
 800de12:	e1e7      	b.n	800e1e4 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800de14:	79fb      	ldrb	r3, [r7, #7]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d007      	beq.n	800de2a <find_volume+0xca>
 800de1a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800de1e:	f003 0304 	and.w	r3, r3, #4
 800de22:	2b00      	cmp	r3, #0
 800de24:	d001      	beq.n	800de2a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800de26:	230a      	movs	r3, #10
 800de28:	e1dc      	b.n	800e1e4 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800de2a:	2300      	movs	r3, #0
 800de2c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800de2e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800de30:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800de32:	f7ff ff3f 	bl	800dcb4 <check_fs>
 800de36:	4603      	mov	r3, r0
 800de38:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800de3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800de40:	2b02      	cmp	r3, #2
 800de42:	d14b      	bne.n	800dedc <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800de44:	2300      	movs	r3, #0
 800de46:	643b      	str	r3, [r7, #64]	; 0x40
 800de48:	e01f      	b.n	800de8a <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800de4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de4c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800de50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de52:	011b      	lsls	r3, r3, #4
 800de54:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800de58:	4413      	add	r3, r2
 800de5a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800de5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de5e:	3304      	adds	r3, #4
 800de60:	781b      	ldrb	r3, [r3, #0]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d006      	beq.n	800de74 <find_volume+0x114>
 800de66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de68:	3308      	adds	r3, #8
 800de6a:	4618      	mov	r0, r3
 800de6c:	f7fe fd7a 	bl	800c964 <ld_dword>
 800de70:	4602      	mov	r2, r0
 800de72:	e000      	b.n	800de76 <find_volume+0x116>
 800de74:	2200      	movs	r2, #0
 800de76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de78:	009b      	lsls	r3, r3, #2
 800de7a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800de7e:	440b      	add	r3, r1
 800de80:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800de84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de86:	3301      	adds	r3, #1
 800de88:	643b      	str	r3, [r7, #64]	; 0x40
 800de8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de8c:	2b03      	cmp	r3, #3
 800de8e:	d9dc      	bls.n	800de4a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800de90:	2300      	movs	r3, #0
 800de92:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800de94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de96:	2b00      	cmp	r3, #0
 800de98:	d002      	beq.n	800dea0 <find_volume+0x140>
 800de9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de9c:	3b01      	subs	r3, #1
 800de9e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800dea0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dea2:	009b      	lsls	r3, r3, #2
 800dea4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800dea8:	4413      	add	r3, r2
 800deaa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800deae:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800deb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d005      	beq.n	800dec2 <find_volume+0x162>
 800deb6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800deb8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800deba:	f7ff fefb 	bl	800dcb4 <check_fs>
 800debe:	4603      	mov	r3, r0
 800dec0:	e000      	b.n	800dec4 <find_volume+0x164>
 800dec2:	2303      	movs	r3, #3
 800dec4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dec8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800decc:	2b01      	cmp	r3, #1
 800dece:	d905      	bls.n	800dedc <find_volume+0x17c>
 800ded0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ded2:	3301      	adds	r3, #1
 800ded4:	643b      	str	r3, [r7, #64]	; 0x40
 800ded6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ded8:	2b03      	cmp	r3, #3
 800deda:	d9e1      	bls.n	800dea0 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800dedc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dee0:	2b04      	cmp	r3, #4
 800dee2:	d101      	bne.n	800dee8 <find_volume+0x188>
 800dee4:	2301      	movs	r3, #1
 800dee6:	e17d      	b.n	800e1e4 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800dee8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800deec:	2b01      	cmp	r3, #1
 800deee:	d901      	bls.n	800def4 <find_volume+0x194>
 800def0:	230d      	movs	r3, #13
 800def2:	e177      	b.n	800e1e4 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800def4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800def6:	3330      	adds	r3, #48	; 0x30
 800def8:	330b      	adds	r3, #11
 800defa:	4618      	mov	r0, r3
 800defc:	f7fe fd1a 	bl	800c934 <ld_word>
 800df00:	4603      	mov	r3, r0
 800df02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df06:	d001      	beq.n	800df0c <find_volume+0x1ac>
 800df08:	230d      	movs	r3, #13
 800df0a:	e16b      	b.n	800e1e4 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800df0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df0e:	3330      	adds	r3, #48	; 0x30
 800df10:	3316      	adds	r3, #22
 800df12:	4618      	mov	r0, r3
 800df14:	f7fe fd0e 	bl	800c934 <ld_word>
 800df18:	4603      	mov	r3, r0
 800df1a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800df1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d106      	bne.n	800df30 <find_volume+0x1d0>
 800df22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df24:	3330      	adds	r3, #48	; 0x30
 800df26:	3324      	adds	r3, #36	; 0x24
 800df28:	4618      	mov	r0, r3
 800df2a:	f7fe fd1b 	bl	800c964 <ld_dword>
 800df2e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800df30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df32:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800df34:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800df36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df38:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800df3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df3e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800df40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df42:	789b      	ldrb	r3, [r3, #2]
 800df44:	2b01      	cmp	r3, #1
 800df46:	d005      	beq.n	800df54 <find_volume+0x1f4>
 800df48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df4a:	789b      	ldrb	r3, [r3, #2]
 800df4c:	2b02      	cmp	r3, #2
 800df4e:	d001      	beq.n	800df54 <find_volume+0x1f4>
 800df50:	230d      	movs	r3, #13
 800df52:	e147      	b.n	800e1e4 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800df54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df56:	789b      	ldrb	r3, [r3, #2]
 800df58:	461a      	mov	r2, r3
 800df5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df5c:	fb02 f303 	mul.w	r3, r2, r3
 800df60:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800df62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800df68:	b29a      	uxth	r2, r3
 800df6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df6c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800df6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df70:	895b      	ldrh	r3, [r3, #10]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d008      	beq.n	800df88 <find_volume+0x228>
 800df76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df78:	895b      	ldrh	r3, [r3, #10]
 800df7a:	461a      	mov	r2, r3
 800df7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df7e:	895b      	ldrh	r3, [r3, #10]
 800df80:	3b01      	subs	r3, #1
 800df82:	4013      	ands	r3, r2
 800df84:	2b00      	cmp	r3, #0
 800df86:	d001      	beq.n	800df8c <find_volume+0x22c>
 800df88:	230d      	movs	r3, #13
 800df8a:	e12b      	b.n	800e1e4 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800df8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df8e:	3330      	adds	r3, #48	; 0x30
 800df90:	3311      	adds	r3, #17
 800df92:	4618      	mov	r0, r3
 800df94:	f7fe fcce 	bl	800c934 <ld_word>
 800df98:	4603      	mov	r3, r0
 800df9a:	461a      	mov	r2, r3
 800df9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800df9e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800dfa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfa2:	891b      	ldrh	r3, [r3, #8]
 800dfa4:	f003 030f 	and.w	r3, r3, #15
 800dfa8:	b29b      	uxth	r3, r3
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d001      	beq.n	800dfb2 <find_volume+0x252>
 800dfae:	230d      	movs	r3, #13
 800dfb0:	e118      	b.n	800e1e4 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800dfb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfb4:	3330      	adds	r3, #48	; 0x30
 800dfb6:	3313      	adds	r3, #19
 800dfb8:	4618      	mov	r0, r3
 800dfba:	f7fe fcbb 	bl	800c934 <ld_word>
 800dfbe:	4603      	mov	r3, r0
 800dfc0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800dfc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d106      	bne.n	800dfd6 <find_volume+0x276>
 800dfc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfca:	3330      	adds	r3, #48	; 0x30
 800dfcc:	3320      	adds	r3, #32
 800dfce:	4618      	mov	r0, r3
 800dfd0:	f7fe fcc8 	bl	800c964 <ld_dword>
 800dfd4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800dfd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfd8:	3330      	adds	r3, #48	; 0x30
 800dfda:	330e      	adds	r3, #14
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f7fe fca9 	bl	800c934 <ld_word>
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800dfe6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d101      	bne.n	800dff0 <find_volume+0x290>
 800dfec:	230d      	movs	r3, #13
 800dfee:	e0f9      	b.n	800e1e4 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800dff0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800dff2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dff4:	4413      	add	r3, r2
 800dff6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dff8:	8912      	ldrh	r2, [r2, #8]
 800dffa:	0912      	lsrs	r2, r2, #4
 800dffc:	b292      	uxth	r2, r2
 800dffe:	4413      	add	r3, r2
 800e000:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e002:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e006:	429a      	cmp	r2, r3
 800e008:	d201      	bcs.n	800e00e <find_volume+0x2ae>
 800e00a:	230d      	movs	r3, #13
 800e00c:	e0ea      	b.n	800e1e4 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e00e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e012:	1ad3      	subs	r3, r2, r3
 800e014:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e016:	8952      	ldrh	r2, [r2, #10]
 800e018:	fbb3 f3f2 	udiv	r3, r3, r2
 800e01c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e01e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e020:	2b00      	cmp	r3, #0
 800e022:	d103      	bne.n	800e02c <find_volume+0x2cc>
 800e024:	230d      	movs	r3, #13
 800e026:	e0dd      	b.n	800e1e4 <find_volume+0x484>
 800e028:	200013b0 	.word	0x200013b0
		fmt = FS_FAT32;
 800e02c:	2303      	movs	r3, #3
 800e02e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e034:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e038:	4293      	cmp	r3, r2
 800e03a:	d802      	bhi.n	800e042 <find_volume+0x2e2>
 800e03c:	2302      	movs	r3, #2
 800e03e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e044:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e048:	4293      	cmp	r3, r2
 800e04a:	d802      	bhi.n	800e052 <find_volume+0x2f2>
 800e04c:	2301      	movs	r3, #1
 800e04e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e054:	1c9a      	adds	r2, r3, #2
 800e056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e058:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800e05a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e05c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e05e:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e060:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e062:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e064:	441a      	add	r2, r3
 800e066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e068:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800e06a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e06e:	441a      	add	r2, r3
 800e070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e072:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800e074:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e078:	2b03      	cmp	r3, #3
 800e07a:	d11e      	bne.n	800e0ba <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e07c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e07e:	3330      	adds	r3, #48	; 0x30
 800e080:	332a      	adds	r3, #42	; 0x2a
 800e082:	4618      	mov	r0, r3
 800e084:	f7fe fc56 	bl	800c934 <ld_word>
 800e088:	4603      	mov	r3, r0
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d001      	beq.n	800e092 <find_volume+0x332>
 800e08e:	230d      	movs	r3, #13
 800e090:	e0a8      	b.n	800e1e4 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e094:	891b      	ldrh	r3, [r3, #8]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d001      	beq.n	800e09e <find_volume+0x33e>
 800e09a:	230d      	movs	r3, #13
 800e09c:	e0a2      	b.n	800e1e4 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e09e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0a0:	3330      	adds	r3, #48	; 0x30
 800e0a2:	332c      	adds	r3, #44	; 0x2c
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f7fe fc5d 	bl	800c964 <ld_dword>
 800e0aa:	4602      	mov	r2, r0
 800e0ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0ae:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e0b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0b2:	695b      	ldr	r3, [r3, #20]
 800e0b4:	009b      	lsls	r3, r3, #2
 800e0b6:	647b      	str	r3, [r7, #68]	; 0x44
 800e0b8:	e01f      	b.n	800e0fa <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e0ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0bc:	891b      	ldrh	r3, [r3, #8]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d101      	bne.n	800e0c6 <find_volume+0x366>
 800e0c2:	230d      	movs	r3, #13
 800e0c4:	e08e      	b.n	800e1e4 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e0c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0c8:	6a1a      	ldr	r2, [r3, #32]
 800e0ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e0cc:	441a      	add	r2, r3
 800e0ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0d0:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e0d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e0d6:	2b02      	cmp	r3, #2
 800e0d8:	d103      	bne.n	800e0e2 <find_volume+0x382>
 800e0da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0dc:	695b      	ldr	r3, [r3, #20]
 800e0de:	005b      	lsls	r3, r3, #1
 800e0e0:	e00a      	b.n	800e0f8 <find_volume+0x398>
 800e0e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0e4:	695a      	ldr	r2, [r3, #20]
 800e0e6:	4613      	mov	r3, r2
 800e0e8:	005b      	lsls	r3, r3, #1
 800e0ea:	4413      	add	r3, r2
 800e0ec:	085a      	lsrs	r2, r3, #1
 800e0ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0f0:	695b      	ldr	r3, [r3, #20]
 800e0f2:	f003 0301 	and.w	r3, r3, #1
 800e0f6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e0f8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e0fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0fc:	699a      	ldr	r2, [r3, #24]
 800e0fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e100:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800e104:	0a5b      	lsrs	r3, r3, #9
 800e106:	429a      	cmp	r2, r3
 800e108:	d201      	bcs.n	800e10e <find_volume+0x3ae>
 800e10a:	230d      	movs	r3, #13
 800e10c:	e06a      	b.n	800e1e4 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e10e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e110:	f04f 32ff 	mov.w	r2, #4294967295
 800e114:	611a      	str	r2, [r3, #16]
 800e116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e118:	691a      	ldr	r2, [r3, #16]
 800e11a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e11c:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800e11e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e120:	2280      	movs	r2, #128	; 0x80
 800e122:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e124:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e128:	2b03      	cmp	r3, #3
 800e12a:	d149      	bne.n	800e1c0 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e12c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e12e:	3330      	adds	r3, #48	; 0x30
 800e130:	3330      	adds	r3, #48	; 0x30
 800e132:	4618      	mov	r0, r3
 800e134:	f7fe fbfe 	bl	800c934 <ld_word>
 800e138:	4603      	mov	r3, r0
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	d140      	bne.n	800e1c0 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e13e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e140:	3301      	adds	r3, #1
 800e142:	4619      	mov	r1, r3
 800e144:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e146:	f7fe fea5 	bl	800ce94 <move_window>
 800e14a:	4603      	mov	r3, r0
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d137      	bne.n	800e1c0 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800e150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e152:	2200      	movs	r2, #0
 800e154:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e158:	3330      	adds	r3, #48	; 0x30
 800e15a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e15e:	4618      	mov	r0, r3
 800e160:	f7fe fbe8 	bl	800c934 <ld_word>
 800e164:	4603      	mov	r3, r0
 800e166:	461a      	mov	r2, r3
 800e168:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e16c:	429a      	cmp	r2, r3
 800e16e:	d127      	bne.n	800e1c0 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e172:	3330      	adds	r3, #48	; 0x30
 800e174:	4618      	mov	r0, r3
 800e176:	f7fe fbf5 	bl	800c964 <ld_dword>
 800e17a:	4602      	mov	r2, r0
 800e17c:	4b1b      	ldr	r3, [pc, #108]	; (800e1ec <find_volume+0x48c>)
 800e17e:	429a      	cmp	r2, r3
 800e180:	d11e      	bne.n	800e1c0 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e184:	3330      	adds	r3, #48	; 0x30
 800e186:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e18a:	4618      	mov	r0, r3
 800e18c:	f7fe fbea 	bl	800c964 <ld_dword>
 800e190:	4602      	mov	r2, r0
 800e192:	4b17      	ldr	r3, [pc, #92]	; (800e1f0 <find_volume+0x490>)
 800e194:	429a      	cmp	r2, r3
 800e196:	d113      	bne.n	800e1c0 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e19a:	3330      	adds	r3, #48	; 0x30
 800e19c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	f7fe fbdf 	bl	800c964 <ld_dword>
 800e1a6:	4602      	mov	r2, r0
 800e1a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1aa:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e1ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1ae:	3330      	adds	r3, #48	; 0x30
 800e1b0:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f7fe fbd5 	bl	800c964 <ld_dword>
 800e1ba:	4602      	mov	r2, r0
 800e1bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1be:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e1c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1c2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800e1c6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e1c8:	4b0a      	ldr	r3, [pc, #40]	; (800e1f4 <find_volume+0x494>)
 800e1ca:	881b      	ldrh	r3, [r3, #0]
 800e1cc:	3301      	adds	r3, #1
 800e1ce:	b29a      	uxth	r2, r3
 800e1d0:	4b08      	ldr	r3, [pc, #32]	; (800e1f4 <find_volume+0x494>)
 800e1d2:	801a      	strh	r2, [r3, #0]
 800e1d4:	4b07      	ldr	r3, [pc, #28]	; (800e1f4 <find_volume+0x494>)
 800e1d6:	881a      	ldrh	r2, [r3, #0]
 800e1d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1da:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e1dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e1de:	f7fe fdf1 	bl	800cdc4 <clear_lock>
#endif
	return FR_OK;
 800e1e2:	2300      	movs	r3, #0
}
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	3758      	adds	r7, #88	; 0x58
 800e1e8:	46bd      	mov	sp, r7
 800e1ea:	bd80      	pop	{r7, pc}
 800e1ec:	41615252 	.word	0x41615252
 800e1f0:	61417272 	.word	0x61417272
 800e1f4:	200013b4 	.word	0x200013b4

0800e1f8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e1f8:	b580      	push	{r7, lr}
 800e1fa:	b084      	sub	sp, #16
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
 800e200:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e202:	2309      	movs	r3, #9
 800e204:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d01c      	beq.n	800e246 <validate+0x4e>
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	2b00      	cmp	r3, #0
 800e212:	d018      	beq.n	800e246 <validate+0x4e>
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	781b      	ldrb	r3, [r3, #0]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d013      	beq.n	800e246 <validate+0x4e>
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	889a      	ldrh	r2, [r3, #4]
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	88db      	ldrh	r3, [r3, #6]
 800e228:	429a      	cmp	r2, r3
 800e22a:	d10c      	bne.n	800e246 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	785b      	ldrb	r3, [r3, #1]
 800e232:	4618      	mov	r0, r3
 800e234:	f7fe fae0 	bl	800c7f8 <disk_status>
 800e238:	4603      	mov	r3, r0
 800e23a:	f003 0301 	and.w	r3, r3, #1
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d101      	bne.n	800e246 <validate+0x4e>
			res = FR_OK;
 800e242:	2300      	movs	r3, #0
 800e244:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e246:	7bfb      	ldrb	r3, [r7, #15]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d102      	bne.n	800e252 <validate+0x5a>
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	e000      	b.n	800e254 <validate+0x5c>
 800e252:	2300      	movs	r3, #0
 800e254:	683a      	ldr	r2, [r7, #0]
 800e256:	6013      	str	r3, [r2, #0]
	return res;
 800e258:	7bfb      	ldrb	r3, [r7, #15]
}
 800e25a:	4618      	mov	r0, r3
 800e25c:	3710      	adds	r7, #16
 800e25e:	46bd      	mov	sp, r7
 800e260:	bd80      	pop	{r7, pc}
	...

0800e264 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b088      	sub	sp, #32
 800e268:	af00      	add	r7, sp, #0
 800e26a:	60f8      	str	r0, [r7, #12]
 800e26c:	60b9      	str	r1, [r7, #8]
 800e26e:	4613      	mov	r3, r2
 800e270:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e272:	68bb      	ldr	r3, [r7, #8]
 800e274:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e276:	f107 0310 	add.w	r3, r7, #16
 800e27a:	4618      	mov	r0, r3
 800e27c:	f7ff fcd5 	bl	800dc2a <get_ldnumber>
 800e280:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e282:	69fb      	ldr	r3, [r7, #28]
 800e284:	2b00      	cmp	r3, #0
 800e286:	da01      	bge.n	800e28c <f_mount+0x28>
 800e288:	230b      	movs	r3, #11
 800e28a:	e02b      	b.n	800e2e4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e28c:	4a17      	ldr	r2, [pc, #92]	; (800e2ec <f_mount+0x88>)
 800e28e:	69fb      	ldr	r3, [r7, #28]
 800e290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e294:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e296:	69bb      	ldr	r3, [r7, #24]
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d005      	beq.n	800e2a8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e29c:	69b8      	ldr	r0, [r7, #24]
 800e29e:	f7fe fd91 	bl	800cdc4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e2a2:	69bb      	ldr	r3, [r7, #24]
 800e2a4:	2200      	movs	r2, #0
 800e2a6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d002      	beq.n	800e2b4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e2b4:	68fa      	ldr	r2, [r7, #12]
 800e2b6:	490d      	ldr	r1, [pc, #52]	; (800e2ec <f_mount+0x88>)
 800e2b8:	69fb      	ldr	r3, [r7, #28]
 800e2ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d002      	beq.n	800e2ca <f_mount+0x66>
 800e2c4:	79fb      	ldrb	r3, [r7, #7]
 800e2c6:	2b01      	cmp	r3, #1
 800e2c8:	d001      	beq.n	800e2ce <f_mount+0x6a>
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	e00a      	b.n	800e2e4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e2ce:	f107 010c 	add.w	r1, r7, #12
 800e2d2:	f107 0308 	add.w	r3, r7, #8
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	4618      	mov	r0, r3
 800e2da:	f7ff fd41 	bl	800dd60 <find_volume>
 800e2de:	4603      	mov	r3, r0
 800e2e0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e2e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	3720      	adds	r7, #32
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	bd80      	pop	{r7, pc}
 800e2ec:	200013b0 	.word	0x200013b0

0800e2f0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b098      	sub	sp, #96	; 0x60
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	60f8      	str	r0, [r7, #12]
 800e2f8:	60b9      	str	r1, [r7, #8]
 800e2fa:	4613      	mov	r3, r2
 800e2fc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d101      	bne.n	800e308 <f_open+0x18>
 800e304:	2309      	movs	r3, #9
 800e306:	e1ad      	b.n	800e664 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e308:	79fb      	ldrb	r3, [r7, #7]
 800e30a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e30e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e310:	79fa      	ldrb	r2, [r7, #7]
 800e312:	f107 0110 	add.w	r1, r7, #16
 800e316:	f107 0308 	add.w	r3, r7, #8
 800e31a:	4618      	mov	r0, r3
 800e31c:	f7ff fd20 	bl	800dd60 <find_volume>
 800e320:	4603      	mov	r3, r0
 800e322:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800e326:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	f040 8191 	bne.w	800e652 <f_open+0x362>
		dj.obj.fs = fs;
 800e330:	693b      	ldr	r3, [r7, #16]
 800e332:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e334:	68ba      	ldr	r2, [r7, #8]
 800e336:	f107 0314 	add.w	r3, r7, #20
 800e33a:	4611      	mov	r1, r2
 800e33c:	4618      	mov	r0, r3
 800e33e:	f7ff fc03 	bl	800db48 <follow_path>
 800e342:	4603      	mov	r3, r0
 800e344:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e348:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d11a      	bne.n	800e386 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e350:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e354:	b25b      	sxtb	r3, r3
 800e356:	2b00      	cmp	r3, #0
 800e358:	da03      	bge.n	800e362 <f_open+0x72>
				res = FR_INVALID_NAME;
 800e35a:	2306      	movs	r3, #6
 800e35c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e360:	e011      	b.n	800e386 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e362:	79fb      	ldrb	r3, [r7, #7]
 800e364:	f023 0301 	bic.w	r3, r3, #1
 800e368:	2b00      	cmp	r3, #0
 800e36a:	bf14      	ite	ne
 800e36c:	2301      	movne	r3, #1
 800e36e:	2300      	moveq	r3, #0
 800e370:	b2db      	uxtb	r3, r3
 800e372:	461a      	mov	r2, r3
 800e374:	f107 0314 	add.w	r3, r7, #20
 800e378:	4611      	mov	r1, r2
 800e37a:	4618      	mov	r0, r3
 800e37c:	f7fe fbda 	bl	800cb34 <chk_lock>
 800e380:	4603      	mov	r3, r0
 800e382:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e386:	79fb      	ldrb	r3, [r7, #7]
 800e388:	f003 031c 	and.w	r3, r3, #28
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d07f      	beq.n	800e490 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800e390:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e394:	2b00      	cmp	r3, #0
 800e396:	d017      	beq.n	800e3c8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e398:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e39c:	2b04      	cmp	r3, #4
 800e39e:	d10e      	bne.n	800e3be <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e3a0:	f7fe fc24 	bl	800cbec <enq_lock>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d006      	beq.n	800e3b8 <f_open+0xc8>
 800e3aa:	f107 0314 	add.w	r3, r7, #20
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	f7ff fb03 	bl	800d9ba <dir_register>
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	e000      	b.n	800e3ba <f_open+0xca>
 800e3b8:	2312      	movs	r3, #18
 800e3ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e3be:	79fb      	ldrb	r3, [r7, #7]
 800e3c0:	f043 0308 	orr.w	r3, r3, #8
 800e3c4:	71fb      	strb	r3, [r7, #7]
 800e3c6:	e010      	b.n	800e3ea <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e3c8:	7ebb      	ldrb	r3, [r7, #26]
 800e3ca:	f003 0311 	and.w	r3, r3, #17
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d003      	beq.n	800e3da <f_open+0xea>
					res = FR_DENIED;
 800e3d2:	2307      	movs	r3, #7
 800e3d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e3d8:	e007      	b.n	800e3ea <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e3da:	79fb      	ldrb	r3, [r7, #7]
 800e3dc:	f003 0304 	and.w	r3, r3, #4
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d002      	beq.n	800e3ea <f_open+0xfa>
 800e3e4:	2308      	movs	r3, #8
 800e3e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e3ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d168      	bne.n	800e4c4 <f_open+0x1d4>
 800e3f2:	79fb      	ldrb	r3, [r7, #7]
 800e3f4:	f003 0308 	and.w	r3, r3, #8
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d063      	beq.n	800e4c4 <f_open+0x1d4>
				dw = GET_FATTIME();
 800e3fc:	f7fb fa04 	bl	8009808 <get_fattime>
 800e400:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e402:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e404:	330e      	adds	r3, #14
 800e406:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e408:	4618      	mov	r0, r3
 800e40a:	f7fe fae9 	bl	800c9e0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e40e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e410:	3316      	adds	r3, #22
 800e412:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e414:	4618      	mov	r0, r3
 800e416:	f7fe fae3 	bl	800c9e0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e41a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e41c:	330b      	adds	r3, #11
 800e41e:	2220      	movs	r2, #32
 800e420:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e422:	693b      	ldr	r3, [r7, #16]
 800e424:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e426:	4611      	mov	r1, r2
 800e428:	4618      	mov	r0, r3
 800e42a:	f7ff fa32 	bl	800d892 <ld_clust>
 800e42e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e430:	693b      	ldr	r3, [r7, #16]
 800e432:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e434:	2200      	movs	r2, #0
 800e436:	4618      	mov	r0, r3
 800e438:	f7ff fa4a 	bl	800d8d0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e43c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e43e:	331c      	adds	r3, #28
 800e440:	2100      	movs	r1, #0
 800e442:	4618      	mov	r0, r3
 800e444:	f7fe facc 	bl	800c9e0 <st_dword>
					fs->wflag = 1;
 800e448:	693b      	ldr	r3, [r7, #16]
 800e44a:	2201      	movs	r2, #1
 800e44c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e44e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e450:	2b00      	cmp	r3, #0
 800e452:	d037      	beq.n	800e4c4 <f_open+0x1d4>
						dw = fs->winsect;
 800e454:	693b      	ldr	r3, [r7, #16]
 800e456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e458:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e45a:	f107 0314 	add.w	r3, r7, #20
 800e45e:	2200      	movs	r2, #0
 800e460:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e462:	4618      	mov	r0, r3
 800e464:	f7fe ff5d 	bl	800d322 <remove_chain>
 800e468:	4603      	mov	r3, r0
 800e46a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800e46e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e472:	2b00      	cmp	r3, #0
 800e474:	d126      	bne.n	800e4c4 <f_open+0x1d4>
							res = move_window(fs, dw);
 800e476:	693b      	ldr	r3, [r7, #16]
 800e478:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e47a:	4618      	mov	r0, r3
 800e47c:	f7fe fd0a 	bl	800ce94 <move_window>
 800e480:	4603      	mov	r3, r0
 800e482:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e486:	693b      	ldr	r3, [r7, #16]
 800e488:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e48a:	3a01      	subs	r2, #1
 800e48c:	60da      	str	r2, [r3, #12]
 800e48e:	e019      	b.n	800e4c4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e490:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e494:	2b00      	cmp	r3, #0
 800e496:	d115      	bne.n	800e4c4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e498:	7ebb      	ldrb	r3, [r7, #26]
 800e49a:	f003 0310 	and.w	r3, r3, #16
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d003      	beq.n	800e4aa <f_open+0x1ba>
					res = FR_NO_FILE;
 800e4a2:	2304      	movs	r3, #4
 800e4a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e4a8:	e00c      	b.n	800e4c4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e4aa:	79fb      	ldrb	r3, [r7, #7]
 800e4ac:	f003 0302 	and.w	r3, r3, #2
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d007      	beq.n	800e4c4 <f_open+0x1d4>
 800e4b4:	7ebb      	ldrb	r3, [r7, #26]
 800e4b6:	f003 0301 	and.w	r3, r3, #1
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d002      	beq.n	800e4c4 <f_open+0x1d4>
						res = FR_DENIED;
 800e4be:	2307      	movs	r3, #7
 800e4c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e4c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d128      	bne.n	800e51e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e4cc:	79fb      	ldrb	r3, [r7, #7]
 800e4ce:	f003 0308 	and.w	r3, r3, #8
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d003      	beq.n	800e4de <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800e4d6:	79fb      	ldrb	r3, [r7, #7]
 800e4d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e4dc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e4de:	693b      	ldr	r3, [r7, #16]
 800e4e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e4e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e4ec:	79fb      	ldrb	r3, [r7, #7]
 800e4ee:	f023 0301 	bic.w	r3, r3, #1
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	bf14      	ite	ne
 800e4f6:	2301      	movne	r3, #1
 800e4f8:	2300      	moveq	r3, #0
 800e4fa:	b2db      	uxtb	r3, r3
 800e4fc:	461a      	mov	r2, r3
 800e4fe:	f107 0314 	add.w	r3, r7, #20
 800e502:	4611      	mov	r1, r2
 800e504:	4618      	mov	r0, r3
 800e506:	f7fe fb93 	bl	800cc30 <inc_lock>
 800e50a:	4602      	mov	r2, r0
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	691b      	ldr	r3, [r3, #16]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d102      	bne.n	800e51e <f_open+0x22e>
 800e518:	2302      	movs	r3, #2
 800e51a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e51e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e522:	2b00      	cmp	r3, #0
 800e524:	f040 8095 	bne.w	800e652 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e528:	693b      	ldr	r3, [r7, #16]
 800e52a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e52c:	4611      	mov	r1, r2
 800e52e:	4618      	mov	r0, r3
 800e530:	f7ff f9af 	bl	800d892 <ld_clust>
 800e534:	4602      	mov	r2, r0
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e53a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e53c:	331c      	adds	r3, #28
 800e53e:	4618      	mov	r0, r3
 800e540:	f7fe fa10 	bl	800c964 <ld_dword>
 800e544:	4602      	mov	r2, r0
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	2200      	movs	r2, #0
 800e54e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e550:	693a      	ldr	r2, [r7, #16]
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e556:	693b      	ldr	r3, [r7, #16]
 800e558:	88da      	ldrh	r2, [r3, #6]
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	79fa      	ldrb	r2, [r7, #7]
 800e562:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	2200      	movs	r2, #0
 800e568:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	2200      	movs	r2, #0
 800e56e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	2200      	movs	r2, #0
 800e574:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	3330      	adds	r3, #48	; 0x30
 800e57a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e57e:	2100      	movs	r1, #0
 800e580:	4618      	mov	r0, r3
 800e582:	f7fe fa7a 	bl	800ca7a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e586:	79fb      	ldrb	r3, [r7, #7]
 800e588:	f003 0320 	and.w	r3, r3, #32
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d060      	beq.n	800e652 <f_open+0x362>
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	68db      	ldr	r3, [r3, #12]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d05c      	beq.n	800e652 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	68da      	ldr	r2, [r3, #12]
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e5a0:	693b      	ldr	r3, [r7, #16]
 800e5a2:	895b      	ldrh	r3, [r3, #10]
 800e5a4:	025b      	lsls	r3, r3, #9
 800e5a6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	689b      	ldr	r3, [r3, #8]
 800e5ac:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	68db      	ldr	r3, [r3, #12]
 800e5b2:	657b      	str	r3, [r7, #84]	; 0x54
 800e5b4:	e016      	b.n	800e5e4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	f7fe fd25 	bl	800d00a <get_fat>
 800e5c0:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e5c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e5c4:	2b01      	cmp	r3, #1
 800e5c6:	d802      	bhi.n	800e5ce <f_open+0x2de>
 800e5c8:	2302      	movs	r3, #2
 800e5ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e5ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e5d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5d4:	d102      	bne.n	800e5dc <f_open+0x2ec>
 800e5d6:	2301      	movs	r3, #1
 800e5d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e5dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e5de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e5e0:	1ad3      	subs	r3, r2, r3
 800e5e2:	657b      	str	r3, [r7, #84]	; 0x54
 800e5e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d103      	bne.n	800e5f4 <f_open+0x304>
 800e5ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e5ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e5f0:	429a      	cmp	r2, r3
 800e5f2:	d8e0      	bhi.n	800e5b6 <f_open+0x2c6>
				}
				fp->clust = clst;
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e5f8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e5fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d127      	bne.n	800e652 <f_open+0x362>
 800e602:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e604:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d022      	beq.n	800e652 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e60c:	693b      	ldr	r3, [r7, #16]
 800e60e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e610:	4618      	mov	r0, r3
 800e612:	f7fe fcdb 	bl	800cfcc <clust2sect>
 800e616:	6478      	str	r0, [r7, #68]	; 0x44
 800e618:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d103      	bne.n	800e626 <f_open+0x336>
						res = FR_INT_ERR;
 800e61e:	2302      	movs	r3, #2
 800e620:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e624:	e015      	b.n	800e652 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e626:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e628:	0a5a      	lsrs	r2, r3, #9
 800e62a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e62c:	441a      	add	r2, r3
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e632:	693b      	ldr	r3, [r7, #16]
 800e634:	7858      	ldrb	r0, [r3, #1]
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	6a1a      	ldr	r2, [r3, #32]
 800e640:	2301      	movs	r3, #1
 800e642:	f7fe f919 	bl	800c878 <disk_read>
 800e646:	4603      	mov	r3, r0
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d002      	beq.n	800e652 <f_open+0x362>
 800e64c:	2301      	movs	r3, #1
 800e64e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e652:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e656:	2b00      	cmp	r3, #0
 800e658:	d002      	beq.n	800e660 <f_open+0x370>
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	2200      	movs	r2, #0
 800e65e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e660:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800e664:	4618      	mov	r0, r3
 800e666:	3760      	adds	r7, #96	; 0x60
 800e668:	46bd      	mov	sp, r7
 800e66a:	bd80      	pop	{r7, pc}

0800e66c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b08e      	sub	sp, #56	; 0x38
 800e670:	af00      	add	r7, sp, #0
 800e672:	60f8      	str	r0, [r7, #12]
 800e674:	60b9      	str	r1, [r7, #8]
 800e676:	607a      	str	r2, [r7, #4]
 800e678:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e67a:	68bb      	ldr	r3, [r7, #8]
 800e67c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	2200      	movs	r2, #0
 800e682:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	f107 0214 	add.w	r2, r7, #20
 800e68a:	4611      	mov	r1, r2
 800e68c:	4618      	mov	r0, r3
 800e68e:	f7ff fdb3 	bl	800e1f8 <validate>
 800e692:	4603      	mov	r3, r0
 800e694:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e698:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d107      	bne.n	800e6b0 <f_read+0x44>
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	7d5b      	ldrb	r3, [r3, #21]
 800e6a4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e6a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d002      	beq.n	800e6b6 <f_read+0x4a>
 800e6b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e6b4:	e115      	b.n	800e8e2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	7d1b      	ldrb	r3, [r3, #20]
 800e6ba:	f003 0301 	and.w	r3, r3, #1
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d101      	bne.n	800e6c6 <f_read+0x5a>
 800e6c2:	2307      	movs	r3, #7
 800e6c4:	e10d      	b.n	800e8e2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	68da      	ldr	r2, [r3, #12]
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	699b      	ldr	r3, [r3, #24]
 800e6ce:	1ad3      	subs	r3, r2, r3
 800e6d0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e6d2:	687a      	ldr	r2, [r7, #4]
 800e6d4:	6a3b      	ldr	r3, [r7, #32]
 800e6d6:	429a      	cmp	r2, r3
 800e6d8:	f240 80fe 	bls.w	800e8d8 <f_read+0x26c>
 800e6dc:	6a3b      	ldr	r3, [r7, #32]
 800e6de:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e6e0:	e0fa      	b.n	800e8d8 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	699b      	ldr	r3, [r3, #24]
 800e6e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	f040 80c6 	bne.w	800e87c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	699b      	ldr	r3, [r3, #24]
 800e6f4:	0a5b      	lsrs	r3, r3, #9
 800e6f6:	697a      	ldr	r2, [r7, #20]
 800e6f8:	8952      	ldrh	r2, [r2, #10]
 800e6fa:	3a01      	subs	r2, #1
 800e6fc:	4013      	ands	r3, r2
 800e6fe:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e700:	69fb      	ldr	r3, [r7, #28]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d12f      	bne.n	800e766 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	699b      	ldr	r3, [r3, #24]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d103      	bne.n	800e716 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	689b      	ldr	r3, [r3, #8]
 800e712:	633b      	str	r3, [r7, #48]	; 0x30
 800e714:	e013      	b.n	800e73e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d007      	beq.n	800e72e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	699b      	ldr	r3, [r3, #24]
 800e722:	4619      	mov	r1, r3
 800e724:	68f8      	ldr	r0, [r7, #12]
 800e726:	f7fe fef9 	bl	800d51c <clmt_clust>
 800e72a:	6338      	str	r0, [r7, #48]	; 0x30
 800e72c:	e007      	b.n	800e73e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e72e:	68fa      	ldr	r2, [r7, #12]
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	69db      	ldr	r3, [r3, #28]
 800e734:	4619      	mov	r1, r3
 800e736:	4610      	mov	r0, r2
 800e738:	f7fe fc67 	bl	800d00a <get_fat>
 800e73c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e73e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e740:	2b01      	cmp	r3, #1
 800e742:	d804      	bhi.n	800e74e <f_read+0xe2>
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	2202      	movs	r2, #2
 800e748:	755a      	strb	r2, [r3, #21]
 800e74a:	2302      	movs	r3, #2
 800e74c:	e0c9      	b.n	800e8e2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e750:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e754:	d104      	bne.n	800e760 <f_read+0xf4>
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	2201      	movs	r2, #1
 800e75a:	755a      	strb	r2, [r3, #21]
 800e75c:	2301      	movs	r3, #1
 800e75e:	e0c0      	b.n	800e8e2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e764:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e766:	697a      	ldr	r2, [r7, #20]
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	69db      	ldr	r3, [r3, #28]
 800e76c:	4619      	mov	r1, r3
 800e76e:	4610      	mov	r0, r2
 800e770:	f7fe fc2c 	bl	800cfcc <clust2sect>
 800e774:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e776:	69bb      	ldr	r3, [r7, #24]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d104      	bne.n	800e786 <f_read+0x11a>
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	2202      	movs	r2, #2
 800e780:	755a      	strb	r2, [r3, #21]
 800e782:	2302      	movs	r3, #2
 800e784:	e0ad      	b.n	800e8e2 <f_read+0x276>
			sect += csect;
 800e786:	69ba      	ldr	r2, [r7, #24]
 800e788:	69fb      	ldr	r3, [r7, #28]
 800e78a:	4413      	add	r3, r2
 800e78c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	0a5b      	lsrs	r3, r3, #9
 800e792:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e796:	2b00      	cmp	r3, #0
 800e798:	d039      	beq.n	800e80e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e79a:	69fa      	ldr	r2, [r7, #28]
 800e79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e79e:	4413      	add	r3, r2
 800e7a0:	697a      	ldr	r2, [r7, #20]
 800e7a2:	8952      	ldrh	r2, [r2, #10]
 800e7a4:	4293      	cmp	r3, r2
 800e7a6:	d905      	bls.n	800e7b4 <f_read+0x148>
					cc = fs->csize - csect;
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	895b      	ldrh	r3, [r3, #10]
 800e7ac:	461a      	mov	r2, r3
 800e7ae:	69fb      	ldr	r3, [r7, #28]
 800e7b0:	1ad3      	subs	r3, r2, r3
 800e7b2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e7b4:	697b      	ldr	r3, [r7, #20]
 800e7b6:	7858      	ldrb	r0, [r3, #1]
 800e7b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7ba:	69ba      	ldr	r2, [r7, #24]
 800e7bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e7be:	f7fe f85b 	bl	800c878 <disk_read>
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d004      	beq.n	800e7d2 <f_read+0x166>
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	2201      	movs	r2, #1
 800e7cc:	755a      	strb	r2, [r3, #21]
 800e7ce:	2301      	movs	r3, #1
 800e7d0:	e087      	b.n	800e8e2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	7d1b      	ldrb	r3, [r3, #20]
 800e7d6:	b25b      	sxtb	r3, r3
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	da14      	bge.n	800e806 <f_read+0x19a>
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	6a1a      	ldr	r2, [r3, #32]
 800e7e0:	69bb      	ldr	r3, [r7, #24]
 800e7e2:	1ad3      	subs	r3, r2, r3
 800e7e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e7e6:	429a      	cmp	r2, r3
 800e7e8:	d90d      	bls.n	800e806 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	6a1a      	ldr	r2, [r3, #32]
 800e7ee:	69bb      	ldr	r3, [r7, #24]
 800e7f0:	1ad3      	subs	r3, r2, r3
 800e7f2:	025b      	lsls	r3, r3, #9
 800e7f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e7f6:	18d0      	adds	r0, r2, r3
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	3330      	adds	r3, #48	; 0x30
 800e7fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e800:	4619      	mov	r1, r3
 800e802:	f7fe f919 	bl	800ca38 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e808:	025b      	lsls	r3, r3, #9
 800e80a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800e80c:	e050      	b.n	800e8b0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	6a1b      	ldr	r3, [r3, #32]
 800e812:	69ba      	ldr	r2, [r7, #24]
 800e814:	429a      	cmp	r2, r3
 800e816:	d02e      	beq.n	800e876 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	7d1b      	ldrb	r3, [r3, #20]
 800e81c:	b25b      	sxtb	r3, r3
 800e81e:	2b00      	cmp	r3, #0
 800e820:	da18      	bge.n	800e854 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e822:	697b      	ldr	r3, [r7, #20]
 800e824:	7858      	ldrb	r0, [r3, #1]
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	6a1a      	ldr	r2, [r3, #32]
 800e830:	2301      	movs	r3, #1
 800e832:	f7fe f841 	bl	800c8b8 <disk_write>
 800e836:	4603      	mov	r3, r0
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d004      	beq.n	800e846 <f_read+0x1da>
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	2201      	movs	r2, #1
 800e840:	755a      	strb	r2, [r3, #21]
 800e842:	2301      	movs	r3, #1
 800e844:	e04d      	b.n	800e8e2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	7d1b      	ldrb	r3, [r3, #20]
 800e84a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e84e:	b2da      	uxtb	r2, r3
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e854:	697b      	ldr	r3, [r7, #20]
 800e856:	7858      	ldrb	r0, [r3, #1]
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e85e:	2301      	movs	r3, #1
 800e860:	69ba      	ldr	r2, [r7, #24]
 800e862:	f7fe f809 	bl	800c878 <disk_read>
 800e866:	4603      	mov	r3, r0
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d004      	beq.n	800e876 <f_read+0x20a>
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	2201      	movs	r2, #1
 800e870:	755a      	strb	r2, [r3, #21]
 800e872:	2301      	movs	r3, #1
 800e874:	e035      	b.n	800e8e2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	69ba      	ldr	r2, [r7, #24]
 800e87a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	699b      	ldr	r3, [r3, #24]
 800e880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e884:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800e888:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e88a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	429a      	cmp	r2, r3
 800e890:	d901      	bls.n	800e896 <f_read+0x22a>
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	699b      	ldr	r3, [r3, #24]
 800e8a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8a4:	4413      	add	r3, r2
 800e8a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e8a8:	4619      	mov	r1, r3
 800e8aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e8ac:	f7fe f8c4 	bl	800ca38 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e8b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e8b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8b4:	4413      	add	r3, r2
 800e8b6:	627b      	str	r3, [r7, #36]	; 0x24
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	699a      	ldr	r2, [r3, #24]
 800e8bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8be:	441a      	add	r2, r3
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	619a      	str	r2, [r3, #24]
 800e8c4:	683b      	ldr	r3, [r7, #0]
 800e8c6:	681a      	ldr	r2, [r3, #0]
 800e8c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8ca:	441a      	add	r2, r3
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	601a      	str	r2, [r3, #0]
 800e8d0:	687a      	ldr	r2, [r7, #4]
 800e8d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8d4:	1ad3      	subs	r3, r2, r3
 800e8d6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	f47f af01 	bne.w	800e6e2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e8e0:	2300      	movs	r3, #0
}
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	3738      	adds	r7, #56	; 0x38
 800e8e6:	46bd      	mov	sp, r7
 800e8e8:	bd80      	pop	{r7, pc}

0800e8ea <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e8ea:	b580      	push	{r7, lr}
 800e8ec:	b086      	sub	sp, #24
 800e8ee:	af00      	add	r7, sp, #0
 800e8f0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	f107 0208 	add.w	r2, r7, #8
 800e8f8:	4611      	mov	r1, r2
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	f7ff fc7c 	bl	800e1f8 <validate>
 800e900:	4603      	mov	r3, r0
 800e902:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e904:	7dfb      	ldrb	r3, [r7, #23]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d168      	bne.n	800e9dc <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	7d1b      	ldrb	r3, [r3, #20]
 800e90e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e912:	2b00      	cmp	r3, #0
 800e914:	d062      	beq.n	800e9dc <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	7d1b      	ldrb	r3, [r3, #20]
 800e91a:	b25b      	sxtb	r3, r3
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	da15      	bge.n	800e94c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e920:	68bb      	ldr	r3, [r7, #8]
 800e922:	7858      	ldrb	r0, [r3, #1]
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	6a1a      	ldr	r2, [r3, #32]
 800e92e:	2301      	movs	r3, #1
 800e930:	f7fd ffc2 	bl	800c8b8 <disk_write>
 800e934:	4603      	mov	r3, r0
 800e936:	2b00      	cmp	r3, #0
 800e938:	d001      	beq.n	800e93e <f_sync+0x54>
 800e93a:	2301      	movs	r3, #1
 800e93c:	e04f      	b.n	800e9de <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	7d1b      	ldrb	r3, [r3, #20]
 800e942:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e946:	b2da      	uxtb	r2, r3
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e94c:	f7fa ff5c 	bl	8009808 <get_fattime>
 800e950:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e952:	68ba      	ldr	r2, [r7, #8]
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e958:	4619      	mov	r1, r3
 800e95a:	4610      	mov	r0, r2
 800e95c:	f7fe fa9a 	bl	800ce94 <move_window>
 800e960:	4603      	mov	r3, r0
 800e962:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e964:	7dfb      	ldrb	r3, [r7, #23]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d138      	bne.n	800e9dc <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e96e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	330b      	adds	r3, #11
 800e974:	781a      	ldrb	r2, [r3, #0]
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	330b      	adds	r3, #11
 800e97a:	f042 0220 	orr.w	r2, r2, #32
 800e97e:	b2d2      	uxtb	r2, r2
 800e980:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	6818      	ldr	r0, [r3, #0]
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	689b      	ldr	r3, [r3, #8]
 800e98a:	461a      	mov	r2, r3
 800e98c:	68f9      	ldr	r1, [r7, #12]
 800e98e:	f7fe ff9f 	bl	800d8d0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	f103 021c 	add.w	r2, r3, #28
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	68db      	ldr	r3, [r3, #12]
 800e99c:	4619      	mov	r1, r3
 800e99e:	4610      	mov	r0, r2
 800e9a0:	f7fe f81e 	bl	800c9e0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	3316      	adds	r3, #22
 800e9a8:	6939      	ldr	r1, [r7, #16]
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	f7fe f818 	bl	800c9e0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	3312      	adds	r3, #18
 800e9b4:	2100      	movs	r1, #0
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	f7fd fff7 	bl	800c9aa <st_word>
					fs->wflag = 1;
 800e9bc:	68bb      	ldr	r3, [r7, #8]
 800e9be:	2201      	movs	r2, #1
 800e9c0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e9c2:	68bb      	ldr	r3, [r7, #8]
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f7fe fa93 	bl	800cef0 <sync_fs>
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	7d1b      	ldrb	r3, [r3, #20]
 800e9d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e9d6:	b2da      	uxtb	r2, r3
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e9dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9de:	4618      	mov	r0, r3
 800e9e0:	3718      	adds	r7, #24
 800e9e2:	46bd      	mov	sp, r7
 800e9e4:	bd80      	pop	{r7, pc}

0800e9e6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e9e6:	b580      	push	{r7, lr}
 800e9e8:	b084      	sub	sp, #16
 800e9ea:	af00      	add	r7, sp, #0
 800e9ec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e9ee:	6878      	ldr	r0, [r7, #4]
 800e9f0:	f7ff ff7b 	bl	800e8ea <f_sync>
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e9f8:	7bfb      	ldrb	r3, [r7, #15]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d118      	bne.n	800ea30 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	f107 0208 	add.w	r2, r7, #8
 800ea04:	4611      	mov	r1, r2
 800ea06:	4618      	mov	r0, r3
 800ea08:	f7ff fbf6 	bl	800e1f8 <validate>
 800ea0c:	4603      	mov	r3, r0
 800ea0e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ea10:	7bfb      	ldrb	r3, [r7, #15]
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d10c      	bne.n	800ea30 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	691b      	ldr	r3, [r3, #16]
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f7fe f996 	bl	800cd4c <dec_lock>
 800ea20:	4603      	mov	r3, r0
 800ea22:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ea24:	7bfb      	ldrb	r3, [r7, #15]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d102      	bne.n	800ea30 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	2200      	movs	r2, #0
 800ea2e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ea30:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea32:	4618      	mov	r0, r3
 800ea34:	3710      	adds	r7, #16
 800ea36:	46bd      	mov	sp, r7
 800ea38:	bd80      	pop	{r7, pc}

0800ea3a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800ea3a:	b580      	push	{r7, lr}
 800ea3c:	b090      	sub	sp, #64	; 0x40
 800ea3e:	af00      	add	r7, sp, #0
 800ea40:	6078      	str	r0, [r7, #4]
 800ea42:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	f107 0208 	add.w	r2, r7, #8
 800ea4a:	4611      	mov	r1, r2
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	f7ff fbd3 	bl	800e1f8 <validate>
 800ea52:	4603      	mov	r3, r0
 800ea54:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800ea58:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d103      	bne.n	800ea68 <f_lseek+0x2e>
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	7d5b      	ldrb	r3, [r3, #21]
 800ea64:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800ea68:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d002      	beq.n	800ea76 <f_lseek+0x3c>
 800ea70:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ea74:	e1e6      	b.n	800ee44 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	f000 80d1 	beq.w	800ec22 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea86:	d15a      	bne.n	800eb3e <f_lseek+0x104>
			tbl = fp->cltbl;
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea8c:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ea8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea90:	1d1a      	adds	r2, r3, #4
 800ea92:	627a      	str	r2, [r7, #36]	; 0x24
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	617b      	str	r3, [r7, #20]
 800ea98:	2302      	movs	r3, #2
 800ea9a:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	689b      	ldr	r3, [r3, #8]
 800eaa0:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800eaa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d03a      	beq.n	800eb1e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800eaa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaaa:	613b      	str	r3, [r7, #16]
 800eaac:	2300      	movs	r3, #0
 800eaae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eab2:	3302      	adds	r3, #2
 800eab4:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800eab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eab8:	60fb      	str	r3, [r7, #12]
 800eaba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eabc:	3301      	adds	r3, #1
 800eabe:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800eac4:	4618      	mov	r0, r3
 800eac6:	f7fe faa0 	bl	800d00a <get_fat>
 800eaca:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800eacc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eace:	2b01      	cmp	r3, #1
 800ead0:	d804      	bhi.n	800eadc <f_lseek+0xa2>
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	2202      	movs	r2, #2
 800ead6:	755a      	strb	r2, [r3, #21]
 800ead8:	2302      	movs	r3, #2
 800eada:	e1b3      	b.n	800ee44 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800eadc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eade:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eae2:	d104      	bne.n	800eaee <f_lseek+0xb4>
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	2201      	movs	r2, #1
 800eae8:	755a      	strb	r2, [r3, #21]
 800eaea:	2301      	movs	r3, #1
 800eaec:	e1aa      	b.n	800ee44 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	3301      	adds	r3, #1
 800eaf2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eaf4:	429a      	cmp	r2, r3
 800eaf6:	d0de      	beq.n	800eab6 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800eaf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eafa:	697b      	ldr	r3, [r7, #20]
 800eafc:	429a      	cmp	r2, r3
 800eafe:	d809      	bhi.n	800eb14 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800eb00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb02:	1d1a      	adds	r2, r3, #4
 800eb04:	627a      	str	r2, [r7, #36]	; 0x24
 800eb06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eb08:	601a      	str	r2, [r3, #0]
 800eb0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb0c:	1d1a      	adds	r2, r3, #4
 800eb0e:	627a      	str	r2, [r7, #36]	; 0x24
 800eb10:	693a      	ldr	r2, [r7, #16]
 800eb12:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800eb14:	68bb      	ldr	r3, [r7, #8]
 800eb16:	695b      	ldr	r3, [r3, #20]
 800eb18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	d3c4      	bcc.n	800eaa8 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eb24:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800eb26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eb28:	697b      	ldr	r3, [r7, #20]
 800eb2a:	429a      	cmp	r2, r3
 800eb2c:	d803      	bhi.n	800eb36 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800eb2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb30:	2200      	movs	r2, #0
 800eb32:	601a      	str	r2, [r3, #0]
 800eb34:	e184      	b.n	800ee40 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800eb36:	2311      	movs	r3, #17
 800eb38:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800eb3c:	e180      	b.n	800ee40 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	68db      	ldr	r3, [r3, #12]
 800eb42:	683a      	ldr	r2, [r7, #0]
 800eb44:	429a      	cmp	r2, r3
 800eb46:	d902      	bls.n	800eb4e <f_lseek+0x114>
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	68db      	ldr	r3, [r3, #12]
 800eb4c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	683a      	ldr	r2, [r7, #0]
 800eb52:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	f000 8172 	beq.w	800ee40 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	3b01      	subs	r3, #1
 800eb60:	4619      	mov	r1, r3
 800eb62:	6878      	ldr	r0, [r7, #4]
 800eb64:	f7fe fcda 	bl	800d51c <clmt_clust>
 800eb68:	4602      	mov	r2, r0
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800eb6e:	68ba      	ldr	r2, [r7, #8]
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	69db      	ldr	r3, [r3, #28]
 800eb74:	4619      	mov	r1, r3
 800eb76:	4610      	mov	r0, r2
 800eb78:	f7fe fa28 	bl	800cfcc <clust2sect>
 800eb7c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800eb7e:	69bb      	ldr	r3, [r7, #24]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d104      	bne.n	800eb8e <f_lseek+0x154>
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	2202      	movs	r2, #2
 800eb88:	755a      	strb	r2, [r3, #21]
 800eb8a:	2302      	movs	r3, #2
 800eb8c:	e15a      	b.n	800ee44 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800eb8e:	683b      	ldr	r3, [r7, #0]
 800eb90:	3b01      	subs	r3, #1
 800eb92:	0a5b      	lsrs	r3, r3, #9
 800eb94:	68ba      	ldr	r2, [r7, #8]
 800eb96:	8952      	ldrh	r2, [r2, #10]
 800eb98:	3a01      	subs	r2, #1
 800eb9a:	4013      	ands	r3, r2
 800eb9c:	69ba      	ldr	r2, [r7, #24]
 800eb9e:	4413      	add	r3, r2
 800eba0:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	699b      	ldr	r3, [r3, #24]
 800eba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	f000 8148 	beq.w	800ee40 <f_lseek+0x406>
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	6a1b      	ldr	r3, [r3, #32]
 800ebb4:	69ba      	ldr	r2, [r7, #24]
 800ebb6:	429a      	cmp	r2, r3
 800ebb8:	f000 8142 	beq.w	800ee40 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	7d1b      	ldrb	r3, [r3, #20]
 800ebc0:	b25b      	sxtb	r3, r3
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	da18      	bge.n	800ebf8 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ebc6:	68bb      	ldr	r3, [r7, #8]
 800ebc8:	7858      	ldrb	r0, [r3, #1]
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	6a1a      	ldr	r2, [r3, #32]
 800ebd4:	2301      	movs	r3, #1
 800ebd6:	f7fd fe6f 	bl	800c8b8 <disk_write>
 800ebda:	4603      	mov	r3, r0
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d004      	beq.n	800ebea <f_lseek+0x1b0>
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	2201      	movs	r2, #1
 800ebe4:	755a      	strb	r2, [r3, #21]
 800ebe6:	2301      	movs	r3, #1
 800ebe8:	e12c      	b.n	800ee44 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	7d1b      	ldrb	r3, [r3, #20]
 800ebee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ebf2:	b2da      	uxtb	r2, r3
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800ebf8:	68bb      	ldr	r3, [r7, #8]
 800ebfa:	7858      	ldrb	r0, [r3, #1]
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ec02:	2301      	movs	r3, #1
 800ec04:	69ba      	ldr	r2, [r7, #24]
 800ec06:	f7fd fe37 	bl	800c878 <disk_read>
 800ec0a:	4603      	mov	r3, r0
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d004      	beq.n	800ec1a <f_lseek+0x1e0>
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	2201      	movs	r2, #1
 800ec14:	755a      	strb	r2, [r3, #21]
 800ec16:	2301      	movs	r3, #1
 800ec18:	e114      	b.n	800ee44 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	69ba      	ldr	r2, [r7, #24]
 800ec1e:	621a      	str	r2, [r3, #32]
 800ec20:	e10e      	b.n	800ee40 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	68db      	ldr	r3, [r3, #12]
 800ec26:	683a      	ldr	r2, [r7, #0]
 800ec28:	429a      	cmp	r2, r3
 800ec2a:	d908      	bls.n	800ec3e <f_lseek+0x204>
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	7d1b      	ldrb	r3, [r3, #20]
 800ec30:	f003 0302 	and.w	r3, r3, #2
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d102      	bne.n	800ec3e <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	68db      	ldr	r3, [r3, #12]
 800ec3c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	699b      	ldr	r3, [r3, #24]
 800ec42:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800ec44:	2300      	movs	r3, #0
 800ec46:	637b      	str	r3, [r7, #52]	; 0x34
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ec4c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	f000 80a7 	beq.w	800eda4 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800ec56:	68bb      	ldr	r3, [r7, #8]
 800ec58:	895b      	ldrh	r3, [r3, #10]
 800ec5a:	025b      	lsls	r3, r3, #9
 800ec5c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800ec5e:	6a3b      	ldr	r3, [r7, #32]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d01b      	beq.n	800ec9c <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800ec64:	683b      	ldr	r3, [r7, #0]
 800ec66:	1e5a      	subs	r2, r3, #1
 800ec68:	69fb      	ldr	r3, [r7, #28]
 800ec6a:	fbb2 f2f3 	udiv	r2, r2, r3
 800ec6e:	6a3b      	ldr	r3, [r7, #32]
 800ec70:	1e59      	subs	r1, r3, #1
 800ec72:	69fb      	ldr	r3, [r7, #28]
 800ec74:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800ec78:	429a      	cmp	r2, r3
 800ec7a:	d30f      	bcc.n	800ec9c <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800ec7c:	6a3b      	ldr	r3, [r7, #32]
 800ec7e:	1e5a      	subs	r2, r3, #1
 800ec80:	69fb      	ldr	r3, [r7, #28]
 800ec82:	425b      	negs	r3, r3
 800ec84:	401a      	ands	r2, r3
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	699b      	ldr	r3, [r3, #24]
 800ec8e:	683a      	ldr	r2, [r7, #0]
 800ec90:	1ad3      	subs	r3, r2, r3
 800ec92:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	69db      	ldr	r3, [r3, #28]
 800ec98:	63bb      	str	r3, [r7, #56]	; 0x38
 800ec9a:	e022      	b.n	800ece2 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	689b      	ldr	r3, [r3, #8]
 800eca0:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800eca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d119      	bne.n	800ecdc <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	2100      	movs	r1, #0
 800ecac:	4618      	mov	r0, r3
 800ecae:	f7fe fb9d 	bl	800d3ec <create_chain>
 800ecb2:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ecb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecb6:	2b01      	cmp	r3, #1
 800ecb8:	d104      	bne.n	800ecc4 <f_lseek+0x28a>
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	2202      	movs	r2, #2
 800ecbe:	755a      	strb	r2, [r3, #21]
 800ecc0:	2302      	movs	r3, #2
 800ecc2:	e0bf      	b.n	800ee44 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ecc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecca:	d104      	bne.n	800ecd6 <f_lseek+0x29c>
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	2201      	movs	r2, #1
 800ecd0:	755a      	strb	r2, [r3, #21]
 800ecd2:	2301      	movs	r3, #1
 800ecd4:	e0b6      	b.n	800ee44 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ecda:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ece0:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800ece2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d05d      	beq.n	800eda4 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800ece8:	e03a      	b.n	800ed60 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800ecea:	683a      	ldr	r2, [r7, #0]
 800ecec:	69fb      	ldr	r3, [r7, #28]
 800ecee:	1ad3      	subs	r3, r2, r3
 800ecf0:	603b      	str	r3, [r7, #0]
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	699a      	ldr	r2, [r3, #24]
 800ecf6:	69fb      	ldr	r3, [r7, #28]
 800ecf8:	441a      	add	r2, r3
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	7d1b      	ldrb	r3, [r3, #20]
 800ed02:	f003 0302 	and.w	r3, r3, #2
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d00b      	beq.n	800ed22 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ed0e:	4618      	mov	r0, r3
 800ed10:	f7fe fb6c 	bl	800d3ec <create_chain>
 800ed14:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ed16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d108      	bne.n	800ed2e <f_lseek+0x2f4>
							ofs = 0; break;
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	603b      	str	r3, [r7, #0]
 800ed20:	e022      	b.n	800ed68 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ed26:	4618      	mov	r0, r3
 800ed28:	f7fe f96f 	bl	800d00a <get_fat>
 800ed2c:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ed2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed34:	d104      	bne.n	800ed40 <f_lseek+0x306>
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	2201      	movs	r2, #1
 800ed3a:	755a      	strb	r2, [r3, #21]
 800ed3c:	2301      	movs	r3, #1
 800ed3e:	e081      	b.n	800ee44 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800ed40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed42:	2b01      	cmp	r3, #1
 800ed44:	d904      	bls.n	800ed50 <f_lseek+0x316>
 800ed46:	68bb      	ldr	r3, [r7, #8]
 800ed48:	695b      	ldr	r3, [r3, #20]
 800ed4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ed4c:	429a      	cmp	r2, r3
 800ed4e:	d304      	bcc.n	800ed5a <f_lseek+0x320>
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	2202      	movs	r2, #2
 800ed54:	755a      	strb	r2, [r3, #21]
 800ed56:	2302      	movs	r3, #2
 800ed58:	e074      	b.n	800ee44 <f_lseek+0x40a>
					fp->clust = clst;
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ed5e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800ed60:	683a      	ldr	r2, [r7, #0]
 800ed62:	69fb      	ldr	r3, [r7, #28]
 800ed64:	429a      	cmp	r2, r3
 800ed66:	d8c0      	bhi.n	800ecea <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	699a      	ldr	r2, [r3, #24]
 800ed6c:	683b      	ldr	r3, [r7, #0]
 800ed6e:	441a      	add	r2, r3
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800ed74:	683b      	ldr	r3, [r7, #0]
 800ed76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d012      	beq.n	800eda4 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800ed7e:	68bb      	ldr	r3, [r7, #8]
 800ed80:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ed82:	4618      	mov	r0, r3
 800ed84:	f7fe f922 	bl	800cfcc <clust2sect>
 800ed88:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800ed8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d104      	bne.n	800ed9a <f_lseek+0x360>
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	2202      	movs	r2, #2
 800ed94:	755a      	strb	r2, [r3, #21]
 800ed96:	2302      	movs	r3, #2
 800ed98:	e054      	b.n	800ee44 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800ed9a:	683b      	ldr	r3, [r7, #0]
 800ed9c:	0a5b      	lsrs	r3, r3, #9
 800ed9e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eda0:	4413      	add	r3, r2
 800eda2:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	699a      	ldr	r2, [r3, #24]
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	68db      	ldr	r3, [r3, #12]
 800edac:	429a      	cmp	r2, r3
 800edae:	d90a      	bls.n	800edc6 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	699a      	ldr	r2, [r3, #24]
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	7d1b      	ldrb	r3, [r3, #20]
 800edbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800edc0:	b2da      	uxtb	r2, r3
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	699b      	ldr	r3, [r3, #24]
 800edca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d036      	beq.n	800ee40 <f_lseek+0x406>
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	6a1b      	ldr	r3, [r3, #32]
 800edd6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800edd8:	429a      	cmp	r2, r3
 800edda:	d031      	beq.n	800ee40 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	7d1b      	ldrb	r3, [r3, #20]
 800ede0:	b25b      	sxtb	r3, r3
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	da18      	bge.n	800ee18 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ede6:	68bb      	ldr	r3, [r7, #8]
 800ede8:	7858      	ldrb	r0, [r3, #1]
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	6a1a      	ldr	r2, [r3, #32]
 800edf4:	2301      	movs	r3, #1
 800edf6:	f7fd fd5f 	bl	800c8b8 <disk_write>
 800edfa:	4603      	mov	r3, r0
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d004      	beq.n	800ee0a <f_lseek+0x3d0>
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	2201      	movs	r2, #1
 800ee04:	755a      	strb	r2, [r3, #21]
 800ee06:	2301      	movs	r3, #1
 800ee08:	e01c      	b.n	800ee44 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	7d1b      	ldrb	r3, [r3, #20]
 800ee0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ee12:	b2da      	uxtb	r2, r3
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ee18:	68bb      	ldr	r3, [r7, #8]
 800ee1a:	7858      	ldrb	r0, [r3, #1]
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ee22:	2301      	movs	r3, #1
 800ee24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ee26:	f7fd fd27 	bl	800c878 <disk_read>
 800ee2a:	4603      	mov	r3, r0
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d004      	beq.n	800ee3a <f_lseek+0x400>
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	2201      	movs	r2, #1
 800ee34:	755a      	strb	r2, [r3, #21]
 800ee36:	2301      	movs	r3, #1
 800ee38:	e004      	b.n	800ee44 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ee3e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800ee40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800ee44:	4618      	mov	r0, r3
 800ee46:	3740      	adds	r7, #64	; 0x40
 800ee48:	46bd      	mov	sp, r7
 800ee4a:	bd80      	pop	{r7, pc}

0800ee4c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ee4c:	b480      	push	{r7}
 800ee4e:	b087      	sub	sp, #28
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	60f8      	str	r0, [r7, #12]
 800ee54:	60b9      	str	r1, [r7, #8]
 800ee56:	4613      	mov	r3, r2
 800ee58:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ee5e:	2300      	movs	r3, #0
 800ee60:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ee62:	4b1f      	ldr	r3, [pc, #124]	; (800eee0 <FATFS_LinkDriverEx+0x94>)
 800ee64:	7a5b      	ldrb	r3, [r3, #9]
 800ee66:	b2db      	uxtb	r3, r3
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d131      	bne.n	800eed0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ee6c:	4b1c      	ldr	r3, [pc, #112]	; (800eee0 <FATFS_LinkDriverEx+0x94>)
 800ee6e:	7a5b      	ldrb	r3, [r3, #9]
 800ee70:	b2db      	uxtb	r3, r3
 800ee72:	461a      	mov	r2, r3
 800ee74:	4b1a      	ldr	r3, [pc, #104]	; (800eee0 <FATFS_LinkDriverEx+0x94>)
 800ee76:	2100      	movs	r1, #0
 800ee78:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ee7a:	4b19      	ldr	r3, [pc, #100]	; (800eee0 <FATFS_LinkDriverEx+0x94>)
 800ee7c:	7a5b      	ldrb	r3, [r3, #9]
 800ee7e:	b2db      	uxtb	r3, r3
 800ee80:	4a17      	ldr	r2, [pc, #92]	; (800eee0 <FATFS_LinkDriverEx+0x94>)
 800ee82:	009b      	lsls	r3, r3, #2
 800ee84:	4413      	add	r3, r2
 800ee86:	68fa      	ldr	r2, [r7, #12]
 800ee88:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ee8a:	4b15      	ldr	r3, [pc, #84]	; (800eee0 <FATFS_LinkDriverEx+0x94>)
 800ee8c:	7a5b      	ldrb	r3, [r3, #9]
 800ee8e:	b2db      	uxtb	r3, r3
 800ee90:	461a      	mov	r2, r3
 800ee92:	4b13      	ldr	r3, [pc, #76]	; (800eee0 <FATFS_LinkDriverEx+0x94>)
 800ee94:	4413      	add	r3, r2
 800ee96:	79fa      	ldrb	r2, [r7, #7]
 800ee98:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ee9a:	4b11      	ldr	r3, [pc, #68]	; (800eee0 <FATFS_LinkDriverEx+0x94>)
 800ee9c:	7a5b      	ldrb	r3, [r3, #9]
 800ee9e:	b2db      	uxtb	r3, r3
 800eea0:	1c5a      	adds	r2, r3, #1
 800eea2:	b2d1      	uxtb	r1, r2
 800eea4:	4a0e      	ldr	r2, [pc, #56]	; (800eee0 <FATFS_LinkDriverEx+0x94>)
 800eea6:	7251      	strb	r1, [r2, #9]
 800eea8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800eeaa:	7dbb      	ldrb	r3, [r7, #22]
 800eeac:	3330      	adds	r3, #48	; 0x30
 800eeae:	b2da      	uxtb	r2, r3
 800eeb0:	68bb      	ldr	r3, [r7, #8]
 800eeb2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800eeb4:	68bb      	ldr	r3, [r7, #8]
 800eeb6:	3301      	adds	r3, #1
 800eeb8:	223a      	movs	r2, #58	; 0x3a
 800eeba:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800eebc:	68bb      	ldr	r3, [r7, #8]
 800eebe:	3302      	adds	r3, #2
 800eec0:	222f      	movs	r2, #47	; 0x2f
 800eec2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800eec4:	68bb      	ldr	r3, [r7, #8]
 800eec6:	3303      	adds	r3, #3
 800eec8:	2200      	movs	r2, #0
 800eeca:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800eecc:	2300      	movs	r3, #0
 800eece:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800eed0:	7dfb      	ldrb	r3, [r7, #23]
}
 800eed2:	4618      	mov	r0, r3
 800eed4:	371c      	adds	r7, #28
 800eed6:	46bd      	mov	sp, r7
 800eed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eedc:	4770      	bx	lr
 800eede:	bf00      	nop
 800eee0:	200013d8 	.word	0x200013d8

0800eee4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b082      	sub	sp, #8
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
 800eeec:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800eeee:	2200      	movs	r2, #0
 800eef0:	6839      	ldr	r1, [r7, #0]
 800eef2:	6878      	ldr	r0, [r7, #4]
 800eef4:	f7ff ffaa 	bl	800ee4c <FATFS_LinkDriverEx>
 800eef8:	4603      	mov	r3, r0
}
 800eefa:	4618      	mov	r0, r3
 800eefc:	3708      	adds	r7, #8
 800eefe:	46bd      	mov	sp, r7
 800ef00:	bd80      	pop	{r7, pc}
	...

0800ef04 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ef08:	2201      	movs	r2, #1
 800ef0a:	490e      	ldr	r1, [pc, #56]	; (800ef44 <MX_USB_HOST_Init+0x40>)
 800ef0c:	480e      	ldr	r0, [pc, #56]	; (800ef48 <MX_USB_HOST_Init+0x44>)
 800ef0e:	f7fc f919 	bl	800b144 <USBH_Init>
 800ef12:	4603      	mov	r3, r0
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d001      	beq.n	800ef1c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800ef18:	f7f2 ffa8 	bl	8001e6c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800ef1c:	490b      	ldr	r1, [pc, #44]	; (800ef4c <MX_USB_HOST_Init+0x48>)
 800ef1e:	480a      	ldr	r0, [pc, #40]	; (800ef48 <MX_USB_HOST_Init+0x44>)
 800ef20:	f7fc f99e 	bl	800b260 <USBH_RegisterClass>
 800ef24:	4603      	mov	r3, r0
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d001      	beq.n	800ef2e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800ef2a:	f7f2 ff9f 	bl	8001e6c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ef2e:	4806      	ldr	r0, [pc, #24]	; (800ef48 <MX_USB_HOST_Init+0x44>)
 800ef30:	f7fc fa22 	bl	800b378 <USBH_Start>
 800ef34:	4603      	mov	r3, r0
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d001      	beq.n	800ef3e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ef3a:	f7f2 ff97 	bl	8001e6c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ef3e:	bf00      	nop
 800ef40:	bd80      	pop	{r7, pc}
 800ef42:	bf00      	nop
 800ef44:	0800ef65 	.word	0x0800ef65
 800ef48:	20001ab8 	.word	0x20001ab8
 800ef4c:	20000038 	.word	0x20000038

0800ef50 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800ef54:	4802      	ldr	r0, [pc, #8]	; (800ef60 <MX_USB_HOST_Process+0x10>)
 800ef56:	f7fc fa1f 	bl	800b398 <USBH_Process>
}
 800ef5a:	bf00      	nop
 800ef5c:	bd80      	pop	{r7, pc}
 800ef5e:	bf00      	nop
 800ef60:	20001ab8 	.word	0x20001ab8

0800ef64 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ef64:	b480      	push	{r7}
 800ef66:	b083      	sub	sp, #12
 800ef68:	af00      	add	r7, sp, #0
 800ef6a:	6078      	str	r0, [r7, #4]
 800ef6c:	460b      	mov	r3, r1
 800ef6e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ef70:	78fb      	ldrb	r3, [r7, #3]
 800ef72:	3b01      	subs	r3, #1
 800ef74:	2b04      	cmp	r3, #4
 800ef76:	d819      	bhi.n	800efac <USBH_UserProcess+0x48>
 800ef78:	a201      	add	r2, pc, #4	; (adr r2, 800ef80 <USBH_UserProcess+0x1c>)
 800ef7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef7e:	bf00      	nop
 800ef80:	0800efad 	.word	0x0800efad
 800ef84:	0800ef9d 	.word	0x0800ef9d
 800ef88:	0800efad 	.word	0x0800efad
 800ef8c:	0800efa5 	.word	0x0800efa5
 800ef90:	0800ef95 	.word	0x0800ef95
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ef94:	4b09      	ldr	r3, [pc, #36]	; (800efbc <USBH_UserProcess+0x58>)
 800ef96:	2203      	movs	r2, #3
 800ef98:	701a      	strb	r2, [r3, #0]
  break;
 800ef9a:	e008      	b.n	800efae <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ef9c:	4b07      	ldr	r3, [pc, #28]	; (800efbc <USBH_UserProcess+0x58>)
 800ef9e:	2202      	movs	r2, #2
 800efa0:	701a      	strb	r2, [r3, #0]
  break;
 800efa2:	e004      	b.n	800efae <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800efa4:	4b05      	ldr	r3, [pc, #20]	; (800efbc <USBH_UserProcess+0x58>)
 800efa6:	2201      	movs	r2, #1
 800efa8:	701a      	strb	r2, [r3, #0]
  break;
 800efaa:	e000      	b.n	800efae <USBH_UserProcess+0x4a>

  default:
  break;
 800efac:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800efae:	bf00      	nop
 800efb0:	370c      	adds	r7, #12
 800efb2:	46bd      	mov	sp, r7
 800efb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb8:	4770      	bx	lr
 800efba:	bf00      	nop
 800efbc:	200013e4 	.word	0x200013e4

0800efc0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800efc0:	b580      	push	{r7, lr}
 800efc2:	b08a      	sub	sp, #40	; 0x28
 800efc4:	af00      	add	r7, sp, #0
 800efc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800efc8:	f107 0314 	add.w	r3, r7, #20
 800efcc:	2200      	movs	r2, #0
 800efce:	601a      	str	r2, [r3, #0]
 800efd0:	605a      	str	r2, [r3, #4]
 800efd2:	609a      	str	r2, [r3, #8]
 800efd4:	60da      	str	r2, [r3, #12]
 800efd6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800efe0:	d147      	bne.n	800f072 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800efe2:	2300      	movs	r3, #0
 800efe4:	613b      	str	r3, [r7, #16]
 800efe6:	4b25      	ldr	r3, [pc, #148]	; (800f07c <HAL_HCD_MspInit+0xbc>)
 800efe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800efea:	4a24      	ldr	r2, [pc, #144]	; (800f07c <HAL_HCD_MspInit+0xbc>)
 800efec:	f043 0301 	orr.w	r3, r3, #1
 800eff0:	6313      	str	r3, [r2, #48]	; 0x30
 800eff2:	4b22      	ldr	r3, [pc, #136]	; (800f07c <HAL_HCD_MspInit+0xbc>)
 800eff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eff6:	f003 0301 	and.w	r3, r3, #1
 800effa:	613b      	str	r3, [r7, #16]
 800effc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800effe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f004:	2300      	movs	r3, #0
 800f006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f008:	2300      	movs	r3, #0
 800f00a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f00c:	f107 0314 	add.w	r3, r7, #20
 800f010:	4619      	mov	r1, r3
 800f012:	481b      	ldr	r0, [pc, #108]	; (800f080 <HAL_HCD_MspInit+0xc0>)
 800f014:	f7f4 f8cc 	bl	80031b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f018:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800f01c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f01e:	2302      	movs	r3, #2
 800f020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f022:	2300      	movs	r3, #0
 800f024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f026:	2303      	movs	r3, #3
 800f028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f02a:	230a      	movs	r3, #10
 800f02c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f02e:	f107 0314 	add.w	r3, r7, #20
 800f032:	4619      	mov	r1, r3
 800f034:	4812      	ldr	r0, [pc, #72]	; (800f080 <HAL_HCD_MspInit+0xc0>)
 800f036:	f7f4 f8bb 	bl	80031b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f03a:	4b10      	ldr	r3, [pc, #64]	; (800f07c <HAL_HCD_MspInit+0xbc>)
 800f03c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f03e:	4a0f      	ldr	r2, [pc, #60]	; (800f07c <HAL_HCD_MspInit+0xbc>)
 800f040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f044:	6353      	str	r3, [r2, #52]	; 0x34
 800f046:	2300      	movs	r3, #0
 800f048:	60fb      	str	r3, [r7, #12]
 800f04a:	4b0c      	ldr	r3, [pc, #48]	; (800f07c <HAL_HCD_MspInit+0xbc>)
 800f04c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f04e:	4a0b      	ldr	r2, [pc, #44]	; (800f07c <HAL_HCD_MspInit+0xbc>)
 800f050:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f054:	6453      	str	r3, [r2, #68]	; 0x44
 800f056:	4b09      	ldr	r3, [pc, #36]	; (800f07c <HAL_HCD_MspInit+0xbc>)
 800f058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f05a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f05e:	60fb      	str	r3, [r7, #12]
 800f060:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f062:	2200      	movs	r2, #0
 800f064:	2100      	movs	r1, #0
 800f066:	2043      	movs	r0, #67	; 0x43
 800f068:	f7f3 fc8d 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f06c:	2043      	movs	r0, #67	; 0x43
 800f06e:	f7f3 fca6 	bl	80029be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f072:	bf00      	nop
 800f074:	3728      	adds	r7, #40	; 0x28
 800f076:	46bd      	mov	sp, r7
 800f078:	bd80      	pop	{r7, pc}
 800f07a:	bf00      	nop
 800f07c:	40023800 	.word	0x40023800
 800f080:	40020000 	.word	0x40020000

0800f084 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b082      	sub	sp, #8
 800f088:	af00      	add	r7, sp, #0
 800f08a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f092:	4618      	mov	r0, r3
 800f094:	f7fc fd53 	bl	800bb3e <USBH_LL_IncTimer>
}
 800f098:	bf00      	nop
 800f09a:	3708      	adds	r7, #8
 800f09c:	46bd      	mov	sp, r7
 800f09e:	bd80      	pop	{r7, pc}

0800f0a0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b082      	sub	sp, #8
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	f7fc fd8b 	bl	800bbca <USBH_LL_Connect>
}
 800f0b4:	bf00      	nop
 800f0b6:	3708      	adds	r7, #8
 800f0b8:	46bd      	mov	sp, r7
 800f0ba:	bd80      	pop	{r7, pc}

0800f0bc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f0bc:	b580      	push	{r7, lr}
 800f0be:	b082      	sub	sp, #8
 800f0c0:	af00      	add	r7, sp, #0
 800f0c2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	f7fc fd94 	bl	800bbf8 <USBH_LL_Disconnect>
}
 800f0d0:	bf00      	nop
 800f0d2:	3708      	adds	r7, #8
 800f0d4:	46bd      	mov	sp, r7
 800f0d6:	bd80      	pop	{r7, pc}

0800f0d8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800f0d8:	b480      	push	{r7}
 800f0da:	b083      	sub	sp, #12
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	6078      	str	r0, [r7, #4]
 800f0e0:	460b      	mov	r3, r1
 800f0e2:	70fb      	strb	r3, [r7, #3]
 800f0e4:	4613      	mov	r3, r2
 800f0e6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800f0e8:	bf00      	nop
 800f0ea:	370c      	adds	r7, #12
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f2:	4770      	bx	lr

0800f0f4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b082      	sub	sp, #8
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f102:	4618      	mov	r0, r3
 800f104:	f7fc fd45 	bl	800bb92 <USBH_LL_PortEnabled>
} 
 800f108:	bf00      	nop
 800f10a:	3708      	adds	r7, #8
 800f10c:	46bd      	mov	sp, r7
 800f10e:	bd80      	pop	{r7, pc}

0800f110 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f110:	b580      	push	{r7, lr}
 800f112:	b082      	sub	sp, #8
 800f114:	af00      	add	r7, sp, #0
 800f116:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f11e:	4618      	mov	r0, r3
 800f120:	f7fc fd45 	bl	800bbae <USBH_LL_PortDisabled>
} 
 800f124:	bf00      	nop
 800f126:	3708      	adds	r7, #8
 800f128:	46bd      	mov	sp, r7
 800f12a:	bd80      	pop	{r7, pc}

0800f12c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	b082      	sub	sp, #8
 800f130:	af00      	add	r7, sp, #0
 800f132:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800f13a:	2b01      	cmp	r3, #1
 800f13c:	d12a      	bne.n	800f194 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800f13e:	4a18      	ldr	r2, [pc, #96]	; (800f1a0 <USBH_LL_Init+0x74>)
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	4a15      	ldr	r2, [pc, #84]	; (800f1a0 <USBH_LL_Init+0x74>)
 800f14a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f14e:	4b14      	ldr	r3, [pc, #80]	; (800f1a0 <USBH_LL_Init+0x74>)
 800f150:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800f154:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800f156:	4b12      	ldr	r3, [pc, #72]	; (800f1a0 <USBH_LL_Init+0x74>)
 800f158:	2208      	movs	r2, #8
 800f15a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800f15c:	4b10      	ldr	r3, [pc, #64]	; (800f1a0 <USBH_LL_Init+0x74>)
 800f15e:	2201      	movs	r2, #1
 800f160:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f162:	4b0f      	ldr	r3, [pc, #60]	; (800f1a0 <USBH_LL_Init+0x74>)
 800f164:	2200      	movs	r2, #0
 800f166:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800f168:	4b0d      	ldr	r3, [pc, #52]	; (800f1a0 <USBH_LL_Init+0x74>)
 800f16a:	2202      	movs	r2, #2
 800f16c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f16e:	4b0c      	ldr	r3, [pc, #48]	; (800f1a0 <USBH_LL_Init+0x74>)
 800f170:	2200      	movs	r2, #0
 800f172:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800f174:	480a      	ldr	r0, [pc, #40]	; (800f1a0 <USBH_LL_Init+0x74>)
 800f176:	f7f4 f9e9 	bl	800354c <HAL_HCD_Init>
 800f17a:	4603      	mov	r3, r0
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d001      	beq.n	800f184 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800f180:	f7f2 fe74 	bl	8001e6c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800f184:	4806      	ldr	r0, [pc, #24]	; (800f1a0 <USBH_LL_Init+0x74>)
 800f186:	f7f4 fded 	bl	8003d64 <HAL_HCD_GetCurrentFrame>
 800f18a:	4603      	mov	r3, r0
 800f18c:	4619      	mov	r1, r3
 800f18e:	6878      	ldr	r0, [r7, #4]
 800f190:	f7fc fcc6 	bl	800bb20 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800f194:	2300      	movs	r3, #0
}
 800f196:	4618      	mov	r0, r3
 800f198:	3708      	adds	r7, #8
 800f19a:	46bd      	mov	sp, r7
 800f19c:	bd80      	pop	{r7, pc}
 800f19e:	bf00      	nop
 800f1a0:	20001e90 	.word	0x20001e90

0800f1a4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800f1a4:	b580      	push	{r7, lr}
 800f1a6:	b084      	sub	sp, #16
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f1ba:	4618      	mov	r0, r3
 800f1bc:	f7f4 fd5a 	bl	8003c74 <HAL_HCD_Start>
 800f1c0:	4603      	mov	r3, r0
 800f1c2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f1c4:	7bfb      	ldrb	r3, [r7, #15]
 800f1c6:	4618      	mov	r0, r3
 800f1c8:	f000 f990 	bl	800f4ec <USBH_Get_USB_Status>
 800f1cc:	4603      	mov	r3, r0
 800f1ce:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800f1d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	3710      	adds	r7, #16
 800f1d6:	46bd      	mov	sp, r7
 800f1d8:	bd80      	pop	{r7, pc}

0800f1da <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800f1da:	b580      	push	{r7, lr}
 800f1dc:	b084      	sub	sp, #16
 800f1de:	af00      	add	r7, sp, #0
 800f1e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f1e6:	2300      	movs	r3, #0
 800f1e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	f7f4 fd62 	bl	8003cba <HAL_HCD_Stop>
 800f1f6:	4603      	mov	r3, r0
 800f1f8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f1fa:	7bfb      	ldrb	r3, [r7, #15]
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	f000 f975 	bl	800f4ec <USBH_Get_USB_Status>
 800f202:	4603      	mov	r3, r0
 800f204:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800f206:	7bbb      	ldrb	r3, [r7, #14]
}
 800f208:	4618      	mov	r0, r3
 800f20a:	3710      	adds	r7, #16
 800f20c:	46bd      	mov	sp, r7
 800f20e:	bd80      	pop	{r7, pc}

0800f210 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800f210:	b580      	push	{r7, lr}
 800f212:	b084      	sub	sp, #16
 800f214:	af00      	add	r7, sp, #0
 800f216:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800f218:	2301      	movs	r3, #1
 800f21a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f222:	4618      	mov	r0, r3
 800f224:	f7f4 fdac 	bl	8003d80 <HAL_HCD_GetCurrentSpeed>
 800f228:	4603      	mov	r3, r0
 800f22a:	2b01      	cmp	r3, #1
 800f22c:	d007      	beq.n	800f23e <USBH_LL_GetSpeed+0x2e>
 800f22e:	2b01      	cmp	r3, #1
 800f230:	d302      	bcc.n	800f238 <USBH_LL_GetSpeed+0x28>
 800f232:	2b02      	cmp	r3, #2
 800f234:	d006      	beq.n	800f244 <USBH_LL_GetSpeed+0x34>
 800f236:	e008      	b.n	800f24a <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800f238:	2300      	movs	r3, #0
 800f23a:	73fb      	strb	r3, [r7, #15]
    break;
 800f23c:	e008      	b.n	800f250 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800f23e:	2301      	movs	r3, #1
 800f240:	73fb      	strb	r3, [r7, #15]
    break;
 800f242:	e005      	b.n	800f250 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800f244:	2302      	movs	r3, #2
 800f246:	73fb      	strb	r3, [r7, #15]
    break;
 800f248:	e002      	b.n	800f250 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800f24a:	2301      	movs	r3, #1
 800f24c:	73fb      	strb	r3, [r7, #15]
    break;
 800f24e:	bf00      	nop
  }
  return  speed;
 800f250:	7bfb      	ldrb	r3, [r7, #15]
}
 800f252:	4618      	mov	r0, r3
 800f254:	3710      	adds	r7, #16
 800f256:	46bd      	mov	sp, r7
 800f258:	bd80      	pop	{r7, pc}

0800f25a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800f25a:	b580      	push	{r7, lr}
 800f25c:	b084      	sub	sp, #16
 800f25e:	af00      	add	r7, sp, #0
 800f260:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f262:	2300      	movs	r3, #0
 800f264:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f266:	2300      	movs	r3, #0
 800f268:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f270:	4618      	mov	r0, r3
 800f272:	f7f4 fd3f 	bl	8003cf4 <HAL_HCD_ResetPort>
 800f276:	4603      	mov	r3, r0
 800f278:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 800f27a:	7bfb      	ldrb	r3, [r7, #15]
 800f27c:	4618      	mov	r0, r3
 800f27e:	f000 f935 	bl	800f4ec <USBH_Get_USB_Status>
 800f282:	4603      	mov	r3, r0
 800f284:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800f286:	7bbb      	ldrb	r3, [r7, #14]
}
 800f288:	4618      	mov	r0, r3
 800f28a:	3710      	adds	r7, #16
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bd80      	pop	{r7, pc}

0800f290 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b082      	sub	sp, #8
 800f294:	af00      	add	r7, sp, #0
 800f296:	6078      	str	r0, [r7, #4]
 800f298:	460b      	mov	r3, r1
 800f29a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f2a2:	78fa      	ldrb	r2, [r7, #3]
 800f2a4:	4611      	mov	r1, r2
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	f7f4 fd47 	bl	8003d3a <HAL_HCD_HC_GetXferCount>
 800f2ac:	4603      	mov	r3, r0
}
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	3708      	adds	r7, #8
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	bd80      	pop	{r7, pc}

0800f2b6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f2b6:	b590      	push	{r4, r7, lr}
 800f2b8:	b089      	sub	sp, #36	; 0x24
 800f2ba:	af04      	add	r7, sp, #16
 800f2bc:	6078      	str	r0, [r7, #4]
 800f2be:	4608      	mov	r0, r1
 800f2c0:	4611      	mov	r1, r2
 800f2c2:	461a      	mov	r2, r3
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	70fb      	strb	r3, [r7, #3]
 800f2c8:	460b      	mov	r3, r1
 800f2ca:	70bb      	strb	r3, [r7, #2]
 800f2cc:	4613      	mov	r3, r2
 800f2ce:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f2d0:	2300      	movs	r3, #0
 800f2d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f2de:	787c      	ldrb	r4, [r7, #1]
 800f2e0:	78ba      	ldrb	r2, [r7, #2]
 800f2e2:	78f9      	ldrb	r1, [r7, #3]
 800f2e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f2e6:	9302      	str	r3, [sp, #8]
 800f2e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f2ec:	9301      	str	r3, [sp, #4]
 800f2ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f2f2:	9300      	str	r3, [sp, #0]
 800f2f4:	4623      	mov	r3, r4
 800f2f6:	f7f4 f98b 	bl	8003610 <HAL_HCD_HC_Init>
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800f2fe:	7bfb      	ldrb	r3, [r7, #15]
 800f300:	4618      	mov	r0, r3
 800f302:	f000 f8f3 	bl	800f4ec <USBH_Get_USB_Status>
 800f306:	4603      	mov	r3, r0
 800f308:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800f30a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f30c:	4618      	mov	r0, r3
 800f30e:	3714      	adds	r7, #20
 800f310:	46bd      	mov	sp, r7
 800f312:	bd90      	pop	{r4, r7, pc}

0800f314 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b084      	sub	sp, #16
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]
 800f31c:	460b      	mov	r3, r1
 800f31e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f320:	2300      	movs	r3, #0
 800f322:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f324:	2300      	movs	r3, #0
 800f326:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f32e:	78fa      	ldrb	r2, [r7, #3]
 800f330:	4611      	mov	r1, r2
 800f332:	4618      	mov	r0, r3
 800f334:	f7f4 fa04 	bl	8003740 <HAL_HCD_HC_Halt>
 800f338:	4603      	mov	r3, r0
 800f33a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f33c:	7bfb      	ldrb	r3, [r7, #15]
 800f33e:	4618      	mov	r0, r3
 800f340:	f000 f8d4 	bl	800f4ec <USBH_Get_USB_Status>
 800f344:	4603      	mov	r3, r0
 800f346:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800f348:	7bbb      	ldrb	r3, [r7, #14]
}
 800f34a:	4618      	mov	r0, r3
 800f34c:	3710      	adds	r7, #16
 800f34e:	46bd      	mov	sp, r7
 800f350:	bd80      	pop	{r7, pc}

0800f352 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800f352:	b590      	push	{r4, r7, lr}
 800f354:	b089      	sub	sp, #36	; 0x24
 800f356:	af04      	add	r7, sp, #16
 800f358:	6078      	str	r0, [r7, #4]
 800f35a:	4608      	mov	r0, r1
 800f35c:	4611      	mov	r1, r2
 800f35e:	461a      	mov	r2, r3
 800f360:	4603      	mov	r3, r0
 800f362:	70fb      	strb	r3, [r7, #3]
 800f364:	460b      	mov	r3, r1
 800f366:	70bb      	strb	r3, [r7, #2]
 800f368:	4613      	mov	r3, r2
 800f36a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f36c:	2300      	movs	r3, #0
 800f36e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f370:	2300      	movs	r3, #0
 800f372:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f37a:	787c      	ldrb	r4, [r7, #1]
 800f37c:	78ba      	ldrb	r2, [r7, #2]
 800f37e:	78f9      	ldrb	r1, [r7, #3]
 800f380:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f384:	9303      	str	r3, [sp, #12]
 800f386:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f388:	9302      	str	r3, [sp, #8]
 800f38a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f38c:	9301      	str	r3, [sp, #4]
 800f38e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f392:	9300      	str	r3, [sp, #0]
 800f394:	4623      	mov	r3, r4
 800f396:	f7f4 f9f7 	bl	8003788 <HAL_HCD_HC_SubmitRequest>
 800f39a:	4603      	mov	r3, r0
 800f39c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800f39e:	7bfb      	ldrb	r3, [r7, #15]
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	f000 f8a3 	bl	800f4ec <USBH_Get_USB_Status>
 800f3a6:	4603      	mov	r3, r0
 800f3a8:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800f3aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	3714      	adds	r7, #20
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	bd90      	pop	{r4, r7, pc}

0800f3b4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f3b4:	b580      	push	{r7, lr}
 800f3b6:	b082      	sub	sp, #8
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	6078      	str	r0, [r7, #4]
 800f3bc:	460b      	mov	r3, r1
 800f3be:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f3c6:	78fa      	ldrb	r2, [r7, #3]
 800f3c8:	4611      	mov	r1, r2
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	f7f4 fca0 	bl	8003d10 <HAL_HCD_HC_GetURBState>
 800f3d0:	4603      	mov	r3, r0
}
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	3708      	adds	r7, #8
 800f3d6:	46bd      	mov	sp, r7
 800f3d8:	bd80      	pop	{r7, pc}

0800f3da <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800f3da:	b580      	push	{r7, lr}
 800f3dc:	b082      	sub	sp, #8
 800f3de:	af00      	add	r7, sp, #0
 800f3e0:	6078      	str	r0, [r7, #4]
 800f3e2:	460b      	mov	r3, r1
 800f3e4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800f3ec:	2b01      	cmp	r3, #1
 800f3ee:	d103      	bne.n	800f3f8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800f3f0:	78fb      	ldrb	r3, [r7, #3]
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	f000 f8a6 	bl	800f544 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800f3f8:	20c8      	movs	r0, #200	; 0xc8
 800f3fa:	f7f3 f9c7 	bl	800278c <HAL_Delay>
  return USBH_OK;
 800f3fe:	2300      	movs	r3, #0
}
 800f400:	4618      	mov	r0, r3
 800f402:	3708      	adds	r7, #8
 800f404:	46bd      	mov	sp, r7
 800f406:	bd80      	pop	{r7, pc}

0800f408 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800f408:	b480      	push	{r7}
 800f40a:	b085      	sub	sp, #20
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
 800f410:	460b      	mov	r3, r1
 800f412:	70fb      	strb	r3, [r7, #3]
 800f414:	4613      	mov	r3, r2
 800f416:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f41e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800f420:	78fa      	ldrb	r2, [r7, #3]
 800f422:	68f9      	ldr	r1, [r7, #12]
 800f424:	4613      	mov	r3, r2
 800f426:	009b      	lsls	r3, r3, #2
 800f428:	4413      	add	r3, r2
 800f42a:	00db      	lsls	r3, r3, #3
 800f42c:	440b      	add	r3, r1
 800f42e:	333b      	adds	r3, #59	; 0x3b
 800f430:	781b      	ldrb	r3, [r3, #0]
 800f432:	2b00      	cmp	r3, #0
 800f434:	d00a      	beq.n	800f44c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800f436:	78fa      	ldrb	r2, [r7, #3]
 800f438:	68f9      	ldr	r1, [r7, #12]
 800f43a:	4613      	mov	r3, r2
 800f43c:	009b      	lsls	r3, r3, #2
 800f43e:	4413      	add	r3, r2
 800f440:	00db      	lsls	r3, r3, #3
 800f442:	440b      	add	r3, r1
 800f444:	3350      	adds	r3, #80	; 0x50
 800f446:	78ba      	ldrb	r2, [r7, #2]
 800f448:	701a      	strb	r2, [r3, #0]
 800f44a:	e009      	b.n	800f460 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800f44c:	78fa      	ldrb	r2, [r7, #3]
 800f44e:	68f9      	ldr	r1, [r7, #12]
 800f450:	4613      	mov	r3, r2
 800f452:	009b      	lsls	r3, r3, #2
 800f454:	4413      	add	r3, r2
 800f456:	00db      	lsls	r3, r3, #3
 800f458:	440b      	add	r3, r1
 800f45a:	3351      	adds	r3, #81	; 0x51
 800f45c:	78ba      	ldrb	r2, [r7, #2]
 800f45e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800f460:	2300      	movs	r3, #0
}
 800f462:	4618      	mov	r0, r3
 800f464:	3714      	adds	r7, #20
 800f466:	46bd      	mov	sp, r7
 800f468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f46c:	4770      	bx	lr

0800f46e <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f46e:	b480      	push	{r7}
 800f470:	b085      	sub	sp, #20
 800f472:	af00      	add	r7, sp, #0
 800f474:	6078      	str	r0, [r7, #4]
 800f476:	460b      	mov	r3, r1
 800f478:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800f47a:	2300      	movs	r3, #0
 800f47c:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f484:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800f486:	78fa      	ldrb	r2, [r7, #3]
 800f488:	68b9      	ldr	r1, [r7, #8]
 800f48a:	4613      	mov	r3, r2
 800f48c:	009b      	lsls	r3, r3, #2
 800f48e:	4413      	add	r3, r2
 800f490:	00db      	lsls	r3, r3, #3
 800f492:	440b      	add	r3, r1
 800f494:	333b      	adds	r3, #59	; 0x3b
 800f496:	781b      	ldrb	r3, [r3, #0]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d00a      	beq.n	800f4b2 <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800f49c:	78fa      	ldrb	r2, [r7, #3]
 800f49e:	68b9      	ldr	r1, [r7, #8]
 800f4a0:	4613      	mov	r3, r2
 800f4a2:	009b      	lsls	r3, r3, #2
 800f4a4:	4413      	add	r3, r2
 800f4a6:	00db      	lsls	r3, r3, #3
 800f4a8:	440b      	add	r3, r1
 800f4aa:	3350      	adds	r3, #80	; 0x50
 800f4ac:	781b      	ldrb	r3, [r3, #0]
 800f4ae:	73fb      	strb	r3, [r7, #15]
 800f4b0:	e009      	b.n	800f4c6 <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800f4b2:	78fa      	ldrb	r2, [r7, #3]
 800f4b4:	68b9      	ldr	r1, [r7, #8]
 800f4b6:	4613      	mov	r3, r2
 800f4b8:	009b      	lsls	r3, r3, #2
 800f4ba:	4413      	add	r3, r2
 800f4bc:	00db      	lsls	r3, r3, #3
 800f4be:	440b      	add	r3, r1
 800f4c0:	3351      	adds	r3, #81	; 0x51
 800f4c2:	781b      	ldrb	r3, [r3, #0]
 800f4c4:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800f4c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	3714      	adds	r7, #20
 800f4cc:	46bd      	mov	sp, r7
 800f4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d2:	4770      	bx	lr

0800f4d4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800f4d4:	b580      	push	{r7, lr}
 800f4d6:	b082      	sub	sp, #8
 800f4d8:	af00      	add	r7, sp, #0
 800f4da:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800f4dc:	6878      	ldr	r0, [r7, #4]
 800f4de:	f7f3 f955 	bl	800278c <HAL_Delay>
}
 800f4e2:	bf00      	nop
 800f4e4:	3708      	adds	r7, #8
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	bd80      	pop	{r7, pc}
	...

0800f4ec <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f4ec:	b480      	push	{r7}
 800f4ee:	b085      	sub	sp, #20
 800f4f0:	af00      	add	r7, sp, #0
 800f4f2:	4603      	mov	r3, r0
 800f4f4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f4f6:	2300      	movs	r3, #0
 800f4f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f4fa:	79fb      	ldrb	r3, [r7, #7]
 800f4fc:	2b03      	cmp	r3, #3
 800f4fe:	d817      	bhi.n	800f530 <USBH_Get_USB_Status+0x44>
 800f500:	a201      	add	r2, pc, #4	; (adr r2, 800f508 <USBH_Get_USB_Status+0x1c>)
 800f502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f506:	bf00      	nop
 800f508:	0800f519 	.word	0x0800f519
 800f50c:	0800f51f 	.word	0x0800f51f
 800f510:	0800f525 	.word	0x0800f525
 800f514:	0800f52b 	.word	0x0800f52b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800f518:	2300      	movs	r3, #0
 800f51a:	73fb      	strb	r3, [r7, #15]
    break;
 800f51c:	e00b      	b.n	800f536 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800f51e:	2302      	movs	r3, #2
 800f520:	73fb      	strb	r3, [r7, #15]
    break;
 800f522:	e008      	b.n	800f536 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800f524:	2301      	movs	r3, #1
 800f526:	73fb      	strb	r3, [r7, #15]
    break;
 800f528:	e005      	b.n	800f536 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800f52a:	2302      	movs	r3, #2
 800f52c:	73fb      	strb	r3, [r7, #15]
    break;
 800f52e:	e002      	b.n	800f536 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800f530:	2302      	movs	r3, #2
 800f532:	73fb      	strb	r3, [r7, #15]
    break;
 800f534:	bf00      	nop
  }
  return usb_status;
 800f536:	7bfb      	ldrb	r3, [r7, #15]
}
 800f538:	4618      	mov	r0, r3
 800f53a:	3714      	adds	r7, #20
 800f53c:	46bd      	mov	sp, r7
 800f53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f542:	4770      	bx	lr

0800f544 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800f544:	b580      	push	{r7, lr}
 800f546:	b084      	sub	sp, #16
 800f548:	af00      	add	r7, sp, #0
 800f54a:	4603      	mov	r3, r0
 800f54c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800f54e:	79fb      	ldrb	r3, [r7, #7]
 800f550:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800f552:	79fb      	ldrb	r3, [r7, #7]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d102      	bne.n	800f55e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800f558:	2301      	movs	r3, #1
 800f55a:	73fb      	strb	r3, [r7, #15]
 800f55c:	e001      	b.n	800f562 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800f55e:	2300      	movs	r3, #0
 800f560:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800f562:	7bfb      	ldrb	r3, [r7, #15]
 800f564:	461a      	mov	r2, r3
 800f566:	2101      	movs	r1, #1
 800f568:	4803      	ldr	r0, [pc, #12]	; (800f578 <MX_DriverVbusFS+0x34>)
 800f56a:	f7f3 ffa3 	bl	80034b4 <HAL_GPIO_WritePin>
}
 800f56e:	bf00      	nop
 800f570:	3710      	adds	r7, #16
 800f572:	46bd      	mov	sp, r7
 800f574:	bd80      	pop	{r7, pc}
 800f576:	bf00      	nop
 800f578:	40020800 	.word	0x40020800

0800f57c <__errno>:
 800f57c:	4b01      	ldr	r3, [pc, #4]	; (800f584 <__errno+0x8>)
 800f57e:	6818      	ldr	r0, [r3, #0]
 800f580:	4770      	bx	lr
 800f582:	bf00      	nop
 800f584:	20000058 	.word	0x20000058

0800f588 <__libc_init_array>:
 800f588:	b570      	push	{r4, r5, r6, lr}
 800f58a:	4e0d      	ldr	r6, [pc, #52]	; (800f5c0 <__libc_init_array+0x38>)
 800f58c:	4c0d      	ldr	r4, [pc, #52]	; (800f5c4 <__libc_init_array+0x3c>)
 800f58e:	1ba4      	subs	r4, r4, r6
 800f590:	10a4      	asrs	r4, r4, #2
 800f592:	2500      	movs	r5, #0
 800f594:	42a5      	cmp	r5, r4
 800f596:	d109      	bne.n	800f5ac <__libc_init_array+0x24>
 800f598:	4e0b      	ldr	r6, [pc, #44]	; (800f5c8 <__libc_init_array+0x40>)
 800f59a:	4c0c      	ldr	r4, [pc, #48]	; (800f5cc <__libc_init_array+0x44>)
 800f59c:	f000 fc38 	bl	800fe10 <_init>
 800f5a0:	1ba4      	subs	r4, r4, r6
 800f5a2:	10a4      	asrs	r4, r4, #2
 800f5a4:	2500      	movs	r5, #0
 800f5a6:	42a5      	cmp	r5, r4
 800f5a8:	d105      	bne.n	800f5b6 <__libc_init_array+0x2e>
 800f5aa:	bd70      	pop	{r4, r5, r6, pc}
 800f5ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f5b0:	4798      	blx	r3
 800f5b2:	3501      	adds	r5, #1
 800f5b4:	e7ee      	b.n	800f594 <__libc_init_array+0xc>
 800f5b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f5ba:	4798      	blx	r3
 800f5bc:	3501      	adds	r5, #1
 800f5be:	e7f2      	b.n	800f5a6 <__libc_init_array+0x1e>
 800f5c0:	08010054 	.word	0x08010054
 800f5c4:	08010054 	.word	0x08010054
 800f5c8:	08010054 	.word	0x08010054
 800f5cc:	08010058 	.word	0x08010058

0800f5d0 <malloc>:
 800f5d0:	4b02      	ldr	r3, [pc, #8]	; (800f5dc <malloc+0xc>)
 800f5d2:	4601      	mov	r1, r0
 800f5d4:	6818      	ldr	r0, [r3, #0]
 800f5d6:	f000 b86d 	b.w	800f6b4 <_malloc_r>
 800f5da:	bf00      	nop
 800f5dc:	20000058 	.word	0x20000058

0800f5e0 <free>:
 800f5e0:	4b02      	ldr	r3, [pc, #8]	; (800f5ec <free+0xc>)
 800f5e2:	4601      	mov	r1, r0
 800f5e4:	6818      	ldr	r0, [r3, #0]
 800f5e6:	f000 b817 	b.w	800f618 <_free_r>
 800f5ea:	bf00      	nop
 800f5ec:	20000058 	.word	0x20000058

0800f5f0 <memcpy>:
 800f5f0:	b510      	push	{r4, lr}
 800f5f2:	1e43      	subs	r3, r0, #1
 800f5f4:	440a      	add	r2, r1
 800f5f6:	4291      	cmp	r1, r2
 800f5f8:	d100      	bne.n	800f5fc <memcpy+0xc>
 800f5fa:	bd10      	pop	{r4, pc}
 800f5fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f600:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f604:	e7f7      	b.n	800f5f6 <memcpy+0x6>

0800f606 <memset>:
 800f606:	4402      	add	r2, r0
 800f608:	4603      	mov	r3, r0
 800f60a:	4293      	cmp	r3, r2
 800f60c:	d100      	bne.n	800f610 <memset+0xa>
 800f60e:	4770      	bx	lr
 800f610:	f803 1b01 	strb.w	r1, [r3], #1
 800f614:	e7f9      	b.n	800f60a <memset+0x4>
	...

0800f618 <_free_r>:
 800f618:	b538      	push	{r3, r4, r5, lr}
 800f61a:	4605      	mov	r5, r0
 800f61c:	2900      	cmp	r1, #0
 800f61e:	d045      	beq.n	800f6ac <_free_r+0x94>
 800f620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f624:	1f0c      	subs	r4, r1, #4
 800f626:	2b00      	cmp	r3, #0
 800f628:	bfb8      	it	lt
 800f62a:	18e4      	addlt	r4, r4, r3
 800f62c:	f000 f8cc 	bl	800f7c8 <__malloc_lock>
 800f630:	4a1f      	ldr	r2, [pc, #124]	; (800f6b0 <_free_r+0x98>)
 800f632:	6813      	ldr	r3, [r2, #0]
 800f634:	4610      	mov	r0, r2
 800f636:	b933      	cbnz	r3, 800f646 <_free_r+0x2e>
 800f638:	6063      	str	r3, [r4, #4]
 800f63a:	6014      	str	r4, [r2, #0]
 800f63c:	4628      	mov	r0, r5
 800f63e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f642:	f000 b8c2 	b.w	800f7ca <__malloc_unlock>
 800f646:	42a3      	cmp	r3, r4
 800f648:	d90c      	bls.n	800f664 <_free_r+0x4c>
 800f64a:	6821      	ldr	r1, [r4, #0]
 800f64c:	1862      	adds	r2, r4, r1
 800f64e:	4293      	cmp	r3, r2
 800f650:	bf04      	itt	eq
 800f652:	681a      	ldreq	r2, [r3, #0]
 800f654:	685b      	ldreq	r3, [r3, #4]
 800f656:	6063      	str	r3, [r4, #4]
 800f658:	bf04      	itt	eq
 800f65a:	1852      	addeq	r2, r2, r1
 800f65c:	6022      	streq	r2, [r4, #0]
 800f65e:	6004      	str	r4, [r0, #0]
 800f660:	e7ec      	b.n	800f63c <_free_r+0x24>
 800f662:	4613      	mov	r3, r2
 800f664:	685a      	ldr	r2, [r3, #4]
 800f666:	b10a      	cbz	r2, 800f66c <_free_r+0x54>
 800f668:	42a2      	cmp	r2, r4
 800f66a:	d9fa      	bls.n	800f662 <_free_r+0x4a>
 800f66c:	6819      	ldr	r1, [r3, #0]
 800f66e:	1858      	adds	r0, r3, r1
 800f670:	42a0      	cmp	r0, r4
 800f672:	d10b      	bne.n	800f68c <_free_r+0x74>
 800f674:	6820      	ldr	r0, [r4, #0]
 800f676:	4401      	add	r1, r0
 800f678:	1858      	adds	r0, r3, r1
 800f67a:	4282      	cmp	r2, r0
 800f67c:	6019      	str	r1, [r3, #0]
 800f67e:	d1dd      	bne.n	800f63c <_free_r+0x24>
 800f680:	6810      	ldr	r0, [r2, #0]
 800f682:	6852      	ldr	r2, [r2, #4]
 800f684:	605a      	str	r2, [r3, #4]
 800f686:	4401      	add	r1, r0
 800f688:	6019      	str	r1, [r3, #0]
 800f68a:	e7d7      	b.n	800f63c <_free_r+0x24>
 800f68c:	d902      	bls.n	800f694 <_free_r+0x7c>
 800f68e:	230c      	movs	r3, #12
 800f690:	602b      	str	r3, [r5, #0]
 800f692:	e7d3      	b.n	800f63c <_free_r+0x24>
 800f694:	6820      	ldr	r0, [r4, #0]
 800f696:	1821      	adds	r1, r4, r0
 800f698:	428a      	cmp	r2, r1
 800f69a:	bf04      	itt	eq
 800f69c:	6811      	ldreq	r1, [r2, #0]
 800f69e:	6852      	ldreq	r2, [r2, #4]
 800f6a0:	6062      	str	r2, [r4, #4]
 800f6a2:	bf04      	itt	eq
 800f6a4:	1809      	addeq	r1, r1, r0
 800f6a6:	6021      	streq	r1, [r4, #0]
 800f6a8:	605c      	str	r4, [r3, #4]
 800f6aa:	e7c7      	b.n	800f63c <_free_r+0x24>
 800f6ac:	bd38      	pop	{r3, r4, r5, pc}
 800f6ae:	bf00      	nop
 800f6b0:	200013e8 	.word	0x200013e8

0800f6b4 <_malloc_r>:
 800f6b4:	b570      	push	{r4, r5, r6, lr}
 800f6b6:	1ccd      	adds	r5, r1, #3
 800f6b8:	f025 0503 	bic.w	r5, r5, #3
 800f6bc:	3508      	adds	r5, #8
 800f6be:	2d0c      	cmp	r5, #12
 800f6c0:	bf38      	it	cc
 800f6c2:	250c      	movcc	r5, #12
 800f6c4:	2d00      	cmp	r5, #0
 800f6c6:	4606      	mov	r6, r0
 800f6c8:	db01      	blt.n	800f6ce <_malloc_r+0x1a>
 800f6ca:	42a9      	cmp	r1, r5
 800f6cc:	d903      	bls.n	800f6d6 <_malloc_r+0x22>
 800f6ce:	230c      	movs	r3, #12
 800f6d0:	6033      	str	r3, [r6, #0]
 800f6d2:	2000      	movs	r0, #0
 800f6d4:	bd70      	pop	{r4, r5, r6, pc}
 800f6d6:	f000 f877 	bl	800f7c8 <__malloc_lock>
 800f6da:	4a21      	ldr	r2, [pc, #132]	; (800f760 <_malloc_r+0xac>)
 800f6dc:	6814      	ldr	r4, [r2, #0]
 800f6de:	4621      	mov	r1, r4
 800f6e0:	b991      	cbnz	r1, 800f708 <_malloc_r+0x54>
 800f6e2:	4c20      	ldr	r4, [pc, #128]	; (800f764 <_malloc_r+0xb0>)
 800f6e4:	6823      	ldr	r3, [r4, #0]
 800f6e6:	b91b      	cbnz	r3, 800f6f0 <_malloc_r+0x3c>
 800f6e8:	4630      	mov	r0, r6
 800f6ea:	f000 f83d 	bl	800f768 <_sbrk_r>
 800f6ee:	6020      	str	r0, [r4, #0]
 800f6f0:	4629      	mov	r1, r5
 800f6f2:	4630      	mov	r0, r6
 800f6f4:	f000 f838 	bl	800f768 <_sbrk_r>
 800f6f8:	1c43      	adds	r3, r0, #1
 800f6fa:	d124      	bne.n	800f746 <_malloc_r+0x92>
 800f6fc:	230c      	movs	r3, #12
 800f6fe:	6033      	str	r3, [r6, #0]
 800f700:	4630      	mov	r0, r6
 800f702:	f000 f862 	bl	800f7ca <__malloc_unlock>
 800f706:	e7e4      	b.n	800f6d2 <_malloc_r+0x1e>
 800f708:	680b      	ldr	r3, [r1, #0]
 800f70a:	1b5b      	subs	r3, r3, r5
 800f70c:	d418      	bmi.n	800f740 <_malloc_r+0x8c>
 800f70e:	2b0b      	cmp	r3, #11
 800f710:	d90f      	bls.n	800f732 <_malloc_r+0x7e>
 800f712:	600b      	str	r3, [r1, #0]
 800f714:	50cd      	str	r5, [r1, r3]
 800f716:	18cc      	adds	r4, r1, r3
 800f718:	4630      	mov	r0, r6
 800f71a:	f000 f856 	bl	800f7ca <__malloc_unlock>
 800f71e:	f104 000b 	add.w	r0, r4, #11
 800f722:	1d23      	adds	r3, r4, #4
 800f724:	f020 0007 	bic.w	r0, r0, #7
 800f728:	1ac3      	subs	r3, r0, r3
 800f72a:	d0d3      	beq.n	800f6d4 <_malloc_r+0x20>
 800f72c:	425a      	negs	r2, r3
 800f72e:	50e2      	str	r2, [r4, r3]
 800f730:	e7d0      	b.n	800f6d4 <_malloc_r+0x20>
 800f732:	428c      	cmp	r4, r1
 800f734:	684b      	ldr	r3, [r1, #4]
 800f736:	bf16      	itet	ne
 800f738:	6063      	strne	r3, [r4, #4]
 800f73a:	6013      	streq	r3, [r2, #0]
 800f73c:	460c      	movne	r4, r1
 800f73e:	e7eb      	b.n	800f718 <_malloc_r+0x64>
 800f740:	460c      	mov	r4, r1
 800f742:	6849      	ldr	r1, [r1, #4]
 800f744:	e7cc      	b.n	800f6e0 <_malloc_r+0x2c>
 800f746:	1cc4      	adds	r4, r0, #3
 800f748:	f024 0403 	bic.w	r4, r4, #3
 800f74c:	42a0      	cmp	r0, r4
 800f74e:	d005      	beq.n	800f75c <_malloc_r+0xa8>
 800f750:	1a21      	subs	r1, r4, r0
 800f752:	4630      	mov	r0, r6
 800f754:	f000 f808 	bl	800f768 <_sbrk_r>
 800f758:	3001      	adds	r0, #1
 800f75a:	d0cf      	beq.n	800f6fc <_malloc_r+0x48>
 800f75c:	6025      	str	r5, [r4, #0]
 800f75e:	e7db      	b.n	800f718 <_malloc_r+0x64>
 800f760:	200013e8 	.word	0x200013e8
 800f764:	200013ec 	.word	0x200013ec

0800f768 <_sbrk_r>:
 800f768:	b538      	push	{r3, r4, r5, lr}
 800f76a:	4c06      	ldr	r4, [pc, #24]	; (800f784 <_sbrk_r+0x1c>)
 800f76c:	2300      	movs	r3, #0
 800f76e:	4605      	mov	r5, r0
 800f770:	4608      	mov	r0, r1
 800f772:	6023      	str	r3, [r4, #0]
 800f774:	f7f2 fe1c 	bl	80023b0 <_sbrk>
 800f778:	1c43      	adds	r3, r0, #1
 800f77a:	d102      	bne.n	800f782 <_sbrk_r+0x1a>
 800f77c:	6823      	ldr	r3, [r4, #0]
 800f77e:	b103      	cbz	r3, 800f782 <_sbrk_r+0x1a>
 800f780:	602b      	str	r3, [r5, #0]
 800f782:	bd38      	pop	{r3, r4, r5, pc}
 800f784:	20002154 	.word	0x20002154

0800f788 <_vsiprintf_r>:
 800f788:	b500      	push	{lr}
 800f78a:	b09b      	sub	sp, #108	; 0x6c
 800f78c:	9100      	str	r1, [sp, #0]
 800f78e:	9104      	str	r1, [sp, #16]
 800f790:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f794:	9105      	str	r1, [sp, #20]
 800f796:	9102      	str	r1, [sp, #8]
 800f798:	4905      	ldr	r1, [pc, #20]	; (800f7b0 <_vsiprintf_r+0x28>)
 800f79a:	9103      	str	r1, [sp, #12]
 800f79c:	4669      	mov	r1, sp
 800f79e:	f000 f86f 	bl	800f880 <_svfiprintf_r>
 800f7a2:	9b00      	ldr	r3, [sp, #0]
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	701a      	strb	r2, [r3, #0]
 800f7a8:	b01b      	add	sp, #108	; 0x6c
 800f7aa:	f85d fb04 	ldr.w	pc, [sp], #4
 800f7ae:	bf00      	nop
 800f7b0:	ffff0208 	.word	0xffff0208

0800f7b4 <vsiprintf>:
 800f7b4:	4613      	mov	r3, r2
 800f7b6:	460a      	mov	r2, r1
 800f7b8:	4601      	mov	r1, r0
 800f7ba:	4802      	ldr	r0, [pc, #8]	; (800f7c4 <vsiprintf+0x10>)
 800f7bc:	6800      	ldr	r0, [r0, #0]
 800f7be:	f7ff bfe3 	b.w	800f788 <_vsiprintf_r>
 800f7c2:	bf00      	nop
 800f7c4:	20000058 	.word	0x20000058

0800f7c8 <__malloc_lock>:
 800f7c8:	4770      	bx	lr

0800f7ca <__malloc_unlock>:
 800f7ca:	4770      	bx	lr

0800f7cc <__ssputs_r>:
 800f7cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7d0:	688e      	ldr	r6, [r1, #8]
 800f7d2:	429e      	cmp	r6, r3
 800f7d4:	4682      	mov	sl, r0
 800f7d6:	460c      	mov	r4, r1
 800f7d8:	4690      	mov	r8, r2
 800f7da:	4699      	mov	r9, r3
 800f7dc:	d837      	bhi.n	800f84e <__ssputs_r+0x82>
 800f7de:	898a      	ldrh	r2, [r1, #12]
 800f7e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f7e4:	d031      	beq.n	800f84a <__ssputs_r+0x7e>
 800f7e6:	6825      	ldr	r5, [r4, #0]
 800f7e8:	6909      	ldr	r1, [r1, #16]
 800f7ea:	1a6f      	subs	r7, r5, r1
 800f7ec:	6965      	ldr	r5, [r4, #20]
 800f7ee:	2302      	movs	r3, #2
 800f7f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f7f4:	fb95 f5f3 	sdiv	r5, r5, r3
 800f7f8:	f109 0301 	add.w	r3, r9, #1
 800f7fc:	443b      	add	r3, r7
 800f7fe:	429d      	cmp	r5, r3
 800f800:	bf38      	it	cc
 800f802:	461d      	movcc	r5, r3
 800f804:	0553      	lsls	r3, r2, #21
 800f806:	d530      	bpl.n	800f86a <__ssputs_r+0x9e>
 800f808:	4629      	mov	r1, r5
 800f80a:	f7ff ff53 	bl	800f6b4 <_malloc_r>
 800f80e:	4606      	mov	r6, r0
 800f810:	b950      	cbnz	r0, 800f828 <__ssputs_r+0x5c>
 800f812:	230c      	movs	r3, #12
 800f814:	f8ca 3000 	str.w	r3, [sl]
 800f818:	89a3      	ldrh	r3, [r4, #12]
 800f81a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f81e:	81a3      	strh	r3, [r4, #12]
 800f820:	f04f 30ff 	mov.w	r0, #4294967295
 800f824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f828:	463a      	mov	r2, r7
 800f82a:	6921      	ldr	r1, [r4, #16]
 800f82c:	f7ff fee0 	bl	800f5f0 <memcpy>
 800f830:	89a3      	ldrh	r3, [r4, #12]
 800f832:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f836:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f83a:	81a3      	strh	r3, [r4, #12]
 800f83c:	6126      	str	r6, [r4, #16]
 800f83e:	6165      	str	r5, [r4, #20]
 800f840:	443e      	add	r6, r7
 800f842:	1bed      	subs	r5, r5, r7
 800f844:	6026      	str	r6, [r4, #0]
 800f846:	60a5      	str	r5, [r4, #8]
 800f848:	464e      	mov	r6, r9
 800f84a:	454e      	cmp	r6, r9
 800f84c:	d900      	bls.n	800f850 <__ssputs_r+0x84>
 800f84e:	464e      	mov	r6, r9
 800f850:	4632      	mov	r2, r6
 800f852:	4641      	mov	r1, r8
 800f854:	6820      	ldr	r0, [r4, #0]
 800f856:	f000 fa93 	bl	800fd80 <memmove>
 800f85a:	68a3      	ldr	r3, [r4, #8]
 800f85c:	1b9b      	subs	r3, r3, r6
 800f85e:	60a3      	str	r3, [r4, #8]
 800f860:	6823      	ldr	r3, [r4, #0]
 800f862:	441e      	add	r6, r3
 800f864:	6026      	str	r6, [r4, #0]
 800f866:	2000      	movs	r0, #0
 800f868:	e7dc      	b.n	800f824 <__ssputs_r+0x58>
 800f86a:	462a      	mov	r2, r5
 800f86c:	f000 faa1 	bl	800fdb2 <_realloc_r>
 800f870:	4606      	mov	r6, r0
 800f872:	2800      	cmp	r0, #0
 800f874:	d1e2      	bne.n	800f83c <__ssputs_r+0x70>
 800f876:	6921      	ldr	r1, [r4, #16]
 800f878:	4650      	mov	r0, sl
 800f87a:	f7ff fecd 	bl	800f618 <_free_r>
 800f87e:	e7c8      	b.n	800f812 <__ssputs_r+0x46>

0800f880 <_svfiprintf_r>:
 800f880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f884:	461d      	mov	r5, r3
 800f886:	898b      	ldrh	r3, [r1, #12]
 800f888:	061f      	lsls	r7, r3, #24
 800f88a:	b09d      	sub	sp, #116	; 0x74
 800f88c:	4680      	mov	r8, r0
 800f88e:	460c      	mov	r4, r1
 800f890:	4616      	mov	r6, r2
 800f892:	d50f      	bpl.n	800f8b4 <_svfiprintf_r+0x34>
 800f894:	690b      	ldr	r3, [r1, #16]
 800f896:	b96b      	cbnz	r3, 800f8b4 <_svfiprintf_r+0x34>
 800f898:	2140      	movs	r1, #64	; 0x40
 800f89a:	f7ff ff0b 	bl	800f6b4 <_malloc_r>
 800f89e:	6020      	str	r0, [r4, #0]
 800f8a0:	6120      	str	r0, [r4, #16]
 800f8a2:	b928      	cbnz	r0, 800f8b0 <_svfiprintf_r+0x30>
 800f8a4:	230c      	movs	r3, #12
 800f8a6:	f8c8 3000 	str.w	r3, [r8]
 800f8aa:	f04f 30ff 	mov.w	r0, #4294967295
 800f8ae:	e0c8      	b.n	800fa42 <_svfiprintf_r+0x1c2>
 800f8b0:	2340      	movs	r3, #64	; 0x40
 800f8b2:	6163      	str	r3, [r4, #20]
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	9309      	str	r3, [sp, #36]	; 0x24
 800f8b8:	2320      	movs	r3, #32
 800f8ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f8be:	2330      	movs	r3, #48	; 0x30
 800f8c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f8c4:	9503      	str	r5, [sp, #12]
 800f8c6:	f04f 0b01 	mov.w	fp, #1
 800f8ca:	4637      	mov	r7, r6
 800f8cc:	463d      	mov	r5, r7
 800f8ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f8d2:	b10b      	cbz	r3, 800f8d8 <_svfiprintf_r+0x58>
 800f8d4:	2b25      	cmp	r3, #37	; 0x25
 800f8d6:	d13e      	bne.n	800f956 <_svfiprintf_r+0xd6>
 800f8d8:	ebb7 0a06 	subs.w	sl, r7, r6
 800f8dc:	d00b      	beq.n	800f8f6 <_svfiprintf_r+0x76>
 800f8de:	4653      	mov	r3, sl
 800f8e0:	4632      	mov	r2, r6
 800f8e2:	4621      	mov	r1, r4
 800f8e4:	4640      	mov	r0, r8
 800f8e6:	f7ff ff71 	bl	800f7cc <__ssputs_r>
 800f8ea:	3001      	adds	r0, #1
 800f8ec:	f000 80a4 	beq.w	800fa38 <_svfiprintf_r+0x1b8>
 800f8f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8f2:	4453      	add	r3, sl
 800f8f4:	9309      	str	r3, [sp, #36]	; 0x24
 800f8f6:	783b      	ldrb	r3, [r7, #0]
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	f000 809d 	beq.w	800fa38 <_svfiprintf_r+0x1b8>
 800f8fe:	2300      	movs	r3, #0
 800f900:	f04f 32ff 	mov.w	r2, #4294967295
 800f904:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f908:	9304      	str	r3, [sp, #16]
 800f90a:	9307      	str	r3, [sp, #28]
 800f90c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f910:	931a      	str	r3, [sp, #104]	; 0x68
 800f912:	462f      	mov	r7, r5
 800f914:	2205      	movs	r2, #5
 800f916:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f91a:	4850      	ldr	r0, [pc, #320]	; (800fa5c <_svfiprintf_r+0x1dc>)
 800f91c:	f7f0 fc68 	bl	80001f0 <memchr>
 800f920:	9b04      	ldr	r3, [sp, #16]
 800f922:	b9d0      	cbnz	r0, 800f95a <_svfiprintf_r+0xda>
 800f924:	06d9      	lsls	r1, r3, #27
 800f926:	bf44      	itt	mi
 800f928:	2220      	movmi	r2, #32
 800f92a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f92e:	071a      	lsls	r2, r3, #28
 800f930:	bf44      	itt	mi
 800f932:	222b      	movmi	r2, #43	; 0x2b
 800f934:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f938:	782a      	ldrb	r2, [r5, #0]
 800f93a:	2a2a      	cmp	r2, #42	; 0x2a
 800f93c:	d015      	beq.n	800f96a <_svfiprintf_r+0xea>
 800f93e:	9a07      	ldr	r2, [sp, #28]
 800f940:	462f      	mov	r7, r5
 800f942:	2000      	movs	r0, #0
 800f944:	250a      	movs	r5, #10
 800f946:	4639      	mov	r1, r7
 800f948:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f94c:	3b30      	subs	r3, #48	; 0x30
 800f94e:	2b09      	cmp	r3, #9
 800f950:	d94d      	bls.n	800f9ee <_svfiprintf_r+0x16e>
 800f952:	b1b8      	cbz	r0, 800f984 <_svfiprintf_r+0x104>
 800f954:	e00f      	b.n	800f976 <_svfiprintf_r+0xf6>
 800f956:	462f      	mov	r7, r5
 800f958:	e7b8      	b.n	800f8cc <_svfiprintf_r+0x4c>
 800f95a:	4a40      	ldr	r2, [pc, #256]	; (800fa5c <_svfiprintf_r+0x1dc>)
 800f95c:	1a80      	subs	r0, r0, r2
 800f95e:	fa0b f000 	lsl.w	r0, fp, r0
 800f962:	4318      	orrs	r0, r3
 800f964:	9004      	str	r0, [sp, #16]
 800f966:	463d      	mov	r5, r7
 800f968:	e7d3      	b.n	800f912 <_svfiprintf_r+0x92>
 800f96a:	9a03      	ldr	r2, [sp, #12]
 800f96c:	1d11      	adds	r1, r2, #4
 800f96e:	6812      	ldr	r2, [r2, #0]
 800f970:	9103      	str	r1, [sp, #12]
 800f972:	2a00      	cmp	r2, #0
 800f974:	db01      	blt.n	800f97a <_svfiprintf_r+0xfa>
 800f976:	9207      	str	r2, [sp, #28]
 800f978:	e004      	b.n	800f984 <_svfiprintf_r+0x104>
 800f97a:	4252      	negs	r2, r2
 800f97c:	f043 0302 	orr.w	r3, r3, #2
 800f980:	9207      	str	r2, [sp, #28]
 800f982:	9304      	str	r3, [sp, #16]
 800f984:	783b      	ldrb	r3, [r7, #0]
 800f986:	2b2e      	cmp	r3, #46	; 0x2e
 800f988:	d10c      	bne.n	800f9a4 <_svfiprintf_r+0x124>
 800f98a:	787b      	ldrb	r3, [r7, #1]
 800f98c:	2b2a      	cmp	r3, #42	; 0x2a
 800f98e:	d133      	bne.n	800f9f8 <_svfiprintf_r+0x178>
 800f990:	9b03      	ldr	r3, [sp, #12]
 800f992:	1d1a      	adds	r2, r3, #4
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	9203      	str	r2, [sp, #12]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	bfb8      	it	lt
 800f99c:	f04f 33ff 	movlt.w	r3, #4294967295
 800f9a0:	3702      	adds	r7, #2
 800f9a2:	9305      	str	r3, [sp, #20]
 800f9a4:	4d2e      	ldr	r5, [pc, #184]	; (800fa60 <_svfiprintf_r+0x1e0>)
 800f9a6:	7839      	ldrb	r1, [r7, #0]
 800f9a8:	2203      	movs	r2, #3
 800f9aa:	4628      	mov	r0, r5
 800f9ac:	f7f0 fc20 	bl	80001f0 <memchr>
 800f9b0:	b138      	cbz	r0, 800f9c2 <_svfiprintf_r+0x142>
 800f9b2:	2340      	movs	r3, #64	; 0x40
 800f9b4:	1b40      	subs	r0, r0, r5
 800f9b6:	fa03 f000 	lsl.w	r0, r3, r0
 800f9ba:	9b04      	ldr	r3, [sp, #16]
 800f9bc:	4303      	orrs	r3, r0
 800f9be:	3701      	adds	r7, #1
 800f9c0:	9304      	str	r3, [sp, #16]
 800f9c2:	7839      	ldrb	r1, [r7, #0]
 800f9c4:	4827      	ldr	r0, [pc, #156]	; (800fa64 <_svfiprintf_r+0x1e4>)
 800f9c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f9ca:	2206      	movs	r2, #6
 800f9cc:	1c7e      	adds	r6, r7, #1
 800f9ce:	f7f0 fc0f 	bl	80001f0 <memchr>
 800f9d2:	2800      	cmp	r0, #0
 800f9d4:	d038      	beq.n	800fa48 <_svfiprintf_r+0x1c8>
 800f9d6:	4b24      	ldr	r3, [pc, #144]	; (800fa68 <_svfiprintf_r+0x1e8>)
 800f9d8:	bb13      	cbnz	r3, 800fa20 <_svfiprintf_r+0x1a0>
 800f9da:	9b03      	ldr	r3, [sp, #12]
 800f9dc:	3307      	adds	r3, #7
 800f9de:	f023 0307 	bic.w	r3, r3, #7
 800f9e2:	3308      	adds	r3, #8
 800f9e4:	9303      	str	r3, [sp, #12]
 800f9e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9e8:	444b      	add	r3, r9
 800f9ea:	9309      	str	r3, [sp, #36]	; 0x24
 800f9ec:	e76d      	b.n	800f8ca <_svfiprintf_r+0x4a>
 800f9ee:	fb05 3202 	mla	r2, r5, r2, r3
 800f9f2:	2001      	movs	r0, #1
 800f9f4:	460f      	mov	r7, r1
 800f9f6:	e7a6      	b.n	800f946 <_svfiprintf_r+0xc6>
 800f9f8:	2300      	movs	r3, #0
 800f9fa:	3701      	adds	r7, #1
 800f9fc:	9305      	str	r3, [sp, #20]
 800f9fe:	4619      	mov	r1, r3
 800fa00:	250a      	movs	r5, #10
 800fa02:	4638      	mov	r0, r7
 800fa04:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa08:	3a30      	subs	r2, #48	; 0x30
 800fa0a:	2a09      	cmp	r2, #9
 800fa0c:	d903      	bls.n	800fa16 <_svfiprintf_r+0x196>
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d0c8      	beq.n	800f9a4 <_svfiprintf_r+0x124>
 800fa12:	9105      	str	r1, [sp, #20]
 800fa14:	e7c6      	b.n	800f9a4 <_svfiprintf_r+0x124>
 800fa16:	fb05 2101 	mla	r1, r5, r1, r2
 800fa1a:	2301      	movs	r3, #1
 800fa1c:	4607      	mov	r7, r0
 800fa1e:	e7f0      	b.n	800fa02 <_svfiprintf_r+0x182>
 800fa20:	ab03      	add	r3, sp, #12
 800fa22:	9300      	str	r3, [sp, #0]
 800fa24:	4622      	mov	r2, r4
 800fa26:	4b11      	ldr	r3, [pc, #68]	; (800fa6c <_svfiprintf_r+0x1ec>)
 800fa28:	a904      	add	r1, sp, #16
 800fa2a:	4640      	mov	r0, r8
 800fa2c:	f3af 8000 	nop.w
 800fa30:	f1b0 3fff 	cmp.w	r0, #4294967295
 800fa34:	4681      	mov	r9, r0
 800fa36:	d1d6      	bne.n	800f9e6 <_svfiprintf_r+0x166>
 800fa38:	89a3      	ldrh	r3, [r4, #12]
 800fa3a:	065b      	lsls	r3, r3, #25
 800fa3c:	f53f af35 	bmi.w	800f8aa <_svfiprintf_r+0x2a>
 800fa40:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fa42:	b01d      	add	sp, #116	; 0x74
 800fa44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa48:	ab03      	add	r3, sp, #12
 800fa4a:	9300      	str	r3, [sp, #0]
 800fa4c:	4622      	mov	r2, r4
 800fa4e:	4b07      	ldr	r3, [pc, #28]	; (800fa6c <_svfiprintf_r+0x1ec>)
 800fa50:	a904      	add	r1, sp, #16
 800fa52:	4640      	mov	r0, r8
 800fa54:	f000 f882 	bl	800fb5c <_printf_i>
 800fa58:	e7ea      	b.n	800fa30 <_svfiprintf_r+0x1b0>
 800fa5a:	bf00      	nop
 800fa5c:	08010018 	.word	0x08010018
 800fa60:	0801001e 	.word	0x0801001e
 800fa64:	08010022 	.word	0x08010022
 800fa68:	00000000 	.word	0x00000000
 800fa6c:	0800f7cd 	.word	0x0800f7cd

0800fa70 <_printf_common>:
 800fa70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa74:	4691      	mov	r9, r2
 800fa76:	461f      	mov	r7, r3
 800fa78:	688a      	ldr	r2, [r1, #8]
 800fa7a:	690b      	ldr	r3, [r1, #16]
 800fa7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fa80:	4293      	cmp	r3, r2
 800fa82:	bfb8      	it	lt
 800fa84:	4613      	movlt	r3, r2
 800fa86:	f8c9 3000 	str.w	r3, [r9]
 800fa8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fa8e:	4606      	mov	r6, r0
 800fa90:	460c      	mov	r4, r1
 800fa92:	b112      	cbz	r2, 800fa9a <_printf_common+0x2a>
 800fa94:	3301      	adds	r3, #1
 800fa96:	f8c9 3000 	str.w	r3, [r9]
 800fa9a:	6823      	ldr	r3, [r4, #0]
 800fa9c:	0699      	lsls	r1, r3, #26
 800fa9e:	bf42      	ittt	mi
 800faa0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800faa4:	3302      	addmi	r3, #2
 800faa6:	f8c9 3000 	strmi.w	r3, [r9]
 800faaa:	6825      	ldr	r5, [r4, #0]
 800faac:	f015 0506 	ands.w	r5, r5, #6
 800fab0:	d107      	bne.n	800fac2 <_printf_common+0x52>
 800fab2:	f104 0a19 	add.w	sl, r4, #25
 800fab6:	68e3      	ldr	r3, [r4, #12]
 800fab8:	f8d9 2000 	ldr.w	r2, [r9]
 800fabc:	1a9b      	subs	r3, r3, r2
 800fabe:	42ab      	cmp	r3, r5
 800fac0:	dc28      	bgt.n	800fb14 <_printf_common+0xa4>
 800fac2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800fac6:	6822      	ldr	r2, [r4, #0]
 800fac8:	3300      	adds	r3, #0
 800faca:	bf18      	it	ne
 800facc:	2301      	movne	r3, #1
 800face:	0692      	lsls	r2, r2, #26
 800fad0:	d42d      	bmi.n	800fb2e <_printf_common+0xbe>
 800fad2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fad6:	4639      	mov	r1, r7
 800fad8:	4630      	mov	r0, r6
 800fada:	47c0      	blx	r8
 800fadc:	3001      	adds	r0, #1
 800fade:	d020      	beq.n	800fb22 <_printf_common+0xb2>
 800fae0:	6823      	ldr	r3, [r4, #0]
 800fae2:	68e5      	ldr	r5, [r4, #12]
 800fae4:	f8d9 2000 	ldr.w	r2, [r9]
 800fae8:	f003 0306 	and.w	r3, r3, #6
 800faec:	2b04      	cmp	r3, #4
 800faee:	bf08      	it	eq
 800faf0:	1aad      	subeq	r5, r5, r2
 800faf2:	68a3      	ldr	r3, [r4, #8]
 800faf4:	6922      	ldr	r2, [r4, #16]
 800faf6:	bf0c      	ite	eq
 800faf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fafc:	2500      	movne	r5, #0
 800fafe:	4293      	cmp	r3, r2
 800fb00:	bfc4      	itt	gt
 800fb02:	1a9b      	subgt	r3, r3, r2
 800fb04:	18ed      	addgt	r5, r5, r3
 800fb06:	f04f 0900 	mov.w	r9, #0
 800fb0a:	341a      	adds	r4, #26
 800fb0c:	454d      	cmp	r5, r9
 800fb0e:	d11a      	bne.n	800fb46 <_printf_common+0xd6>
 800fb10:	2000      	movs	r0, #0
 800fb12:	e008      	b.n	800fb26 <_printf_common+0xb6>
 800fb14:	2301      	movs	r3, #1
 800fb16:	4652      	mov	r2, sl
 800fb18:	4639      	mov	r1, r7
 800fb1a:	4630      	mov	r0, r6
 800fb1c:	47c0      	blx	r8
 800fb1e:	3001      	adds	r0, #1
 800fb20:	d103      	bne.n	800fb2a <_printf_common+0xba>
 800fb22:	f04f 30ff 	mov.w	r0, #4294967295
 800fb26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb2a:	3501      	adds	r5, #1
 800fb2c:	e7c3      	b.n	800fab6 <_printf_common+0x46>
 800fb2e:	18e1      	adds	r1, r4, r3
 800fb30:	1c5a      	adds	r2, r3, #1
 800fb32:	2030      	movs	r0, #48	; 0x30
 800fb34:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fb38:	4422      	add	r2, r4
 800fb3a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fb3e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fb42:	3302      	adds	r3, #2
 800fb44:	e7c5      	b.n	800fad2 <_printf_common+0x62>
 800fb46:	2301      	movs	r3, #1
 800fb48:	4622      	mov	r2, r4
 800fb4a:	4639      	mov	r1, r7
 800fb4c:	4630      	mov	r0, r6
 800fb4e:	47c0      	blx	r8
 800fb50:	3001      	adds	r0, #1
 800fb52:	d0e6      	beq.n	800fb22 <_printf_common+0xb2>
 800fb54:	f109 0901 	add.w	r9, r9, #1
 800fb58:	e7d8      	b.n	800fb0c <_printf_common+0x9c>
	...

0800fb5c <_printf_i>:
 800fb5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fb60:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800fb64:	460c      	mov	r4, r1
 800fb66:	7e09      	ldrb	r1, [r1, #24]
 800fb68:	b085      	sub	sp, #20
 800fb6a:	296e      	cmp	r1, #110	; 0x6e
 800fb6c:	4617      	mov	r7, r2
 800fb6e:	4606      	mov	r6, r0
 800fb70:	4698      	mov	r8, r3
 800fb72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fb74:	f000 80b3 	beq.w	800fcde <_printf_i+0x182>
 800fb78:	d822      	bhi.n	800fbc0 <_printf_i+0x64>
 800fb7a:	2963      	cmp	r1, #99	; 0x63
 800fb7c:	d036      	beq.n	800fbec <_printf_i+0x90>
 800fb7e:	d80a      	bhi.n	800fb96 <_printf_i+0x3a>
 800fb80:	2900      	cmp	r1, #0
 800fb82:	f000 80b9 	beq.w	800fcf8 <_printf_i+0x19c>
 800fb86:	2958      	cmp	r1, #88	; 0x58
 800fb88:	f000 8083 	beq.w	800fc92 <_printf_i+0x136>
 800fb8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fb90:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800fb94:	e032      	b.n	800fbfc <_printf_i+0xa0>
 800fb96:	2964      	cmp	r1, #100	; 0x64
 800fb98:	d001      	beq.n	800fb9e <_printf_i+0x42>
 800fb9a:	2969      	cmp	r1, #105	; 0x69
 800fb9c:	d1f6      	bne.n	800fb8c <_printf_i+0x30>
 800fb9e:	6820      	ldr	r0, [r4, #0]
 800fba0:	6813      	ldr	r3, [r2, #0]
 800fba2:	0605      	lsls	r5, r0, #24
 800fba4:	f103 0104 	add.w	r1, r3, #4
 800fba8:	d52a      	bpl.n	800fc00 <_printf_i+0xa4>
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	6011      	str	r1, [r2, #0]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	da03      	bge.n	800fbba <_printf_i+0x5e>
 800fbb2:	222d      	movs	r2, #45	; 0x2d
 800fbb4:	425b      	negs	r3, r3
 800fbb6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800fbba:	486f      	ldr	r0, [pc, #444]	; (800fd78 <_printf_i+0x21c>)
 800fbbc:	220a      	movs	r2, #10
 800fbbe:	e039      	b.n	800fc34 <_printf_i+0xd8>
 800fbc0:	2973      	cmp	r1, #115	; 0x73
 800fbc2:	f000 809d 	beq.w	800fd00 <_printf_i+0x1a4>
 800fbc6:	d808      	bhi.n	800fbda <_printf_i+0x7e>
 800fbc8:	296f      	cmp	r1, #111	; 0x6f
 800fbca:	d020      	beq.n	800fc0e <_printf_i+0xb2>
 800fbcc:	2970      	cmp	r1, #112	; 0x70
 800fbce:	d1dd      	bne.n	800fb8c <_printf_i+0x30>
 800fbd0:	6823      	ldr	r3, [r4, #0]
 800fbd2:	f043 0320 	orr.w	r3, r3, #32
 800fbd6:	6023      	str	r3, [r4, #0]
 800fbd8:	e003      	b.n	800fbe2 <_printf_i+0x86>
 800fbda:	2975      	cmp	r1, #117	; 0x75
 800fbdc:	d017      	beq.n	800fc0e <_printf_i+0xb2>
 800fbde:	2978      	cmp	r1, #120	; 0x78
 800fbe0:	d1d4      	bne.n	800fb8c <_printf_i+0x30>
 800fbe2:	2378      	movs	r3, #120	; 0x78
 800fbe4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fbe8:	4864      	ldr	r0, [pc, #400]	; (800fd7c <_printf_i+0x220>)
 800fbea:	e055      	b.n	800fc98 <_printf_i+0x13c>
 800fbec:	6813      	ldr	r3, [r2, #0]
 800fbee:	1d19      	adds	r1, r3, #4
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	6011      	str	r1, [r2, #0]
 800fbf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fbf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fbfc:	2301      	movs	r3, #1
 800fbfe:	e08c      	b.n	800fd1a <_printf_i+0x1be>
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	6011      	str	r1, [r2, #0]
 800fc04:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fc08:	bf18      	it	ne
 800fc0a:	b21b      	sxthne	r3, r3
 800fc0c:	e7cf      	b.n	800fbae <_printf_i+0x52>
 800fc0e:	6813      	ldr	r3, [r2, #0]
 800fc10:	6825      	ldr	r5, [r4, #0]
 800fc12:	1d18      	adds	r0, r3, #4
 800fc14:	6010      	str	r0, [r2, #0]
 800fc16:	0628      	lsls	r0, r5, #24
 800fc18:	d501      	bpl.n	800fc1e <_printf_i+0xc2>
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	e002      	b.n	800fc24 <_printf_i+0xc8>
 800fc1e:	0668      	lsls	r0, r5, #25
 800fc20:	d5fb      	bpl.n	800fc1a <_printf_i+0xbe>
 800fc22:	881b      	ldrh	r3, [r3, #0]
 800fc24:	4854      	ldr	r0, [pc, #336]	; (800fd78 <_printf_i+0x21c>)
 800fc26:	296f      	cmp	r1, #111	; 0x6f
 800fc28:	bf14      	ite	ne
 800fc2a:	220a      	movne	r2, #10
 800fc2c:	2208      	moveq	r2, #8
 800fc2e:	2100      	movs	r1, #0
 800fc30:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fc34:	6865      	ldr	r5, [r4, #4]
 800fc36:	60a5      	str	r5, [r4, #8]
 800fc38:	2d00      	cmp	r5, #0
 800fc3a:	f2c0 8095 	blt.w	800fd68 <_printf_i+0x20c>
 800fc3e:	6821      	ldr	r1, [r4, #0]
 800fc40:	f021 0104 	bic.w	r1, r1, #4
 800fc44:	6021      	str	r1, [r4, #0]
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d13d      	bne.n	800fcc6 <_printf_i+0x16a>
 800fc4a:	2d00      	cmp	r5, #0
 800fc4c:	f040 808e 	bne.w	800fd6c <_printf_i+0x210>
 800fc50:	4665      	mov	r5, ip
 800fc52:	2a08      	cmp	r2, #8
 800fc54:	d10b      	bne.n	800fc6e <_printf_i+0x112>
 800fc56:	6823      	ldr	r3, [r4, #0]
 800fc58:	07db      	lsls	r3, r3, #31
 800fc5a:	d508      	bpl.n	800fc6e <_printf_i+0x112>
 800fc5c:	6923      	ldr	r3, [r4, #16]
 800fc5e:	6862      	ldr	r2, [r4, #4]
 800fc60:	429a      	cmp	r2, r3
 800fc62:	bfde      	ittt	le
 800fc64:	2330      	movle	r3, #48	; 0x30
 800fc66:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fc6a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fc6e:	ebac 0305 	sub.w	r3, ip, r5
 800fc72:	6123      	str	r3, [r4, #16]
 800fc74:	f8cd 8000 	str.w	r8, [sp]
 800fc78:	463b      	mov	r3, r7
 800fc7a:	aa03      	add	r2, sp, #12
 800fc7c:	4621      	mov	r1, r4
 800fc7e:	4630      	mov	r0, r6
 800fc80:	f7ff fef6 	bl	800fa70 <_printf_common>
 800fc84:	3001      	adds	r0, #1
 800fc86:	d14d      	bne.n	800fd24 <_printf_i+0x1c8>
 800fc88:	f04f 30ff 	mov.w	r0, #4294967295
 800fc8c:	b005      	add	sp, #20
 800fc8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc92:	4839      	ldr	r0, [pc, #228]	; (800fd78 <_printf_i+0x21c>)
 800fc94:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800fc98:	6813      	ldr	r3, [r2, #0]
 800fc9a:	6821      	ldr	r1, [r4, #0]
 800fc9c:	1d1d      	adds	r5, r3, #4
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	6015      	str	r5, [r2, #0]
 800fca2:	060a      	lsls	r2, r1, #24
 800fca4:	d50b      	bpl.n	800fcbe <_printf_i+0x162>
 800fca6:	07ca      	lsls	r2, r1, #31
 800fca8:	bf44      	itt	mi
 800fcaa:	f041 0120 	orrmi.w	r1, r1, #32
 800fcae:	6021      	strmi	r1, [r4, #0]
 800fcb0:	b91b      	cbnz	r3, 800fcba <_printf_i+0x15e>
 800fcb2:	6822      	ldr	r2, [r4, #0]
 800fcb4:	f022 0220 	bic.w	r2, r2, #32
 800fcb8:	6022      	str	r2, [r4, #0]
 800fcba:	2210      	movs	r2, #16
 800fcbc:	e7b7      	b.n	800fc2e <_printf_i+0xd2>
 800fcbe:	064d      	lsls	r5, r1, #25
 800fcc0:	bf48      	it	mi
 800fcc2:	b29b      	uxthmi	r3, r3
 800fcc4:	e7ef      	b.n	800fca6 <_printf_i+0x14a>
 800fcc6:	4665      	mov	r5, ip
 800fcc8:	fbb3 f1f2 	udiv	r1, r3, r2
 800fccc:	fb02 3311 	mls	r3, r2, r1, r3
 800fcd0:	5cc3      	ldrb	r3, [r0, r3]
 800fcd2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800fcd6:	460b      	mov	r3, r1
 800fcd8:	2900      	cmp	r1, #0
 800fcda:	d1f5      	bne.n	800fcc8 <_printf_i+0x16c>
 800fcdc:	e7b9      	b.n	800fc52 <_printf_i+0xf6>
 800fcde:	6813      	ldr	r3, [r2, #0]
 800fce0:	6825      	ldr	r5, [r4, #0]
 800fce2:	6961      	ldr	r1, [r4, #20]
 800fce4:	1d18      	adds	r0, r3, #4
 800fce6:	6010      	str	r0, [r2, #0]
 800fce8:	0628      	lsls	r0, r5, #24
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	d501      	bpl.n	800fcf2 <_printf_i+0x196>
 800fcee:	6019      	str	r1, [r3, #0]
 800fcf0:	e002      	b.n	800fcf8 <_printf_i+0x19c>
 800fcf2:	066a      	lsls	r2, r5, #25
 800fcf4:	d5fb      	bpl.n	800fcee <_printf_i+0x192>
 800fcf6:	8019      	strh	r1, [r3, #0]
 800fcf8:	2300      	movs	r3, #0
 800fcfa:	6123      	str	r3, [r4, #16]
 800fcfc:	4665      	mov	r5, ip
 800fcfe:	e7b9      	b.n	800fc74 <_printf_i+0x118>
 800fd00:	6813      	ldr	r3, [r2, #0]
 800fd02:	1d19      	adds	r1, r3, #4
 800fd04:	6011      	str	r1, [r2, #0]
 800fd06:	681d      	ldr	r5, [r3, #0]
 800fd08:	6862      	ldr	r2, [r4, #4]
 800fd0a:	2100      	movs	r1, #0
 800fd0c:	4628      	mov	r0, r5
 800fd0e:	f7f0 fa6f 	bl	80001f0 <memchr>
 800fd12:	b108      	cbz	r0, 800fd18 <_printf_i+0x1bc>
 800fd14:	1b40      	subs	r0, r0, r5
 800fd16:	6060      	str	r0, [r4, #4]
 800fd18:	6863      	ldr	r3, [r4, #4]
 800fd1a:	6123      	str	r3, [r4, #16]
 800fd1c:	2300      	movs	r3, #0
 800fd1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fd22:	e7a7      	b.n	800fc74 <_printf_i+0x118>
 800fd24:	6923      	ldr	r3, [r4, #16]
 800fd26:	462a      	mov	r2, r5
 800fd28:	4639      	mov	r1, r7
 800fd2a:	4630      	mov	r0, r6
 800fd2c:	47c0      	blx	r8
 800fd2e:	3001      	adds	r0, #1
 800fd30:	d0aa      	beq.n	800fc88 <_printf_i+0x12c>
 800fd32:	6823      	ldr	r3, [r4, #0]
 800fd34:	079b      	lsls	r3, r3, #30
 800fd36:	d413      	bmi.n	800fd60 <_printf_i+0x204>
 800fd38:	68e0      	ldr	r0, [r4, #12]
 800fd3a:	9b03      	ldr	r3, [sp, #12]
 800fd3c:	4298      	cmp	r0, r3
 800fd3e:	bfb8      	it	lt
 800fd40:	4618      	movlt	r0, r3
 800fd42:	e7a3      	b.n	800fc8c <_printf_i+0x130>
 800fd44:	2301      	movs	r3, #1
 800fd46:	464a      	mov	r2, r9
 800fd48:	4639      	mov	r1, r7
 800fd4a:	4630      	mov	r0, r6
 800fd4c:	47c0      	blx	r8
 800fd4e:	3001      	adds	r0, #1
 800fd50:	d09a      	beq.n	800fc88 <_printf_i+0x12c>
 800fd52:	3501      	adds	r5, #1
 800fd54:	68e3      	ldr	r3, [r4, #12]
 800fd56:	9a03      	ldr	r2, [sp, #12]
 800fd58:	1a9b      	subs	r3, r3, r2
 800fd5a:	42ab      	cmp	r3, r5
 800fd5c:	dcf2      	bgt.n	800fd44 <_printf_i+0x1e8>
 800fd5e:	e7eb      	b.n	800fd38 <_printf_i+0x1dc>
 800fd60:	2500      	movs	r5, #0
 800fd62:	f104 0919 	add.w	r9, r4, #25
 800fd66:	e7f5      	b.n	800fd54 <_printf_i+0x1f8>
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d1ac      	bne.n	800fcc6 <_printf_i+0x16a>
 800fd6c:	7803      	ldrb	r3, [r0, #0]
 800fd6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fd72:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fd76:	e76c      	b.n	800fc52 <_printf_i+0xf6>
 800fd78:	08010029 	.word	0x08010029
 800fd7c:	0801003a 	.word	0x0801003a

0800fd80 <memmove>:
 800fd80:	4288      	cmp	r0, r1
 800fd82:	b510      	push	{r4, lr}
 800fd84:	eb01 0302 	add.w	r3, r1, r2
 800fd88:	d807      	bhi.n	800fd9a <memmove+0x1a>
 800fd8a:	1e42      	subs	r2, r0, #1
 800fd8c:	4299      	cmp	r1, r3
 800fd8e:	d00a      	beq.n	800fda6 <memmove+0x26>
 800fd90:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fd94:	f802 4f01 	strb.w	r4, [r2, #1]!
 800fd98:	e7f8      	b.n	800fd8c <memmove+0xc>
 800fd9a:	4283      	cmp	r3, r0
 800fd9c:	d9f5      	bls.n	800fd8a <memmove+0xa>
 800fd9e:	1881      	adds	r1, r0, r2
 800fda0:	1ad2      	subs	r2, r2, r3
 800fda2:	42d3      	cmn	r3, r2
 800fda4:	d100      	bne.n	800fda8 <memmove+0x28>
 800fda6:	bd10      	pop	{r4, pc}
 800fda8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fdac:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800fdb0:	e7f7      	b.n	800fda2 <memmove+0x22>

0800fdb2 <_realloc_r>:
 800fdb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdb4:	4607      	mov	r7, r0
 800fdb6:	4614      	mov	r4, r2
 800fdb8:	460e      	mov	r6, r1
 800fdba:	b921      	cbnz	r1, 800fdc6 <_realloc_r+0x14>
 800fdbc:	4611      	mov	r1, r2
 800fdbe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fdc2:	f7ff bc77 	b.w	800f6b4 <_malloc_r>
 800fdc6:	b922      	cbnz	r2, 800fdd2 <_realloc_r+0x20>
 800fdc8:	f7ff fc26 	bl	800f618 <_free_r>
 800fdcc:	4625      	mov	r5, r4
 800fdce:	4628      	mov	r0, r5
 800fdd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdd2:	f000 f814 	bl	800fdfe <_malloc_usable_size_r>
 800fdd6:	42a0      	cmp	r0, r4
 800fdd8:	d20f      	bcs.n	800fdfa <_realloc_r+0x48>
 800fdda:	4621      	mov	r1, r4
 800fddc:	4638      	mov	r0, r7
 800fdde:	f7ff fc69 	bl	800f6b4 <_malloc_r>
 800fde2:	4605      	mov	r5, r0
 800fde4:	2800      	cmp	r0, #0
 800fde6:	d0f2      	beq.n	800fdce <_realloc_r+0x1c>
 800fde8:	4631      	mov	r1, r6
 800fdea:	4622      	mov	r2, r4
 800fdec:	f7ff fc00 	bl	800f5f0 <memcpy>
 800fdf0:	4631      	mov	r1, r6
 800fdf2:	4638      	mov	r0, r7
 800fdf4:	f7ff fc10 	bl	800f618 <_free_r>
 800fdf8:	e7e9      	b.n	800fdce <_realloc_r+0x1c>
 800fdfa:	4635      	mov	r5, r6
 800fdfc:	e7e7      	b.n	800fdce <_realloc_r+0x1c>

0800fdfe <_malloc_usable_size_r>:
 800fdfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe02:	1f18      	subs	r0, r3, #4
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	bfbc      	itt	lt
 800fe08:	580b      	ldrlt	r3, [r1, r0]
 800fe0a:	18c0      	addlt	r0, r0, r3
 800fe0c:	4770      	bx	lr
	...

0800fe10 <_init>:
 800fe10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe12:	bf00      	nop
 800fe14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe16:	bc08      	pop	{r3}
 800fe18:	469e      	mov	lr, r3
 800fe1a:	4770      	bx	lr

0800fe1c <_fini>:
 800fe1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe1e:	bf00      	nop
 800fe20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe22:	bc08      	pop	{r3}
 800fe24:	469e      	mov	lr, r3
 800fe26:	4770      	bx	lr
