#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Apr 27 15:50:04 2017
# Process ID: 45080
# Current directory: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709
# Command line: vivado
# Log file: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/vivado.log
# Journal file: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/vivado.jou
#-----------------------------------------------------------
start_gui
create_project trng /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng -part xc7vx690tffg1761-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/tools/xilinx/vivado/2016.2/data/ip'.
set_property board_part xilinx.com:vc709:part0:1.8 [current_project]
add_files -norecurse /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v
add_files -fileset constrs_1 -norecurse /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top trng_top [current_fileset]
launch_runs synth_1 -jobs 16
INFO: [HDL 9-2216] Analyzing Verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v" into library work [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../fpga/hack/TSH_LIB.v" included at line 2. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../fpga/hack/trng_drive.v" included at line 3. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:3]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../fpga/hack/trng_fpga_top.v" included at line 4. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:4]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/ASYNC_FIFO.v" included at line 6. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:6]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/BIT_CONVERT.v" included at line 7. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:7]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/BIT_OUT.v" included at line 8. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:8]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/CLK_SHIFT.v" included at line 9. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:9]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/Compression.v" included at line 10. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:10]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/output_convert.v" included at line 11. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:11]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/RO_ARRAY_COUNT.v" included at line 12. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:12]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/RO_ARRAY_REF.v" included at line 13. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:13]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/RO_DLY.v" included at line 14. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:14]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/trng_entity.v" included at line 16. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:16]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/trng_top.v" included at line 17. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:17]
INFO: [HDL 9-1065] Parsing verilog file "/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/../src/trng.v" included at line 18. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v:18]
[Thu Apr 27 15:53:14 2017] Launched synth_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-2
INFO: [Netlist 29-17] Analyzing 676 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'BD28' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'BD26' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'A28' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'B35' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:30]
CRITICAL WARNING: [Common 17-69] Command failed: 'D29' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:32]
CRITICAL WARNING: [Common 17-69] Command failed: 'AF45' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: 'D34' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:37]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y48' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:38]
CRITICAL WARNING: [Common 17-69] Command failed: 'C27' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:45]
CRITICAL WARNING: [Common 17-69] Command failed: 'C42' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:46]
CRITICAL WARNING: [Common 17-69] Command failed: 'B30' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:48]
CRITICAL WARNING: [Common 17-69] Command failed: 'C44' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: 'C43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:50]
CRITICAL WARNING: [Common 17-69] Command failed: 'AH52' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:53]
CRITICAL WARNING: [Common 17-69] Command failed: 'D48' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:55]
CRITICAL WARNING: [Common 17-69] Command failed: 'C48' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:59]
CRITICAL WARNING: [Common 17-69] Command failed: 'BK50' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:62]
CRITICAL WARNING: [Common 17-69] Command failed: 'T38' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:63]
CRITICAL WARNING: [Common 17-69] Command failed: 'D44' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:65]
CRITICAL WARNING: [Common 17-69] Command failed: 'BC46' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:68]
CRITICAL WARNING: [Common 17-69] Command failed: 'B49' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: 'N37' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:70]
CRITICAL WARNING: [Common 17-69] Command failed: 'D43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:72]
CRITICAL WARNING: [Common 17-69] Command failed: 'H37' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:75]
CRITICAL WARNING: [Common 17-69] Command failed: 'BB44' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:78]
CRITICAL WARNING: [Common 17-69] Command failed: 'R36' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:79]
CRITICAL WARNING: [Common 17-69] Command failed: 'J43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:81]
CRITICAL WARNING: [Common 17-69] Command failed: 'A48' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:82]
CRITICAL WARNING: [Common 17-69] Command failed: 'F38' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:86]
CRITICAL WARNING: [Common 17-69] Command failed: 'F43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:88]
CRITICAL WARNING: [Common 17-69] Command failed: 'K43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:91]
CRITICAL WARNING: [Common 17-69] Command failed: 'E43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:92]
CRITICAL WARNING: [Common 17-69] Command failed: 'C32' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:99]
CRITICAL WARNING: [Common 17-69] Command failed: 'A43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:100]
CRITICAL WARNING: [Common 17-69] Command failed: 'K41' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:102]
CRITICAL WARNING: [Common 17-69] Command failed: 'A38' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:105]
CRITICAL WARNING: [Common 17-69] Command failed: 'A42' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:108]
CRITICAL WARNING: [Common 17-69] Command failed: 'M35' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:112]
CRITICAL WARNING: [Common 17-69] Command failed: 'A47' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:114]
CRITICAL WARNING: [Common 17-69] Command failed: 'C46' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:115]
CRITICAL WARNING: [Common 17-69] Command failed: 'D46' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:118]
CRITICAL WARNING: [Common 17-69] Command failed: 'E41' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:120]
CRITICAL WARNING: [Common 17-69] Command failed: 'G40' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:121]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'LVCOMS18'. Default I/O Standard is used instead [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:135]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:283]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:293]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:307]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:317]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:323]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:331]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:341]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:355]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:365]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:371]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:379]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:389]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:406]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:416]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:430]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:440]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:454]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:464]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:470]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:478]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:488]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:494]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:502]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:512]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y208 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:528]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y207 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:538]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:542]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y206 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:552]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y205 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:562]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y204 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:576]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y203 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:586]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y202 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:600]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y201 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:610]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:616]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y200 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:624]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y199 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:634]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y198 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:651]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y197 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:661]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y196 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:675]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y195 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:685]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y194 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:699]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y193 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:709]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:715]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y192 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:723]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y191 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:733]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y190 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:747]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y189 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:757]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 7176.535 ; gain = 971.320 ; free physical = 29212 ; free virtual = 485944
write_edif -force /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf
/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf
remove_files /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/fpga_filelist.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf
add_files -norecurse {/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.v /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/hack/trng_drive.v /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/hack/trng_fpga_top.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.3 -module_name xilinx_pll
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_diff_clock} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.RESET_BOARD_INTERFACE {reset} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.CLK_IN1_BOARD_INTERFACE {sys_diff_clock} CONFIG.PRIM_IN_FREQ {200.000} CONFIG.RESET_BOARD_INTERFACE {reset} CONFIG.CLKIN1_JITTER_PS {50.0} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {9.125} CONFIG.MMCM_CLKIN1_PERIOD {5.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {36.500} CONFIG.CLKOUT1_JITTER {178.502} CONFIG.CLKOUT1_PHASE_ERROR {104.359}] [get_ips xilinx_pll]
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
generate_target {instantiation_template} [get_files /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xilinx_pll'...
update_compile_order -fileset sources_1
generate_target all [get_files  /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xilinx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xilinx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xilinx_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xilinx_pll'...
export_ip_user_files -of_objects [get_files /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xci]
launch_run -jobs 16 xilinx_pll_synth_1
[Thu Apr 27 16:03:50 2017] Launched xilinx_pll_synth_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/xilinx_pll_synth_1/runme.log
export_simulation -of_objects [get_files /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xci] -directory /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.ip_user_files/sim_scripts -ip_user_files_dir /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.ip_user_files -ipstatic_source_dir /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.ip_user_files/ipstatic -force -quiet
refresh_design
INFO: [Netlist 29-17] Analyzing 676 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'BD28' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'BD26' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'A28' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'B35' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:30]
CRITICAL WARNING: [Common 17-69] Command failed: 'D29' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:32]
CRITICAL WARNING: [Common 17-69] Command failed: 'AF45' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: 'D34' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:37]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y48' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:38]
CRITICAL WARNING: [Common 17-69] Command failed: 'C27' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:45]
CRITICAL WARNING: [Common 17-69] Command failed: 'C42' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:46]
CRITICAL WARNING: [Common 17-69] Command failed: 'B30' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:48]
CRITICAL WARNING: [Common 17-69] Command failed: 'C44' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: 'C43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:50]
CRITICAL WARNING: [Common 17-69] Command failed: 'AH52' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:53]
CRITICAL WARNING: [Common 17-69] Command failed: 'D48' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:55]
CRITICAL WARNING: [Common 17-69] Command failed: 'C48' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:59]
CRITICAL WARNING: [Common 17-69] Command failed: 'BK50' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:62]
CRITICAL WARNING: [Common 17-69] Command failed: 'T38' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:63]
CRITICAL WARNING: [Common 17-69] Command failed: 'D44' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:65]
CRITICAL WARNING: [Common 17-69] Command failed: 'BC46' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:68]
CRITICAL WARNING: [Common 17-69] Command failed: 'B49' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: 'N37' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:70]
CRITICAL WARNING: [Common 17-69] Command failed: 'D43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:72]
CRITICAL WARNING: [Common 17-69] Command failed: 'H37' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:75]
CRITICAL WARNING: [Common 17-69] Command failed: 'BB44' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:78]
CRITICAL WARNING: [Common 17-69] Command failed: 'R36' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:79]
CRITICAL WARNING: [Common 17-69] Command failed: 'J43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:81]
CRITICAL WARNING: [Common 17-69] Command failed: 'A48' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:82]
CRITICAL WARNING: [Common 17-69] Command failed: 'F38' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:86]
CRITICAL WARNING: [Common 17-69] Command failed: 'F43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:88]
CRITICAL WARNING: [Common 17-69] Command failed: 'K43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:91]
CRITICAL WARNING: [Common 17-69] Command failed: 'E43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:92]
CRITICAL WARNING: [Common 17-69] Command failed: 'C32' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:99]
CRITICAL WARNING: [Common 17-69] Command failed: 'A43' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:100]
CRITICAL WARNING: [Common 17-69] Command failed: 'K41' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:102]
CRITICAL WARNING: [Common 17-69] Command failed: 'A38' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:105]
CRITICAL WARNING: [Common 17-69] Command failed: 'A42' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:108]
CRITICAL WARNING: [Common 17-69] Command failed: 'M35' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:112]
CRITICAL WARNING: [Common 17-69] Command failed: 'A47' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:114]
CRITICAL WARNING: [Common 17-69] Command failed: 'C46' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:115]
CRITICAL WARNING: [Common 17-69] Command failed: 'D46' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:118]
CRITICAL WARNING: [Common 17-69] Command failed: 'E41' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:120]
CRITICAL WARNING: [Common 17-69] Command failed: 'G40' is not a valid site or package pin name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:121]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'LVCOMS18'. Default I/O Standard is used instead [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:135]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:283]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:293]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:307]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:317]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:323]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:331]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:341]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:355]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:365]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:371]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:379]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:389]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:406]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:416]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:430]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:440]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:454]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:464]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:470]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:478]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:488]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:494]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:502]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:512]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y208 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:528]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y207 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:538]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:542]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y206 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:552]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y205 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:562]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y204 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:576]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y203 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:586]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y202 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:600]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y201 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:610]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:616]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y200 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:624]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y199 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:634]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y198 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:651]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y197 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:661]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y196 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:675]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y195 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:685]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y194 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:699]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y193 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:709]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:715]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y192 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:723]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y191 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:733]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y190 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:747]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y189 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:757]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 7390.438 ; gain = 213.902 ; free physical = 24746 ; free virtual = 481477
report_ip_status -name ip_status 
report_ip_status -name ip_status 
add_files -norecurse /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/hack/trng_fpga_define.v
update_compile_order -fileset sources_1
set_property file_type {Verilog Header} [get_files  /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/hack/trng_fpga_define.v]
set_property is_global_include true [get_files  /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/hack/trng_fpga_define.v]
update_compile_order -fileset sources_1
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_pll'. The XDC file /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_pll'. The XDC file /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc will not be read for any cell of this module.
Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_p_i'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_p_i'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_n_i'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_n_i'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_i'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_i'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'locked'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'resetn'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'rdata[*]'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sel'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'addr[*]'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'write'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'wdata[*]'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'scan_mode'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/*/*/RO_DLY*/*'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:59]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:69]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:83]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:93]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:99]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:107]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:117]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:131]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:141]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:147]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:155]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:165]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:182]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:206]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:216]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:230]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:240]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:246]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:254]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:264]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:270]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:278]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:288]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y208 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:304]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y207 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:314]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:318]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y206 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:328]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y205 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:338]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y204 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:352]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y203 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:362]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y202 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:376]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y201 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:386]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:392]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y200 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:400]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y199 because the bel is occupied by u_trng2/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:410]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y198 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:427]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y197 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:437]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y196 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:451]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y195 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:461]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y194 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:475]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y193 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:485]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:491]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y192 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:499]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y191 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:509]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y190 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:523]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y189 because the bel is occupied by u_trng3/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:533]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 7534.148 ; gain = 143.711 ; free physical = 28103 ; free virtual = 484880
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Apr 27 16:27:31 2017] Launched synth_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/synth_1/runme.log
[Thu Apr 27 16:27:31 2017] Launched impl_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-2
INFO: [Project 1-454] Reading design checkpoint '/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp' for cell 'u_xilinx_pll'
INFO: [Netlist 29-17] Analyzing 627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220268]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220275]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220282]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220289]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220296]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220303]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220310]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220317]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220324]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220331]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220338]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220345]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220352]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220359]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220366]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220373]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222423]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222430]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222437]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222444]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222451]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222458]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222465]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222472]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222479]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222486]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[19]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222493]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222500]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[20]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222507]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[21]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222514]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[22]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222521]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[23]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[24]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222535]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[25]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222542]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[26]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222549]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[27]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222556]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[28]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222563]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[29]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222570]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222577]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[30]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222584]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[31]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222591]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222598]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222605]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222612]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222619]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222626]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222633]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RESETN_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222812]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/SCAN_MODE_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222830]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/SEL_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222845]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222857]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222864]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222871]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222878]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222885]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222892]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222899]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222906]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222913]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222920]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[19]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222927]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222934]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[20]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222941]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[21]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222948]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[22]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222955]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[23]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222962]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[24]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222969]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[25]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222976]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[26]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222983]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[27]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222990]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[28]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:222997]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[29]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223004]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223011]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[30]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223018]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[31]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223025]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223032]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223039]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223046]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223053]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223060]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223067]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WRITE_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:223237]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'u_xilinx_pll/reset' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/.Xil/Vivado-45080-wds040/dcp_2/xilinx_pll.edf:336]
Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Finished Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 7770.289 ; gain = 236.141 ; free physical = 27678 ; free virtual = 484476
Finished Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk' completely overrides clock 'clk_p_i', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name clk [get_ports clk_p_i], [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:9]
Previous: create_clock -period 5.000 [get_ports clk_p_i], [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'locked'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:59]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:69]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:83]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:93]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:99]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:107]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:117]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:131]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:141]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:147]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:155]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:165]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:182]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:206]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:216]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:230]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:240]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:246]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:254]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:264]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:270]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:278]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:288]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y208 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:304]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y207 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:314]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:318]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y206 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:328]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y205 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:338]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y204 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:352]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y203 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:362]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y202 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:376]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y201 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:386]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:392]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y200 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:400]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y199 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:410]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y198 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:427]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y197 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:437]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y196 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:451]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y195 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:461]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y194 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:475]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y193 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:485]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:491]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y192 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:499]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y191 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:509]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y190 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:523]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y189 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:533]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 8249.457 ; gain = 715.309 ; free physical = 27444 ; free virtual = 484227
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_xilinx_pll/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {rdata[0]} {rdata[1]} {rdata[2]} {rdata[3]} {rdata[4]} {rdata[5]} {rdata[6]} {rdata[7]} {rdata[8]} {rdata[9]} {rdata[10]} {rdata[11]} {rdata[12]} {rdata[13]} {rdata[14]} {rdata[15]} {rdata[16]} {rdata[17]} {rdata[18]} {rdata[19]} {rdata[20]} {rdata[21]} {rdata[22]} {rdata[23]} {rdata[24]} {rdata[25]} {rdata[26]} {rdata[27]} {rdata[28]} {rdata[29]} {rdata[30]} {rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {addr[0]} {addr[1]} {addr[2]} {addr[3]} {addr[4]} {addr[5]} {addr[6]} {addr[7]} {addr[8]} {addr[9]} {addr[10]} {addr[11]} {addr[12]} {addr[13]} {addr[14]} {addr[15]} {addr[16]} {addr[17]} {addr[18]} {addr[19]} {addr[20]} {addr[21]} {addr[22]} {addr[23]} {addr[24]} {addr[25]} {addr[26]} {addr[27]} {addr[28]} {addr[29]} {addr[30]} {addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {wdata[0]} {wdata[1]} {wdata[2]} {wdata[3]} {wdata[4]} {wdata[5]} {wdata[6]} {wdata[7]} {wdata[8]} {wdata[9]} {wdata[10]} {wdata[11]} {wdata[12]} {wdata[13]} {wdata[14]} {wdata[15]} {wdata[16]} {wdata[17]} {wdata[18]} {wdata[19]} {wdata[20]} {wdata[21]} {wdata[22]} {wdata[23]} {wdata[24]} {wdata[25]} {wdata[26]} {wdata[27]} {wdata[28]} {wdata[29]} {wdata[30]} {wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list resetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list scan_mode ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list sel ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list write ]]
save_constraints -force
INFO: [Project 1-96] Target constrs file set to '/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc' for the 'constrs_1' constraints set.
launch_runs impl_1 -to_step write_bitstream -jobs 16
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8249.457 ; gain = 0.000 ; free physical = 27431 ; free virtual = 484218
[Thu Apr 27 16:36:17 2017] Launched impl_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Apr 27 16:55:27 2017] Launched impl_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/impl_1/runme.log
set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp' for cell 'u_xilinx_pll'
INFO: [Netlist 29-17] Analyzing 627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220268]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220275]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220282]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220289]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220296]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220303]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220310]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220317]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220324]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220331]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220338]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220345]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220352]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220359]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220366]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng_top.edf:220373]
INFO: [Common 17-14] Message 'Constraints 18-550' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Finished Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
Finished Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk' completely overrides clock 'clk_p_i', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name clk [get_ports clk_p_i], [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:9]
Previous: create_clock -period 5.000 [get_ports clk_p_i], [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'locked'. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:55]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:61]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:71]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:77]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:81]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:87]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:93]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:103]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:109]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:113]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:119]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:125]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:138]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:154]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:170]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:176]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:180]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:186]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:196]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:202]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:208]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
INFO: [Common 17-14] Message 'Vivado 12-2285' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:208]
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:229]
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:278]
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc:345]
Finished Parsing XDC File [/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/xdc/trng.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 8424.141 ; gain = 174.684 ; free physical = 24438 ; free virtual = 481308
set_property SEVERITY {Warning} [get_drc_checks LUTLP-1]
save_constraints
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Apr 27 17:00:47 2017] Launched impl_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Apr 27 17:09:03 2017] Launched synth_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/synth_1/runme.log
[Thu Apr 27 17:09:03 2017] Launched impl_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Apr 27 17:11:06 2017] Launched synth_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/synth_1/runme.log
[Thu Apr 27 17:11:06 2017] Launched impl_1...
Run output will be captured here: /proj/rcpfpga/wa/wangyf/trng_ip/trng_vc709/fpga/vc709/trng/trng.runs/impl_1/runme.log
