/* Generated by Yosys 0.57+72 (git sha1 fa02d71f6, x86_64-conda-linux-gnu-c++ 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-opensource-eda/conda-opensource-eda/workdir/conda-env/conda-bld/yosys_1757723646908/work=/usr/local/src/conda/yosys-0.57_73_gfa02d71f6 -fdebug-prefix-map=/home/pvc/eda-env/envs/py312=/usr/local/src/conda-prefix -fPIC -O3) */

(* keep_hierarchy =  1  *)
(* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:20.1-62.10" *)
(* top =  1  *)
(* hdlname = "digital_pll" *)
module digital_pll(resetb, enable, osc, clockp, div, dco, ext_trim);
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:32.12-32.18" *)
  input resetb;
  wire resetb;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:33.12-33.18" *)
  input enable;
  wire enable;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:34.12-34.15" *)
  input osc;
  wire osc;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:39.18-39.24" *)
  output [1:0] clockp;
  wire [1:0] clockp;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:35.18-35.21" *)
  input [4:0] div;
  wire [4:0] div;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:36.13-36.16" *)
  input dco;
  wire dco;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:37.18-37.26" *)
  input [25:0] ext_trim;
  wire [25:0] ext_trim;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[0] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[10] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[11] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[12] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[13] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[14] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[15] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[16] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[17] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[18] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[19] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[1] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[20] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[21] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[22] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[23] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[24] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[25] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[2] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[3] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[4] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[5] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[6] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[7] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[8] ;
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:41.17-41.22" *)
  wire \otrim[9] ;
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:52.28-60.6" *)
  digital_pll_controller pll_control (
    .clock(clockp[0]),
    .dco(dco),
    .div(div),
    .enable(enable),
    .osc(osc),
    .reset(resetb),
    .trim({ \otrim[25] , \otrim[24] , \otrim[23] , \otrim[22] , \otrim[21] , \otrim[20] , \otrim[19] , \otrim[18] , \otrim[17] , \otrim[16] , \otrim[15] , \otrim[14] , \otrim[13] , \otrim[12] , \otrim[11] , \otrim[10] , \otrim[9] , \otrim[8] , \otrim[7] , \otrim[6] , \otrim[5] , \otrim[4] , \otrim[3] , \otrim[2] , \otrim[1] , \otrim[0]  })
  );
  (* module_not_derived = 32'b00000000000000000000000000000001 *)
  (* src = "/home/pvc/openroad/Digital-PLL/RTL/digital_pll.v:43.18-50.6" *)
  ring_osc2x13 ringosc (
    .clockp(clockp),
    .dco(dco),
    .enable(enable),
    .ext_trim(ext_trim),
    .reset(resetb),
    .trim({ \otrim[25] , \otrim[24] , \otrim[23] , \otrim[22] , \otrim[21] , \otrim[20] , \otrim[19] , \otrim[18] , \otrim[17] , \otrim[16] , \otrim[15] , \otrim[14] , \otrim[13] , \otrim[12] , \otrim[11] , \otrim[10] , \otrim[9] , \otrim[8] , \otrim[7] , \otrim[6] , \otrim[5] , \otrim[4] , \otrim[3] , \otrim[2] , \otrim[1] , \otrim[0]  })
  );
endmodule
