<h1 align="center">â° FPGA-Based Real-Time Digital Clock</h1>

<p align="center">
  <img src="https://img.shields.io/badge/Platform-FPGA-blue?style=for-the-badge">
  <img src="https://img.shields.io/badge/Language-Verilog%20HDL-green?style=for-the-badge">
  <img src="https://img.shields.io/badge/Tool-Vivado%2FQuartus-orange?style=for-the-badge">
  <img src="https://img.shields.io/badge/Display-7--Segment-black?style=for-the-badge">
</p>

---

## ğŸ“¸ Project Overview

A **24-hour digital clock** implemented on an **FPGA development board** using **Verilog HDL**.  
The system tracks **hours, minutes, and seconds**, displays them on a **7-segment display**, and includes **push-button controls** for time adjustment.

> ğŸ’¡ Demonstrates **digital logic design concepts** like clock division, counters, debouncing, and display multiplexing.

---

## ğŸ§° Features

âœ… 24-hour format digital clock (HH:MM)  
âœ… Clock divider from 100 MHz/50 MHz â†’ 1 Hz pulse  
âœ… Debounced push buttons for hour & minute adjustment  
âœ… Multiplexed **7-segment display driver**  
âœ… Blinking colon/LED for seconds indication  
âœ… Modular Verilog design for easy extensions  

---

## ğŸ§  System Workflow

- ğŸ”„ **Clock Divider**: Converts FPGAâ€™s high-frequency clock into a 1 Hz tick  
- â±ï¸ **Counters**: Seconds â†’ Minutes â†’ Hours rollover (24-hour format)  
- ğŸ›ï¸ **Input Control**: Push buttons adjust hours/minutes (debounced for accuracy)  
- ğŸ”¢ **Display Driver**: Multiplexes digits onto the 7-segment display  
- âœ¨ **Colon LED**: Toggles every second for real-time effect  

---

## ğŸ“‚ Repository Structure
- `src/` â€“ Verilog source files  
- `sim/` â€“ Testbenches for simulation  
- `constraints/` â€“ FPGA board pin mappings (XDC/QSF)  
- `docs/` â€“ Design documentation and block diagrams  
- `output/` â€“ Demo photos and simulation results  

## â–¶ï¸ Simulation
Run the testbench in ModelSim / Vivado Simulator to verify second â†’ minute â†’ hour rollover.

## ğŸ–¥ï¸ Hardware
- **FPGA Board**: (Basys-3 / Nexys-A7 / DE10-Lite)  
- **Tools**: Xilinx Vivado / Intel Quartus

## ğŸ“¸ Demo
![7-Segment Clock](output/board_running.jpg)

---

## Author
ğŸ‘¤ Your Name  
ğŸ“§ your.email@example.com  
ğŸ”— [LinkedIn](https://linkedin.com/in/yourprofile) | [GitHub](https://github.com/yourusername)
