#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028adb5680f0 .scope module, "SPI_TB" "SPI_TB" 2 4;
 .timescale -9 -10;
P_0000028adb5559c0 .param/l "clockperiod" 1 2 10, +C4<00000000000000000000000000001010>;
RS_0000028adb580e68 .resolv tri, L_0000028adb5d1880, L_0000028adb5d08e0;
v0000028adb5ce330_0 .net8 "MISO", 0 0, RS_0000028adb580e68;  2 drivers
RS_0000028adb580e98 .resolv tri, L_0000028adb5d0660, L_0000028adb5d1920;
v0000028adb5ce0b0_0 .net8 "MOSI", 0 0, RS_0000028adb580e98;  2 drivers
RS_0000028adb580ec8 .resolv tri, L_0000028adb5d02a0, L_0000028adb5d1380;
v0000028adb5cefb0_0 .net8 "SCK", 0 0, RS_0000028adb580ec8;  2 drivers
v0000028adb5cf230_0 .var "SPCR_in", 7 0;
v0000028adb5d03e0_0 .var "SPDR_From_user", 7 0;
v0000028adb5d12e0_0 .var "SPIBR_in", 7 0;
v0000028adb5d1f60_0 .net "SPIF", 0 0, v0000028adb5716a0_0;  1 drivers
RS_0000028adb580568 .resolv tri, L_0000028adb5d0200, L_0000028adb5d1b00;
v0000028adb5d0ac0_0 .net8 "SS", 0 0, RS_0000028adb580568;  2 drivers
v0000028adb5d1100_0 .var "SS_master", 0 0;
v0000028adb5d1d80_0 .var "S_SPCR_in", 7 0;
v0000028adb5d0160_0 .var "S_SPDR_From_user", 7 0;
v0000028adb5d1e20_0 .net "S_SPIF", 0 0, v0000028adb5c8940_0;  1 drivers
v0000028adb5d1ec0_0 .var "clk", 0 0;
v0000028adb5d1740_0 .var "rst", 0 0;
S_0000028adb4f07a0 .scope module, "DUT_master" "SPI_TOP" 2 12, 3 15 0, S_0000028adb5680f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_0000028adb555c40 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v0000028adb572820_0 .net "BRG_clr", 0 0, L_0000028adb53ff20;  1 drivers
v0000028adb571600_0 .net "BaudRate", 0 0, L_0000028adb5d0fc0;  1 drivers
v0000028adb572aa0_0 .net "CPHA", 0 0, v0000028adb542630_0;  1 drivers
v0000028adb572b40_0 .net "CPOL", 0 0, v0000028adb572500_0;  1 drivers
v0000028adb572c80_0 .net "Data_in", 0 0, L_0000028adb5d00c0;  1 drivers
v0000028adb572d20_0 .net "Data_out", 0 0, v0000028adb5720a0_0;  1 drivers
v0000028adb572dc0_0 .net "LSBFE", 0 0, v0000028adb571740_0;  1 drivers
v0000028adb572e60_0 .net8 "MISO", 0 0, RS_0000028adb580e68;  alias, 2 drivers
v0000028adb5730e0_0 .net8 "MOSI", 0 0, RS_0000028adb580e98;  alias, 2 drivers
v0000028adb573180_0 .net "MSTR", 0 0, v0000028adb571b00_0;  1 drivers
v0000028adb573220_0 .net "M_BaudRate", 0 0, v0000028adb562450_0;  1 drivers
v0000028adb573b10_0 .net "M_Sample_clk", 0 0, v0000028adb54af40_0;  1 drivers
v0000028adb573570_0 .net "M_Shift_clk", 0 0, v0000028adb54b120_0;  1 drivers
v0000028adb574650_0 .net "Reg_write_en", 0 0, v0000028adb563670_0;  1 drivers
v0000028adb574970_0 .net8 "SCK", 0 0, RS_0000028adb580ec8;  alias, 2 drivers
v0000028adb573610_0 .net "SCK_in", 0 0, L_0000028adb5d0c00;  1 drivers
v0000028adb574e70_0 .net "SCK_out", 0 0, v0000028adb54aa40_0;  1 drivers
v0000028adb574dd0_0 .net "SPCR_in", 7 0, v0000028adb5cf230_0;  1 drivers
v0000028adb574ab0_0 .net "SPDR_From_user", 7 0, v0000028adb5d03e0_0;  1 drivers
v0000028adb5736b0_0 .net "SPDR_in", 7 0, L_0000028adb5401c0;  1 drivers
v0000028adb573ed0_0 .net "SPDR_out", 7 0, v0000028adb5721e0_0;  1 drivers
v0000028adb573bb0_0 .net "SPDR_rd_en", 0 0, v0000028adb562130_0;  1 drivers
v0000028adb574290_0 .net "SPDR_wr_en", 0 0, v0000028adb5633f0_0;  1 drivers
v0000028adb573c50_0 .net "SPE", 0 0, v0000028adb572f00_0;  1 drivers
v0000028adb5746f0_0 .net "SPIBR_in", 7 0, v0000028adb5d12e0_0;  1 drivers
v0000028adb575370_0 .net "SPIF", 0 0, v0000028adb5716a0_0;  alias, 1 drivers
v0000028adb573f70_0 .net "SPISR_in", 0 0, v0000028adb562950_0;  1 drivers
v0000028adb574470_0 .net "SPR", 2 0, L_0000028adb5d1420;  1 drivers
v0000028adb575190_0 .net8 "SS", 0 0, RS_0000028adb580568;  alias, 2 drivers
v0000028adb573cf0_0 .net "SS_master", 0 0, v0000028adb5d1100_0;  1 drivers
v0000028adb5743d0_0 .net "S_BaudRate", 0 0, v0000028adb542450_0;  1 drivers
v0000028adb5748d0_0 .net "S_Sample_clk", 0 0, L_0000028adb53fdd0;  1 drivers
v0000028adb574510_0 .net "S_Shift_clk", 0 0, L_0000028adb540850;  1 drivers
v0000028adb574010_0 .net "Sample_clk", 0 0, v0000028adb562bd0_0;  1 drivers
v0000028adb575230_0 .net "Shift_clk", 0 0, v0000028adb562c70_0;  1 drivers
v0000028adb5752d0_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  1 drivers
v0000028adb573d90_0 .net "control_BaudRate", 0 0, v0000028adb562d10_0;  1 drivers
v0000028adb573890_0 .net "counter", 2 0, v0000028adb562f90_0;  1 drivers
v0000028adb5734d0_0 .net "counter_enable", 0 0, v0000028adb5630d0_0;  1 drivers
v0000028adb573e30_0 .net "idle", 0 0, v0000028adb561ff0_0;  1 drivers
v0000028adb574f10_0 .net "rst", 0 0, v0000028adb5d1740_0;  1 drivers
v0000028adb574b50_0 .net "shifter_en", 0 0, v0000028adb5632b0_0;  1 drivers
v0000028adb574fb0_0 .net "start", 0 0, v0000028adb562b30_0;  1 drivers
S_0000028adb4f0930 .scope module, "u_BRG" "BRG" 3 61, 4 3 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_0000028adb555a00 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v0000028adb5638f0_0 .net "BaudRate", 0 0, L_0000028adb5d0fc0;  alias, 1 drivers
v0000028adb562db0_0 .net "SPR", 2 0, L_0000028adb5d1420;  alias, 1 drivers
L_0000028adb5d2088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000028adb563a30_0 .net/2u *"_ivl_0", 7 0, L_0000028adb5d2088;  1 drivers
v0000028adb562a90_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb5635d0_0 .net "clr", 0 0, L_0000028adb53ff20;  alias, 1 drivers
v0000028adb563710_0 .var "counter", 7 0;
v0000028adb562e50_0 .net "counterNext", 7 0, L_0000028adb5d1600;  1 drivers
v0000028adb5628b0_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
E_0000028adb555ac0/0 .event negedge, v0000028adb5628b0_0;
E_0000028adb555ac0/1 .event posedge, v0000028adb562a90_0;
E_0000028adb555ac0 .event/or E_0000028adb555ac0/0, E_0000028adb555ac0/1;
L_0000028adb5d1600 .arith/sum 8, v0000028adb563710_0, L_0000028adb5d2088;
L_0000028adb5d0fc0 .part/v v0000028adb563710_0, L_0000028adb5d1420, 1;
S_0000028adb4f7b00 .scope module, "u_Bit_counter" "Bit_counter" 3 89, 5 2 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v0000028adb5637b0_0 .net "BaudRate", 0 0, v0000028adb562d10_0;  alias, 1 drivers
v0000028adb562f90_0 .var "counter", 2 0;
v0000028adb563c10_0 .net "counter_enable", 0 0, v0000028adb5630d0_0;  alias, 1 drivers
v0000028adb5624f0_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
E_0000028adb556300/0 .event negedge, v0000028adb5628b0_0;
E_0000028adb556300/1 .event posedge, v0000028adb5637b0_0;
E_0000028adb556300 .event/or E_0000028adb556300/0, E_0000028adb556300/1;
S_0000028adb4f7c90 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 129, 6 4 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_0000028adb4f7e20 .param/l "Idle" 1 6 23, +C4<00000000000000000000000000000001>;
P_0000028adb4f7e58 .param/l "Run" 1 6 23, +C4<00000000000000000000000000000010>;
P_0000028adb4f7e90 .param/l "Start" 1 6 23, +C4<00000000000000000000000000000000>;
P_0000028adb4f7ec8 .param/l "Update" 1 6 23, +C4<00000000000000000000000000000011>;
L_0000028adb53fc10 .functor NOT 1, v0000028adb571b00_0, C4<0>, C4<0>, C4<0>;
L_0000028adb5400e0 .functor OR 1, L_0000028adb53fc10, RS_0000028adb580568, C4<0>, C4<0>;
L_0000028adb540310 .functor NOT 1, v0000028adb572f00_0, C4<0>, C4<0>, C4<0>;
L_0000028adb53ff20 .functor OR 1, L_0000028adb5400e0, L_0000028adb540310, C4<0>, C4<0>;
v0000028adb563ad0_0 .net "BRG_clr", 0 0, L_0000028adb53ff20;  alias, 1 drivers
v0000028adb563850_0 .net "MSTR", 0 0, v0000028adb571b00_0;  alias, 1 drivers
v0000028adb563670_0 .var "Reg_write_en", 0 0;
v0000028adb562130_0 .var "SPDR_rd_en", 0 0;
v0000028adb5633f0_0 .var "SPDR_wr_en", 0 0;
v0000028adb563210_0 .net "SPE", 0 0, v0000028adb572f00_0;  alias, 1 drivers
v0000028adb562950_0 .var "SPIF", 0 0;
v0000028adb562270_0 .net8 "SS", 0 0, RS_0000028adb580568;  alias, 2 drivers
v0000028adb5632b0_0 .var "Shifter_en", 0 0;
v0000028adb561f50_0 .net *"_ivl_0", 0 0, L_0000028adb53fc10;  1 drivers
v0000028adb563990_0 .net *"_ivl_2", 0 0, L_0000028adb5400e0;  1 drivers
v0000028adb563530_0 .net *"_ivl_4", 0 0, L_0000028adb540310;  1 drivers
v0000028adb563030_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb5621d0_0 .net "control_BaudRate", 0 0, v0000028adb562d10_0;  alias, 1 drivers
v0000028adb562770_0 .net "counter", 2 0, v0000028adb562f90_0;  alias, 1 drivers
v0000028adb5630d0_0 .var "counter_enable", 0 0;
v0000028adb562310_0 .var "current_state", 1 0;
v0000028adb561ff0_0 .var "idle", 0 0;
v0000028adb563350_0 .var "next_state", 1 0;
v0000028adb562810_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
v0000028adb562b30_0 .var "start", 0 0;
E_0000028adb555d40 .event anyedge, v0000028adb562310_0;
E_0000028adb556780 .event anyedge, v0000028adb562310_0, v0000028adb563210_0, v0000028adb562270_0, v0000028adb562f90_0;
S_0000028adb507860 .scope module, "u_Master_slave_select" "Master_slave_select" 3 111, 7 2 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "control_BaudRate";
    .port_info 11 /OUTPUT 1 "Shift_clk";
    .port_info 12 /OUTPUT 1 "Sample_clk";
v0000028adb5623b0_0 .net "BaudRate", 0 0, L_0000028adb5d0fc0;  alias, 1 drivers
v0000028adb563b70_0 .net "MSTR", 0 0, v0000028adb571b00_0;  alias, 1 drivers
v0000028adb562450_0 .var "M_BaudRate", 0 0;
v0000028adb5629f0_0 .net "M_Sample_clk", 0 0, v0000028adb54af40_0;  alias, 1 drivers
v0000028adb563cb0_0 .net "M_Shift_clk", 0 0, v0000028adb54b120_0;  alias, 1 drivers
v0000028adb562590_0 .net "S_BaudRate", 0 0, v0000028adb542450_0;  alias, 1 drivers
v0000028adb563d50_0 .net "S_Sample_clk", 0 0, L_0000028adb53fdd0;  alias, 1 drivers
v0000028adb561eb0_0 .net "S_Shift_clk", 0 0, L_0000028adb540850;  alias, 1 drivers
v0000028adb562bd0_0 .var "Sample_clk", 0 0;
v0000028adb562c70_0 .var "Shift_clk", 0 0;
v0000028adb562d10_0 .var "control_BaudRate", 0 0;
v0000028adb563490_0 .net "idle", 0 0, v0000028adb561ff0_0;  alias, 1 drivers
v0000028adb562090_0 .net "start", 0 0, v0000028adb562b30_0;  alias, 1 drivers
E_0000028adb557580/0 .event anyedge, v0000028adb563850_0, v0000028adb562b30_0, v0000028adb5638f0_0, v0000028adb563cb0_0;
E_0000028adb557580/1 .event anyedge, v0000028adb5629f0_0, v0000028adb562590_0, v0000028adb561eb0_0, v0000028adb563d50_0;
E_0000028adb557580 .event/or E_0000028adb557580/0, E_0000028adb557580/1;
S_0000028adb5079f0 .scope module, "u_Port_control_logic" "Port_control_logic" 3 171, 8 2 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_0000028adb540150 .functor NOT 1, v0000028adb571b00_0, C4<0>, C4<0>, C4<0>;
v0000028adb562630_0 .net "Data_in", 0 0, L_0000028adb5d00c0;  alias, 1 drivers
v0000028adb5626d0_0 .net "Data_out", 0 0, v0000028adb5720a0_0;  alias, 1 drivers
v0000028adb54c340_0 .net8 "MISO", 0 0, RS_0000028adb580e68;  alias, 2 drivers
v0000028adb54bee0_0 .net8 "MOSI", 0 0, RS_0000028adb580e98;  alias, 2 drivers
v0000028adb54a7c0_0 .net "MSTR", 0 0, v0000028adb571b00_0;  alias, 1 drivers
v0000028adb54b080_0 .net8 "SCK", 0 0, RS_0000028adb580ec8;  alias, 2 drivers
v0000028adb54acc0_0 .net "SCK_in", 0 0, L_0000028adb5d0c00;  alias, 1 drivers
v0000028adb54b3a0_0 .net "SCK_out", 0 0, v0000028adb54aa40_0;  alias, 1 drivers
v0000028adb54b760_0 .net8 "SS", 0 0, RS_0000028adb580568;  alias, 2 drivers
v0000028adb54ad60_0 .net "SS_master", 0 0, v0000028adb5d1100_0;  alias, 1 drivers
o0000028adb580f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000028adb54aea0_0 name=_ivl_0
o0000028adb580fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000028adb54b580_0 name=_ivl_12
o0000028adb580fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000028adb54c3e0_0 name=_ivl_16
o0000028adb581018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000028adb54b260_0 name=_ivl_20
v0000028adb54c200_0 .net *"_ivl_6", 0 0, L_0000028adb540150;  1 drivers
o0000028adb581078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000028adb54b620_0 name=_ivl_8
L_0000028adb5d0660 .functor MUXZ 1, o0000028adb580f88, v0000028adb5720a0_0, v0000028adb571b00_0, C4<>;
L_0000028adb5d00c0 .functor MUXZ 1, RS_0000028adb580e98, RS_0000028adb580e68, v0000028adb571b00_0, C4<>;
L_0000028adb5d1880 .functor MUXZ 1, o0000028adb581078, v0000028adb5720a0_0, L_0000028adb540150, C4<>;
L_0000028adb5d0200 .functor MUXZ 1, o0000028adb580fb8, v0000028adb5d1100_0, v0000028adb571b00_0, C4<>;
L_0000028adb5d02a0 .functor MUXZ 1, o0000028adb580fe8, v0000028adb54aa40_0, v0000028adb571b00_0, C4<>;
L_0000028adb5d0c00 .functor MUXZ 1, RS_0000028adb580ec8, o0000028adb581018, v0000028adb571b00_0, C4<>;
S_0000028adb4e72f0 .scope module, "u_SCK_control_master" "SCK_control_master" 3 189, 9 2 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v0000028adb54c0c0_0 .net "CPHA", 0 0, v0000028adb542630_0;  alias, 1 drivers
v0000028adb54a5e0_0 .net "CPOL", 0 0, v0000028adb572500_0;  alias, 1 drivers
v0000028adb54a900_0 .net "M_BaudRate", 0 0, v0000028adb562450_0;  alias, 1 drivers
v0000028adb54aa40_0 .var "SCK_out", 0 0;
v0000028adb54af40_0 .var "Sample_clk", 0 0;
v0000028adb54b120_0 .var "Shift_clk", 0 0;
v0000028adb54b4e0_0 .net "idle", 0 0, v0000028adb561ff0_0;  alias, 1 drivers
E_0000028adb556800 .event anyedge, v0000028adb561ff0_0, v0000028adb562450_0, v0000028adb54a5e0_0, v0000028adb54c0c0_0;
S_0000028adb4e7480 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 101, 10 2 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
L_0000028adb540620 .functor NOT 1, v0000028adb561ff0_0, C4<0>, C4<0>, C4<0>;
L_0000028adb540850 .functor AND 1, L_0000028adb540620, v0000028adb542450_0, C4<1>, C4<1>;
L_0000028adb540930 .functor NOT 1, v0000028adb561ff0_0, C4<0>, C4<0>, C4<0>;
L_0000028adb540a10 .functor NOT 1, v0000028adb542450_0, C4<0>, C4<0>, C4<0>;
L_0000028adb53fdd0 .functor AND 1, L_0000028adb540930, L_0000028adb540a10, C4<1>, C4<1>;
v0000028adb542090_0 .net "CPHA", 0 0, v0000028adb542630_0;  alias, 1 drivers
v0000028adb5423b0_0 .net "CPOL", 0 0, v0000028adb572500_0;  alias, 1 drivers
v0000028adb541e10_0 .net "SCK_in", 0 0, L_0000028adb5d0c00;  alias, 1 drivers
v0000028adb542450_0 .var "S_BaudRate", 0 0;
v0000028adb542810_0 .net "Sample_clk", 0 0, L_0000028adb53fdd0;  alias, 1 drivers
v0000028adb5429f0_0 .net "Shift_clk", 0 0, L_0000028adb540850;  alias, 1 drivers
v0000028adb541eb0_0 .net *"_ivl_0", 0 0, L_0000028adb540620;  1 drivers
v0000028adb542130_0 .net *"_ivl_4", 0 0, L_0000028adb540930;  1 drivers
v0000028adb542bd0_0 .net *"_ivl_6", 0 0, L_0000028adb540a10;  1 drivers
v0000028adb542590_0 .net "idle", 0 0, v0000028adb561ff0_0;  alias, 1 drivers
E_0000028adb5569c0 .event anyedge, v0000028adb54a5e0_0, v0000028adb54c0c0_0, v0000028adb54acc0_0, v0000028adb561ff0_0;
S_0000028adb4e4d10 .scope module, "u_SPCR" "SPCR" 3 201, 11 3 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v0000028adb542630_0 .var "CPHA", 0 0;
v0000028adb572500_0 .var "CPOL", 0 0;
v0000028adb571740_0 .var "LSBFE", 0 0;
v0000028adb571b00_0 .var "MSTR", 0 0;
v0000028adb5723c0_0 .net "SPCR_in", 7 0, v0000028adb5cf230_0;  alias, 1 drivers
v0000028adb572f00_0 .var "SPE", 0 0;
v0000028adb5717e0_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb5728c0_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
S_0000028adb4e4ea0 .scope module, "u_SPDR" "SPDR" 3 228, 12 2 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_0000028adb5401c0 .functor BUFZ 8, v0000028adb572320_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028adb572320_0 .var "SPDR", 7 0;
v0000028adb572960_0 .net "SPDR_From_user", 7 0, v0000028adb5d03e0_0;  alias, 1 drivers
v0000028adb571a60_0 .net "SPDR_in", 7 0, v0000028adb5721e0_0;  alias, 1 drivers
v0000028adb572460_0 .net "SPDR_out", 7 0, L_0000028adb5401c0;  alias, 1 drivers
v0000028adb572640_0 .net "SPDR_rd_en", 0 0, v0000028adb562130_0;  alias, 1 drivers
v0000028adb571ec0_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb572780_0 .net "en", 0 0, v0000028adb5633f0_0;  alias, 1 drivers
v0000028adb571f60_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
S_0000028adb4dd310 .scope module, "u_SPIBR" "SPIBR" 3 220, 13 1 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v0000028adb571d80_0 .net "SPIBR_in", 7 0, v0000028adb5d12e0_0;  alias, 1 drivers
v0000028adb5732c0_0 .net "SPR", 2 0, L_0000028adb5d1420;  alias, 1 drivers
v0000028adb571c40_0 .var "SPR0", 0 0;
v0000028adb571ce0_0 .var "SPR1", 0 0;
v0000028adb572000_0 .var "SPR2", 0 0;
v0000028adb571e20_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb572be0_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
L_0000028adb5d1420 .concat [ 1 1 1 0], v0000028adb571c40_0, v0000028adb571ce0_0, v0000028adb572000_0;
S_0000028adb4dd4a0 .scope module, "u_SPISR" "SPISR" 3 212, 14 3 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v0000028adb5716a0_0 .var "SPIF", 0 0;
v0000028adb571880_0 .net "SPISR_in", 0 0, v0000028adb562950_0;  alias, 1 drivers
v0000028adb573360_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb571560_0 .net "en", 0 0, v0000028adb563670_0;  alias, 1 drivers
v0000028adb5719c0_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
S_0000028adb4d7d60 .scope module, "u_Shifter" "Shifter" 3 71, 15 3 0, S_0000028adb4f07a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "Sample_clk";
    .port_info 2 /INPUT 1 "Shift_clk";
    .port_info 3 /INPUT 1 "Data_in";
    .port_info 4 /INPUT 1 "shifter_en";
    .port_info 5 /INPUT 1 "SPDR_wr_en";
    .port_info 6 /INPUT 1 "SPDR_rd_en";
    .port_info 7 /INPUT 8 "SPDR_in";
    .port_info 8 /OUTPUT 8 "SPDR_out";
    .port_info 9 /OUTPUT 1 "Data_out";
P_0000028adb556840 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v0000028adb571920_0 .net "Data_in", 0 0, L_0000028adb5d00c0;  alias, 1 drivers
v0000028adb5720a0_0 .var "Data_out", 0 0;
v0000028adb572140_0 .net "SPDR_in", 7 0, L_0000028adb5401c0;  alias, 1 drivers
v0000028adb5721e0_0 .var "SPDR_out", 7 0;
v0000028adb572280_0 .net "SPDR_rd_en", 0 0, v0000028adb562130_0;  alias, 1 drivers
v0000028adb5725a0_0 .net "SPDR_wr_en", 0 0, v0000028adb5633f0_0;  alias, 1 drivers
v0000028adb5714c0_0 .net "Sample_clk", 0 0, v0000028adb562bd0_0;  alias, 1 drivers
v0000028adb572fa0_0 .net "Shift_clk", 0 0, v0000028adb562c70_0;  alias, 1 drivers
v0000028adb573040_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
v0000028adb5726e0_0 .var "shifter_data", 7 0;
v0000028adb572a00_0 .var "shifter_data_reg", 7 0;
v0000028adb571ba0_0 .net "shifter_en", 0 0, v0000028adb5632b0_0;  alias, 1 drivers
E_0000028adb5571c0/0 .event anyedge, v0000028adb5633f0_0, v0000028adb572a00_0, v0000028adb562130_0, v0000028adb572460_0;
E_0000028adb5571c0/1 .event anyedge, v0000028adb562bd0_0;
E_0000028adb5571c0 .event/or E_0000028adb5571c0/0, E_0000028adb5571c0/1;
E_0000028adb556d40 .event posedge, v0000028adb562bd0_0;
E_0000028adb556b80/0 .event negedge, v0000028adb5628b0_0;
E_0000028adb556b80/1 .event posedge, v0000028adb562c70_0;
E_0000028adb556b80 .event/or E_0000028adb556b80/0, E_0000028adb556b80/1;
S_0000028adb4eb120 .scope module, "DUT_slave" "SPI_TOP" 2 29, 3 15 0, S_0000028adb5680f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_0000028adb556e40 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v0000028adb5cf410_0 .net "BRG_clr", 0 0, L_0000028adb57db30;  1 drivers
v0000028adb5ce150_0 .net "BaudRate", 0 0, L_0000028adb5d17e0;  1 drivers
v0000028adb5cea10_0 .net "CPHA", 0 0, v0000028adb5c81c0_0;  1 drivers
v0000028adb5cf9b0_0 .net "CPOL", 0 0, v0000028adb5c9de0_0;  1 drivers
v0000028adb5ce830_0 .net "Data_in", 0 0, L_0000028adb5d0ca0;  1 drivers
v0000028adb5cf730_0 .net "Data_out", 0 0, v0000028adb5c8d00_0;  1 drivers
v0000028adb5cfc30_0 .net "LSBFE", 0 0, v0000028adb5c9f20_0;  1 drivers
v0000028adb5cee70_0 .net8 "MISO", 0 0, RS_0000028adb580e68;  alias, 2 drivers
v0000028adb5ce3d0_0 .net8 "MOSI", 0 0, RS_0000028adb580e98;  alias, 2 drivers
v0000028adb5ce970_0 .net "MSTR", 0 0, v0000028adb5c97a0_0;  1 drivers
v0000028adb5cfa50_0 .net "M_BaudRate", 0 0, v0000028adb576020_0;  1 drivers
v0000028adb5cf7d0_0 .net "M_Sample_clk", 0 0, v0000028adb5772e0_0;  1 drivers
v0000028adb5cf370_0 .net "M_Shift_clk", 0 0, v0000028adb577380_0;  1 drivers
v0000028adb5cf550_0 .net "Reg_write_en", 0 0, v0000028adb574150_0;  1 drivers
v0000028adb5ce5b0_0 .net8 "SCK", 0 0, RS_0000028adb580ec8;  alias, 2 drivers
v0000028adb5cf4b0_0 .net "SCK_in", 0 0, L_0000028adb5d16a0;  1 drivers
v0000028adb5ceab0_0 .net "SCK_out", 0 0, v0000028adb576f20_0;  1 drivers
v0000028adb5cfd70_0 .net "SPCR_in", 7 0, v0000028adb5d1d80_0;  1 drivers
v0000028adb5cf050_0 .net "SPDR_From_user", 7 0, v0000028adb5d0160_0;  1 drivers
v0000028adb5cf870_0 .net "SPDR_in", 7 0, L_0000028adb57d900;  1 drivers
v0000028adb5ceb50_0 .net "SPDR_out", 7 0, v0000028adb5c8da0_0;  1 drivers
v0000028adb5cfaf0_0 .net "SPDR_rd_en", 0 0, v0000028adb574d30_0;  1 drivers
v0000028adb5ce790_0 .net "SPDR_wr_en", 0 0, v0000028adb5741f0_0;  1 drivers
v0000028adb5ce510_0 .net "SPE", 0 0, v0000028adb5c8a80_0;  1 drivers
L_0000028adb5d2160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000028adb5ce470_0 .net "SPIBR_in", 7 0, L_0000028adb5d2160;  1 drivers
v0000028adb5cf190_0 .net "SPIF", 0 0, v0000028adb5c8940_0;  alias, 1 drivers
v0000028adb5cfb90_0 .net "SPISR_in", 0 0, v0000028adb575800_0;  1 drivers
v0000028adb5cef10_0 .net "SPR", 2 0, L_0000028adb5d1a60;  1 drivers
v0000028adb5cf5f0_0 .net8 "SS", 0 0, RS_0000028adb580568;  alias, 2 drivers
L_0000028adb5d2118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028adb5ce650_0 .net "SS_master", 0 0, L_0000028adb5d2118;  1 drivers
v0000028adb5cfcd0_0 .net "S_BaudRate", 0 0, v0000028adb5c93e0_0;  1 drivers
v0000028adb5ce6f0_0 .net "S_Sample_clk", 0 0, L_0000028adb57d7b0;  1 drivers
v0000028adb5cfe10_0 .net "S_Shift_clk", 0 0, L_0000028adb4cae90;  1 drivers
v0000028adb5ce8d0_0 .net "Sample_clk", 0 0, v0000028adb577240_0;  1 drivers
v0000028adb5cebf0_0 .net "Shift_clk", 0 0, v0000028adb576700_0;  1 drivers
v0000028adb5cec90_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb5ced30_0 .net "control_BaudRate", 0 0, v0000028adb575c60_0;  1 drivers
v0000028adb5cfeb0_0 .net "counter", 2 0, v0000028adb574330_0;  1 drivers
v0000028adb5cf690_0 .net "counter_enable", 0 0, v0000028adb575d00_0;  1 drivers
v0000028adb5cf2d0_0 .net "idle", 0 0, v0000028adb5758a0_0;  1 drivers
v0000028adb5cedd0_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
v0000028adb5cf910_0 .net "shifter_en", 0 0, v0000028adb575ee0_0;  1 drivers
v0000028adb5cff50_0 .net "start", 0 0, v0000028adb576d40_0;  1 drivers
S_0000028adb4eb2b0 .scope module, "u_BRG" "BRG" 3 61, 4 3 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_0000028adb556680 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v0000028adb573750_0 .net "BaudRate", 0 0, L_0000028adb5d17e0;  alias, 1 drivers
v0000028adb575050_0 .net "SPR", 2 0, L_0000028adb5d1a60;  alias, 1 drivers
L_0000028adb5d20d0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000028adb5737f0_0 .net/2u *"_ivl_0", 7 0, L_0000028adb5d20d0;  1 drivers
v0000028adb5740b0_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb574790_0 .net "clr", 0 0, L_0000028adb57db30;  alias, 1 drivers
v0000028adb574bf0_0 .var "counter", 7 0;
v0000028adb573930_0 .net "counterNext", 7 0, L_0000028adb5d0d40;  1 drivers
v0000028adb574a10_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
L_0000028adb5d0d40 .arith/sum 8, v0000028adb574bf0_0, L_0000028adb5d20d0;
L_0000028adb5d17e0 .part/v v0000028adb574bf0_0, L_0000028adb5d1a60, 1;
S_0000028adb5c31f0 .scope module, "u_Bit_counter" "Bit_counter" 3 89, 5 2 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v0000028adb5739d0_0 .net "BaudRate", 0 0, v0000028adb575c60_0;  alias, 1 drivers
v0000028adb574330_0 .var "counter", 2 0;
v0000028adb5745b0_0 .net "counter_enable", 0 0, v0000028adb575d00_0;  alias, 1 drivers
v0000028adb574830_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
E_0000028adb556f00/0 .event negedge, v0000028adb5628b0_0;
E_0000028adb556f00/1 .event posedge, v0000028adb5739d0_0;
E_0000028adb556f00 .event/or E_0000028adb556f00/0, E_0000028adb556f00/1;
S_0000028adb5c3830 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 129, 6 4 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_0000028adb4eb440 .param/l "Idle" 1 6 23, +C4<00000000000000000000000000000001>;
P_0000028adb4eb478 .param/l "Run" 1 6 23, +C4<00000000000000000000000000000010>;
P_0000028adb4eb4b0 .param/l "Start" 1 6 23, +C4<00000000000000000000000000000000>;
P_0000028adb4eb4e8 .param/l "Update" 1 6 23, +C4<00000000000000000000000000000011>;
L_0000028adb57e070 .functor NOT 1, v0000028adb5c97a0_0, C4<0>, C4<0>, C4<0>;
L_0000028adb57d6d0 .functor OR 1, L_0000028adb57e070, RS_0000028adb580568, C4<0>, C4<0>;
L_0000028adb57d9e0 .functor NOT 1, v0000028adb5c8a80_0, C4<0>, C4<0>, C4<0>;
L_0000028adb57db30 .functor OR 1, L_0000028adb57d6d0, L_0000028adb57d9e0, C4<0>, C4<0>;
v0000028adb574c90_0 .net "BRG_clr", 0 0, L_0000028adb57db30;  alias, 1 drivers
v0000028adb573a70_0 .net "MSTR", 0 0, v0000028adb5c97a0_0;  alias, 1 drivers
v0000028adb574150_0 .var "Reg_write_en", 0 0;
v0000028adb574d30_0 .var "SPDR_rd_en", 0 0;
v0000028adb5741f0_0 .var "SPDR_wr_en", 0 0;
v0000028adb5750f0_0 .net "SPE", 0 0, v0000028adb5c8a80_0;  alias, 1 drivers
v0000028adb575800_0 .var "SPIF", 0 0;
v0000028adb575b20_0 .net8 "SS", 0 0, RS_0000028adb580568;  alias, 2 drivers
v0000028adb575ee0_0 .var "Shifter_en", 0 0;
v0000028adb575f80_0 .net *"_ivl_0", 0 0, L_0000028adb57e070;  1 drivers
v0000028adb575580_0 .net *"_ivl_2", 0 0, L_0000028adb57d6d0;  1 drivers
v0000028adb575620_0 .net *"_ivl_4", 0 0, L_0000028adb57d9e0;  1 drivers
v0000028adb5759e0_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb576ac0_0 .net "control_BaudRate", 0 0, v0000028adb575c60_0;  alias, 1 drivers
v0000028adb575da0_0 .net "counter", 2 0, v0000028adb574330_0;  alias, 1 drivers
v0000028adb575d00_0 .var "counter_enable", 0 0;
v0000028adb576480_0 .var "current_state", 1 0;
v0000028adb5758a0_0 .var "idle", 0 0;
v0000028adb575e40_0 .var "next_state", 1 0;
v0000028adb575a80_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
v0000028adb576d40_0 .var "start", 0 0;
E_0000028adb557200 .event anyedge, v0000028adb576480_0;
E_0000028adb556a00 .event anyedge, v0000028adb576480_0, v0000028adb5750f0_0, v0000028adb562270_0, v0000028adb574330_0;
S_0000028adb5c3060 .scope module, "u_Master_slave_select" "Master_slave_select" 3 111, 7 2 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "control_BaudRate";
    .port_info 11 /OUTPUT 1 "Shift_clk";
    .port_info 12 /OUTPUT 1 "Sample_clk";
v0000028adb5754e0_0 .net "BaudRate", 0 0, L_0000028adb5d17e0;  alias, 1 drivers
v0000028adb576520_0 .net "MSTR", 0 0, v0000028adb5c97a0_0;  alias, 1 drivers
v0000028adb576020_0 .var "M_BaudRate", 0 0;
v0000028adb5768e0_0 .net "M_Sample_clk", 0 0, v0000028adb5772e0_0;  alias, 1 drivers
v0000028adb575bc0_0 .net "M_Shift_clk", 0 0, v0000028adb577380_0;  alias, 1 drivers
v0000028adb576660_0 .net "S_BaudRate", 0 0, v0000028adb5c93e0_0;  alias, 1 drivers
v0000028adb576980_0 .net "S_Sample_clk", 0 0, L_0000028adb57d7b0;  alias, 1 drivers
v0000028adb5760c0_0 .net "S_Shift_clk", 0 0, L_0000028adb4cae90;  alias, 1 drivers
v0000028adb577240_0 .var "Sample_clk", 0 0;
v0000028adb576700_0 .var "Shift_clk", 0 0;
v0000028adb575c60_0 .var "control_BaudRate", 0 0;
v0000028adb5767a0_0 .net "idle", 0 0, v0000028adb5758a0_0;  alias, 1 drivers
v0000028adb577100_0 .net "start", 0 0, v0000028adb576d40_0;  alias, 1 drivers
E_0000028adb556a40/0 .event anyedge, v0000028adb573a70_0, v0000028adb576d40_0, v0000028adb573750_0, v0000028adb575bc0_0;
E_0000028adb556a40/1 .event anyedge, v0000028adb5768e0_0, v0000028adb576660_0, v0000028adb5760c0_0, v0000028adb576980_0;
E_0000028adb556a40 .event/or E_0000028adb556a40/0, E_0000028adb556a40/1;
S_0000028adb5c3ce0 .scope module, "u_Port_control_logic" "Port_control_logic" 3 171, 8 2 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_0000028adb57e2a0 .functor NOT 1, v0000028adb5c97a0_0, C4<0>, C4<0>, C4<0>;
v0000028adb5756c0_0 .net "Data_in", 0 0, L_0000028adb5d0ca0;  alias, 1 drivers
v0000028adb575940_0 .net "Data_out", 0 0, v0000028adb5c8d00_0;  alias, 1 drivers
v0000028adb576160_0 .net8 "MISO", 0 0, RS_0000028adb580e68;  alias, 2 drivers
v0000028adb576200_0 .net8 "MOSI", 0 0, RS_0000028adb580e98;  alias, 2 drivers
v0000028adb576fc0_0 .net "MSTR", 0 0, v0000028adb5c97a0_0;  alias, 1 drivers
v0000028adb576e80_0 .net8 "SCK", 0 0, RS_0000028adb580ec8;  alias, 2 drivers
v0000028adb5762a0_0 .net "SCK_in", 0 0, L_0000028adb5d16a0;  alias, 1 drivers
v0000028adb576340_0 .net "SCK_out", 0 0, v0000028adb576f20_0;  alias, 1 drivers
v0000028adb575760_0 .net8 "SS", 0 0, RS_0000028adb580568;  alias, 2 drivers
v0000028adb5765c0_0 .net "SS_master", 0 0, L_0000028adb5d2118;  alias, 1 drivers
o0000028adb582ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000028adb5763e0_0 name=_ivl_0
o0000028adb582f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000028adb576a20_0 name=_ivl_12
o0000028adb582f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000028adb5771a0_0 name=_ivl_16
o0000028adb582f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000028adb577060_0 name=_ivl_20
v0000028adb576840_0 .net *"_ivl_6", 0 0, L_0000028adb57e2a0;  1 drivers
o0000028adb582fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000028adb576b60_0 name=_ivl_8
L_0000028adb5d1920 .functor MUXZ 1, o0000028adb582ed8, v0000028adb5c8d00_0, v0000028adb5c97a0_0, C4<>;
L_0000028adb5d0ca0 .functor MUXZ 1, RS_0000028adb580e98, RS_0000028adb580e68, v0000028adb5c97a0_0, C4<>;
L_0000028adb5d08e0 .functor MUXZ 1, o0000028adb582fc8, v0000028adb5c8d00_0, L_0000028adb57e2a0, C4<>;
L_0000028adb5d1b00 .functor MUXZ 1, o0000028adb582f08, L_0000028adb5d2118, v0000028adb5c97a0_0, C4<>;
L_0000028adb5d1380 .functor MUXZ 1, o0000028adb582f38, v0000028adb576f20_0, v0000028adb5c97a0_0, C4<>;
L_0000028adb5d16a0 .functor MUXZ 1, RS_0000028adb580ec8, o0000028adb582f68, v0000028adb5c97a0_0, C4<>;
S_0000028adb5c3510 .scope module, "u_SCK_control_master" "SCK_control_master" 3 189, 9 2 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v0000028adb576c00_0 .net "CPHA", 0 0, v0000028adb5c81c0_0;  alias, 1 drivers
v0000028adb576ca0_0 .net "CPOL", 0 0, v0000028adb5c9de0_0;  alias, 1 drivers
v0000028adb576de0_0 .net "M_BaudRate", 0 0, v0000028adb576020_0;  alias, 1 drivers
v0000028adb576f20_0 .var "SCK_out", 0 0;
v0000028adb5772e0_0 .var "Sample_clk", 0 0;
v0000028adb577380_0 .var "Shift_clk", 0 0;
v0000028adb5c9c00_0 .net "idle", 0 0, v0000028adb5758a0_0;  alias, 1 drivers
E_0000028adb557040 .event anyedge, v0000028adb5758a0_0, v0000028adb576020_0, v0000028adb576ca0_0, v0000028adb576c00_0;
S_0000028adb5c3380 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 101, 10 2 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
L_0000028adb5402a0 .functor NOT 1, v0000028adb5758a0_0, C4<0>, C4<0>, C4<0>;
L_0000028adb4cae90 .functor AND 1, L_0000028adb5402a0, v0000028adb5c93e0_0, C4<1>, C4<1>;
L_0000028adb57d890 .functor NOT 1, v0000028adb5758a0_0, C4<0>, C4<0>, C4<0>;
L_0000028adb57dba0 .functor NOT 1, v0000028adb5c93e0_0, C4<0>, C4<0>, C4<0>;
L_0000028adb57d7b0 .functor AND 1, L_0000028adb57d890, L_0000028adb57dba0, C4<1>, C4<1>;
v0000028adb5c88a0_0 .net "CPHA", 0 0, v0000028adb5c81c0_0;  alias, 1 drivers
v0000028adb5c9d40_0 .net "CPOL", 0 0, v0000028adb5c9de0_0;  alias, 1 drivers
v0000028adb5c9e80_0 .net "SCK_in", 0 0, L_0000028adb5d16a0;  alias, 1 drivers
v0000028adb5c93e0_0 .var "S_BaudRate", 0 0;
v0000028adb5c92a0_0 .net "Sample_clk", 0 0, L_0000028adb57d7b0;  alias, 1 drivers
v0000028adb5c9480_0 .net "Shift_clk", 0 0, L_0000028adb4cae90;  alias, 1 drivers
v0000028adb5c9840_0 .net *"_ivl_0", 0 0, L_0000028adb5402a0;  1 drivers
v0000028adb5c9b60_0 .net *"_ivl_4", 0 0, L_0000028adb57d890;  1 drivers
v0000028adb5c8260_0 .net *"_ivl_6", 0 0, L_0000028adb57dba0;  1 drivers
v0000028adb5c95c0_0 .net "idle", 0 0, v0000028adb5758a0_0;  alias, 1 drivers
E_0000028adb556f40 .event anyedge, v0000028adb576ca0_0, v0000028adb576c00_0, v0000028adb5762a0_0, v0000028adb5758a0_0;
S_0000028adb5c3e70 .scope module, "u_SPCR" "SPCR" 3 201, 11 3 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v0000028adb5c81c0_0 .var "CPHA", 0 0;
v0000028adb5c9de0_0 .var "CPOL", 0 0;
v0000028adb5c9f20_0 .var "LSBFE", 0 0;
v0000028adb5c97a0_0 .var "MSTR", 0 0;
v0000028adb5c83a0_0 .net "SPCR_in", 7 0, v0000028adb5d1d80_0;  alias, 1 drivers
v0000028adb5c8a80_0 .var "SPE", 0 0;
v0000028adb5c8580_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb5c8760_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
S_0000028adb5c36a0 .scope module, "u_SPDR" "SPDR" 3 228, 12 2 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_0000028adb57d900 .functor BUFZ 8, v0000028adb5c8120_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028adb5c8120_0 .var "SPDR", 7 0;
v0000028adb5c9ca0_0 .net "SPDR_From_user", 7 0, v0000028adb5d0160_0;  alias, 1 drivers
v0000028adb5c9520_0 .net "SPDR_in", 7 0, v0000028adb5c8da0_0;  alias, 1 drivers
v0000028adb5c9020_0 .net "SPDR_out", 7 0, L_0000028adb57d900;  alias, 1 drivers
v0000028adb5c8f80_0 .net "SPDR_rd_en", 0 0, v0000028adb574d30_0;  alias, 1 drivers
v0000028adb5c9160_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb5c86c0_0 .net "en", 0 0, v0000028adb5741f0_0;  alias, 1 drivers
v0000028adb5c8bc0_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
S_0000028adb5c39c0 .scope module, "u_SPIBR" "SPIBR" 3 220, 13 1 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v0000028adb5c9980_0 .net "SPIBR_in", 7 0, L_0000028adb5d2160;  alias, 1 drivers
v0000028adb5c8080_0 .net "SPR", 2 0, L_0000028adb5d1a60;  alias, 1 drivers
v0000028adb5c8300_0 .var "SPR0", 0 0;
v0000028adb5c8440_0 .var "SPR1", 0 0;
v0000028adb5c8800_0 .var "SPR2", 0 0;
v0000028adb5c8b20_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb5c9340_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
L_0000028adb5d1a60 .concat [ 1 1 1 0], v0000028adb5c8300_0, v0000028adb5c8440_0, v0000028adb5c8800_0;
S_0000028adb5c3b50 .scope module, "u_SPISR" "SPISR" 3 212, 14 3 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v0000028adb5c8940_0 .var "SPIF", 0 0;
v0000028adb5c84e0_0 .net "SPISR_in", 0 0, v0000028adb575800_0;  alias, 1 drivers
v0000028adb5c89e0_0 .net "clk", 0 0, v0000028adb5d1ec0_0;  alias, 1 drivers
v0000028adb5c90c0_0 .net "en", 0 0, v0000028adb574150_0;  alias, 1 drivers
v0000028adb5c8620_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
S_0000028adb5cd1d0 .scope module, "u_Shifter" "Shifter" 3 71, 15 3 0, S_0000028adb4eb120;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "Sample_clk";
    .port_info 2 /INPUT 1 "Shift_clk";
    .port_info 3 /INPUT 1 "Data_in";
    .port_info 4 /INPUT 1 "shifter_en";
    .port_info 5 /INPUT 1 "SPDR_wr_en";
    .port_info 6 /INPUT 1 "SPDR_rd_en";
    .port_info 7 /INPUT 8 "SPDR_in";
    .port_info 8 /OUTPUT 8 "SPDR_out";
    .port_info 9 /OUTPUT 1 "Data_out";
P_0000028adb556fc0 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v0000028adb5c8c60_0 .net "Data_in", 0 0, L_0000028adb5d0ca0;  alias, 1 drivers
v0000028adb5c8d00_0 .var "Data_out", 0 0;
v0000028adb5c9ac0_0 .net "SPDR_in", 7 0, L_0000028adb57d900;  alias, 1 drivers
v0000028adb5c8da0_0 .var "SPDR_out", 7 0;
v0000028adb5c8e40_0 .net "SPDR_rd_en", 0 0, v0000028adb574d30_0;  alias, 1 drivers
v0000028adb5c8ee0_0 .net "SPDR_wr_en", 0 0, v0000028adb5741f0_0;  alias, 1 drivers
v0000028adb5c9a20_0 .net "Sample_clk", 0 0, v0000028adb577240_0;  alias, 1 drivers
v0000028adb5c9200_0 .net "Shift_clk", 0 0, v0000028adb576700_0;  alias, 1 drivers
v0000028adb5c98e0_0 .net "rst", 0 0, v0000028adb5d1740_0;  alias, 1 drivers
v0000028adb5c9660_0 .var "shifter_data", 7 0;
v0000028adb5c9700_0 .var "shifter_data_reg", 7 0;
v0000028adb5cf0f0_0 .net "shifter_en", 0 0, v0000028adb575ee0_0;  alias, 1 drivers
E_0000028adb556a80/0 .event anyedge, v0000028adb5741f0_0, v0000028adb5c9700_0, v0000028adb574d30_0, v0000028adb5c9020_0;
E_0000028adb556a80/1 .event anyedge, v0000028adb577240_0;
E_0000028adb556a80 .event/or E_0000028adb556a80/0, E_0000028adb556a80/1;
E_0000028adb557540 .event posedge, v0000028adb577240_0;
E_0000028adb556c40/0 .event negedge, v0000028adb5628b0_0;
E_0000028adb556c40/1 .event posedge, v0000028adb576700_0;
E_0000028adb556c40 .event/or E_0000028adb556c40/0, E_0000028adb556c40/1;
S_0000028adb5cc550 .scope task, "expect_master" "expect_master" 2 105, 2 105 0, S_0000028adb5680f0;
 .timescale -9 -10;
v0000028adb5ce1f0_0 .var "exp_SPDR", 7 0;
TD_SPI_TB.expect_master ;
    %load/vec4 v0000028adb572320_0;
    %load/vec4 v0000028adb5ce1f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 107 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 108 "$display", "time=%0d: Master SPDR is 0x%h and should be 0x%h", $time, v0000028adb572320_0, v0000028adb5ce1f0_0 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 113 "$display", "time=%0d: \011 SUCCESS: \011 Master SPDR is \011 0x%h \011 and wanted value is \011 0x%h", $time, v0000028adb572320_0, v0000028adb5ce1f0_0 {0 0 0};
T_0.1 ;
    %end;
S_0000028adb5cd4f0 .scope task, "expect_slave" "expect_slave" 2 117, 2 117 0, S_0000028adb5680f0;
 .timescale -9 -10;
v0000028adb5ce290_0 .var "exp_SPDR", 7 0;
TD_SPI_TB.expect_slave ;
    %load/vec4 v0000028adb5c8120_0;
    %load/vec4 v0000028adb5ce290_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 119 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 120 "$display", "time=%0d: Slave SPDR is 0x%h and should be 0x%h", $time, v0000028adb5c8120_0, v0000028adb5ce290_0 {0 0 0};
    %vpi_call 2 122 "$finish" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 125 "$display", "time=%0d: \011 SUCCESS:  \011  Slave SPDR is \011 0x%h \011 and wanted value is \011 0x%h", $time, v0000028adb5c8120_0, v0000028adb5ce290_0 {0 0 0};
T_1.3 ;
    %end;
    .scope S_0000028adb4f0930;
T_2 ;
    %wait E_0000028adb555ac0;
    %load/vec4 v0000028adb5628b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028adb563710_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028adb5635d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028adb563710_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000028adb562e50_0;
    %assign/vec4 v0000028adb563710_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028adb4d7d60;
T_3 ;
    %wait E_0000028adb556b80;
    %load/vec4 v0000028adb573040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5720a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028adb571ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000028adb5726e0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000028adb5720a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028adb4d7d60;
T_4 ;
    %wait E_0000028adb556d40;
    %load/vec4 v0000028adb5726e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000028adb571920_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028adb572a00_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028adb4d7d60;
T_5 ;
    %wait E_0000028adb5571c0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028adb5721e0_0, 0, 8;
    %load/vec4 v0000028adb5725a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000028adb572a00_0;
    %store/vec4 v0000028adb5721e0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028adb572280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000028adb572140_0;
    %store/vec4 v0000028adb5726e0_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000028adb5714c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000028adb572a00_0;
    %store/vec4 v0000028adb5726e0_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028adb4f7b00;
T_6 ;
    %wait E_0000028adb556300;
    %load/vec4 v0000028adb5624f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028adb562f90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028adb563c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000028adb562f90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000028adb562f90_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028adb4e7480;
T_7 ;
    %wait E_0000028adb5569c0;
    %load/vec4 v0000028adb5423b0_0;
    %load/vec4 v0000028adb542090_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000028adb541e10_0;
    %store/vec4 v0000028adb542450_0, 0, 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000028adb542590_0;
    %nor/r;
    %load/vec4 v0000028adb541e10_0;
    %nor/r;
    %and;
    %store/vec4 v0000028adb542450_0, 0, 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000028adb541e10_0;
    %nor/r;
    %store/vec4 v0000028adb542450_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000028adb542590_0;
    %load/vec4 v0000028adb541e10_0;
    %or;
    %store/vec4 v0000028adb542450_0, 0, 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028adb507860;
T_8 ;
    %wait E_0000028adb557580;
    %load/vec4 v0000028adb563b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000028adb562090_0;
    %inv;
    %load/vec4 v0000028adb5623b0_0;
    %inv;
    %and;
    %store/vec4 v0000028adb562450_0, 0, 1;
    %load/vec4 v0000028adb5623b0_0;
    %inv;
    %store/vec4 v0000028adb562d10_0, 0, 1;
    %load/vec4 v0000028adb563cb0_0;
    %store/vec4 v0000028adb562c70_0, 0, 1;
    %load/vec4 v0000028adb5629f0_0;
    %store/vec4 v0000028adb562bd0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028adb563b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb562450_0, 0, 1;
    %load/vec4 v0000028adb562590_0;
    %store/vec4 v0000028adb562d10_0, 0, 1;
    %load/vec4 v0000028adb561eb0_0;
    %store/vec4 v0000028adb562c70_0, 0, 1;
    %load/vec4 v0000028adb563d50_0;
    %store/vec4 v0000028adb562bd0_0, 0, 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000028adb4f7c90;
T_9 ;
    %wait E_0000028adb556300;
    %load/vec4 v0000028adb562810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028adb562310_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000028adb563350_0;
    %assign/vec4 v0000028adb562310_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028adb4f7c90;
T_10 ;
    %wait E_0000028adb556780;
    %load/vec4 v0000028adb562310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0000028adb563210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028adb563350_0, 0, 2;
T_10.5 ;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000028adb562270_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.9, 9;
    %load/vec4 v0000028adb563210_0;
    %and;
T_10.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028adb563350_0, 0, 2;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028adb563350_0, 0, 2;
T_10.8 ;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000028adb562770_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028adb563350_0, 0, 2;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028adb563350_0, 0, 2;
T_10.11 ;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028adb563350_0, 0, 2;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028adb4f7c90;
T_11 ;
    %wait E_0000028adb555d40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb561ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb562130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb5633f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb5632b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb562950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb563670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb5630d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb562b30_0, 0, 1;
    %load/vec4 v0000028adb562310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb562b30_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb561ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb562130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb563670_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb5632b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb5630d0_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb561ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb5633f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb562950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb563670_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000028adb4e72f0;
T_12 ;
    %wait E_0000028adb556800;
    %load/vec4 v0000028adb54b4e0_0;
    %nor/r;
    %load/vec4 v0000028adb54a900_0;
    %nor/r;
    %and;
    %store/vec4 v0000028adb54af40_0, 0, 1;
    %load/vec4 v0000028adb54b4e0_0;
    %nor/r;
    %load/vec4 v0000028adb54a900_0;
    %and;
    %store/vec4 v0000028adb54b120_0, 0, 1;
    %load/vec4 v0000028adb54a5e0_0;
    %load/vec4 v0000028adb54c0c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0000028adb54a900_0;
    %store/vec4 v0000028adb54aa40_0, 0, 1;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0000028adb54b4e0_0;
    %nor/r;
    %load/vec4 v0000028adb54a900_0;
    %nor/r;
    %and;
    %store/vec4 v0000028adb54aa40_0, 0, 1;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0000028adb54a900_0;
    %nor/r;
    %store/vec4 v0000028adb54aa40_0, 0, 1;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0000028adb54b4e0_0;
    %load/vec4 v0000028adb54a900_0;
    %or;
    %store/vec4 v0000028adb54aa40_0, 0, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000028adb4e4d10;
T_13 ;
    %wait E_0000028adb555ac0;
    %load/vec4 v0000028adb5728c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb572f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb571b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb572500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb542630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb571740_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000028adb5723c0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000028adb572f00_0, 0;
    %load/vec4 v0000028adb5723c0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000028adb571b00_0, 0;
    %load/vec4 v0000028adb5723c0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0000028adb572500_0, 0;
    %load/vec4 v0000028adb5723c0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000028adb542630_0, 0;
    %load/vec4 v0000028adb5723c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000028adb571740_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000028adb4dd4a0;
T_14 ;
    %wait E_0000028adb555ac0;
    %load/vec4 v0000028adb5719c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5716a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000028adb571560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000028adb571880_0;
    %assign/vec4 v0000028adb5716a0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000028adb5716a0_0;
    %assign/vec4 v0000028adb5716a0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000028adb4dd310;
T_15 ;
    %wait E_0000028adb555ac0;
    %load/vec4 v0000028adb572be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb571c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028adb571ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb572000_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000028adb571d80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000028adb571c40_0, 0;
    %load/vec4 v0000028adb571d80_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000028adb571ce0_0, 0;
    %load/vec4 v0000028adb571d80_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000028adb572000_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000028adb4e4ea0;
T_16 ;
    %wait E_0000028adb555ac0;
    %load/vec4 v0000028adb571f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028adb572320_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000028adb572780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000028adb571a60_0;
    %assign/vec4 v0000028adb572320_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000028adb572640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0000028adb572960_0;
    %assign/vec4 v0000028adb572320_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0000028adb572460_0;
    %assign/vec4 v0000028adb572320_0, 0;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000028adb4eb2b0;
T_17 ;
    %wait E_0000028adb555ac0;
    %load/vec4 v0000028adb574a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028adb574bf0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000028adb574790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028adb574bf0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000028adb573930_0;
    %assign/vec4 v0000028adb574bf0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000028adb5cd1d0;
T_18 ;
    %wait E_0000028adb556c40;
    %load/vec4 v0000028adb5c98e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5c8d00_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000028adb5cf0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000028adb5c9660_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000028adb5c8d00_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000028adb5cd1d0;
T_19 ;
    %wait E_0000028adb557540;
    %load/vec4 v0000028adb5c9660_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000028adb5c8c60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000028adb5c9700_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0000028adb5cd1d0;
T_20 ;
    %wait E_0000028adb556a80;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028adb5c8da0_0, 0, 8;
    %load/vec4 v0000028adb5c8ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000028adb5c9700_0;
    %store/vec4 v0000028adb5c8da0_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000028adb5c8e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000028adb5c9ac0_0;
    %store/vec4 v0000028adb5c9660_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0000028adb5c9a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0000028adb5c9700_0;
    %store/vec4 v0000028adb5c9660_0, 0, 8;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000028adb5c31f0;
T_21 ;
    %wait E_0000028adb556f00;
    %load/vec4 v0000028adb574830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028adb574330_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000028adb5745b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000028adb574330_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000028adb574330_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000028adb5c3380;
T_22 ;
    %wait E_0000028adb556f40;
    %load/vec4 v0000028adb5c9d40_0;
    %load/vec4 v0000028adb5c88a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0000028adb5c9e80_0;
    %store/vec4 v0000028adb5c93e0_0, 0, 1;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0000028adb5c95c0_0;
    %nor/r;
    %load/vec4 v0000028adb5c9e80_0;
    %nor/r;
    %and;
    %store/vec4 v0000028adb5c93e0_0, 0, 1;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0000028adb5c9e80_0;
    %nor/r;
    %store/vec4 v0000028adb5c93e0_0, 0, 1;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v0000028adb5c95c0_0;
    %load/vec4 v0000028adb5c9e80_0;
    %or;
    %store/vec4 v0000028adb5c93e0_0, 0, 1;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000028adb5c3060;
T_23 ;
    %wait E_0000028adb556a40;
    %load/vec4 v0000028adb576520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000028adb577100_0;
    %inv;
    %load/vec4 v0000028adb5754e0_0;
    %inv;
    %and;
    %store/vec4 v0000028adb576020_0, 0, 1;
    %load/vec4 v0000028adb5754e0_0;
    %inv;
    %store/vec4 v0000028adb575c60_0, 0, 1;
    %load/vec4 v0000028adb575bc0_0;
    %store/vec4 v0000028adb576700_0, 0, 1;
    %load/vec4 v0000028adb5768e0_0;
    %store/vec4 v0000028adb577240_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000028adb576520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb576020_0, 0, 1;
    %load/vec4 v0000028adb576660_0;
    %store/vec4 v0000028adb575c60_0, 0, 1;
    %load/vec4 v0000028adb5760c0_0;
    %store/vec4 v0000028adb576700_0, 0, 1;
    %load/vec4 v0000028adb576980_0;
    %store/vec4 v0000028adb577240_0, 0, 1;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000028adb5c3830;
T_24 ;
    %wait E_0000028adb556f00;
    %load/vec4 v0000028adb575a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028adb576480_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000028adb575e40_0;
    %assign/vec4 v0000028adb576480_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000028adb5c3830;
T_25 ;
    %wait E_0000028adb556a00;
    %load/vec4 v0000028adb576480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0000028adb5750f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028adb575e40_0, 0, 2;
T_25.5 ;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0000028adb575b20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.9, 9;
    %load/vec4 v0000028adb5750f0_0;
    %and;
T_25.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028adb575e40_0, 0, 2;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028adb575e40_0, 0, 2;
T_25.8 ;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0000028adb575da0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_25.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028adb575e40_0, 0, 2;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028adb575e40_0, 0, 2;
T_25.11 ;
    %jmp T_25.4;
T_25.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028adb575e40_0, 0, 2;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000028adb5c3830;
T_26 ;
    %wait E_0000028adb557200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb5758a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb574d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb5741f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb575ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb575800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb574150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb575d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb576d40_0, 0, 1;
    %load/vec4 v0000028adb576480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb576d40_0, 0, 1;
    %jmp T_26.4;
T_26.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb5758a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb574d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb574150_0, 0, 1;
    %jmp T_26.4;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb575ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb575d00_0, 0, 1;
    %jmp T_26.4;
T_26.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb5758a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb5741f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb575800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb574150_0, 0, 1;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000028adb5c3510;
T_27 ;
    %wait E_0000028adb557040;
    %load/vec4 v0000028adb5c9c00_0;
    %nor/r;
    %load/vec4 v0000028adb576de0_0;
    %nor/r;
    %and;
    %store/vec4 v0000028adb5772e0_0, 0, 1;
    %load/vec4 v0000028adb5c9c00_0;
    %nor/r;
    %load/vec4 v0000028adb576de0_0;
    %and;
    %store/vec4 v0000028adb577380_0, 0, 1;
    %load/vec4 v0000028adb576ca0_0;
    %load/vec4 v0000028adb576c00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %load/vec4 v0000028adb576de0_0;
    %store/vec4 v0000028adb576f20_0, 0, 1;
    %jmp T_27.4;
T_27.1 ;
    %load/vec4 v0000028adb5c9c00_0;
    %nor/r;
    %load/vec4 v0000028adb576de0_0;
    %nor/r;
    %and;
    %store/vec4 v0000028adb576f20_0, 0, 1;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0000028adb576de0_0;
    %nor/r;
    %store/vec4 v0000028adb576f20_0, 0, 1;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0000028adb5c9c00_0;
    %load/vec4 v0000028adb576de0_0;
    %or;
    %store/vec4 v0000028adb576f20_0, 0, 1;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000028adb5c3e70;
T_28 ;
    %wait E_0000028adb555ac0;
    %load/vec4 v0000028adb5c8760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5c8a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5c97a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5c9de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5c81c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5c9f20_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000028adb5c83a0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000028adb5c8a80_0, 0;
    %load/vec4 v0000028adb5c83a0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000028adb5c97a0_0, 0;
    %load/vec4 v0000028adb5c83a0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0000028adb5c9de0_0, 0;
    %load/vec4 v0000028adb5c83a0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000028adb5c81c0_0, 0;
    %load/vec4 v0000028adb5c83a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000028adb5c9f20_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000028adb5c3b50;
T_29 ;
    %wait E_0000028adb555ac0;
    %load/vec4 v0000028adb5c8620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5c8940_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000028adb5c90c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000028adb5c84e0_0;
    %assign/vec4 v0000028adb5c8940_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0000028adb5c8940_0;
    %assign/vec4 v0000028adb5c8940_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000028adb5c39c0;
T_30 ;
    %wait E_0000028adb555ac0;
    %load/vec4 v0000028adb5c9340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5c8300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028adb5c8440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028adb5c8800_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000028adb5c9980_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000028adb5c8300_0, 0;
    %load/vec4 v0000028adb5c9980_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000028adb5c8440_0, 0;
    %load/vec4 v0000028adb5c9980_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000028adb5c8800_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000028adb5c36a0;
T_31 ;
    %wait E_0000028adb555ac0;
    %load/vec4 v0000028adb5c8bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028adb5c8120_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000028adb5c86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000028adb5c9520_0;
    %assign/vec4 v0000028adb5c8120_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0000028adb5c8f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0000028adb5c9ca0_0;
    %assign/vec4 v0000028adb5c8120_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0000028adb5c9020_0;
    %assign/vec4 v0000028adb5c8120_0, 0;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000028adb5680f0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb5d1740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb5d1ec0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000028adb5680f0;
T_33 ;
    %delay 50, 0;
    %load/vec4 v0000028adb5d1ec0_0;
    %inv;
    %store/vec4 v0000028adb5d1ec0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000028adb5680f0;
T_34 ;
    %vpi_call 2 46 "$dumpfile", "dump2.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb5d1740_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028adb5d1740_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000028adb5d0160_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000028adb5d03e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028adb5d1100_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000028adb5d12e0_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 179, 163, 8;
    %store/vec4 v0000028adb5cf230_0, 0, 8;
    %pushi/vec4 163, 163, 8;
    %store/vec4 v0000028adb5d1d80_0, 0, 8;
    %pushi/vec4 227, 163, 8;
    %store/vec4 v0000028adb5d1d80_0, 0, 8;
    %pushi/vec4 243, 163, 8;
    %store/vec4 v0000028adb5cf230_0, 0, 8;
    %delay 7300, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000028adb5ce1f0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000028adb5cc550;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000028adb5ce290_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000028adb5cd4f0;
    %join;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0000028adb5d03e0_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000028adb5d0160_0, 0, 8;
    %delay 8000, 0;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000028adb5ce1f0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000028adb5cc550;
    %join;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0000028adb5ce290_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000028adb5cd4f0;
    %join;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0000028adb5d03e0_0, 0, 8;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v0000028adb5d0160_0, 0, 8;
    %delay 8000, 0;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v0000028adb5ce1f0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000028adb5cc550;
    %join;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0000028adb5ce290_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000028adb5cd4f0;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0000028adb5d03e0_0, 0, 8;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v0000028adb5d0160_0, 0, 8;
    %delay 8000, 0;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v0000028adb5ce1f0_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000028adb5cc550;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0000028adb5ce290_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000028adb5cd4f0;
    %join;
    %vpi_call 2 100 "$display", "TEST PASSED!" {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "TestBench_v2.v";
    "./../TOP/SPI_TOP.v";
    "./../BaudRateGenerator/BRG.v";
    "./../Bit_counter\Bit_counter.v";
    "./../Master_Slave_controller\Master_Slave_controller.v";
    "./../Master_Slave_controller\Master_slave_select.v";
    "./../Port_control_logic\Port_control_logic.v";
    "./../SCK_control\SCK_control_master.v";
    "./../SCK_control\SCK_control_slave.v";
    "./../Registers\SPCR.v";
    "./../Registers\SPDR.v";
    "./../Registers\SPIBR.v";
    "./../Registers\SPISR.v";
    "./../Shifter\Shifter.v";
