INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/AND2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND2
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/NOT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NOT1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/OR4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR4
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/mux_16_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_16_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/mux_16_to_1_x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_16_to_1_x8
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/mux_4_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_4_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/mux_16_to_1x8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_16_to_1_x8_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/mux_16_to_1x8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_16_to_1_x8_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/mux_16_to_1_x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_16_to_1_x8
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/D_flip_flop_w_async_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/OR2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR2
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/SR_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SR_latch
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/XOR2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XOR2
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
ERROR: [VRFC 10-1412] syntax error near ' [/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd:60]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd:12]
INFO: [VRFC 10-240] VHDL file /zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/D_flip_flop_w_async_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd:51]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd:9]
INFO: [VRFC 10-240] VHDL file /zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/D_flip_flop_w_async_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_flip_flop_w_async_reset_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/MUX16x1x8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX16x8x1_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/MUX16x8x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX16x8x1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/MUX16x8x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX16x8x1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/MUX16x1x8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX16x8x1_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/8bit_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/D_flip_flop_w_async_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/DestinationDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DestinationDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/RegisterR16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterR16
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/RegsiterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/MUX16x8x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX16x1x8
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/RegsiterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/DestinationDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DestinationDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/AND2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND2
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/MUX16x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX16x1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/MUX16x1x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX16x1x8
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/MUX2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2x1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX4x1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU/new/NOT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NOT1
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/OR2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR2
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU/new/decoder_2_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU/new/decoder_2_4_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2_4_enable
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU/new/decoder_4_16_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DestinationDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU/new/decoder_4_16_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DestinationDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/RegsiterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/RegisterFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegsiterFile_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/8bit_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/D_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_ff_arst
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_ff_arst_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_flip_flop_w_async_reset_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_ff_arst_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_ff_arst_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/D_ff_arst_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_ff_arst_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/D_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_ff_arst
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
ERROR: [VRFC 10-91] int_ir is not declared [/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd:81]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd:45]
INFO: [VRFC 10-240] VHDL file /zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/5f/5/155462/MCU project/PWA/PWA.srcs/sim_1/new/InstructionDecoderController_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionDecoderController_tb
