Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Mar  8 13:32:04 2024
| Host         : Jorbis-Zenbook running 64-bit Arch Linux
| Command      : report_methodology -file lab4_methodology_drc_routed.rpt -pb lab4_methodology_drc_routed.pb -rpx lab4_methodology_drc_routed.rpx
| Design       : lab4
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 12
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 12         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on an_n[0] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on an_n[1] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an_n[2] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an_n[3] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on segs_n[0] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on segs_n[1] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on segs_n[2] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on segs_n[3] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on segs_n[4] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on segs_n[5] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on segs_n[6] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on segs_n[7] relative to the rising and/or falling clock edge(s) of sysClk.
Related violations: <none>


