[15:20:00.229] <TB1>     INFO: *** Welcome to pxar ***
[15:20:00.229] <TB1>     INFO: *** Today: 2016/06/09
[15:20:00.237] <TB1>     INFO: *** Version: b2a7-dirty
[15:20:00.237] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C15.dat
[15:20:00.238] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:20:00.238] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//defaultMaskFile.dat
[15:20:00.238] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters_C15.dat
[15:20:00.315] <TB1>     INFO:         clk: 4
[15:20:00.315] <TB1>     INFO:         ctr: 4
[15:20:00.315] <TB1>     INFO:         sda: 19
[15:20:00.315] <TB1>     INFO:         tin: 9
[15:20:00.315] <TB1>     INFO:         level: 15
[15:20:00.315] <TB1>     INFO:         triggerdelay: 0
[15:20:00.315] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:20:00.315] <TB1>     INFO: Log level: DEBUG
[15:20:00.325] <TB1>     INFO: Found DTB DTB_WRECOM
[15:20:00.342] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[15:20:00.345] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[15:20:00.348] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[15:20:01.905] <TB1>     INFO: DUT info: 
[15:20:01.905] <TB1>     INFO: The DUT currently contains the following objects:
[15:20:01.905] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:20:01.905] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[15:20:01.905] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[15:20:01.905] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:20:01.906] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:20:01.906] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:20:01.906] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:20:01.906] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:20:01.906] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:20:01.906] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:20:01.906] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:20:01.906] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:01.906] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:20:01.907] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:20:01.908] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:20:01.909] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:20:01.927] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28504064
[15:20:01.928] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2022f90
[15:20:01.928] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1f99770
[15:20:01.928] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fabbdd94010
[15:20:01.928] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fabc3fff510
[15:20:01.928] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28569600 fPxarMemory = 0x7fabbdd94010
[15:20:01.929] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 361.8mA
[15:20:01.930] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[15:20:01.930] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.2 C
[15:20:01.930] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:20:02.330] <TB1>     INFO: enter 'restricted' command line mode
[15:20:02.331] <TB1>     INFO: enter test to run
[15:20:02.331] <TB1>     INFO:   test: FPIXTest no parameter change
[15:20:02.331] <TB1>     INFO:   running: fpixtest
[15:20:02.331] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:20:02.334] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:20:02.334] <TB1>     INFO: ######################################################################
[15:20:02.334] <TB1>     INFO: PixTestFPIXTest::doTest()
[15:20:02.334] <TB1>     INFO: ######################################################################
[15:20:02.338] <TB1>     INFO: ######################################################################
[15:20:02.338] <TB1>     INFO: PixTestPretest::doTest()
[15:20:02.338] <TB1>     INFO: ######################################################################
[15:20:02.340] <TB1>     INFO:    ----------------------------------------------------------------------
[15:20:02.340] <TB1>     INFO:    PixTestPretest::programROC() 
[15:20:02.340] <TB1>     INFO:    ----------------------------------------------------------------------
[15:20:20.358] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:20:20.358] <TB1>     INFO: IA differences per ROC:  18.5 17.7 20.9 17.7 16.1 16.9 19.3 16.9 17.7 19.3 20.1 18.5 16.9 18.5 16.9 17.7
[15:20:20.426] <TB1>     INFO:    ----------------------------------------------------------------------
[15:20:20.426] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:20:20.426] <TB1>     INFO:    ----------------------------------------------------------------------
[15:20:20.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[15:20:20.630] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.7188 mA
[15:20:20.730] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  80 Ia 24.5188 mA
[15:20:20.831] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 23.7188 mA
[15:20:20.932] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 24.5188 mA
[15:20:21.033] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.7188 mA
[15:20:21.133] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 24.5188 mA
[15:20:21.234] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 23.7188 mA
[15:20:21.335] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 24.5188 mA
[15:20:21.435] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.7188 mA
[15:20:21.536] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 24.5188 mA
[15:20:21.637] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  78 Ia 23.7188 mA
[15:20:21.737] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 24.5188 mA
[15:20:21.839] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1188 mA
[15:20:21.940] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.5188 mA
[15:20:22.040] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.5188 mA
[15:20:22.142] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 23.7188 mA
[15:20:22.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  87 Ia 24.5188 mA
[15:20:22.343] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  85 Ia 24.5188 mA
[15:20:22.445] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 23.7188 mA
[15:20:22.546] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  85 Ia 24.5188 mA
[15:20:22.646] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  83 Ia 23.7188 mA
[15:20:22.747] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  85 Ia 23.7188 mA
[15:20:22.848] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  87 Ia 24.5188 mA
[15:20:22.948] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  85 Ia 23.7188 mA
[15:20:23.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 25.3187 mA
[15:20:23.150] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  71 Ia 22.9188 mA
[15:20:23.251] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  78 Ia 24.5188 mA
[15:20:23.351] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  76 Ia 24.5188 mA
[15:20:23.452] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  74 Ia 23.7188 mA
[15:20:23.553] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  76 Ia 24.5188 mA
[15:20:23.654] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  74 Ia 23.7188 mA
[15:20:23.755] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  76 Ia 24.5188 mA
[15:20:23.856] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  74 Ia 23.7188 mA
[15:20:23.957] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  76 Ia 23.7188 mA
[15:20:24.057] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  78 Ia 25.3187 mA
[15:20:24.158] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  71 Ia 22.9188 mA
[15:20:24.259] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[15:20:24.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 25.3187 mA
[15:20:24.460] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 23.7188 mA
[15:20:24.561] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  84 Ia 24.5188 mA
[15:20:24.662] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  82 Ia 23.7188 mA
[15:20:24.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 24.5188 mA
[15:20:24.863] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  82 Ia 23.7188 mA
[15:20:24.964] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  84 Ia 23.7188 mA
[15:20:25.065] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  86 Ia 24.5188 mA
[15:20:25.166] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  84 Ia 23.7188 mA
[15:20:25.267] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  86 Ia 24.5188 mA
[15:20:25.367] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 24.5188 mA
[15:20:25.469] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.3187 mA
[15:20:25.570] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  94 Ia 24.5188 mA
[15:20:25.671] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  92 Ia 23.7188 mA
[15:20:25.771] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  94 Ia 23.7188 mA
[15:20:25.872] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  96 Ia 24.5188 mA
[15:20:25.972] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  94 Ia 24.5188 mA
[15:20:26.073] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  92 Ia 23.7188 mA
[15:20:26.174] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  94 Ia 23.7188 mA
[15:20:26.275] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  96 Ia 24.5188 mA
[15:20:26.376] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  94 Ia 24.5188 mA
[15:20:26.476] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  92 Ia 23.7188 mA
[15:20:26.577] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  94 Ia 24.5188 mA
[15:20:26.678] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.3187 mA
[15:20:26.779] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  94 Ia 24.5188 mA
[15:20:26.880] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  92 Ia 23.7188 mA
[15:20:26.981] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  94 Ia 24.5188 mA
[15:20:27.081] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  92 Ia 23.7188 mA
[15:20:27.182] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  94 Ia 24.5188 mA
[15:20:27.283] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  92 Ia 23.7188 mA
[15:20:27.383] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  94 Ia 24.5188 mA
[15:20:27.484] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  92 Ia 23.7188 mA
[15:20:27.585] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  94 Ia 24.5188 mA
[15:20:27.686] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  92 Ia 23.7188 mA
[15:20:27.787] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  94 Ia 24.5188 mA
[15:20:27.888] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.7188 mA
[15:20:27.989] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  80 Ia 23.7188 mA
[15:20:28.090] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  82 Ia 24.5188 mA
[15:20:28.191] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  80 Ia 24.5188 mA
[15:20:28.292] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.7188 mA
[15:20:28.393] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 24.5188 mA
[15:20:28.493] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  78 Ia 23.7188 mA
[15:20:28.594] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  80 Ia 24.5188 mA
[15:20:28.694] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 23.7188 mA
[15:20:28.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  80 Ia 24.5188 mA
[15:20:28.896] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  78 Ia 23.7188 mA
[15:20:28.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  80 Ia 25.3187 mA
[15:20:29.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1188 mA
[15:20:29.200] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.5188 mA
[15:20:29.300] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 24.5188 mA
[15:20:29.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 23.7188 mA
[15:20:29.502] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  87 Ia 24.5188 mA
[15:20:29.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 23.7188 mA
[15:20:29.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  87 Ia 24.5188 mA
[15:20:29.805] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 23.7188 mA
[15:20:29.905] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  87 Ia 24.5188 mA
[15:20:30.006] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.7188 mA
[15:20:30.107] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  87 Ia 24.5188 mA
[15:20:30.208] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 23.7188 mA
[15:20:30.309] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1188 mA
[15:20:30.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 24.5188 mA
[15:20:30.510] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 24.5188 mA
[15:20:30.611] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  85 Ia 23.7188 mA
[15:20:30.711] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  87 Ia 24.5188 mA
[15:20:30.812] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  85 Ia 23.7188 mA
[15:20:30.913] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  87 Ia 24.5188 mA
[15:20:31.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  85 Ia 23.7188 mA
[15:20:31.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  87 Ia 24.5188 mA
[15:20:31.215] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 23.7188 mA
[15:20:31.316] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  87 Ia 24.5188 mA
[15:20:31.417] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  85 Ia 23.7188 mA
[15:20:31.519] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.9188 mA
[15:20:31.620] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  85 Ia 25.3187 mA
[15:20:31.721] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  78 Ia 22.9188 mA
[15:20:31.822] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 25.3187 mA
[15:20:31.923] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 22.9188 mA
[15:20:32.024] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 25.3187 mA
[15:20:32.124] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.7188 mA
[15:20:32.225] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  80 Ia 24.5188 mA
[15:20:32.326] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 22.9188 mA
[15:20:32.427] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 25.3187 mA
[15:20:32.527] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  78 Ia 22.9188 mA
[15:20:32.628] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  85 Ia 25.3187 mA
[15:20:32.729] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.5188 mA
[15:20:32.830] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  76 Ia 23.7188 mA
[15:20:32.931] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 24.5188 mA
[15:20:33.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  76 Ia 23.7188 mA
[15:20:33.132] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 24.5188 mA
[15:20:33.233] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  76 Ia 23.7188 mA
[15:20:33.334] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  78 Ia 24.5188 mA
[15:20:33.435] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  76 Ia 23.7188 mA
[15:20:33.536] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 24.5188 mA
[15:20:33.637] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  76 Ia 23.7188 mA
[15:20:33.738] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  78 Ia 24.5188 mA
[15:20:33.838] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  76 Ia 23.7188 mA
[15:20:33.940] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.9188 mA
[15:20:34.041] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  85 Ia 24.5188 mA
[15:20:34.141] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  83 Ia 24.5188 mA
[15:20:34.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  81 Ia 23.7188 mA
[15:20:34.343] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 24.5188 mA
[15:20:34.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  81 Ia 23.7188 mA
[15:20:34.545] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  83 Ia 24.5188 mA
[15:20:34.646] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  81 Ia 23.7188 mA
[15:20:34.747] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 24.5188 mA
[15:20:34.848] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  81 Ia 23.7188 mA
[15:20:34.949] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  83 Ia 24.5188 mA
[15:20:35.049] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  81 Ia 23.7188 mA
[15:20:35.150] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.3187 mA
[15:20:35.251] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  94 Ia 24.5188 mA
[15:20:35.351] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  92 Ia 23.7188 mA
[15:20:35.452] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  94 Ia 24.5188 mA
[15:20:35.553] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  92 Ia 23.7188 mA
[15:20:35.654] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  94 Ia 24.5188 mA
[15:20:35.755] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  92 Ia 23.7188 mA
[15:20:35.856] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  94 Ia 23.7188 mA
[15:20:35.956] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  96 Ia 24.5188 mA
[15:20:36.057] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  94 Ia 24.5188 mA
[15:20:36.159] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  92 Ia 23.7188 mA
[15:20:36.260] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  94 Ia 23.7188 mA
[15:20:36.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.9188 mA
[15:20:36.462] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  85 Ia 25.3187 mA
[15:20:36.562] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  78 Ia 23.7188 mA
[15:20:36.663] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  80 Ia 24.5188 mA
[15:20:36.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 22.9188 mA
[15:20:36.864] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 25.3187 mA
[15:20:36.965] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  78 Ia 22.9188 mA
[15:20:37.065] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  85 Ia 25.3187 mA
[15:20:37.166] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.7188 mA
[15:20:37.267] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  80 Ia 24.5188 mA
[15:20:37.368] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  78 Ia 23.7188 mA
[15:20:37.469] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  80 Ia 24.5188 mA
[15:20:37.570] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.3187 mA
[15:20:37.671] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  94 Ia 25.3187 mA
[15:20:37.772] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 24.5188 mA
[15:20:37.873] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 23.7188 mA
[15:20:37.973] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  87 Ia 23.7188 mA
[15:20:38.074] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  89 Ia 23.7188 mA
[15:20:38.175] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  91 Ia 24.5188 mA
[15:20:38.276] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  89 Ia 24.5188 mA
[15:20:38.377] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  87 Ia 23.7188 mA
[15:20:38.478] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  89 Ia 24.5188 mA
[15:20:38.579] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  87 Ia 24.5188 mA
[15:20:38.679] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  85 Ia 23.7188 mA
[15:20:38.781] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.1188 mA
[15:20:38.882] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.5188 mA
[15:20:38.983] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 24.5188 mA
[15:20:39.084] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 24.5188 mA
[15:20:39.184] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 23.7188 mA
[15:20:39.286] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 24.5188 mA
[15:20:39.386] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 23.7188 mA
[15:20:39.488] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 24.5188 mA
[15:20:39.588] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 23.7188 mA
[15:20:39.689] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 24.5188 mA
[15:20:39.790] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 23.7188 mA
[15:20:39.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  85 Ia 24.5188 mA
[15:20:39.923] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[15:20:39.923] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  85
[15:20:39.923] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  71
[15:20:39.923] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[15:20:39.923] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  94
[15:20:39.924] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  94
[15:20:39.924] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  80
[15:20:39.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[15:20:39.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  85
[15:20:39.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[15:20:39.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  76
[15:20:39.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  81
[15:20:39.925] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  94
[15:20:39.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[15:20:39.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  85
[15:20:39.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  85
[15:20:41.752] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[15:20:41.752] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  20.1  19.3  20.1  20.1  19.3  19.3  20.9  19.3  19.3  19.3  20.1  19.3  19.3
[15:20:41.784] <TB1>     INFO:    ----------------------------------------------------------------------
[15:20:41.784] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[15:20:41.784] <TB1>     INFO:    ----------------------------------------------------------------------
[15:20:41.919] <TB1>     INFO: Expecting 231680 events.
[15:20:50.009] <TB1>     INFO: 231680 events read in total (7372ms).
[15:20:50.166] <TB1>     INFO: Test took 8379ms.
[15:20:50.366] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 82 and Delta(CalDel) = 61
[15:20:50.369] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 103 and Delta(CalDel) = 58
[15:20:50.373] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 58
[15:20:50.376] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 77 and Delta(CalDel) = 62
[15:20:50.380] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 83 and Delta(CalDel) = 62
[15:20:50.383] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 62
[15:20:50.387] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 107 and Delta(CalDel) = 58
[15:20:50.391] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 61
[15:20:50.394] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 95 and Delta(CalDel) = 59
[15:20:50.398] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 61
[15:20:50.401] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 87 and Delta(CalDel) = 60
[15:20:50.405] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 86 and Delta(CalDel) = 58
[15:20:50.409] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 59
[15:20:50.412] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 91 and Delta(CalDel) = 62
[15:20:50.416] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 85 and Delta(CalDel) = 61
[15:20:50.419] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 79 and Delta(CalDel) = 61
[15:20:50.462] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:20:50.497] <TB1>     INFO:    ----------------------------------------------------------------------
[15:20:50.497] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:20:50.497] <TB1>     INFO:    ----------------------------------------------------------------------
[15:20:50.633] <TB1>     INFO: Expecting 231680 events.
[15:20:58.711] <TB1>     INFO: 231680 events read in total (7363ms).
[15:20:58.715] <TB1>     INFO: Test took 8214ms.
[15:20:58.736] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[15:20:59.060] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[15:20:59.063] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[15:20:59.067] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:20:59.070] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[15:20:59.074] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 28.5
[15:20:59.078] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 28
[15:20:59.081] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[15:20:59.085] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[15:20:59.089] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[15:20:59.092] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[15:20:59.096] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[15:20:59.099] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[15:20:59.103] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[15:20:59.106] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[15:20:59.110] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[15:20:59.148] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:20:59.148] <TB1>     INFO: CalDel:      136   124   124   143   141   137   120   134   130   134   134   129   131   136   125   146
[15:20:59.148] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:20:59.152] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C0.dat
[15:20:59.152] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C1.dat
[15:20:59.152] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C2.dat
[15:20:59.152] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C3.dat
[15:20:59.153] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C4.dat
[15:20:59.153] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C5.dat
[15:20:59.153] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C6.dat
[15:20:59.153] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C7.dat
[15:20:59.153] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C8.dat
[15:20:59.153] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C9.dat
[15:20:59.153] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C10.dat
[15:20:59.153] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C11.dat
[15:20:59.154] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C12.dat
[15:20:59.154] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C13.dat
[15:20:59.154] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C14.dat
[15:20:59.154] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters_C15.dat
[15:20:59.154] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:20:59.154] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:20:59.154] <TB1>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[15:20:59.154] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:20:59.246] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:20:59.246] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:20:59.246] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:20:59.246] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:20:59.249] <TB1>     INFO: ######################################################################
[15:20:59.249] <TB1>     INFO: PixTestTiming::doTest()
[15:20:59.249] <TB1>     INFO: ######################################################################
[15:20:59.249] <TB1>     INFO:    ----------------------------------------------------------------------
[15:20:59.249] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[15:20:59.249] <TB1>     INFO:    ----------------------------------------------------------------------
[15:20:59.249] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:21:01.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:21:03.419] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:21:05.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:21:07.966] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:21:10.240] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:21:12.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:21:14.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:21:17.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:21:18.581] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:21:20.111] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:21:21.630] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:21:23.152] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:21:24.671] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:21:26.190] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:21:27.710] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:21:29.229] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:21:30.753] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:21:32.273] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:21:33.794] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:21:35.314] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:21:36.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:21:38.355] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:21:39.875] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:21:41.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:21:42.917] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:21:44.439] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:21:56.812] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:21:58.334] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:21:59.855] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:22:01.376] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:22:02.898] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:22:04.420] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:22:05.941] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:22:07.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:22:08.983] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:22:10.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:22:12.026] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:22:13.547] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:22:15.068] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:22:16.589] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:22:18.862] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:22:20.382] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:22:21.902] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:22:23.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:22:24.942] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:22:26.462] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:22:27.982] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:22:29.503] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:22:31.776] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:22:34.049] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:22:36.322] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:22:38.595] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:22:40.869] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:22:43.144] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:22:45.417] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:22:47.690] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:22:49.964] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:22:52.237] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:22:54.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:22:56.783] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:22:59.056] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:23:01.329] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:23:03.602] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:23:05.876] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:23:08.150] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:23:10.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:23:12.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:23:14.970] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:23:17.243] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:23:19.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:23:21.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:23:24.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:23:26.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:23:28.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:23:30.885] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:23:33.158] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:23:35.431] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:23:37.705] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:23:39.978] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:23:42.251] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:23:54.681] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:23:56.200] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:23:57.720] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:23:59.239] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:24:00.758] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:24:02.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:24:03.797] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:24:05.316] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:24:06.836] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:24:08.357] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:24:09.877] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:24:11.397] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:24:12.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:24:14.439] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:24:15.960] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:24:17.481] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:24:18.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:24:20.523] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:24:22.044] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:24:23.564] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:24:25.461] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:24:26.982] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:24:28.502] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:24:30.022] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:24:32.295] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:24:34.568] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:24:36.841] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:24:50.038] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:24:52.311] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:24:54.585] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:24:56.858] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:24:59.131] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:25:01.404] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:25:03.679] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:25:05.953] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:25:08.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:25:10.499] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:25:12.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:25:15.045] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:25:17.319] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:25:19.592] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:25:21.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:25:24.139] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:25:26.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:25:28.686] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:25:30.960] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:25:33.235] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:25:35.894] <TB1>     INFO: TBM Phase Settings: 236
[15:25:35.894] <TB1>     INFO: 400MHz Phase: 3
[15:25:35.894] <TB1>     INFO: 160MHz Phase: 7
[15:25:35.894] <TB1>     INFO: Functional Phase Area: 3
[15:25:35.897] <TB1>     INFO: Test took 276648 ms.
[15:25:35.897] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:25:35.897] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:35.897] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[15:25:35.897] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:35.897] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:25:37.038] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:25:40.815] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:25:44.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:25:48.366] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:25:52.141] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:25:55.917] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:25:59.692] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:26:03.469] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:26:04.989] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:26:06.509] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:26:08.028] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:26:09.550] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:26:11.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:26:12.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:26:14.111] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:26:15.632] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:26:17.151] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:26:18.672] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:26:20.192] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:26:21.711] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:26:23.230] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:26:24.750] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:26:26.283] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:26:27.804] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:26:29.324] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:26:30.844] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:26:33.118] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:26:35.391] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:26:37.664] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:26:39.938] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:26:42.211] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:26:43.731] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:26:45.252] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:26:46.771] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:26:49.045] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:26:51.318] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:26:53.591] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:26:55.865] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:26:58.138] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:26:59.659] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:27:01.178] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:27:02.698] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:27:04.972] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:27:07.245] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:27:09.519] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:27:11.793] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:27:14.067] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:27:15.588] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:27:17.107] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:27:18.628] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:27:20.148] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:27:21.668] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:27:23.188] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:27:24.709] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:27:26.228] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:27:27.748] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:27:29.268] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:27:30.788] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:27:32.307] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:27:33.827] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:27:35.348] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:27:36.875] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:27:38.394] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:27:40.296] <TB1>     INFO: ROC Delay Settings: 228
[15:27:40.296] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[15:27:40.296] <TB1>     INFO: ROC Port 0 Delay: 4
[15:27:40.296] <TB1>     INFO: ROC Port 1 Delay: 4
[15:27:40.296] <TB1>     INFO: Functional ROC Area: 3
[15:27:40.299] <TB1>     INFO: Test took 124402 ms.
[15:27:40.299] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[15:27:40.299] <TB1>     INFO:    ----------------------------------------------------------------------
[15:27:40.299] <TB1>     INFO:    PixTestTiming::TimingTest()
[15:27:40.299] <TB1>     INFO:    ----------------------------------------------------------------------
[15:27:41.438] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 43c8 43c8 43c8 43c8 43c8 43c8 43c8 43c9 e062 c000 a101 80b1 43c8 43c8 43c8 43c8 43c8 43c8 43c8 43c8 e062 c000 
[15:27:41.438] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 43c9 43c9 43c9 43c9 43c9 43c9 43c9 43c8 e022 c000 a102 80c0 43c8 43c8 43c8 43c8 43c8 43c8 43c8 43c8 e022 c000 
[15:27:41.438] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 43c9 43c9 43c9 43c9 43c9 43c9 43c9 43c8 e022 c000 a103 8000 43c9 43c9 43c9 43c9 43c9 43c9 43c9 43c9 e022 c000 
[15:27:41.438] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:27:55.658] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:55.658] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:28:09.755] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:09.755] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:28:23.830] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:23.830] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:28:37.807] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:37.807] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:28:51.811] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:51.811] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:29:05.811] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:05.811] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:29:19.817] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:19.817] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:29:33.797] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:33.797] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:29:47.799] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:47.799] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:30:01.888] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:02.270] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:02.285] <TB1>     INFO: Decoding statistics:
[15:30:02.285] <TB1>     INFO:   General information:
[15:30:02.285] <TB1>     INFO: 	 16bit words read:         240000000
[15:30:02.285] <TB1>     INFO: 	 valid events total:       20000000
[15:30:02.285] <TB1>     INFO: 	 empty events:             20000000
[15:30:02.285] <TB1>     INFO: 	 valid events with pixels: 0
[15:30:02.285] <TB1>     INFO: 	 valid pixel hits:         0
[15:30:02.285] <TB1>     INFO:   Event errors: 	           0
[15:30:02.285] <TB1>     INFO: 	 start marker:             0
[15:30:02.285] <TB1>     INFO: 	 stop marker:              0
[15:30:02.285] <TB1>     INFO: 	 overflow:                 0
[15:30:02.285] <TB1>     INFO: 	 invalid 5bit words:       0
[15:30:02.285] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[15:30:02.285] <TB1>     INFO:   TBM errors: 		           0
[15:30:02.285] <TB1>     INFO: 	 flawed TBM headers:       0
[15:30:02.285] <TB1>     INFO: 	 flawed TBM trailers:      0
[15:30:02.285] <TB1>     INFO: 	 event ID mismatches:      0
[15:30:02.285] <TB1>     INFO:   ROC errors: 		           0
[15:30:02.285] <TB1>     INFO: 	 missing ROC header(s):    0
[15:30:02.285] <TB1>     INFO: 	 misplaced readback start: 0
[15:30:02.285] <TB1>     INFO:   Pixel decoding errors:	   0
[15:30:02.286] <TB1>     INFO: 	 pixel data incomplete:    0
[15:30:02.286] <TB1>     INFO: 	 pixel address:            0
[15:30:02.286] <TB1>     INFO: 	 pulse height fill bit:    0
[15:30:02.286] <TB1>     INFO: 	 buffer corruption:        0
[15:30:02.286] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:02.286] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:30:02.286] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:02.286] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:02.286] <TB1>     INFO:    Read back bit status: 1
[15:30:02.286] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:02.286] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:02.286] <TB1>     INFO:    Timings are good!
[15:30:02.286] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:02.286] <TB1>     INFO: Test took 141987 ms.
[15:30:02.286] <TB1>     INFO: PixTestTiming::TimingTest() done.
[15:30:02.286] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:30:02.286] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:30:02.286] <TB1>     INFO: PixTestTiming::doTest took 543040 ms.
[15:30:02.286] <TB1>     INFO: PixTestTiming::doTest() done
[15:30:02.286] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:30:02.286] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[15:30:02.286] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[15:30:02.286] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[15:30:02.287] <TB1>     INFO: Write out ROCDelayScan3_V0
[15:30:02.287] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:30:02.287] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:30:02.638] <TB1>     INFO: ######################################################################
[15:30:02.638] <TB1>     INFO: PixTestAlive::doTest()
[15:30:02.638] <TB1>     INFO: ######################################################################
[15:30:02.642] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:02.642] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:30:02.642] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:02.644] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:30:02.988] <TB1>     INFO: Expecting 41600 events.
[15:30:07.076] <TB1>     INFO: 41600 events read in total (3373ms).
[15:30:07.076] <TB1>     INFO: Test took 4432ms.
[15:30:07.084] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:07.084] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:30:07.085] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:30:07.460] <TB1>     INFO: PixTestAlive::aliveTest() done
[15:30:07.460] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:30:07.460] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:30:07.464] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:07.464] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:30:07.464] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:07.465] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:30:07.809] <TB1>     INFO: Expecting 41600 events.
[15:30:10.772] <TB1>     INFO: 41600 events read in total (2248ms).
[15:30:10.772] <TB1>     INFO: Test took 3307ms.
[15:30:10.773] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:10.773] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:30:10.773] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:30:10.773] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:30:11.181] <TB1>     INFO: PixTestAlive::maskTest() done
[15:30:11.181] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:30:11.186] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:11.186] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:30:11.186] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:11.187] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:30:11.530] <TB1>     INFO: Expecting 41600 events.
[15:30:15.608] <TB1>     INFO: 41600 events read in total (3363ms).
[15:30:15.609] <TB1>     INFO: Test took 4422ms.
[15:30:15.617] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:15.617] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:30:15.617] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:30:15.992] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[15:30:15.993] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:30:15.993] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:30:15.993] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:30:15.001] <TB1>     INFO: ######################################################################
[15:30:15.002] <TB1>     INFO: PixTestTrim::doTest()
[15:30:15.002] <TB1>     INFO: ######################################################################
[15:30:16.004] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:16.004] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:30:16.004] <TB1>     INFO:    ----------------------------------------------------------------------
[15:30:16.080] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:30:16.080] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:30:16.093] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:30:16.093] <TB1>     INFO:     run 1 of 1
[15:30:16.093] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:16.436] <TB1>     INFO: Expecting 5025280 events.
[15:31:00.515] <TB1>     INFO: 1358432 events read in total (43364ms).
[15:31:43.876] <TB1>     INFO: 2703112 events read in total (86725ms).
[15:32:27.407] <TB1>     INFO: 4060920 events read in total (130257ms).
[15:32:58.563] <TB1>     INFO: 5025280 events read in total (161412ms).
[15:32:58.616] <TB1>     INFO: Test took 162523ms.
[15:32:58.681] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:58.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:00.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:01.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:03.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:04.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:05.932] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:33:07.381] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:33:08.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:33:10.232] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:11.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:13.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:14.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:15.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:17.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:18.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:20.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:21.608] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238669824
[15:33:21.612] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.0357 minThrLimit = 81.9598 minThrNLimit = 112.353 -> result = 82.0357 -> 82
[15:33:21.613] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9351 minThrLimit = 88.9169 minThrNLimit = 116.595 -> result = 88.9351 -> 88
[15:33:21.613] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6285 minThrLimit = 91.6212 minThrNLimit = 119.977 -> result = 91.6285 -> 91
[15:33:21.613] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6104 minThrLimit = 91.5947 minThrNLimit = 117.201 -> result = 91.6104 -> 91
[15:33:21.614] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5106 minThrLimit = 98.4543 minThrNLimit = 123.132 -> result = 98.5106 -> 98
[15:33:21.614] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1279 minThrLimit = 96.0853 minThrNLimit = 123.474 -> result = 96.1279 -> 96
[15:33:21.615] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2651 minThrLimit = 98.2607 minThrNLimit = 125.325 -> result = 98.2651 -> 98
[15:33:21.615] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0395 minThrLimit = 93.034 minThrNLimit = 119.587 -> result = 93.0395 -> 93
[15:33:21.615] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.3483 minThrLimit = 83.3461 minThrNLimit = 111.159 -> result = 83.3483 -> 83
[15:33:21.616] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5056 minThrLimit = 89.4829 minThrNLimit = 117.824 -> result = 89.5056 -> 89
[15:33:21.616] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4569 minThrLimit = 90.455 minThrNLimit = 117.342 -> result = 90.4569 -> 90
[15:33:21.616] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7203 minThrLimit = 92.7058 minThrNLimit = 118.542 -> result = 92.7203 -> 92
[15:33:21.617] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6221 minThrLimit = 96.6161 minThrNLimit = 123.114 -> result = 96.6221 -> 96
[15:33:21.617] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2027 minThrLimit = 93.1851 minThrNLimit = 125.611 -> result = 93.2027 -> 93
[15:33:21.618] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3698 minThrLimit = 90.2639 minThrNLimit = 119.825 -> result = 90.3698 -> 90
[15:33:21.618] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6598 minThrLimit = 85.6482 minThrNLimit = 108.847 -> result = 85.6598 -> 85
[15:33:21.618] <TB1>     INFO: ROC 0 VthrComp = 82
[15:33:21.618] <TB1>     INFO: ROC 1 VthrComp = 88
[15:33:21.618] <TB1>     INFO: ROC 2 VthrComp = 91
[15:33:21.618] <TB1>     INFO: ROC 3 VthrComp = 91
[15:33:21.619] <TB1>     INFO: ROC 4 VthrComp = 98
[15:33:21.619] <TB1>     INFO: ROC 5 VthrComp = 96
[15:33:21.619] <TB1>     INFO: ROC 6 VthrComp = 98
[15:33:21.619] <TB1>     INFO: ROC 7 VthrComp = 93
[15:33:21.619] <TB1>     INFO: ROC 8 VthrComp = 83
[15:33:21.619] <TB1>     INFO: ROC 9 VthrComp = 89
[15:33:21.619] <TB1>     INFO: ROC 10 VthrComp = 90
[15:33:21.619] <TB1>     INFO: ROC 11 VthrComp = 92
[15:33:21.619] <TB1>     INFO: ROC 12 VthrComp = 96
[15:33:21.620] <TB1>     INFO: ROC 13 VthrComp = 93
[15:33:21.620] <TB1>     INFO: ROC 14 VthrComp = 90
[15:33:21.620] <TB1>     INFO: ROC 15 VthrComp = 85
[15:33:21.620] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:33:21.620] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:33:21.634] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:33:21.634] <TB1>     INFO:     run 1 of 1
[15:33:21.634] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:21.977] <TB1>     INFO: Expecting 5025280 events.
[15:33:58.058] <TB1>     INFO: 880656 events read in total (35367ms).
[15:34:33.560] <TB1>     INFO: 1759984 events read in total (70869ms).
[15:35:07.805] <TB1>     INFO: 2638960 events read in total (105115ms).
[15:35:43.032] <TB1>     INFO: 3510320 events read in total (140342ms).
[15:36:18.083] <TB1>     INFO: 4378584 events read in total (175392ms).
[15:36:43.655] <TB1>     INFO: 5025280 events read in total (200964ms).
[15:36:43.737] <TB1>     INFO: Test took 202103ms.
[15:36:43.922] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:36:44.287] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:36:45.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:36:47.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:36:48.978] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:36:50.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:36:52.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:36:53.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:36:55.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:36:57.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:36:58.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:00.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:02.010] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:03.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:05.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:06.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:08.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:37:10.117] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253771776
[15:37:10.120] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 52.7891 for pixel 12/79 mean/min/max = 42.7231/31.9889/53.4573
[15:37:10.120] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.8668 for pixel 38/1 mean/min/max = 45.7196/34.5093/56.9298
[15:37:10.121] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.027 for pixel 4/3 mean/min/max = 44.4903/33.8784/55.1022
[15:37:10.121] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.8857 for pixel 23/11 mean/min/max = 45.3963/33.8765/56.916
[15:37:10.121] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.0642 for pixel 43/78 mean/min/max = 43.4965/31.7128/55.2801
[15:37:10.122] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.8974 for pixel 5/12 mean/min/max = 43.8089/31.7012/55.9166
[15:37:10.122] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.5819 for pixel 7/11 mean/min/max = 42.6719/31.6578/53.6859
[15:37:10.122] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.2214 for pixel 11/0 mean/min/max = 44.1688/32.8452/55.4925
[15:37:10.123] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.4219 for pixel 0/3 mean/min/max = 45.1028/31.7181/58.4875
[15:37:10.123] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.0526 for pixel 14/6 mean/min/max = 44.3935/34.567/54.2201
[15:37:10.123] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.5052 for pixel 2/43 mean/min/max = 45.2578/33.8238/56.6918
[15:37:10.124] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9498 for pixel 51/0 mean/min/max = 45.1259/34.0315/56.2203
[15:37:10.124] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.6578 for pixel 27/78 mean/min/max = 44.3103/32.8851/55.7355
[15:37:10.124] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.0894 for pixel 0/28 mean/min/max = 43.1434/33.0778/53.2089
[15:37:10.125] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.1911 for pixel 8/36 mean/min/max = 43.8692/33.5178/54.2206
[15:37:10.125] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.3059 for pixel 0/3 mean/min/max = 43.3353/32.5271/54.1435
[15:37:10.125] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:37:10.258] <TB1>     INFO: Expecting 411648 events.
[15:37:17.908] <TB1>     INFO: 411648 events read in total (6935ms).
[15:37:17.915] <TB1>     INFO: Expecting 411648 events.
[15:37:25.598] <TB1>     INFO: 411648 events read in total (7016ms).
[15:37:25.611] <TB1>     INFO: Expecting 411648 events.
[15:37:33.193] <TB1>     INFO: 411648 events read in total (6929ms).
[15:37:33.205] <TB1>     INFO: Expecting 411648 events.
[15:37:40.902] <TB1>     INFO: 411648 events read in total (7037ms).
[15:37:40.916] <TB1>     INFO: Expecting 411648 events.
[15:37:48.431] <TB1>     INFO: 411648 events read in total (6861ms).
[15:37:48.449] <TB1>     INFO: Expecting 411648 events.
[15:37:56.067] <TB1>     INFO: 411648 events read in total (6959ms).
[15:37:56.087] <TB1>     INFO: Expecting 411648 events.
[15:38:03.760] <TB1>     INFO: 411648 events read in total (7024ms).
[15:38:03.783] <TB1>     INFO: Expecting 411648 events.
[15:38:11.359] <TB1>     INFO: 411648 events read in total (6936ms).
[15:38:11.385] <TB1>     INFO: Expecting 411648 events.
[15:38:19.015] <TB1>     INFO: 411648 events read in total (6989ms).
[15:38:19.044] <TB1>     INFO: Expecting 411648 events.
[15:38:26.651] <TB1>     INFO: 411648 events read in total (6967ms).
[15:38:26.682] <TB1>     INFO: Expecting 411648 events.
[15:38:34.308] <TB1>     INFO: 411648 events read in total (6986ms).
[15:38:34.343] <TB1>     INFO: Expecting 411648 events.
[15:38:41.845] <TB1>     INFO: 411648 events read in total (6870ms).
[15:38:41.881] <TB1>     INFO: Expecting 411648 events.
[15:38:49.404] <TB1>     INFO: 411648 events read in total (6882ms).
[15:38:49.443] <TB1>     INFO: Expecting 411648 events.
[15:38:57.059] <TB1>     INFO: 411648 events read in total (6981ms).
[15:38:57.101] <TB1>     INFO: Expecting 411648 events.
[15:39:04.562] <TB1>     INFO: 411648 events read in total (6831ms).
[15:39:04.606] <TB1>     INFO: Expecting 411648 events.
[15:39:12.106] <TB1>     INFO: 411648 events read in total (6873ms).
[15:39:12.154] <TB1>     INFO: Test took 122029ms.
[15:39:12.690] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0031 < 35 for itrim = 94; old thr = 34.908 ... break
[15:39:12.748] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.43 < 35 for itrim+1 = 118; old thr = 34.981 ... break
[15:39:12.787] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8314 < 35 for itrim+1 = 97; old thr = 34.8994 ... break
[15:39:12.826] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5971 < 35 for itrim = 107; old thr = 34.0013 ... break
[15:39:12.862] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.151 < 35 for itrim = 97; old thr = 33.3538 ... break
[15:39:12.903] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0622 < 35 for itrim = 108; old thr = 34.0993 ... break
[15:39:12.957] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.489 < 35 for itrim+1 = 116; old thr = 34.9224 ... break
[15:39:12.003] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.381 < 35 for itrim = 104; old thr = 34.3325 ... break
[15:39:13.043] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3364 < 35 for itrim = 112; old thr = 33.9336 ... break
[15:39:13.091] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0024 < 35 for itrim = 101; old thr = 34.92 ... break
[15:39:13.141] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6833 < 35 for itrim+1 = 117; old thr = 34.4144 ... break
[15:39:13.178] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.193 < 35 for itrim = 97; old thr = 34.1648 ... break
[15:39:13.220] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2861 < 35 for itrim+1 = 105; old thr = 34.8179 ... break
[15:39:13.262] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0946 < 35 for itrim = 102; old thr = 34.4981 ... break
[15:39:13.306] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7082 < 35 for itrim+1 = 99; old thr = 34.9131 ... break
[15:39:13.341] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4272 < 35 for itrim+1 = 87; old thr = 34.8811 ... break
[15:39:13.418] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:39:13.429] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:39:13.429] <TB1>     INFO:     run 1 of 1
[15:39:13.429] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:39:13.774] <TB1>     INFO: Expecting 5025280 events.
[15:39:49.250] <TB1>     INFO: 867664 events read in total (34762ms).
[15:40:24.078] <TB1>     INFO: 1734384 events read in total (69591ms).
[15:40:58.871] <TB1>     INFO: 2600744 events read in total (104383ms).
[15:41:33.883] <TB1>     INFO: 3459280 events read in total (139395ms).
[15:42:08.000] <TB1>     INFO: 4314728 events read in total (174512ms).
[15:42:37.042] <TB1>     INFO: 5025280 events read in total (202554ms).
[15:42:37.151] <TB1>     INFO: Test took 203722ms.
[15:42:37.341] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:37.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:39.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:40.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:42.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:44.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:45.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:47.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:48.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:50.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:52.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:53.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:55.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:56.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:42:58.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:42:59.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:43:01.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:43:02.980] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275673088
[15:43:02.982] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 13.965346 .. 47.677069
[15:43:03.056] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 57 (-1/-1) hits flags = 528 (plus default)
[15:43:03.067] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:43:03.067] <TB1>     INFO:     run 1 of 1
[15:43:03.067] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:03.410] <TB1>     INFO: Expecting 1830400 events.
[15:43:44.948] <TB1>     INFO: 1170568 events read in total (40824ms).
[15:44:08.433] <TB1>     INFO: 1830400 events read in total (64309ms).
[15:44:08.452] <TB1>     INFO: Test took 65385ms.
[15:44:08.489] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:08.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:09.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:10.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:11.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:12.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:13.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:14.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:15.458] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:16.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:17.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:18.424] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:19.463] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:20.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:21.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:22.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:23.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:24.367] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271380480
[15:44:24.448] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.626698 .. 43.963499
[15:44:24.523] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:44:24.533] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:44:24.533] <TB1>     INFO:     run 1 of 1
[15:44:24.533] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:24.876] <TB1>     INFO: Expecting 1497600 events.
[15:45:07.133] <TB1>     INFO: 1157344 events read in total (41542ms).
[15:45:19.273] <TB1>     INFO: 1497600 events read in total (53682ms).
[15:45:19.289] <TB1>     INFO: Test took 54756ms.
[15:45:19.321] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:45:19.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:45:20.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:45:21.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:45:22.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:45:23.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:45:24.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:45:25.196] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:45:26.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:45:27.235] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:45:28.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:45:29.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:45:30.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:45:31.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:45:32.319] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:45:33.318] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:45:34.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:45:35.288] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295018496
[15:45:35.368] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.406491 .. 40.841495
[15:45:35.444] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:45:35.454] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:45:35.454] <TB1>     INFO:     run 1 of 1
[15:45:35.454] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:45:35.797] <TB1>     INFO: Expecting 1231360 events.
[15:46:17.719] <TB1>     INFO: 1152264 events read in total (41207ms).
[15:46:20.850] <TB1>     INFO: 1231360 events read in total (44338ms).
[15:46:20.872] <TB1>     INFO: Test took 45418ms.
[15:46:20.905] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:20.971] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:46:21.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:46:22.966] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:46:23.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:46:24.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:46:25.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:46:26.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:46:27.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:46:28.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:46:29.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:46:30.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:46:31.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:46:32.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:46:33.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:46:34.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:46:35.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:46:36.075] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261709824
[15:46:36.160] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.306675 .. 40.455804
[15:46:36.237] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:46:36.247] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:46:36.248] <TB1>     INFO:     run 1 of 1
[15:46:36.248] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:46:36.593] <TB1>     INFO: Expecting 1164800 events.
[15:47:18.039] <TB1>     INFO: 1131760 events read in total (40732ms).
[15:47:19.605] <TB1>     INFO: 1164800 events read in total (42298ms).
[15:47:19.614] <TB1>     INFO: Test took 43366ms.
[15:47:19.641] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:19.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:20.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:21.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:22.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:23.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:24.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:25.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:47:26.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:47:27.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:47:28.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:47:29.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:47:29.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:47:30.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:47:31.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:47:32.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:47:33.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:47:34.553] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238415872
[15:47:34.641] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:47:34.642] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:47:34.653] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:47:34.653] <TB1>     INFO:     run 1 of 1
[15:47:34.653] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:47:35.013] <TB1>     INFO: Expecting 1364480 events.
[15:48:14.770] <TB1>     INFO: 1075888 events read in total (39042ms).
[15:48:25.664] <TB1>     INFO: 1364480 events read in total (49936ms).
[15:48:25.686] <TB1>     INFO: Test took 51033ms.
[15:48:25.724] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:25.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:48:26.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:48:27.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:48:28.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:48:29.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:48:30.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:48:31.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:32.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:33.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:34.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:35.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:36.554] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:37.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:38.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:39.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:40.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:41.440] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325828608
[15:48:41.474] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C0.dat
[15:48:41.474] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C1.dat
[15:48:41.474] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C2.dat
[15:48:41.474] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C3.dat
[15:48:41.474] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C4.dat
[15:48:41.474] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C5.dat
[15:48:41.474] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C6.dat
[15:48:41.474] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C7.dat
[15:48:41.475] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C8.dat
[15:48:41.475] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C9.dat
[15:48:41.475] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C10.dat
[15:48:41.475] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C11.dat
[15:48:41.475] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C12.dat
[15:48:41.475] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C13.dat
[15:48:41.475] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C14.dat
[15:48:41.475] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C15.dat
[15:48:41.475] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C0.dat
[15:48:41.482] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C1.dat
[15:48:41.489] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C2.dat
[15:48:41.496] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C3.dat
[15:48:41.503] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C4.dat
[15:48:41.510] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C5.dat
[15:48:41.516] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C6.dat
[15:48:41.523] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C7.dat
[15:48:41.530] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C8.dat
[15:48:41.537] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C9.dat
[15:48:41.544] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C10.dat
[15:48:41.550] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C11.dat
[15:48:41.557] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C12.dat
[15:48:41.564] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C13.dat
[15:48:41.571] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C14.dat
[15:48:41.577] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//trimParameters35_C15.dat
[15:48:41.584] <TB1>     INFO: PixTestTrim::trimTest() done
[15:48:41.584] <TB1>     INFO: vtrim:      94 118  97 107  97 108 116 104 112 101 117  97 105 102  99  87 
[15:48:41.584] <TB1>     INFO: vthrcomp:   82  88  91  91  98  96  98  93  83  89  90  92  96  93  90  85 
[15:48:41.584] <TB1>     INFO: vcal mean:  35.00  35.02  35.03  35.00  35.03  34.96  34.97  34.98  34.98  35.05  34.98  35.03  34.98  35.01  35.04  35.00 
[15:48:41.584] <TB1>     INFO: vcal RMS:    0.75   0.77   0.74   0.82   0.82   0.80   0.79   0.80   0.81   0.77   0.82   0.79   0.78   0.75   0.75   0.77 
[15:48:41.584] <TB1>     INFO: bits mean:  10.20   9.25   9.54   9.59  10.26  10.11  10.54  10.01   9.46   9.65   9.47   9.09   9.48  10.49  10.00   9.72 
[15:48:41.584] <TB1>     INFO: bits RMS:    2.53   2.48   2.44   2.46   2.50   2.60   2.39   2.48   2.82   2.38   2.54   2.69   2.75   2.17   2.33   2.68 
[15:48:41.594] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:41.594] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:48:41.594] <TB1>     INFO:    ----------------------------------------------------------------------
[15:48:41.596] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:48:41.596] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:48:41.606] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:48:41.607] <TB1>     INFO:     run 1 of 1
[15:48:41.607] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:41.949] <TB1>     INFO: Expecting 4160000 events.
[15:49:27.811] <TB1>     INFO: 1093870 events read in total (45147ms).
[15:50:12.214] <TB1>     INFO: 2178535 events read in total (89550ms).
[15:50:55.772] <TB1>     INFO: 3252675 events read in total (133109ms).
[15:51:33.256] <TB1>     INFO: 4160000 events read in total (170592ms).
[15:51:33.326] <TB1>     INFO: Test took 171719ms.
[15:51:33.474] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:33.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:51:35.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:51:37.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:51:39.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:51:41.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:51:43.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:51:45.548] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:51:47.454] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:51:49.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:51:51.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:51:53.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:51:55.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:51:57.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:51:59.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:01.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:03.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:05.036] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253231104
[15:52:05.038] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:52:05.114] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:52:05.114] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[15:52:05.125] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:52:05.132] <TB1>     INFO:     run 1 of 1
[15:52:05.132] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:05.478] <TB1>     INFO: Expecting 3265600 events.
[15:52:53.019] <TB1>     INFO: 1182840 events read in total (46826ms).
[15:53:39.828] <TB1>     INFO: 2345645 events read in total (93635ms).
[15:54:16.253] <TB1>     INFO: 3265600 events read in total (130060ms).
[15:54:16.295] <TB1>     INFO: Test took 131163ms.
[15:54:16.408] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:54:16.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:54:18.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:54:19.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:54:21.584] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:54:23.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:54:24.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:54:26.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:54:28.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:54:29.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:54:31.468] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:54:33.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:54:34.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:54:36.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:54:38.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:54:39.752] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:54:41.423] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:54:43.110] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348282880
[15:54:43.111] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:54:43.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:54:43.185] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 147 (-1/-1) hits flags = 528 (plus default)
[15:54:43.195] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:54:43.196] <TB1>     INFO:     run 1 of 1
[15:54:43.196] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:54:43.546] <TB1>     INFO: Expecting 3078400 events.
[15:55:32.110] <TB1>     INFO: 1223805 events read in total (47849ms).
[15:56:19.384] <TB1>     INFO: 2422835 events read in total (95123ms).
[15:56:46.115] <TB1>     INFO: 3078400 events read in total (121854ms).
[15:56:46.154] <TB1>     INFO: Test took 122958ms.
[15:56:46.234] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:46.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:56:48.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:56:49.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:56:51.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:56:52.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:56:54.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:56.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:57.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:59.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:57:00.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:57:02.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:57:04.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:57:05.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:57:07.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:57:08.869] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:57:10.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:57:12.102] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357384192
[15:57:12.103] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:57:12.177] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:57:12.177] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 147 (-1/-1) hits flags = 528 (plus default)
[15:57:12.187] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:57:12.187] <TB1>     INFO:     run 1 of 1
[15:57:12.187] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:57:12.537] <TB1>     INFO: Expecting 3078400 events.
[15:58:01.387] <TB1>     INFO: 1223150 events read in total (48135ms).
[15:58:48.842] <TB1>     INFO: 2421750 events read in total (95590ms).
[15:59:14.646] <TB1>     INFO: 3078400 events read in total (121395ms).
[15:59:14.681] <TB1>     INFO: Test took 122495ms.
[15:59:14.760] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:14.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:59:16.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:59:18.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:59:19.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:59:21.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:59:22.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:59:24.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:59:26.101] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:59:27.702] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:59:29.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:59:30.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:32.607] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:34.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:35.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:37.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:38.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:40.619] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357384192
[15:59:40.619] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:59:40.696] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:59:40.696] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 146 (-1/-1) hits flags = 528 (plus default)
[15:59:40.707] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:59:40.707] <TB1>     INFO:     run 1 of 1
[15:59:40.707] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:41.050] <TB1>     INFO: Expecting 3057600 events.
[16:00:30.882] <TB1>     INFO: 1227350 events read in total (49117ms).
[16:01:18.552] <TB1>     INFO: 2429825 events read in total (96787ms).
[16:01:43.630] <TB1>     INFO: 3057600 events read in total (121865ms).
[16:01:43.667] <TB1>     INFO: Test took 122960ms.
[16:01:43.745] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:43.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:01:45.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:01:47.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:01:48.664] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:01:50.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:01:51.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:01:53.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:01:54.909] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:01:56.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:01:58.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:01:59.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:01.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:02.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:04.451] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:06.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:07.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:09.258] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361369600
[16:02:09.260] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.70766, thr difference RMS: 1.3381
[16:02:09.260] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.78143, thr difference RMS: 1.30851
[16:02:09.260] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.68654, thr difference RMS: 1.23204
[16:02:09.261] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.87383, thr difference RMS: 1.3299
[16:02:09.261] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.58685, thr difference RMS: 1.64728
[16:02:09.261] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.68627, thr difference RMS: 1.42366
[16:02:09.261] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.04375, thr difference RMS: 1.40023
[16:02:09.261] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.95516, thr difference RMS: 1.46502
[16:02:09.262] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.86036, thr difference RMS: 1.3463
[16:02:09.262] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.17312, thr difference RMS: 1.17282
[16:02:09.262] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.1894, thr difference RMS: 1.40013
[16:02:09.262] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.78777, thr difference RMS: 1.38938
[16:02:09.263] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.84104, thr difference RMS: 1.65193
[16:02:09.263] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.45451, thr difference RMS: 1.21921
[16:02:09.263] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.5801, thr difference RMS: 1.35227
[16:02:09.263] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.12428, thr difference RMS: 1.42437
[16:02:09.263] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.6487, thr difference RMS: 1.31986
[16:02:09.264] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.74907, thr difference RMS: 1.27972
[16:02:09.264] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.72067, thr difference RMS: 1.20171
[16:02:09.264] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.86589, thr difference RMS: 1.32124
[16:02:09.264] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.68352, thr difference RMS: 1.64279
[16:02:09.264] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.57892, thr difference RMS: 1.42745
[16:02:09.265] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 6.93573, thr difference RMS: 1.40039
[16:02:09.265] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.95991, thr difference RMS: 1.45504
[16:02:09.265] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.84765, thr difference RMS: 1.32248
[16:02:09.265] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.24743, thr difference RMS: 1.14282
[16:02:09.265] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.18307, thr difference RMS: 1.37932
[16:02:09.266] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.77893, thr difference RMS: 1.40219
[16:02:09.266] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.74094, thr difference RMS: 1.67419
[16:02:09.266] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.46489, thr difference RMS: 1.19512
[16:02:09.266] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.59669, thr difference RMS: 1.31075
[16:02:09.267] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.06188, thr difference RMS: 1.39979
[16:02:09.267] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.68237, thr difference RMS: 1.31419
[16:02:09.267] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.77493, thr difference RMS: 1.3058
[16:02:09.267] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.84128, thr difference RMS: 1.21981
[16:02:09.267] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.96492, thr difference RMS: 1.29753
[16:02:09.268] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.79681, thr difference RMS: 1.6457
[16:02:09.268] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.65814, thr difference RMS: 1.43653
[16:02:09.268] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 6.96548, thr difference RMS: 1.38243
[16:02:09.268] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.01109, thr difference RMS: 1.47218
[16:02:09.268] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.76664, thr difference RMS: 1.36401
[16:02:09.269] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.3509, thr difference RMS: 1.15593
[16:02:09.269] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.21199, thr difference RMS: 1.38424
[16:02:09.269] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.89953, thr difference RMS: 1.36297
[16:02:09.269] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.75521, thr difference RMS: 1.66833
[16:02:09.269] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.6372, thr difference RMS: 1.19678
[16:02:09.270] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.66793, thr difference RMS: 1.29628
[16:02:09.270] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.17297, thr difference RMS: 1.39556
[16:02:09.270] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.78641, thr difference RMS: 1.32468
[16:02:09.270] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.78292, thr difference RMS: 1.31144
[16:02:09.270] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.907, thr difference RMS: 1.22789
[16:02:09.271] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.02787, thr difference RMS: 1.32614
[16:02:09.271] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.89102, thr difference RMS: 1.63196
[16:02:09.271] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.74196, thr difference RMS: 1.42507
[16:02:09.271] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 6.96301, thr difference RMS: 1.39887
[16:02:09.271] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.18272, thr difference RMS: 1.45312
[16:02:09.272] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.81011, thr difference RMS: 1.33851
[16:02:09.272] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.48077, thr difference RMS: 1.14352
[16:02:09.272] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.27168, thr difference RMS: 1.36864
[16:02:09.272] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.02916, thr difference RMS: 1.37694
[16:02:09.273] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.76481, thr difference RMS: 1.64727
[16:02:09.273] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.74671, thr difference RMS: 1.20341
[16:02:09.273] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.76872, thr difference RMS: 1.3171
[16:02:09.273] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.27496, thr difference RMS: 1.39995
[16:02:09.391] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[16:02:09.398] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1913 seconds
[16:02:09.398] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:02:10.109] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:02:10.109] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:02:10.113] <TB1>     INFO: ######################################################################
[16:02:10.113] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[16:02:10.113] <TB1>     INFO: ######################################################################
[16:02:10.113] <TB1>     INFO:    ----------------------------------------------------------------------
[16:02:10.113] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:02:10.113] <TB1>     INFO:    ----------------------------------------------------------------------
[16:02:10.113] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:02:10.123] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:02:10.123] <TB1>     INFO:     run 1 of 1
[16:02:10.124] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:10.475] <TB1>     INFO: Expecting 59072000 events.
[16:02:39.390] <TB1>     INFO: 1072800 events read in total (28200ms).
[16:03:07.632] <TB1>     INFO: 2141600 events read in total (56442ms).
[16:03:35.218] <TB1>     INFO: 3211600 events read in total (84028ms).
[16:04:03.482] <TB1>     INFO: 4282600 events read in total (112292ms).
[16:04:32.076] <TB1>     INFO: 5351000 events read in total (140886ms).
[16:05:00.635] <TB1>     INFO: 6421000 events read in total (169445ms).
[16:05:29.227] <TB1>     INFO: 7492000 events read in total (198037ms).
[16:05:57.773] <TB1>     INFO: 8560400 events read in total (226583ms).
[16:06:26.281] <TB1>     INFO: 9630200 events read in total (255091ms).
[16:06:54.929] <TB1>     INFO: 10701000 events read in total (283739ms).
[16:07:23.473] <TB1>     INFO: 11769000 events read in total (312283ms).
[16:07:52.082] <TB1>     INFO: 12838000 events read in total (340892ms).
[16:08:20.887] <TB1>     INFO: 13909800 events read in total (369697ms).
[16:08:49.589] <TB1>     INFO: 14978400 events read in total (398399ms).
[16:09:18.091] <TB1>     INFO: 16047400 events read in total (426901ms).
[16:09:46.547] <TB1>     INFO: 17119000 events read in total (455357ms).
[16:10:15.012] <TB1>     INFO: 18187200 events read in total (483822ms).
[16:10:43.621] <TB1>     INFO: 19256200 events read in total (512431ms).
[16:11:12.218] <TB1>     INFO: 20328200 events read in total (541028ms).
[16:11:40.747] <TB1>     INFO: 21396800 events read in total (569557ms).
[16:12:09.277] <TB1>     INFO: 22466400 events read in total (598087ms).
[16:12:37.973] <TB1>     INFO: 23538200 events read in total (626783ms).
[16:13:06.626] <TB1>     INFO: 24606600 events read in total (655436ms).
[16:13:35.203] <TB1>     INFO: 25676800 events read in total (684013ms).
[16:14:03.805] <TB1>     INFO: 26747800 events read in total (712615ms).
[16:14:32.247] <TB1>     INFO: 27816000 events read in total (741057ms).
[16:15:00.836] <TB1>     INFO: 28886200 events read in total (769646ms).
[16:15:29.280] <TB1>     INFO: 29956600 events read in total (798090ms).
[16:15:57.978] <TB1>     INFO: 31025000 events read in total (826788ms).
[16:16:26.568] <TB1>     INFO: 32095000 events read in total (855378ms).
[16:16:55.251] <TB1>     INFO: 33165800 events read in total (884061ms).
[16:17:23.866] <TB1>     INFO: 34233800 events read in total (912676ms).
[16:17:53.035] <TB1>     INFO: 35302800 events read in total (941845ms).
[16:18:22.654] <TB1>     INFO: 36374200 events read in total (971464ms).
[16:18:51.128] <TB1>     INFO: 37442400 events read in total (999938ms).
[16:19:19.718] <TB1>     INFO: 38511200 events read in total (1028528ms).
[16:19:48.086] <TB1>     INFO: 39582800 events read in total (1056896ms).
[16:20:16.668] <TB1>     INFO: 40650600 events read in total (1085478ms).
[16:20:45.159] <TB1>     INFO: 41718600 events read in total (1113969ms).
[16:21:13.692] <TB1>     INFO: 42789800 events read in total (1142502ms).
[16:21:42.168] <TB1>     INFO: 43859000 events read in total (1170978ms).
[16:22:10.596] <TB1>     INFO: 44926800 events read in total (1199406ms).
[16:22:39.071] <TB1>     INFO: 45996400 events read in total (1227881ms).
[16:23:07.506] <TB1>     INFO: 47067000 events read in total (1256316ms).
[16:23:36.032] <TB1>     INFO: 48135200 events read in total (1284842ms).
[16:24:04.587] <TB1>     INFO: 49203800 events read in total (1313397ms).
[16:24:33.082] <TB1>     INFO: 50275000 events read in total (1341892ms).
[16:25:01.595] <TB1>     INFO: 51342800 events read in total (1370405ms).
[16:25:30.058] <TB1>     INFO: 52411000 events read in total (1398868ms).
[16:25:58.470] <TB1>     INFO: 53481200 events read in total (1427280ms).
[16:26:26.902] <TB1>     INFO: 54550800 events read in total (1455712ms).
[16:26:55.434] <TB1>     INFO: 55618200 events read in total (1484244ms).
[16:27:24.021] <TB1>     INFO: 56685800 events read in total (1512831ms).
[16:27:52.539] <TB1>     INFO: 57755800 events read in total (1541349ms).
[16:28:21.096] <TB1>     INFO: 58826200 events read in total (1569906ms).
[16:28:27.920] <TB1>     INFO: 59072000 events read in total (1576730ms).
[16:28:27.941] <TB1>     INFO: Test took 1577817ms.
[16:28:27.001] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:28.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:28:28.124] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:29.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:28:29.331] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:30.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:28:30.538] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:31.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:28:31.755] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:32.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:28:32.950] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:34.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:28:34.176] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:35.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:28:35.362] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:36.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:28:36.571] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:37.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:28:37.774] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:38.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:28:38.951] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:40.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:28:40.171] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:41.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:28:41.382] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:42.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:28:42.613] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:43.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:28:43.816] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:45.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:28:45.026] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:46.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:28:46.227] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:28:47.412] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496771072
[16:28:47.444] <TB1>     INFO: PixTestScurves::scurves() done 
[16:28:47.445] <TB1>     INFO: Vcal mean:  35.06  35.11  35.02  35.09  34.99  35.10  35.05  35.08  35.08  35.04  35.12  35.13  35.11  35.07  35.05  35.08 
[16:28:47.445] <TB1>     INFO: Vcal RMS:    0.61   0.65   0.59   0.68   0.70   0.66   0.66   0.68   0.68   0.63   0.70   0.66   0.64   0.62   0.61   0.63 
[16:28:47.445] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:28:47.521] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:28:47.521] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:28:47.521] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:28:47.521] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:28:47.521] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:28:47.521] <TB1>     INFO: ######################################################################
[16:28:47.521] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:28:47.521] <TB1>     INFO: ######################################################################
[16:28:47.524] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:28:47.866] <TB1>     INFO: Expecting 41600 events.
[16:28:51.944] <TB1>     INFO: 41600 events read in total (3356ms).
[16:28:51.944] <TB1>     INFO: Test took 4420ms.
[16:28:51.952] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:51.953] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:28:51.953] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:28:51.961] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[16:28:51.962] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:28:51.962] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:28:51.962] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:28:52.302] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:28:52.648] <TB1>     INFO: Expecting 41600 events.
[16:28:56.789] <TB1>     INFO: 41600 events read in total (3426ms).
[16:28:56.790] <TB1>     INFO: Test took 4488ms.
[16:28:56.798] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:56.798] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:28:56.798] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:28:56.802] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.088
[16:28:56.802] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.679
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.154
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.387
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 185
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.535
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.762
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 194
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.066
[16:28:56.803] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.783
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.167
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.403
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.009
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.097
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.272
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 185
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.132
[16:28:56.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[16:28:56.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.259
[16:28:56.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[16:28:56.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.054
[16:28:56.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 192
[16:28:56.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:28:56.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:28:56.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:28:56.893] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:28:57.245] <TB1>     INFO: Expecting 41600 events.
[16:29:01.385] <TB1>     INFO: 41600 events read in total (3425ms).
[16:29:01.386] <TB1>     INFO: Test took 4493ms.
[16:29:01.394] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:01.394] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:29:01.394] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:29:01.397] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:29:01.398] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 67minph_roc = 0
[16:29:01.398] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7919
[16:29:01.398] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 70
[16:29:01.398] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.3648
[16:29:01.398] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 84
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1607
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 77
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.1959
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7421
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 74
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.1601
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 88
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.8836
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,44] phvalue 93
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.3748
[16:29:01.399] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.25
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 76
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.7714
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 90
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9211
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 74
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.309
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,24] phvalue 70
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6642
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 72
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3175
[16:29:01.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 75
[16:29:01.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0148
[16:29:01.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 78
[16:29:01.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.4449
[16:29:01.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 93
[16:29:01.402] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[16:29:01.813] <TB1>     INFO: Expecting 2560 events.
[16:29:02.771] <TB1>     INFO: 2560 events read in total (243ms).
[16:29:02.771] <TB1>     INFO: Test took 1369ms.
[16:29:02.772] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:02.772] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 1 1
[16:29:03.279] <TB1>     INFO: Expecting 2560 events.
[16:29:04.237] <TB1>     INFO: 2560 events read in total (243ms).
[16:29:04.237] <TB1>     INFO: Test took 1465ms.
[16:29:04.238] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:04.238] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 2 2
[16:29:04.745] <TB1>     INFO: Expecting 2560 events.
[16:29:05.707] <TB1>     INFO: 2560 events read in total (246ms).
[16:29:05.707] <TB1>     INFO: Test took 1469ms.
[16:29:05.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:05.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[16:29:06.215] <TB1>     INFO: Expecting 2560 events.
[16:29:07.173] <TB1>     INFO: 2560 events read in total (243ms).
[16:29:07.174] <TB1>     INFO: Test took 1467ms.
[16:29:07.174] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:07.174] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 4 4
[16:29:07.682] <TB1>     INFO: Expecting 2560 events.
[16:29:08.639] <TB1>     INFO: 2560 events read in total (242ms).
[16:29:08.639] <TB1>     INFO: Test took 1465ms.
[16:29:08.639] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:08.640] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 5 5
[16:29:09.147] <TB1>     INFO: Expecting 2560 events.
[16:29:10.104] <TB1>     INFO: 2560 events read in total (242ms).
[16:29:10.104] <TB1>     INFO: Test took 1464ms.
[16:29:10.104] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:10.104] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 44, 6 6
[16:29:10.612] <TB1>     INFO: Expecting 2560 events.
[16:29:11.568] <TB1>     INFO: 2560 events read in total (241ms).
[16:29:11.568] <TB1>     INFO: Test took 1464ms.
[16:29:11.569] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:11.569] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[16:29:12.077] <TB1>     INFO: Expecting 2560 events.
[16:29:13.031] <TB1>     INFO: 2560 events read in total (240ms).
[16:29:13.032] <TB1>     INFO: Test took 1463ms.
[16:29:13.035] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:13.035] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[16:29:13.540] <TB1>     INFO: Expecting 2560 events.
[16:29:14.499] <TB1>     INFO: 2560 events read in total (244ms).
[16:29:14.499] <TB1>     INFO: Test took 1464ms.
[16:29:14.499] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:14.499] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 9 9
[16:29:15.008] <TB1>     INFO: Expecting 2560 events.
[16:29:15.973] <TB1>     INFO: 2560 events read in total (250ms).
[16:29:15.973] <TB1>     INFO: Test took 1474ms.
[16:29:15.974] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:15.974] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[16:29:16.481] <TB1>     INFO: Expecting 2560 events.
[16:29:17.439] <TB1>     INFO: 2560 events read in total (243ms).
[16:29:17.439] <TB1>     INFO: Test took 1465ms.
[16:29:17.440] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:17.440] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 24, 11 11
[16:29:17.947] <TB1>     INFO: Expecting 2560 events.
[16:29:18.905] <TB1>     INFO: 2560 events read in total (243ms).
[16:29:18.906] <TB1>     INFO: Test took 1466ms.
[16:29:18.906] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:18.906] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 12 12
[16:29:19.413] <TB1>     INFO: Expecting 2560 events.
[16:29:20.371] <TB1>     INFO: 2560 events read in total (243ms).
[16:29:20.372] <TB1>     INFO: Test took 1466ms.
[16:29:20.372] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:20.372] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 13 13
[16:29:20.880] <TB1>     INFO: Expecting 2560 events.
[16:29:21.838] <TB1>     INFO: 2560 events read in total (241ms).
[16:29:21.838] <TB1>     INFO: Test took 1466ms.
[16:29:21.839] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:21.839] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 14 14
[16:29:22.346] <TB1>     INFO: Expecting 2560 events.
[16:29:23.304] <TB1>     INFO: 2560 events read in total (243ms).
[16:29:23.304] <TB1>     INFO: Test took 1465ms.
[16:29:23.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:23.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[16:29:23.812] <TB1>     INFO: Expecting 2560 events.
[16:29:24.769] <TB1>     INFO: 2560 events read in total (242ms).
[16:29:24.769] <TB1>     INFO: Test took 1465ms.
[16:29:24.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:29:24.769] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:29:24.770] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:29:24.774] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:29:25.279] <TB1>     INFO: Expecting 655360 events.
[16:29:37.059] <TB1>     INFO: 655360 events read in total (11065ms).
[16:29:37.070] <TB1>     INFO: Expecting 655360 events.
[16:29:48.753] <TB1>     INFO: 655360 events read in total (11115ms).
[16:29:48.768] <TB1>     INFO: Expecting 655360 events.
[16:30:00.156] <TB1>     INFO: 655360 events read in total (10820ms).
[16:30:00.176] <TB1>     INFO: Expecting 655360 events.
[16:30:11.947] <TB1>     INFO: 655360 events read in total (11207ms).
[16:30:11.971] <TB1>     INFO: Expecting 655360 events.
[16:30:23.965] <TB1>     INFO: 655360 events read in total (11439ms).
[16:30:23.993] <TB1>     INFO: Expecting 655360 events.
[16:30:35.855] <TB1>     INFO: 655360 events read in total (11309ms).
[16:30:35.890] <TB1>     INFO: Expecting 655360 events.
[16:30:47.654] <TB1>     INFO: 655360 events read in total (11222ms).
[16:30:47.690] <TB1>     INFO: Expecting 655360 events.
[16:30:59.506] <TB1>     INFO: 655360 events read in total (11271ms).
[16:30:59.547] <TB1>     INFO: Expecting 655360 events.
[16:31:11.579] <TB1>     INFO: 655360 events read in total (11494ms).
[16:31:11.626] <TB1>     INFO: Expecting 655360 events.
[16:31:23.501] <TB1>     INFO: 655360 events read in total (11337ms).
[16:31:23.550] <TB1>     INFO: Expecting 655360 events.
[16:31:35.251] <TB1>     INFO: 655360 events read in total (11169ms).
[16:31:35.304] <TB1>     INFO: Expecting 655360 events.
[16:31:47.229] <TB1>     INFO: 655360 events read in total (11398ms).
[16:31:47.288] <TB1>     INFO: Expecting 655360 events.
[16:31:59.230] <TB1>     INFO: 655360 events read in total (11416ms).
[16:31:59.292] <TB1>     INFO: Expecting 655360 events.
[16:32:11.008] <TB1>     INFO: 655360 events read in total (11190ms).
[16:32:11.074] <TB1>     INFO: Expecting 655360 events.
[16:32:22.801] <TB1>     INFO: 655360 events read in total (11200ms).
[16:32:22.871] <TB1>     INFO: Expecting 655360 events.
[16:32:34.792] <TB1>     INFO: 655360 events read in total (11395ms).
[16:32:34.867] <TB1>     INFO: Test took 190093ms.
[16:32:34.962] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:35.270] <TB1>     INFO: Expecting 655360 events.
[16:32:47.069] <TB1>     INFO: 655360 events read in total (11084ms).
[16:32:47.080] <TB1>     INFO: Expecting 655360 events.
[16:32:58.747] <TB1>     INFO: 655360 events read in total (11099ms).
[16:32:58.762] <TB1>     INFO: Expecting 655360 events.
[16:33:10.400] <TB1>     INFO: 655360 events read in total (11075ms).
[16:33:10.419] <TB1>     INFO: Expecting 655360 events.
[16:33:22.387] <TB1>     INFO: 655360 events read in total (11406ms).
[16:33:22.411] <TB1>     INFO: Expecting 655360 events.
[16:33:34.287] <TB1>     INFO: 655360 events read in total (11318ms).
[16:33:34.316] <TB1>     INFO: Expecting 655360 events.
[16:33:45.970] <TB1>     INFO: 655360 events read in total (11103ms).
[16:33:45.003] <TB1>     INFO: Expecting 655360 events.
[16:33:57.717] <TB1>     INFO: 655360 events read in total (11163ms).
[16:33:57.754] <TB1>     INFO: Expecting 655360 events.
[16:34:09.488] <TB1>     INFO: 655360 events read in total (11189ms).
[16:34:09.529] <TB1>     INFO: Expecting 655360 events.
[16:34:21.406] <TB1>     INFO: 655360 events read in total (11339ms).
[16:34:21.451] <TB1>     INFO: Expecting 655360 events.
[16:34:33.579] <TB1>     INFO: 655360 events read in total (11584ms).
[16:34:33.630] <TB1>     INFO: Expecting 655360 events.
[16:34:45.416] <TB1>     INFO: 655360 events read in total (11255ms).
[16:34:45.470] <TB1>     INFO: Expecting 655360 events.
[16:34:57.224] <TB1>     INFO: 655360 events read in total (11223ms).
[16:34:57.280] <TB1>     INFO: Expecting 655360 events.
[16:35:08.909] <TB1>     INFO: 655360 events read in total (11102ms).
[16:35:08.973] <TB1>     INFO: Expecting 655360 events.
[16:35:20.767] <TB1>     INFO: 655360 events read in total (11268ms).
[16:35:20.833] <TB1>     INFO: Expecting 655360 events.
[16:35:32.873] <TB1>     INFO: 655360 events read in total (11514ms).
[16:35:32.949] <TB1>     INFO: Expecting 655360 events.
[16:35:44.917] <TB1>     INFO: 655360 events read in total (11442ms).
[16:35:44.994] <TB1>     INFO: Test took 190032ms.
[16:35:45.176] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:35:45.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:35:45.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:35:45.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:35:45.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:35:45.178] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:35:45.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:35:45.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:35:45.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:35:45.180] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:35:45.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:35:45.181] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:35:45.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:35:45.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:35:45.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:35:45.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:35:45.183] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:35:45.183] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.191] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.198] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.206] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.212] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.220] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.227] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.235] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.242] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.250] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.257] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.264] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.271] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.278] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.286] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.293] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:35:45.301] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:35:45.332] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C0.dat
[16:35:45.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C1.dat
[16:35:45.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C2.dat
[16:35:45.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C3.dat
[16:35:45.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C4.dat
[16:35:45.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C5.dat
[16:35:45.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C6.dat
[16:35:45.333] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C7.dat
[16:35:45.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C8.dat
[16:35:45.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C9.dat
[16:35:45.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C10.dat
[16:35:45.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C11.dat
[16:35:45.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C12.dat
[16:35:45.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C13.dat
[16:35:45.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C14.dat
[16:35:45.334] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//dacParameters35_C15.dat
[16:35:45.684] <TB1>     INFO: Expecting 41600 events.
[16:35:49.599] <TB1>     INFO: 41600 events read in total (3200ms).
[16:35:49.600] <TB1>     INFO: Test took 4263ms.
[16:35:50.275] <TB1>     INFO: Expecting 41600 events.
[16:35:54.200] <TB1>     INFO: 41600 events read in total (3210ms).
[16:35:54.201] <TB1>     INFO: Test took 4297ms.
[16:35:54.865] <TB1>     INFO: Expecting 41600 events.
[16:35:58.726] <TB1>     INFO: 41600 events read in total (3146ms).
[16:35:58.726] <TB1>     INFO: Test took 4220ms.
[16:35:59.032] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:35:59.164] <TB1>     INFO: Expecting 2560 events.
[16:36:00.123] <TB1>     INFO: 2560 events read in total (244ms).
[16:36:00.124] <TB1>     INFO: Test took 1092ms.
[16:36:00.127] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:00.632] <TB1>     INFO: Expecting 2560 events.
[16:36:01.589] <TB1>     INFO: 2560 events read in total (242ms).
[16:36:01.590] <TB1>     INFO: Test took 1463ms.
[16:36:01.593] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:02.101] <TB1>     INFO: Expecting 2560 events.
[16:36:03.060] <TB1>     INFO: 2560 events read in total (244ms).
[16:36:03.060] <TB1>     INFO: Test took 1467ms.
[16:36:03.062] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:03.569] <TB1>     INFO: Expecting 2560 events.
[16:36:04.528] <TB1>     INFO: 2560 events read in total (244ms).
[16:36:04.528] <TB1>     INFO: Test took 1466ms.
[16:36:04.530] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:05.036] <TB1>     INFO: Expecting 2560 events.
[16:36:05.993] <TB1>     INFO: 2560 events read in total (242ms).
[16:36:05.993] <TB1>     INFO: Test took 1463ms.
[16:36:05.997] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:06.506] <TB1>     INFO: Expecting 2560 events.
[16:36:07.466] <TB1>     INFO: 2560 events read in total (245ms).
[16:36:07.466] <TB1>     INFO: Test took 1469ms.
[16:36:07.468] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:07.974] <TB1>     INFO: Expecting 2560 events.
[16:36:08.934] <TB1>     INFO: 2560 events read in total (245ms).
[16:36:08.936] <TB1>     INFO: Test took 1468ms.
[16:36:08.938] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:09.444] <TB1>     INFO: Expecting 2560 events.
[16:36:10.404] <TB1>     INFO: 2560 events read in total (245ms).
[16:36:10.405] <TB1>     INFO: Test took 1467ms.
[16:36:10.407] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:10.913] <TB1>     INFO: Expecting 2560 events.
[16:36:11.870] <TB1>     INFO: 2560 events read in total (242ms).
[16:36:11.871] <TB1>     INFO: Test took 1464ms.
[16:36:11.873] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:12.379] <TB1>     INFO: Expecting 2560 events.
[16:36:13.337] <TB1>     INFO: 2560 events read in total (243ms).
[16:36:13.337] <TB1>     INFO: Test took 1464ms.
[16:36:13.339] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:13.845] <TB1>     INFO: Expecting 2560 events.
[16:36:14.803] <TB1>     INFO: 2560 events read in total (243ms).
[16:36:14.804] <TB1>     INFO: Test took 1466ms.
[16:36:14.806] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:15.312] <TB1>     INFO: Expecting 2560 events.
[16:36:16.269] <TB1>     INFO: 2560 events read in total (242ms).
[16:36:16.269] <TB1>     INFO: Test took 1463ms.
[16:36:16.271] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:16.778] <TB1>     INFO: Expecting 2560 events.
[16:36:17.734] <TB1>     INFO: 2560 events read in total (241ms).
[16:36:17.734] <TB1>     INFO: Test took 1463ms.
[16:36:17.737] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:18.243] <TB1>     INFO: Expecting 2560 events.
[16:36:19.203] <TB1>     INFO: 2560 events read in total (245ms).
[16:36:19.203] <TB1>     INFO: Test took 1466ms.
[16:36:19.205] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:19.713] <TB1>     INFO: Expecting 2560 events.
[16:36:20.673] <TB1>     INFO: 2560 events read in total (245ms).
[16:36:20.674] <TB1>     INFO: Test took 1469ms.
[16:36:20.676] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:21.183] <TB1>     INFO: Expecting 2560 events.
[16:36:22.142] <TB1>     INFO: 2560 events read in total (244ms).
[16:36:22.143] <TB1>     INFO: Test took 1467ms.
[16:36:22.144] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:22.653] <TB1>     INFO: Expecting 2560 events.
[16:36:23.614] <TB1>     INFO: 2560 events read in total (246ms).
[16:36:23.614] <TB1>     INFO: Test took 1470ms.
[16:36:23.616] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:24.122] <TB1>     INFO: Expecting 2560 events.
[16:36:25.082] <TB1>     INFO: 2560 events read in total (245ms).
[16:36:25.082] <TB1>     INFO: Test took 1466ms.
[16:36:25.084] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:25.592] <TB1>     INFO: Expecting 2560 events.
[16:36:26.553] <TB1>     INFO: 2560 events read in total (247ms).
[16:36:26.557] <TB1>     INFO: Test took 1473ms.
[16:36:26.559] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:27.062] <TB1>     INFO: Expecting 2560 events.
[16:36:28.019] <TB1>     INFO: 2560 events read in total (242ms).
[16:36:28.019] <TB1>     INFO: Test took 1460ms.
[16:36:28.021] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:28.528] <TB1>     INFO: Expecting 2560 events.
[16:36:29.488] <TB1>     INFO: 2560 events read in total (245ms).
[16:36:29.489] <TB1>     INFO: Test took 1468ms.
[16:36:29.491] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:29.001] <TB1>     INFO: Expecting 2560 events.
[16:36:30.960] <TB1>     INFO: 2560 events read in total (244ms).
[16:36:30.961] <TB1>     INFO: Test took 1470ms.
[16:36:30.963] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:31.469] <TB1>     INFO: Expecting 2560 events.
[16:36:32.428] <TB1>     INFO: 2560 events read in total (244ms).
[16:36:32.429] <TB1>     INFO: Test took 1466ms.
[16:36:32.431] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:32.941] <TB1>     INFO: Expecting 2560 events.
[16:36:33.901] <TB1>     INFO: 2560 events read in total (246ms).
[16:36:33.901] <TB1>     INFO: Test took 1470ms.
[16:36:33.904] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:34.409] <TB1>     INFO: Expecting 2560 events.
[16:36:35.368] <TB1>     INFO: 2560 events read in total (244ms).
[16:36:35.368] <TB1>     INFO: Test took 1465ms.
[16:36:35.372] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:35.877] <TB1>     INFO: Expecting 2560 events.
[16:36:36.842] <TB1>     INFO: 2560 events read in total (243ms).
[16:36:36.843] <TB1>     INFO: Test took 1471ms.
[16:36:36.845] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:37.351] <TB1>     INFO: Expecting 2560 events.
[16:36:38.314] <TB1>     INFO: 2560 events read in total (248ms).
[16:36:38.315] <TB1>     INFO: Test took 1470ms.
[16:36:38.317] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:38.824] <TB1>     INFO: Expecting 2560 events.
[16:36:39.781] <TB1>     INFO: 2560 events read in total (243ms).
[16:36:39.781] <TB1>     INFO: Test took 1464ms.
[16:36:39.785] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:40.292] <TB1>     INFO: Expecting 2560 events.
[16:36:41.256] <TB1>     INFO: 2560 events read in total (248ms).
[16:36:41.256] <TB1>     INFO: Test took 1471ms.
[16:36:41.258] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:41.770] <TB1>     INFO: Expecting 2560 events.
[16:36:42.730] <TB1>     INFO: 2560 events read in total (244ms).
[16:36:42.730] <TB1>     INFO: Test took 1472ms.
[16:36:42.732] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:43.240] <TB1>     INFO: Expecting 2560 events.
[16:36:44.199] <TB1>     INFO: 2560 events read in total (244ms).
[16:36:44.199] <TB1>     INFO: Test took 1467ms.
[16:36:44.203] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:36:44.710] <TB1>     INFO: Expecting 2560 events.
[16:36:45.670] <TB1>     INFO: 2560 events read in total (245ms).
[16:36:45.670] <TB1>     INFO: Test took 1468ms.
[16:36:46.723] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 479 seconds
[16:36:46.723] <TB1>     INFO: PH scale (per ROC):    92  76  79  77  79  84  81  81  80  88  81  87  86  92  86  82
[16:36:46.723] <TB1>     INFO: PH offset (per ROC):  171 166 173 162 173 158 156 164 172 155 173 173 171 165 165 152
[16:36:46.894] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:36:46.897] <TB1>     INFO: ######################################################################
[16:36:46.897] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:36:46.897] <TB1>     INFO: ######################################################################
[16:36:46.897] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:36:46.908] <TB1>     INFO: scanning low vcal = 10
[16:36:47.256] <TB1>     INFO: Expecting 41600 events.
[16:36:50.989] <TB1>     INFO: 41600 events read in total (3018ms).
[16:36:50.990] <TB1>     INFO: Test took 4082ms.
[16:36:50.993] <TB1>     INFO: scanning low vcal = 20
[16:36:51.498] <TB1>     INFO: Expecting 41600 events.
[16:36:55.239] <TB1>     INFO: 41600 events read in total (3027ms).
[16:36:55.239] <TB1>     INFO: Test took 4246ms.
[16:36:55.240] <TB1>     INFO: scanning low vcal = 30
[16:36:55.751] <TB1>     INFO: Expecting 41600 events.
[16:36:59.495] <TB1>     INFO: 41600 events read in total (3029ms).
[16:36:59.496] <TB1>     INFO: Test took 4255ms.
[16:36:59.497] <TB1>     INFO: scanning low vcal = 40
[16:36:59.002] <TB1>     INFO: Expecting 41600 events.
[16:37:04.310] <TB1>     INFO: 41600 events read in total (3593ms).
[16:37:04.310] <TB1>     INFO: Test took 4813ms.
[16:37:04.315] <TB1>     INFO: scanning low vcal = 50
[16:37:04.737] <TB1>     INFO: Expecting 41600 events.
[16:37:09.015] <TB1>     INFO: 41600 events read in total (3564ms).
[16:37:09.015] <TB1>     INFO: Test took 4700ms.
[16:37:09.018] <TB1>     INFO: scanning low vcal = 60
[16:37:09.440] <TB1>     INFO: Expecting 41600 events.
[16:37:13.713] <TB1>     INFO: 41600 events read in total (3558ms).
[16:37:13.713] <TB1>     INFO: Test took 4695ms.
[16:37:13.716] <TB1>     INFO: scanning low vcal = 70
[16:37:14.146] <TB1>     INFO: Expecting 41600 events.
[16:37:18.411] <TB1>     INFO: 41600 events read in total (3550ms).
[16:37:18.412] <TB1>     INFO: Test took 4696ms.
[16:37:18.415] <TB1>     INFO: scanning low vcal = 80
[16:37:18.839] <TB1>     INFO: Expecting 41600 events.
[16:37:23.092] <TB1>     INFO: 41600 events read in total (3538ms).
[16:37:23.093] <TB1>     INFO: Test took 4678ms.
[16:37:23.096] <TB1>     INFO: scanning low vcal = 90
[16:37:23.520] <TB1>     INFO: Expecting 41600 events.
[16:37:27.797] <TB1>     INFO: 41600 events read in total (3562ms).
[16:37:27.798] <TB1>     INFO: Test took 4702ms.
[16:37:27.801] <TB1>     INFO: scanning low vcal = 100
[16:37:28.229] <TB1>     INFO: Expecting 41600 events.
[16:37:32.636] <TB1>     INFO: 41600 events read in total (3692ms).
[16:37:32.637] <TB1>     INFO: Test took 4836ms.
[16:37:32.640] <TB1>     INFO: scanning low vcal = 110
[16:37:33.062] <TB1>     INFO: Expecting 41600 events.
[16:37:37.326] <TB1>     INFO: 41600 events read in total (3549ms).
[16:37:37.328] <TB1>     INFO: Test took 4688ms.
[16:37:37.331] <TB1>     INFO: scanning low vcal = 120
[16:37:37.760] <TB1>     INFO: Expecting 41600 events.
[16:37:42.016] <TB1>     INFO: 41600 events read in total (3540ms).
[16:37:42.016] <TB1>     INFO: Test took 4685ms.
[16:37:42.019] <TB1>     INFO: scanning low vcal = 130
[16:37:42.444] <TB1>     INFO: Expecting 41600 events.
[16:37:46.744] <TB1>     INFO: 41600 events read in total (3585ms).
[16:37:46.744] <TB1>     INFO: Test took 4725ms.
[16:37:46.748] <TB1>     INFO: scanning low vcal = 140
[16:37:47.170] <TB1>     INFO: Expecting 41600 events.
[16:37:51.445] <TB1>     INFO: 41600 events read in total (3560ms).
[16:37:51.446] <TB1>     INFO: Test took 4698ms.
[16:37:51.450] <TB1>     INFO: scanning low vcal = 150
[16:37:51.871] <TB1>     INFO: Expecting 41600 events.
[16:37:56.167] <TB1>     INFO: 41600 events read in total (3581ms).
[16:37:56.167] <TB1>     INFO: Test took 4717ms.
[16:37:56.170] <TB1>     INFO: scanning low vcal = 160
[16:37:56.596] <TB1>     INFO: Expecting 41600 events.
[16:38:00.857] <TB1>     INFO: 41600 events read in total (3546ms).
[16:38:00.858] <TB1>     INFO: Test took 4688ms.
[16:38:00.861] <TB1>     INFO: scanning low vcal = 170
[16:38:01.284] <TB1>     INFO: Expecting 41600 events.
[16:38:05.539] <TB1>     INFO: 41600 events read in total (3540ms).
[16:38:05.539] <TB1>     INFO: Test took 4678ms.
[16:38:05.544] <TB1>     INFO: scanning low vcal = 180
[16:38:05.965] <TB1>     INFO: Expecting 41600 events.
[16:38:10.253] <TB1>     INFO: 41600 events read in total (3573ms).
[16:38:10.254] <TB1>     INFO: Test took 4710ms.
[16:38:10.257] <TB1>     INFO: scanning low vcal = 190
[16:38:10.680] <TB1>     INFO: Expecting 41600 events.
[16:38:14.942] <TB1>     INFO: 41600 events read in total (3548ms).
[16:38:14.943] <TB1>     INFO: Test took 4686ms.
[16:38:14.946] <TB1>     INFO: scanning low vcal = 200
[16:38:15.368] <TB1>     INFO: Expecting 41600 events.
[16:38:19.641] <TB1>     INFO: 41600 events read in total (3558ms).
[16:38:19.642] <TB1>     INFO: Test took 4696ms.
[16:38:19.645] <TB1>     INFO: scanning low vcal = 210
[16:38:20.070] <TB1>     INFO: Expecting 41600 events.
[16:38:24.356] <TB1>     INFO: 41600 events read in total (3571ms).
[16:38:24.356] <TB1>     INFO: Test took 4711ms.
[16:38:24.360] <TB1>     INFO: scanning low vcal = 220
[16:38:24.780] <TB1>     INFO: Expecting 41600 events.
[16:38:29.073] <TB1>     INFO: 41600 events read in total (3578ms).
[16:38:29.073] <TB1>     INFO: Test took 4713ms.
[16:38:29.078] <TB1>     INFO: scanning low vcal = 230
[16:38:29.498] <TB1>     INFO: Expecting 41600 events.
[16:38:33.778] <TB1>     INFO: 41600 events read in total (3565ms).
[16:38:33.778] <TB1>     INFO: Test took 4700ms.
[16:38:33.782] <TB1>     INFO: scanning low vcal = 240
[16:38:34.207] <TB1>     INFO: Expecting 41600 events.
[16:38:38.494] <TB1>     INFO: 41600 events read in total (3572ms).
[16:38:38.496] <TB1>     INFO: Test took 4714ms.
[16:38:38.499] <TB1>     INFO: scanning low vcal = 250
[16:38:38.920] <TB1>     INFO: Expecting 41600 events.
[16:38:43.197] <TB1>     INFO: 41600 events read in total (3562ms).
[16:38:43.198] <TB1>     INFO: Test took 4699ms.
[16:38:43.202] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:38:43.625] <TB1>     INFO: Expecting 41600 events.
[16:38:47.902] <TB1>     INFO: 41600 events read in total (3562ms).
[16:38:47.902] <TB1>     INFO: Test took 4700ms.
[16:38:47.905] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:38:48.327] <TB1>     INFO: Expecting 41600 events.
[16:38:52.605] <TB1>     INFO: 41600 events read in total (3563ms).
[16:38:52.605] <TB1>     INFO: Test took 4700ms.
[16:38:52.608] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:38:53.030] <TB1>     INFO: Expecting 41600 events.
[16:38:57.329] <TB1>     INFO: 41600 events read in total (3585ms).
[16:38:57.329] <TB1>     INFO: Test took 4720ms.
[16:38:57.333] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:38:57.756] <TB1>     INFO: Expecting 41600 events.
[16:39:02.025] <TB1>     INFO: 41600 events read in total (3555ms).
[16:39:02.026] <TB1>     INFO: Test took 4693ms.
[16:39:02.031] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:39:02.451] <TB1>     INFO: Expecting 41600 events.
[16:39:06.717] <TB1>     INFO: 41600 events read in total (3550ms).
[16:39:06.717] <TB1>     INFO: Test took 4686ms.
[16:39:07.262] <TB1>     INFO: PixTestGainPedestal::measure() done 
[16:39:07.266] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:39:07.267] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:39:07.267] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:39:07.267] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:39:07.267] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:39:07.267] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:39:07.267] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:39:07.268] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:39:07.268] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:39:07.268] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:39:07.268] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:39:07.268] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:39:07.269] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:39:07.269] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:39:07.269] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:39:07.269] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:39:45.121] <TB1>     INFO: PixTestGainPedestal::fit() done
[16:39:45.121] <TB1>     INFO: non-linearity mean:  0.953 0.951 0.955 0.956 0.950 0.955 0.957 0.954 0.952 0.963 0.953 0.962 0.962 0.958 0.955 0.961
[16:39:45.121] <TB1>     INFO: non-linearity RMS:   0.007 0.006 0.006 0.006 0.006 0.007 0.005 0.006 0.006 0.006 0.006 0.005 0.006 0.006 0.006 0.006
[16:39:45.122] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:39:45.144] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:39:45.167] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:39:45.189] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:39:45.212] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:39:45.234] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:39:45.257] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:39:45.279] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:39:45.302] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:39:45.325] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:39:45.347] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:39:45.370] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:39:45.392] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:39:45.415] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:39:45.438] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:39:45.460] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-37_FPIXTest-17C-Nebraska-160609-1518_2016-06-09_15h18m_1465503497//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:39:45.483] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:39:45.483] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:39:45.490] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:39:45.490] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:39:45.493] <TB1>     INFO: ######################################################################
[16:39:45.493] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:39:45.493] <TB1>     INFO: ######################################################################
[16:39:45.495] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:39:45.506] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:39:45.506] <TB1>     INFO:     run 1 of 1
[16:39:45.506] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:39:45.850] <TB1>     INFO: Expecting 3120000 events.
[16:40:39.957] <TB1>     INFO: 1262240 events read in total (53392ms).
[16:41:29.720] <TB1>     INFO: 2513505 events read in total (103155ms).
[16:41:54.299] <TB1>     INFO: 3120000 events read in total (127734ms).
[16:41:54.345] <TB1>     INFO: Test took 128840ms.
[16:41:54.427] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:54.580] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:41:56.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:41:57.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:41:59.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:42:00.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:42:02.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:42:03.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:42:05.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:42:06.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:42:08.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:42:09.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:42:11.145] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:42:12.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:42:14.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:42:15.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:42:17.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:42:18.667] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404570112
[16:42:18.699] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:42:18.699] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4745, RMS = 1.28332
[16:42:18.700] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:42:18.700] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:42:18.700] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1797, RMS = 1.95196
[16:42:18.700] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:42:18.701] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:42:18.701] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4137, RMS = 1.53011
[16:42:18.701] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:42:18.701] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:42:18.701] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.8043, RMS = 2.18186
[16:42:18.701] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:42:18.703] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:42:18.703] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3595, RMS = 1.26566
[16:42:18.703] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:42:18.703] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:42:18.703] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4456, RMS = 1.90464
[16:42:18.703] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:42:18.705] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:42:18.705] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8467, RMS = 1.21079
[16:42:18.705] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:42:18.705] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:42:18.705] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4366, RMS = 1.58899
[16:42:18.705] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:42:18.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:42:18.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2522, RMS = 1.41721
[16:42:18.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:42:18.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:42:18.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3752, RMS = 1.28124
[16:42:18.706] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:42:18.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:42:18.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0967, RMS = 1.53484
[16:42:18.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:42:18.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:42:18.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4343, RMS = 1.26197
[16:42:18.707] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:42:18.708] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:42:18.708] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0275, RMS = 1.56763
[16:42:18.708] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:42:18.708] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:42:18.708] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2368, RMS = 1.38954
[16:42:18.708] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:42:18.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:42:18.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5692, RMS = 1.3708
[16:42:18.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:42:18.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:42:18.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2342, RMS = 1.47432
[16:42:18.709] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:42:18.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:42:18.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6263, RMS = 0.879427
[16:42:18.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:42:18.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:42:18.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8441, RMS = 1.99047
[16:42:18.711] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[16:42:18.712] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:42:18.712] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4226, RMS = 1.3383
[16:42:18.713] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:42:18.713] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:42:18.713] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3385, RMS = 1.74324
[16:42:18.713] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:42:18.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:42:18.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9361, RMS = 1.29777
[16:42:18.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:42:18.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:42:18.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8896, RMS = 1.99502
[16:42:18.714] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:42:18.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:42:18.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6737, RMS = 1.38484
[16:42:18.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:42:18.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:42:18.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2977, RMS = 1.73327
[16:42:18.715] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:42:18.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:42:18.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7796, RMS = 1.7016
[16:42:18.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:42:18.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:42:18.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0727, RMS = 1.25179
[16:42:18.716] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:42:18.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:42:18.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9683, RMS = 1.33564
[16:42:18.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:42:18.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:42:18.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0849, RMS = 0.94104
[16:42:18.717] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:42:18.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:42:18.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5249, RMS = 2.90634
[16:42:18.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:42:18.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:42:18.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8431, RMS = 1.24482
[16:42:18.718] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:42:18.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:42:18.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5781, RMS = 1.30363
[16:42:18.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:42:18.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:42:18.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0719, RMS = 1.98115
[16:42:18.719] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:42:18.724] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 153 seconds
[16:42:18.724] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:42:18.724] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:42:18.823] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:42:18.823] <TB1>     INFO: enter test to run
[16:42:18.823] <TB1>     INFO:   test:  no parameter change
[16:42:18.824] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[16:42:18.825] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[16:42:18.825] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[16:42:18.825] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:42:19.340] <TB1>    QUIET: Connection to board 26 closed.
[16:42:19.341] <TB1>     INFO: pXar: this is the end, my friend
[16:42:19.341] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
