#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15570a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1557230 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1569950 .functor NOT 1, L_0x15997e0, C4<0>, C4<0>, C4<0>;
L_0x1599540 .functor XOR 1, L_0x15993e0, L_0x15994a0, C4<0>, C4<0>;
L_0x15996d0 .functor XOR 1, L_0x1599540, L_0x1599600, C4<0>, C4<0>;
v0x15921f0_0 .net *"_ivl_10", 0 0, L_0x1599600;  1 drivers
v0x15922f0_0 .net *"_ivl_12", 0 0, L_0x15996d0;  1 drivers
v0x15923d0_0 .net *"_ivl_2", 0 0, L_0x15940d0;  1 drivers
v0x1592490_0 .net *"_ivl_4", 0 0, L_0x15993e0;  1 drivers
v0x1592570_0 .net *"_ivl_6", 0 0, L_0x15994a0;  1 drivers
v0x15926a0_0 .net *"_ivl_8", 0 0, L_0x1599540;  1 drivers
v0x1592780_0 .net "a", 0 0, v0x158d180_0;  1 drivers
v0x1592820_0 .net "b", 0 0, v0x158d220_0;  1 drivers
v0x15928c0_0 .net "c", 0 0, v0x158d2c0_0;  1 drivers
v0x1592960_0 .var "clk", 0 0;
v0x1592a00_0 .net "d", 0 0, v0x158d400_0;  1 drivers
v0x1592aa0_0 .net "q_dut", 0 0, L_0x1599050;  1 drivers
v0x1592b40_0 .net "q_ref", 0 0, L_0x15699c0;  1 drivers
v0x1592be0_0 .var/2u "stats1", 159 0;
v0x1592c80_0 .var/2u "strobe", 0 0;
v0x1592d20_0 .net "tb_match", 0 0, L_0x15997e0;  1 drivers
v0x1592de0_0 .net "tb_mismatch", 0 0, L_0x1569950;  1 drivers
v0x1592ea0_0 .net "wavedrom_enable", 0 0, v0x158d4f0_0;  1 drivers
v0x1592f40_0 .net "wavedrom_title", 511 0, v0x158d590_0;  1 drivers
L_0x15940d0 .concat [ 1 0 0 0], L_0x15699c0;
L_0x15993e0 .concat [ 1 0 0 0], L_0x15699c0;
L_0x15994a0 .concat [ 1 0 0 0], L_0x1599050;
L_0x1599600 .concat [ 1 0 0 0], L_0x15699c0;
L_0x15997e0 .cmp/eeq 1, L_0x15940d0, L_0x15996d0;
S_0x15573c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1557230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1541ea0 .functor OR 1, v0x158d180_0, v0x158d220_0, C4<0>, C4<0>;
L_0x1557b20 .functor OR 1, v0x158d2c0_0, v0x158d400_0, C4<0>, C4<0>;
L_0x15699c0 .functor AND 1, L_0x1541ea0, L_0x1557b20, C4<1>, C4<1>;
v0x1569bc0_0 .net *"_ivl_0", 0 0, L_0x1541ea0;  1 drivers
v0x1569c60_0 .net *"_ivl_2", 0 0, L_0x1557b20;  1 drivers
v0x1541ff0_0 .net "a", 0 0, v0x158d180_0;  alias, 1 drivers
v0x1542090_0 .net "b", 0 0, v0x158d220_0;  alias, 1 drivers
v0x158c600_0 .net "c", 0 0, v0x158d2c0_0;  alias, 1 drivers
v0x158c710_0 .net "d", 0 0, v0x158d400_0;  alias, 1 drivers
v0x158c7d0_0 .net "q", 0 0, L_0x15699c0;  alias, 1 drivers
S_0x158c930 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1557230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x158d180_0 .var "a", 0 0;
v0x158d220_0 .var "b", 0 0;
v0x158d2c0_0 .var "c", 0 0;
v0x158d360_0 .net "clk", 0 0, v0x1592960_0;  1 drivers
v0x158d400_0 .var "d", 0 0;
v0x158d4f0_0 .var "wavedrom_enable", 0 0;
v0x158d590_0 .var "wavedrom_title", 511 0;
E_0x1551fb0/0 .event negedge, v0x158d360_0;
E_0x1551fb0/1 .event posedge, v0x158d360_0;
E_0x1551fb0 .event/or E_0x1551fb0/0, E_0x1551fb0/1;
E_0x1552200 .event posedge, v0x158d360_0;
E_0x153a9f0 .event negedge, v0x158d360_0;
S_0x158cc80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x158c930;
 .timescale -12 -12;
v0x158ce80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x158cf80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x158c930;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x158d6f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1557230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1593270 .functor NOT 1, v0x158d180_0, C4<0>, C4<0>, C4<0>;
L_0x1593300 .functor NOT 1, v0x158d220_0, C4<0>, C4<0>, C4<0>;
L_0x1593390 .functor AND 1, L_0x1593270, L_0x1593300, C4<1>, C4<1>;
L_0x1593400 .functor NOT 1, v0x158d2c0_0, C4<0>, C4<0>, C4<0>;
L_0x15934a0 .functor AND 1, L_0x1593390, L_0x1593400, C4<1>, C4<1>;
L_0x15935b0 .functor AND 1, L_0x15934a0, v0x158d400_0, C4<1>, C4<1>;
L_0x15936b0 .functor NOT 1, v0x158d180_0, C4<0>, C4<0>, C4<0>;
L_0x1593720 .functor NOT 1, v0x158d220_0, C4<0>, C4<0>, C4<0>;
L_0x15937e0 .functor AND 1, L_0x15936b0, L_0x1593720, C4<1>, C4<1>;
L_0x15938f0 .functor AND 1, L_0x15937e0, v0x158d2c0_0, C4<1>, C4<1>;
L_0x1593a10 .functor NOT 1, v0x158d400_0, C4<0>, C4<0>, C4<0>;
L_0x1593a80 .functor AND 1, L_0x15938f0, L_0x1593a10, C4<1>, C4<1>;
L_0x1593bb0 .functor OR 1, L_0x15935b0, L_0x1593a80, C4<0>, C4<0>;
L_0x1593cc0 .functor NOT 1, v0x158d180_0, C4<0>, C4<0>, C4<0>;
L_0x1593b40 .functor NOT 1, v0x158d220_0, C4<0>, C4<0>, C4<0>;
L_0x1593db0 .functor AND 1, L_0x1593cc0, L_0x1593b40, C4<1>, C4<1>;
L_0x1593f50 .functor AND 1, L_0x1593db0, v0x158d2c0_0, C4<1>, C4<1>;
L_0x1594010 .functor AND 1, L_0x1593f50, v0x158d400_0, C4<1>, C4<1>;
L_0x1594170 .functor OR 1, L_0x1593bb0, L_0x1594010, C4<0>, C4<0>;
L_0x1594280 .functor NOT 1, v0x158d180_0, C4<0>, C4<0>, C4<0>;
L_0x15944b0 .functor AND 1, L_0x1594280, v0x158d220_0, C4<1>, C4<1>;
L_0x1594680 .functor NOT 1, v0x158d2c0_0, C4<0>, C4<0>, C4<0>;
L_0x15948c0 .functor AND 1, L_0x15944b0, L_0x1594680, C4<1>, C4<1>;
L_0x15949d0 .functor AND 1, L_0x15948c0, v0x158d400_0, C4<1>, C4<1>;
L_0x1594c70 .functor OR 1, L_0x1594170, L_0x15949d0, C4<0>, C4<0>;
L_0x1594d80 .functor NOT 1, v0x158d180_0, C4<0>, C4<0>, C4<0>;
L_0x1594ed0 .functor AND 1, L_0x1594d80, v0x158d220_0, C4<1>, C4<1>;
L_0x1594f90 .functor NOT 1, v0x158d2c0_0, C4<0>, C4<0>, C4<0>;
L_0x15950f0 .functor AND 1, L_0x1594ed0, L_0x1594f90, C4<1>, C4<1>;
L_0x1595200 .functor AND 1, L_0x15950f0, v0x158d400_0, C4<1>, C4<1>;
L_0x15953c0 .functor OR 1, L_0x1594c70, L_0x1595200, C4<0>, C4<0>;
L_0x15954d0 .functor NOT 1, v0x158d180_0, C4<0>, C4<0>, C4<0>;
L_0x1595650 .functor AND 1, L_0x15954d0, v0x158d220_0, C4<1>, C4<1>;
L_0x1595710 .functor AND 1, L_0x1595650, v0x158d2c0_0, C4<1>, C4<1>;
L_0x15958f0 .functor AND 1, L_0x1595710, v0x158d400_0, C4<1>, C4<1>;
L_0x15959b0 .functor OR 1, L_0x15953c0, L_0x15958f0, C4<0>, C4<0>;
L_0x1595bf0 .functor NOT 1, v0x158d220_0, C4<0>, C4<0>, C4<0>;
L_0x1595c60 .functor AND 1, v0x158d180_0, L_0x1595bf0, C4<1>, C4<1>;
L_0x1595e60 .functor NOT 1, v0x158d2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1595ed0 .functor AND 1, L_0x1595c60, L_0x1595e60, C4<1>, C4<1>;
L_0x1596130 .functor AND 1, L_0x1595ed0, v0x158d400_0, C4<1>, C4<1>;
L_0x15961f0 .functor OR 1, L_0x15959b0, L_0x1596130, C4<0>, C4<0>;
L_0x1596460 .functor NOT 1, v0x158d220_0, C4<0>, C4<0>, C4<0>;
L_0x15964d0 .functor AND 1, v0x158d180_0, L_0x1596460, C4<1>, C4<1>;
L_0x1596700 .functor AND 1, L_0x15964d0, v0x158d2c0_0, C4<1>, C4<1>;
L_0x15967c0 .functor NOT 1, v0x158d400_0, C4<0>, C4<0>, C4<0>;
L_0x15969b0 .functor AND 1, L_0x1596700, L_0x15967c0, C4<1>, C4<1>;
L_0x1596ac0 .functor OR 1, L_0x15961f0, L_0x15969b0, C4<0>, C4<0>;
L_0x1596d60 .functor NOT 1, v0x158d220_0, C4<0>, C4<0>, C4<0>;
L_0x1596dd0 .functor AND 1, v0x158d180_0, L_0x1596d60, C4<1>, C4<1>;
L_0x1597030 .functor AND 1, L_0x1596dd0, v0x158d2c0_0, C4<1>, C4<1>;
L_0x15970f0 .functor AND 1, L_0x1597030, v0x158d400_0, C4<1>, C4<1>;
L_0x1597360 .functor OR 1, L_0x1596ac0, L_0x15970f0, C4<0>, C4<0>;
L_0x1597470 .functor AND 1, v0x158d180_0, v0x158d220_0, C4<1>, C4<1>;
L_0x15976a0 .functor NOT 1, v0x158d2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1597710 .functor AND 1, L_0x1597470, L_0x15976a0, C4<1>, C4<1>;
L_0x15979f0 .functor NOT 1, v0x158d400_0, C4<0>, C4<0>, C4<0>;
L_0x1597a60 .functor AND 1, L_0x1597710, L_0x15979f0, C4<1>, C4<1>;
L_0x1597d50 .functor OR 1, L_0x1597360, L_0x1597a60, C4<0>, C4<0>;
L_0x1597e60 .functor AND 1, v0x158d180_0, v0x158d220_0, C4<1>, C4<1>;
L_0x15980c0 .functor NOT 1, v0x158d2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1598130 .functor AND 1, L_0x1597e60, L_0x15980c0, C4<1>, C4<1>;
L_0x1598440 .functor AND 1, L_0x1598130, v0x158d400_0, C4<1>, C4<1>;
L_0x1598500 .functor OR 1, L_0x1597d50, L_0x1598440, C4<0>, C4<0>;
L_0x1598820 .functor AND 1, v0x158d180_0, v0x158d220_0, C4<1>, C4<1>;
L_0x1598aa0 .functor AND 1, L_0x1598820, v0x158d2c0_0, C4<1>, C4<1>;
L_0x1598f90 .functor AND 1, L_0x1598aa0, v0x158d400_0, C4<1>, C4<1>;
L_0x1599050 .functor OR 1, L_0x1598500, L_0x1598f90, C4<0>, C4<0>;
v0x158d9e0_0 .net *"_ivl_0", 0 0, L_0x1593270;  1 drivers
v0x158dac0_0 .net *"_ivl_10", 0 0, L_0x15935b0;  1 drivers
v0x158dba0_0 .net *"_ivl_100", 0 0, L_0x1597030;  1 drivers
v0x158dc90_0 .net *"_ivl_102", 0 0, L_0x15970f0;  1 drivers
v0x158dd70_0 .net *"_ivl_104", 0 0, L_0x1597360;  1 drivers
v0x158dea0_0 .net *"_ivl_106", 0 0, L_0x1597470;  1 drivers
v0x158df80_0 .net *"_ivl_108", 0 0, L_0x15976a0;  1 drivers
v0x158e060_0 .net *"_ivl_110", 0 0, L_0x1597710;  1 drivers
v0x158e140_0 .net *"_ivl_112", 0 0, L_0x15979f0;  1 drivers
v0x158e220_0 .net *"_ivl_114", 0 0, L_0x1597a60;  1 drivers
v0x158e300_0 .net *"_ivl_116", 0 0, L_0x1597d50;  1 drivers
v0x158e3e0_0 .net *"_ivl_118", 0 0, L_0x1597e60;  1 drivers
v0x158e4c0_0 .net *"_ivl_12", 0 0, L_0x15936b0;  1 drivers
v0x158e5a0_0 .net *"_ivl_120", 0 0, L_0x15980c0;  1 drivers
v0x158e680_0 .net *"_ivl_122", 0 0, L_0x1598130;  1 drivers
v0x158e760_0 .net *"_ivl_124", 0 0, L_0x1598440;  1 drivers
v0x158e840_0 .net *"_ivl_126", 0 0, L_0x1598500;  1 drivers
v0x158e920_0 .net *"_ivl_128", 0 0, L_0x1598820;  1 drivers
v0x158ea00_0 .net *"_ivl_130", 0 0, L_0x1598aa0;  1 drivers
v0x158eae0_0 .net *"_ivl_132", 0 0, L_0x1598f90;  1 drivers
v0x158ebc0_0 .net *"_ivl_14", 0 0, L_0x1593720;  1 drivers
v0x158eca0_0 .net *"_ivl_16", 0 0, L_0x15937e0;  1 drivers
v0x158ed80_0 .net *"_ivl_18", 0 0, L_0x15938f0;  1 drivers
v0x158ee60_0 .net *"_ivl_2", 0 0, L_0x1593300;  1 drivers
v0x158ef40_0 .net *"_ivl_20", 0 0, L_0x1593a10;  1 drivers
v0x158f020_0 .net *"_ivl_22", 0 0, L_0x1593a80;  1 drivers
v0x158f100_0 .net *"_ivl_24", 0 0, L_0x1593bb0;  1 drivers
v0x158f1e0_0 .net *"_ivl_26", 0 0, L_0x1593cc0;  1 drivers
v0x158f2c0_0 .net *"_ivl_28", 0 0, L_0x1593b40;  1 drivers
v0x158f3a0_0 .net *"_ivl_30", 0 0, L_0x1593db0;  1 drivers
v0x158f480_0 .net *"_ivl_32", 0 0, L_0x1593f50;  1 drivers
v0x158f560_0 .net *"_ivl_34", 0 0, L_0x1594010;  1 drivers
v0x158f640_0 .net *"_ivl_36", 0 0, L_0x1594170;  1 drivers
v0x158f930_0 .net *"_ivl_38", 0 0, L_0x1594280;  1 drivers
v0x158fa10_0 .net *"_ivl_4", 0 0, L_0x1593390;  1 drivers
v0x158faf0_0 .net *"_ivl_40", 0 0, L_0x15944b0;  1 drivers
v0x158fbd0_0 .net *"_ivl_42", 0 0, L_0x1594680;  1 drivers
v0x158fcb0_0 .net *"_ivl_44", 0 0, L_0x15948c0;  1 drivers
v0x158fd90_0 .net *"_ivl_46", 0 0, L_0x15949d0;  1 drivers
v0x158fe70_0 .net *"_ivl_48", 0 0, L_0x1594c70;  1 drivers
v0x158ff50_0 .net *"_ivl_50", 0 0, L_0x1594d80;  1 drivers
v0x1590030_0 .net *"_ivl_52", 0 0, L_0x1594ed0;  1 drivers
v0x1590110_0 .net *"_ivl_54", 0 0, L_0x1594f90;  1 drivers
v0x15901f0_0 .net *"_ivl_56", 0 0, L_0x15950f0;  1 drivers
v0x15902d0_0 .net *"_ivl_58", 0 0, L_0x1595200;  1 drivers
v0x15903b0_0 .net *"_ivl_6", 0 0, L_0x1593400;  1 drivers
v0x1590490_0 .net *"_ivl_60", 0 0, L_0x15953c0;  1 drivers
v0x1590570_0 .net *"_ivl_62", 0 0, L_0x15954d0;  1 drivers
v0x1590650_0 .net *"_ivl_64", 0 0, L_0x1595650;  1 drivers
v0x1590730_0 .net *"_ivl_66", 0 0, L_0x1595710;  1 drivers
v0x1590810_0 .net *"_ivl_68", 0 0, L_0x15958f0;  1 drivers
v0x15908f0_0 .net *"_ivl_70", 0 0, L_0x15959b0;  1 drivers
v0x15909d0_0 .net *"_ivl_72", 0 0, L_0x1595bf0;  1 drivers
v0x1590ab0_0 .net *"_ivl_74", 0 0, L_0x1595c60;  1 drivers
v0x1590b90_0 .net *"_ivl_76", 0 0, L_0x1595e60;  1 drivers
v0x1590c70_0 .net *"_ivl_78", 0 0, L_0x1595ed0;  1 drivers
v0x1590d50_0 .net *"_ivl_8", 0 0, L_0x15934a0;  1 drivers
v0x1590e30_0 .net *"_ivl_80", 0 0, L_0x1596130;  1 drivers
v0x1590f10_0 .net *"_ivl_82", 0 0, L_0x15961f0;  1 drivers
v0x1590ff0_0 .net *"_ivl_84", 0 0, L_0x1596460;  1 drivers
v0x15910d0_0 .net *"_ivl_86", 0 0, L_0x15964d0;  1 drivers
v0x15911b0_0 .net *"_ivl_88", 0 0, L_0x1596700;  1 drivers
v0x1591290_0 .net *"_ivl_90", 0 0, L_0x15967c0;  1 drivers
v0x1591370_0 .net *"_ivl_92", 0 0, L_0x15969b0;  1 drivers
v0x1591450_0 .net *"_ivl_94", 0 0, L_0x1596ac0;  1 drivers
v0x1591940_0 .net *"_ivl_96", 0 0, L_0x1596d60;  1 drivers
v0x1591a20_0 .net *"_ivl_98", 0 0, L_0x1596dd0;  1 drivers
v0x1591b00_0 .net "a", 0 0, v0x158d180_0;  alias, 1 drivers
v0x1591ba0_0 .net "b", 0 0, v0x158d220_0;  alias, 1 drivers
v0x1591c90_0 .net "c", 0 0, v0x158d2c0_0;  alias, 1 drivers
v0x1591d80_0 .net "d", 0 0, v0x158d400_0;  alias, 1 drivers
v0x1591e70_0 .net "q", 0 0, L_0x1599050;  alias, 1 drivers
S_0x1591fd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1557230;
 .timescale -12 -12;
E_0x1551d50 .event anyedge, v0x1592c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1592c80_0;
    %nor/r;
    %assign/vec4 v0x1592c80_0, 0;
    %wait E_0x1551d50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x158c930;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x158d400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x158d2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x158d220_0, 0;
    %assign/vec4 v0x158d180_0, 0;
    %wait E_0x153a9f0;
    %wait E_0x1552200;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x158d400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x158d2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x158d220_0, 0;
    %assign/vec4 v0x158d180_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1551fb0;
    %load/vec4 v0x158d180_0;
    %load/vec4 v0x158d220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x158d2c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x158d400_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x158d400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x158d2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x158d220_0, 0;
    %assign/vec4 v0x158d180_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x158cf80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1551fb0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x158d400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x158d2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x158d220_0, 0;
    %assign/vec4 v0x158d180_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1557230;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1592960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1592c80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1557230;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1592960_0;
    %inv;
    %store/vec4 v0x1592960_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1557230;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x158d360_0, v0x1592de0_0, v0x1592780_0, v0x1592820_0, v0x15928c0_0, v0x1592a00_0, v0x1592b40_0, v0x1592aa0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1557230;
T_7 ;
    %load/vec4 v0x1592be0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1592be0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1592be0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1592be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1592be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1592be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1592be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1557230;
T_8 ;
    %wait E_0x1551fb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1592be0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1592be0_0, 4, 32;
    %load/vec4 v0x1592d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1592be0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1592be0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1592be0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1592be0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1592b40_0;
    %load/vec4 v0x1592b40_0;
    %load/vec4 v0x1592aa0_0;
    %xor;
    %load/vec4 v0x1592b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1592be0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1592be0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1592be0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1592be0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/circuit3/iter1/response0/top_module.sv";
