ModuleName AND2For4n1bits
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 80 ,Y1: 64 ,X2: 112 ,Y2: 64
Edge X1: 112 ,Y1: 64 ,X2: 112 ,Y2: 184
End
Branches
Branch Left: 112 ,Top: 72
BranchStrList
0
End
Branch Left: 112 ,Top: 104
BranchStrList
1
End
Branch Left: 112 ,Top: 136
BranchStrList
2
End
Branch Left: 112 ,Top: 168
BranchStrList
3
End
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 72 ,X2: 160 ,Y2: 72
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 104 ,X2: 160 ,Y2: 104
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 136 ,X2: 160 ,Y2: 136
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 168 ,X2: 160 ,Y2: 168
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 184 ,X2: 160 ,Y2: 184
Edge X1: 144 ,Y1: 152 ,X2: 144 ,Y2: 184
Edge X1: 144 ,Y1: 120 ,X2: 144 ,Y2: 152
Edge X1: 144 ,Y1: 152 ,X2: 160 ,Y2: 152
Edge X1: 144 ,Y1: 120 ,X2: 160 ,Y2: 120
Edge X1: 144 ,Y1: 88 ,X2: 144 ,Y2: 120
Edge X1: 80 ,Y1: 88 ,X2: 144 ,Y2: 88
Edge X1: 144 ,Y1: 88 ,X2: 160 ,Y2: 88
End
Branches
End
Wire Name: b6
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 248 ,Y1: 64 ,X2: 272 ,Y2: 64
Edge X1: 248 ,Y1: 64 ,X2: 248 ,Y2: 192
End
Branches
Branch Left: 248 ,Top: 80
BranchStrList
0
End
Branch Left: 248 ,Top: 112
BranchStrList
1
End
Branch Left: 248 ,Top: 144
BranchStrList
2
End
Branch Left: 248 ,Top: 176
BranchStrList
3
End
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 80 ,X2: 248 ,Y2: 80
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 112 ,X2: 248 ,Y2: 112
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 144 ,X2: 248 ,Y2: 144
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 176 ,X2: 248 ,Y2: 176
End
Branches
End
End
Ports
Port Left: 80 Top: 64 ,Orientation: 0
Portname: input4bits ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 80 Top: 88 ,Orientation: 0
Portname: enable ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 272 Top: 64 ,Orientation: 0
Portname: output ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 160 Top: 64
Name: s0
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 160 Top: 96
Name: s1
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 160 Top: 128
Name: s2
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 160 Top: 160
Name: s3
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
End
Texts
End
Links
End
