Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Feb 13 23:13:42 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   20          inf        0.000                      0                   20           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.210ns  (logic 5.093ns (49.885%)  route 5.117ns (50.115%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  led_OBUF[1]_inst_i_2/O
                         net (fo=11, routed)          1.680     3.144    led_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.268 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.437     6.704    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.210 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.210    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.475ns  (logic 5.378ns (56.763%)  route 4.097ns (43.237%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=4, routed)           2.237     3.708    io_led[0]_OBUF[1]
    SLICE_X65Y67         LUT5 (Prop_lut5_I3_O)        0.152     3.860 r  io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.860     5.720    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.755     9.475 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     9.475    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.342ns  (logic 5.380ns (57.590%)  route 3.962ns (42.410%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[0][0]_INST_0_i_1/O
                         net (fo=3, routed)           2.290     3.764    io_led[0]_OBUF[0]
    SLICE_X65Y67         LUT5 (Prop_lut5_I3_O)        0.149     3.913 r  io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.671     5.585    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.757     9.342 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     9.342    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.103ns  (logic 5.342ns (58.687%)  route 3.761ns (41.313%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  led_OBUF[1]_inst_i_2/O
                         net (fo=11, routed)          2.083     3.547    led_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y67         LUT3 (Prop_lut3_I2_O)        0.152     3.699 r  io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.678     5.377    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.727     9.103 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     9.103    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][7]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.066ns  (logic 5.180ns (57.135%)  route 3.886ns (42.865%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[0][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_led[0][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.814     3.339    io_led[0]_OBUF[7]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124     3.463 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.072     5.535    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531     9.066 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     9.066    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.005ns  (logic 5.113ns (56.784%)  route 3.892ns (43.216%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  led_OBUF[1]_inst_i_2/O
                         net (fo=11, routed)          2.083     3.547    led_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y67         LUT3 (Prop_lut3_I2_O)        0.124     3.671 r  io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.809     5.479    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526     9.005 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     9.005    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 5.309ns (59.640%)  route 3.593ns (40.360%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  led_OBUF[1]_inst_i_2/O
                         net (fo=11, routed)          1.681     3.145    led_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y67         LUT3 (Prop_lut3_I2_O)        0.120     3.265 r  io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.912     5.176    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.725     8.902 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     8.902    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 5.121ns (57.707%)  route 3.753ns (42.293%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  led_OBUF[1]_inst_i_2/O
                         net (fo=11, routed)          1.681     3.145    led_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.269 r  io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.072     5.341    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534     8.875 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     8.875    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][6]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.831ns  (logic 5.172ns (58.566%)  route 3.659ns (41.434%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[0][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_led[0][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.599     3.118    io_led[0]_OBUF[6]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124     3.242 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.060     5.302    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529     8.831 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     8.831    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.738ns  (logic 5.109ns (58.468%)  route 3.629ns (41.532%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  led_OBUF[1]_inst_i_2/O
                         net (fo=11, routed)          1.758     3.222    led_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y67         LUT3 (Prop_lut3_I2_O)        0.124     3.346 r  io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.871     5.217    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521     8.738 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     8.738    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.485ns (75.897%)  route 0.472ns (24.103%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.472     0.711    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     1.957 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     1.957    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.488ns (75.852%)  route 0.474ns (24.148%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_led[0][0]_INST_0_i_1/O
                         net (fo=3, routed)           0.474     0.715    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     1.962 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     1.962    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][6]
                            (input port)
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.528ns (77.888%)  route 0.434ns (22.112%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[0][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_led[0][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.434     0.720    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     1.962 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     1.962    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][7]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.534ns (77.851%)  route 0.437ns (22.149%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[0][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_led[0][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.437     0.729    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     1.971 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     1.971    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.505ns (69.243%)  route 0.668ns (30.757%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[0][2]_INST_0_i_1/O
                         net (fo=4, routed)           0.668     0.922    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     2.173 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     2.173    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.504ns (67.858%)  route 0.712ns (32.142%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[0][3]_INST_0_i_1/O
                         net (fo=4, routed)           0.712     0.967    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     2.217 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     2.217    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.479ns (65.195%)  route 0.789ns (34.805%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_led[0][5]_INST_0_i_1/O
                         net (fo=2, routed)           0.789     1.019    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     2.268 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     2.268    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.570ns (64.935%)  route 0.848ns (35.065%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_led[0][4]_INST_0_i_1/O
                         net (fo=7, routed)           0.520     0.756    io_led[0]_OBUF[4]
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.046     0.802 r  io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.328     1.130    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.288     2.417 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     2.417    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.508ns (62.324%)  route 0.911ns (37.676%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_led[0][4]_INST_0_i_1/O
                         net (fo=7, routed)           0.520     0.756    io_led[0]_OBUF[4]
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.045     0.801 r  io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.392     1.192    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.419 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     2.419    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------





