Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr  7 13:23:58 2024
| Host         : Mingyi_TX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.413     -665.956                    361                40626        0.025        0.000                      0                40626        8.750        0.000                       0                 13907  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -13.413     -665.956                    361                40626        0.025        0.000                      0                40626        8.750        0.000                       0                 13907  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          361  Failing Endpoints,  Worst Slack      -13.413ns,  Total Violation     -665.956ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.413ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.848ns  (logic 21.925ns (66.747%)  route 10.923ns (33.253%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=5 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.840     3.134    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.588 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/DOADO[0]
                         net (fo=2, routed)           2.331     7.920    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[7]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.956 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    11.958    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.671 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.191 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[32]
                         net (fo=1, routed)           1.006    16.197    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[32]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.321 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    16.988    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[31]_INST_0_i_8
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.112 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=7, routed)           0.662    17.774    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[23]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.150    17.924 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.559    18.483    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    19.341 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.341    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.563 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=19, routed)          0.904    20.468    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.299    20.767 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.750    21.516    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    27.365 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.829    28.195    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.319 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    28.319    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.869 f  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.371    30.239    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    30.363 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.906    31.270    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[6]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[13])
                                                      3.656    34.926 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[13]
                         net (fo=1, routed)           0.932    35.858    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[11]
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124    35.982 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[11]_INST_0/O
                         net (fo=1, routed)           0.000    35.982    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_23
    SLICE_X34Y28         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.484    22.663    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X34Y28         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[11]/C
                         clock pessimism              0.129    22.792    
                         clock uncertainty           -0.302    22.490    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.079    22.569    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[11]
  -------------------------------------------------------------------
                         required time                         22.569    
                         arrival time                         -35.982    
  -------------------------------------------------------------------
                         slack                                -13.413    

Slack (VIOLATED) :        -13.405ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.841ns  (logic 21.925ns (66.761%)  route 10.916ns (33.239%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=5 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.840     3.134    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.588 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/DOADO[0]
                         net (fo=2, routed)           2.331     7.920    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[7]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.956 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    11.958    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.671 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.191 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[32]
                         net (fo=1, routed)           1.006    16.197    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[32]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.321 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    16.988    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[31]_INST_0_i_8
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.112 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=7, routed)           0.662    17.774    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[23]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.150    17.924 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.559    18.483    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    19.341 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.341    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.563 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=19, routed)          0.904    20.468    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.299    20.767 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.750    21.516    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    27.365 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.829    28.195    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.319 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    28.319    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.869 f  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.371    30.239    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    30.363 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.906    31.270    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[6]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[12])
                                                      3.656    34.926 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[12]
                         net (fo=1, routed)           0.926    35.852    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[10]
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124    35.976 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[10]_INST_0/O
                         net (fo=1, routed)           0.000    35.976    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_24
    SLICE_X32Y28         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.483    22.663    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X32Y28         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[10]/C
                         clock pessimism              0.129    22.791    
                         clock uncertainty           -0.302    22.489    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)        0.081    22.570    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[10]
  -------------------------------------------------------------------
                         required time                         22.570    
                         arrival time                         -35.976    
  -------------------------------------------------------------------
                         slack                                -13.405    

Slack (VIOLATED) :        -13.348ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.778ns  (logic 21.925ns (66.890%)  route 10.853ns (33.110%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=5 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.840     3.134    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.588 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/DOADO[0]
                         net (fo=2, routed)           2.331     7.920    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[7]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.956 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    11.958    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.671 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.191 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[32]
                         net (fo=1, routed)           1.006    16.197    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[32]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.321 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    16.988    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[31]_INST_0_i_8
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.112 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=7, routed)           0.662    17.774    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[23]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.150    17.924 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.559    18.483    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    19.341 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.341    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.563 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=19, routed)          0.904    20.468    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.299    20.767 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.750    21.516    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    27.365 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.829    28.195    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.319 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    28.319    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.869 f  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.371    30.239    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    30.363 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.906    31.270    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[6]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[11])
                                                      3.656    34.926 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[11]
                         net (fo=1, routed)           0.863    35.788    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[9]
    SLICE_X34Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.912 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[9]_INST_0/O
                         net (fo=1, routed)           0.000    35.912    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_25
    SLICE_X34Y26         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.481    22.660    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X34Y26         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[9]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.077    22.564    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[9]
  -------------------------------------------------------------------
                         required time                         22.564    
                         arrival time                         -35.912    
  -------------------------------------------------------------------
                         slack                                -13.348    

Slack (VIOLATED) :        -13.345ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.777ns  (logic 21.925ns (66.892%)  route 10.852ns (33.108%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=5 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.840     3.134    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.588 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/DOADO[0]
                         net (fo=2, routed)           2.331     7.920    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[7]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.956 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    11.958    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.671 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.191 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[32]
                         net (fo=1, routed)           1.006    16.197    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[32]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.321 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    16.988    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[31]_INST_0_i_8
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.112 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=7, routed)           0.662    17.774    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[23]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.150    17.924 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.559    18.483    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    19.341 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.341    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.563 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=19, routed)          0.904    20.468    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.299    20.767 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.750    21.516    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    27.365 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.829    28.195    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.319 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    28.319    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.869 f  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.371    30.239    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    30.363 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.906    31.270    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[6]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[20])
                                                      3.656    34.926 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[20]
                         net (fo=1, routed)           0.862    35.787    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[18]
    SLICE_X34Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.911 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[18]_INST_0/O
                         net (fo=1, routed)           0.000    35.911    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_16
    SLICE_X34Y26         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.481    22.660    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X34Y26         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[18]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.079    22.566    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[18]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                         -35.911    
  -------------------------------------------------------------------
                         slack                                -13.345    

Slack (VIOLATED) :        -13.341ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.777ns  (logic 21.925ns (66.892%)  route 10.852ns (33.108%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=5 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 22.664 - 20.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.840     3.134    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.588 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/DOADO[0]
                         net (fo=2, routed)           2.331     7.920    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[7]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.956 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    11.958    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.671 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.191 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[32]
                         net (fo=1, routed)           1.006    16.197    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[32]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.321 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    16.988    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[31]_INST_0_i_8
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.112 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=7, routed)           0.662    17.774    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[23]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.150    17.924 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.559    18.483    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    19.341 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.341    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.563 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=19, routed)          0.904    20.468    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.299    20.767 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.750    21.516    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    27.365 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.829    28.195    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.319 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    28.319    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.869 f  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.371    30.239    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    30.363 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.906    31.270    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[6]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[16])
                                                      3.656    34.926 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[16]
                         net (fo=1, routed)           0.862    35.787    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[14]
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    35.911 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[14]_INST_0/O
                         net (fo=1, routed)           0.000    35.911    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_20
    SLICE_X34Y30         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.485    22.664    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X34Y30         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[14]/C
                         clock pessimism              0.129    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.079    22.570    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[14]
  -------------------------------------------------------------------
                         required time                         22.570    
                         arrival time                         -35.911    
  -------------------------------------------------------------------
                         slack                                -13.341    

Slack (VIOLATED) :        -13.325ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.707ns  (logic 21.925ns (67.035%)  route 10.782ns (32.965%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=5 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.840     3.134    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.588 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/DOADO[0]
                         net (fo=2, routed)           2.331     7.920    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[7]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.956 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    11.958    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.671 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.191 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[32]
                         net (fo=1, routed)           1.006    16.197    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[32]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.321 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    16.988    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[31]_INST_0_i_8
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.112 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=7, routed)           0.662    17.774    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[23]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.150    17.924 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.559    18.483    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    19.341 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.341    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.563 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=19, routed)          0.904    20.468    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.299    20.767 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.750    21.516    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    27.365 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.829    28.195    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.319 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    28.319    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.869 f  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.371    30.239    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    30.363 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.906    31.270    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[6]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[10])
                                                      3.656    34.926 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[10]
                         net (fo=1, routed)           0.791    35.717    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[8]
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.124    35.841 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[8]_INST_0/O
                         net (fo=1, routed)           0.000    35.841    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_26
    SLICE_X33Y27         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.481    22.660    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X33Y27         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[8]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.029    22.516    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[8]
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -35.841    
  -------------------------------------------------------------------
                         slack                                -13.325    

Slack (VIOLATED) :        -13.300ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.734ns  (logic 21.925ns (66.979%)  route 10.809ns (33.021%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=5 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.840     3.134    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.588 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/DOADO[0]
                         net (fo=2, routed)           2.331     7.920    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[7]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.956 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    11.958    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.671 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.191 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[32]
                         net (fo=1, routed)           1.006    16.197    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[32]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.321 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    16.988    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[31]_INST_0_i_8
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.112 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=7, routed)           0.662    17.774    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[23]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.150    17.924 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.559    18.483    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    19.341 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.341    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.563 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=19, routed)          0.904    20.468    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.299    20.767 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.750    21.516    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    27.365 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.829    28.195    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.319 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    28.319    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.869 f  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.371    30.239    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    30.363 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.906    31.270    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[6]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[8])
                                                      3.656    34.926 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[8]
                         net (fo=1, routed)           0.819    35.745    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[6]
    SLICE_X34Y26         LUT6 (Prop_lut6_I0_O)        0.124    35.869 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[6]_INST_0/O
                         net (fo=1, routed)           0.000    35.869    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_28
    SLICE_X34Y26         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.481    22.660    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X34Y26         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[6]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.081    22.568    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[6]
  -------------------------------------------------------------------
                         required time                         22.568    
                         arrival time                         -35.869    
  -------------------------------------------------------------------
                         slack                                -13.300    

Slack (VIOLATED) :        -13.286ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.715ns  (logic 21.925ns (67.019%)  route 10.790ns (32.981%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=5 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.840     3.134    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.588 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/DOADO[0]
                         net (fo=2, routed)           2.331     7.920    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[7]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.956 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    11.958    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.671 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.191 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[32]
                         net (fo=1, routed)           1.006    16.197    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[32]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.321 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    16.988    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[31]_INST_0_i_8
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.112 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=7, routed)           0.662    17.774    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[23]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.150    17.924 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.559    18.483    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    19.341 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.341    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.563 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=19, routed)          0.904    20.468    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.299    20.767 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.750    21.516    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    27.365 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.829    28.195    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.319 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    28.319    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.869 f  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.371    30.239    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    30.363 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.906    31.270    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[6]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[21])
                                                      3.656    34.926 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[21]
                         net (fo=1, routed)           0.799    35.725    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[19]
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124    35.849 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[19]_INST_0/O
                         net (fo=1, routed)           0.000    35.849    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_15
    SLICE_X36Y25         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.478    22.657    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X36Y25         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[19]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)        0.079    22.563    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[19]
  -------------------------------------------------------------------
                         required time                         22.563    
                         arrival time                         -35.849    
  -------------------------------------------------------------------
                         slack                                -13.286    

Slack (VIOLATED) :        -13.283ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.715ns  (logic 21.925ns (67.019%)  route 10.790ns (32.981%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=5 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.840     3.134    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.588 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/DOADO[0]
                         net (fo=2, routed)           2.331     7.920    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[7]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.956 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    11.958    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.671 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.191 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[32]
                         net (fo=1, routed)           1.006    16.197    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[32]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.321 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    16.988    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[31]_INST_0_i_8
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.112 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=7, routed)           0.662    17.774    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[23]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.150    17.924 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.559    18.483    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    19.341 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.341    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.563 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=19, routed)          0.904    20.468    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.299    20.767 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.750    21.516    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    27.365 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.829    28.195    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.319 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    28.319    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.869 f  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.371    30.239    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    30.363 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.906    31.270    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[6]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.656    34.926 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[9]
                         net (fo=1, routed)           0.799    35.725    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.124    35.849 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[7]_INST_0/O
                         net (fo=1, routed)           0.000    35.849    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_27
    SLICE_X36Y27         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.481    22.660    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X36Y27         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[7]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.079    22.566    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[7]
  -------------------------------------------------------------------
                         required time                         22.566    
                         arrival time                         -35.849    
  -------------------------------------------------------------------
                         slack                                -13.283    

Slack (VIOLATED) :        -13.276ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.709ns  (logic 21.925ns (67.031%)  route 10.784ns (32.969%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=5 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 22.661 - 20.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.840     3.134    design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.588 r  design_1_i/conv_0/inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg_0_7/DOADO[0]
                         net (fo=2, routed)           2.331     7.920    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[7]
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.956 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    11.958    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.671 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    13.673    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    15.191 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[32]
                         net (fo=1, routed)           1.006    16.197    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[32]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124    16.321 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/m_axis_result_tdata[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.667    16.988    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[31]_INST_0_i_8
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    17.112 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=7, routed)           0.662    17.774    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_b_tdata[23]
    SLICE_X40Y26         LUT2 (Prop_lut2_I0_O)        0.150    17.924 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.559    18.483    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    19.341 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.341    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_3
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.563 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=19, routed)          0.904    20.468    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.299    20.767 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.750    21.516    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    27.365 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.829    28.195    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.319 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    28.319    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.869 f  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.371    30.239    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    30.363 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.906    31.270    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/B[6]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    34.926 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[29]
                         net (fo=1, routed)           0.793    35.719    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[25]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    35.843 r  design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[25]_INST_0/O
                         net (fo=1, routed)           0.000    35.843    design_1_i/conv_0/inst/grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18_n_9
    SLICE_X34Y27         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       1.482    22.661    design_1_i/conv_0/inst/grp_multiply_fu_292/ap_clk
    SLICE_X34Y27         FDRE                                         r  design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[25]/C
                         clock pessimism              0.129    22.790    
                         clock uncertainty           -0.302    22.488    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.079    22.567    design_1_i/conv_0/inst/grp_multiply_fu_292/sum_2_reg_154_reg[25]
  -------------------------------------------------------------------
                         required time                         22.567    
                         arrival time                         -35.843    
  -------------------------------------------------------------------
                         slack                                -13.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/tmp_35_reg_624_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/tmp_2_cast_reg_654_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.447%)  route 0.216ns (60.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.556     0.891    design_1_i/conv_0/inst/ap_clk
    SLICE_X51Y38         FDRE                                         r  design_1_i/conv_0/inst/tmp_35_reg_624_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/conv_0/inst/tmp_35_reg_624_reg[2]/Q
                         net (fo=1, routed)           0.216     1.249    design_1_i/conv_0/inst/tmp_35_reg_624[2]
    SLICE_X47Y39         FDRE                                         r  design_1_i/conv_0/inst/tmp_2_cast_reg_654_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.827     1.193    design_1_i/conv_0/inst/ap_clk
    SLICE_X47Y39         FDRE                                         r  design_1_i/conv_0/inst/tmp_2_cast_reg_654_reg[2]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X47Y39         FDRE (Hold_fdre_C_D)         0.066     1.224    design_1_i/conv_0/inst/tmp_2_cast_reg_654_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1027]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.271%)  route 0.227ns (61.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.539     0.875    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X51Y75         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1027]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1027]/Q
                         net (fo=4, routed)           0.227     1.243    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[1]
    SLICE_X47Y76         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.809     1.175    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X47Y76         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[137]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X47Y76         FDRE (Hold_fdre_C_D)         0.070     1.210    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[137]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.491%)  route 0.182ns (46.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.550     0.886    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X50Y19         FDRE                                         r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]/Q
                         net (fo=1, routed)           0.182     1.231    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[29]_6[16]
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.276 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rdata/data_p1[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.276    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[29]_1[16]
    SLICE_X49Y19         FDRE                                         r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.819     1.185    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X49Y19         FDRE                                         r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[16]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.546     0.882    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X43Y72         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1075]/Q
                         net (fo=1, routed)           0.056     1.078    design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X42Y72         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.811     1.177    design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y72         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.282     0.895    
    SLICE_X42Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.042    design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.557     0.893    design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X35Y58         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X34Y58         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.824     1.190    design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X34Y58         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/max_pool2_0/inst/tmp_22_reg_1481_pp0_iter1_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/max2_reg_1555_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.215ns (52.364%)  route 0.196ns (47.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.549     0.885    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X50Y20         FDRE                                         r  design_1_i/max_pool2_0/inst/tmp_22_reg_1481_pp0_iter1_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/max_pool2_0/inst/tmp_22_reg_1481_pp0_iter1_reg_reg[16]/Q
                         net (fo=1, routed)           0.196     1.244    design_1_i/max_pool2_0/inst/max_pool2_fcmp_32bkb_U1/max_pool2_ap_fcmp_0_no_dsp_32_u/max2_reg_1555_reg[29][16]
    SLICE_X48Y20         LUT3 (Prop_lut3_I2_O)        0.051     1.295 r  design_1_i/max_pool2_0/inst/max_pool2_fcmp_32bkb_U1/max_pool2_ap_fcmp_0_no_dsp_32_u/max2_reg_1555[16]_i_1/O
                         net (fo=1, routed)           0.000     1.295    design_1_i/max_pool2_0/inst/max2_fu_957_p3[16]
    SLICE_X48Y20         FDRE                                         r  design_1_i/max_pool2_0/inst/max2_reg_1555_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.818     1.184    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/max_pool2_0/inst/max2_reg_1555_reg[16]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.107     1.256    design_1_i/max_pool2_0/inst/max2_reg_1555_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.111%)  route 0.158ns (52.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.158     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[26]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.076     1.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/gmem_addr_1_reg_746_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.721%)  route 0.233ns (62.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.563     0.899    design_1_i/conv_0/inst/ap_clk
    SLICE_X44Y48         FDRE                                         r  design_1_i/conv_0/inst/gmem_addr_1_reg_746_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/conv_0/inst/gmem_addr_1_reg_746_reg[27]/Q
                         net (fo=2, routed)           0.233     1.272    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]_0[27]
    SLICE_X51Y50         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.821     1.187    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X51Y50         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.075     1.232    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/phi_mul1_reg_237_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/phi_mul1_reg_237_reg[20]_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.348ns (78.912%)  route 0.093ns (21.088%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.615     0.951    design_1_i/conv_0/inst/ap_clk
    SLICE_X103Y49        FDRE                                         r  design_1_i/conv_0/inst/phi_mul1_reg_237_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDRE (Prop_fdre_C_Q)         0.141     1.092 r  design_1_i/conv_0/inst/phi_mul1_reg_237_reg[19]/Q
                         net (fo=2, routed)           0.092     1.184    design_1_i/conv_0/inst/phi_mul1_reg_237_reg_n_3_[19]
    SLICE_X102Y49        LUT2 (Prop_lut2_I0_O)        0.045     1.229 r  design_1_i/conv_0/inst/phi_mul1_reg_237[19]_i_3/O
                         net (fo=1, routed)           0.000     1.229    design_1_i/conv_0/inst/phi_mul1_reg_237[19]_i_3_n_3
    SLICE_X102Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.338 r  design_1_i/conv_0/inst/phi_mul1_reg_237_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.338    design_1_i/conv_0/inst/phi_mul1_reg_237_reg[19]_i_2_n_3
    SLICE_X102Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.391 r  design_1_i/conv_0/inst/phi_mul1_reg_237_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.391    design_1_i/conv_0/inst/next_mul1_fu_436_p2[20]
    SLICE_X102Y50        FDRE                                         r  design_1_i/conv_0/inst/phi_mul1_reg_237_reg[20]_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.879     1.245    design_1_i/conv_0/inst/ap_clk
    SLICE_X102Y50        FDRE                                         r  design_1_i/conv_0/inst/phi_mul1_reg_237_reg[20]_i_1/C
                         clock pessimism             -0.030     1.215    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.134     1.349    design_1_i/conv_0/inst/phi_mul1_reg_237_reg[20]_i_1
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.642%)  route 0.266ns (65.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.573     0.909    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1066]/Q
                         net (fo=2, routed)           0.266     1.316    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/mem_reg_0[7]
    SLICE_X29Y47         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13953, routed)       0.859     1.225    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X29Y47         FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[7]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.076     1.271    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y3    design_1_i/max_pool2_0/inst/bound_reg_1302_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y11   design_1_i/max_pool2_0/inst/tmp_5_mid1_fu_1090_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y12   design_1_i/conv_0/inst/grp_load_weight_fu_316/n_reg_180_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y24   design_1_i/conv_0/inst/tmp1_reg_671_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y7    design_1_i/max_pool2_0/inst/tmp_24_reg_1387_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y17   design_1_i/conv_0/inst/tmp_42_fu_511_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y24   design_1_i/conv_0/inst/tmp_34_fu_456_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y33   design_1_i/conv_0/inst/grp_load_feature_fu_301/bound4_reg_803_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y31   design_1_i/conv_0/inst/grp_multiply_fu_292/bound4_reg_573_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y9    design_1_i/max_pool2_0/inst/tmp_5_mid1_reg_1590_reg__0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X16Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X16Y36  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X22Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK



