#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec  8 20:11:50 2024
# Process ID: 12610
# Current directory: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/vivado.log
# Journal file: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/vivado.jou
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 33537
WARNING: failed to connect to dispatch server - client already initialized
[20:11:58] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] set ::origin_dir_loc .local/hw_platform/prj
INFO: [OCL_UTIL] set ::user_project_name prj
INFO: [OCL_UTIL] internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
WARNING: [Vivado 12-9135] Ignoring repo path (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/bdf) because it contains no board files
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'u96v2_sbc_base.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
u96v2_sbc_base_PWM_w_Int_1_0
u96v2_sbc_base_PWM_w_Int_0_0

WARNING: [IP_Flow 19-2162] IP 'u96v2_sbc_base_PWM_w_Int_0_0' is locked:
* IP definition 'PWM_w_Int (1.0)' for IP 'u96v2_sbc_base_PWM_w_Int_0_0' (customized with software release 2020.2.2) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'u96v2_sbc_base_PWM_w_Int_1_0' is locked:
* IP definition 'PWM_w_Int (1.0)' for IP 'u96v2_sbc_base_PWM_w_Int_1_0' (customized with software release 2020.2.2) was not found in the IP Catalog.
import_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 2395.043 ; gain = 0.000 ; free physical = 15935 ; free virtual = 24762
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'u96v2_sbc_base.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
u96v2_sbc_base_PWM_w_Int_1_0
u96v2_sbc_base_PWM_w_Int_0_0

INFO: Project created:prj
[20:12:48] Run vpl: Step create_project: Completed
[20:12:48] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] setting ip_repo_paths: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0 .local/hw_platform/iprepo /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx .local/hw_platform/ipcache /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/.ipcache
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files u96v2_sbc_base.bd]
Reading block design file </mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- avnet.com:ip:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- avnet.com:ip:PWM_w_Int:1.0 - PWM_w_Int_1
Adding component instance block -- xilinx.com:ip:system_management_wiz:1.3 - system_management_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_9
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_4
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_6
Successfully read diagram <u96v2_sbc_base> from block design file </mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated u96v2_sbc_base_axi_interconnect_0_0 to use current project options
Wrote  : </mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2459.223 ; gain = 21.145 ; free physical = 15794 ; free virtual = 24577
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-1753] The name 'axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'axi_intc_0_intr_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
[20:13:17] Run vpl: Step create_bd: Completed
[20:13:17] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
INFO: Platform does not require extraction of debug/profile metadata.
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/lzw_fpga_1/Data_m_axi_gmem' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/lzw_fpga_1/Data_m_axi_gmem0' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/lzw_fpga_1/Data_m_axi_gmem1' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/lzw_fpga_1/Data_m_axi_gmem2' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/lzw_fpga_1/Data_m_axi_gmem' at <0xFF00_0000 [ 16M ]>.
INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM does not match the usage memory of address space /lzw_fpga_1/Data_m_axi_gmem and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /lzw_fpga_1/Data_m_axi_gmem.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/lzw_fpga_1/Data_m_axi_gmem0' at <0xFF00_0000 [ 16M ]>.
INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM does not match the usage memory of address space /lzw_fpga_1/Data_m_axi_gmem0 and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /lzw_fpga_1/Data_m_axi_gmem0.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/lzw_fpga_1/Data_m_axi_gmem1' at <0xFF00_0000 [ 16M ]>.
INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM does not match the usage memory of address space /lzw_fpga_1/Data_m_axi_gmem1 and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /lzw_fpga_1/Data_m_axi_gmem1.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/lzw_fpga_1/Data_m_axi_gmem2' at <0xFF00_0000 [ 16M ]>.
INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM does not match the usage memory of address space /lzw_fpga_1/Data_m_axi_gmem2 and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /lzw_fpga_1/Data_m_axi_gmem2.
Slave segment '/lzw_fpga_1/s_axi_control/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xB000_0000 [ 64K ]>.
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
[20:13:18] Run vpl: Step update_bd: Completed
[20:13:18] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files u96v2_sbc_base.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 31 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 30 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 29 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 28 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 27 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 26 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 25 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 24 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 23 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 22 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 21 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 20 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 19 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 18 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 17 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 16 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 15 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 14 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 13 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 12 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 11 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 10 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 8 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m06_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m06_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M06_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m07_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M07_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m07_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M07_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M08_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m08_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M08_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m09_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M09_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m09_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M09_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /lzw_fpga_1/ap_clk have been updated from connected ip, but BD cell '/lzw_fpga_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </lzw_fpga_1> to completely resolve these warnings.
Wrote  : </mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/m_axi_bid'(2) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/m_axi_rid'(2) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice/s_axi_arlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice/s_axi_awlock'(1) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/m_axi_bid'(2) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/m_axi_rid'(2) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(14) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/sim/u96v2_sbc_base.vhd
VHDL Output written to : /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/hdl/u96v2_sbc_base_wrapper.vhd
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] u96v2_sbc_base_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lzw_fpga_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0_intr_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m06_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m07_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m08_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m09_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice .
Exporting to file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/hw_handoff/u96v2_sbc_base.hwh
Generated Block Design Tcl file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/hw_handoff/u96v2_sbc_base_bd.tcl
Generated Hardware Definition File /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:53 . Memory (MB): peak = 2464.223 ; gain = 5.000 ; free physical = 15317 ; free virtual = 24195
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files u96v2_sbc_base.bd]]
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_axi_interconnect_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_irq_const_tieoff_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlconcat_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_0_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_1_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_2_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_3_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_4_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_5_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_6_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_7_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_8_0
WARNING: [Coretcl 2-1798] config_ip_cache: ignoring specified IP instance that does not support OOC synthesis: u96v2_sbc_base_xlslice_9_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_PWM_w_Int_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_PWM_w_Int_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_gpio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_gpio_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_gpio_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_uart16550_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_uart16550_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_blk_mem_gen_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_lzw_fpga_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_m00_data_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_m00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_4_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_5_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_proc_sys_reset_6_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s01_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s02_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s03_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_system_management_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_zynq_ultra_ps_e_0_0
config_ip_cache: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2544.262 ; gain = 80.039 ; free physical = 15209 ; free virtual = 24163
INFO: [OCL_UTIL] internal step: write_hwdef -force -file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/system.hdf
WARNING: [Vivado_Tcl 4-1264] 'write_hwdef' with HDF extension is deprecated, please use 'write_hw_platform'
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in output/u96v2_sbc_base_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files output/u96v2_sbc_base_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/output/u96v2_sbc_base_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/output/u96v2_sbc_base_ooc_copy.xdc
[20:14:31] Run vpl: Step generate_target: Completed
[20:14:31] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "synth_1_synth_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_lzw_fpga_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_m00_data_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_m00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s01_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s02_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s03_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_zynq_ultra_ps_e_0_0
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3344.652 ; gain = 256.125 ; free physical = 15197 ; free virtual = 24122
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[20:14:53] Run vpl: Step config_hw_runs: Completed
[20:14:53] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] internal step: launch_runs synth_1 -jobs 8  
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_ds_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_auto_us_df_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_m00_data_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_m00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s00_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s01_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s02_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_s03_regslice_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_xbar_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP u96v2_sbc_base_zynq_ultra_ps_e_0_0
[Sun Dec  8 20:15:06 2024] Launched u96v2_sbc_base_xbar_0_synth_1, u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1, u96v2_sbc_base_axi_intc_0_0_synth_1, u96v2_sbc_base_auto_pc_1_synth_1, u96v2_sbc_base_xbar_1_synth_1, u96v2_sbc_base_lzw_fpga_1_0_synth_1, u96v2_sbc_base_auto_ds_9_synth_1, u96v2_sbc_base_auto_pc_9_synth_1, u96v2_sbc_base_auto_ds_5_synth_1, u96v2_sbc_base_auto_ds_2_synth_1, u96v2_sbc_base_auto_pc_2_synth_1, u96v2_sbc_base_auto_ds_3_synth_1, u96v2_sbc_base_auto_pc_6_synth_1, u96v2_sbc_base_auto_pc_3_synth_1, u96v2_sbc_base_auto_ds_4_synth_1, u96v2_sbc_base_auto_pc_8_synth_1, u96v2_sbc_base_auto_pc_4_synth_1, u96v2_sbc_base_auto_ds_8_synth_1, u96v2_sbc_base_auto_pc_7_synth_1, u96v2_sbc_base_auto_ds_7_synth_1, u96v2_sbc_base_auto_pc_5_synth_1, u96v2_sbc_base_auto_ds_6_synth_1, u96v2_sbc_base_m00_data_fifo_0_synth_1, u96v2_sbc_base_m00_regslice_0_synth_1, u96v2_sbc_base_auto_us_df_3_synth_1, u96v2_sbc_base_s03_regslice_0_synth_1, u96v2_sbc_base_auto_us_df_0_synth_1, u96v2_sbc_base_s00_regslice_0_synth_1, u96v2_sbc_base_auto_us_df_2_synth_1, u96v2_sbc_base_s02_regslice_0_synth_1, u96v2_sbc_base_auto_us_df_1_synth_1, u96v2_sbc_base_s01_regslice_0_synth_1, u96v2_sbc_base_auto_ds_0_synth_1, u96v2_sbc_base_auto_pc_0_synth_1, u96v2_sbc_base_auto_ds_1_synth_1...
Run output will be captured here:
u96v2_sbc_base_xbar_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_xbar_0_synth_1/runme.log
u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1/runme.log
u96v2_sbc_base_axi_intc_0_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_axi_intc_0_0_synth_1/runme.log
u96v2_sbc_base_auto_pc_1_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_1_synth_1/runme.log
u96v2_sbc_base_xbar_1_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_xbar_1_synth_1/runme.log
u96v2_sbc_base_lzw_fpga_1_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_lzw_fpga_1_0_synth_1/runme.log
u96v2_sbc_base_auto_ds_9_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_9_synth_1/runme.log
u96v2_sbc_base_auto_pc_9_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_9_synth_1/runme.log
u96v2_sbc_base_auto_ds_5_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_5_synth_1/runme.log
u96v2_sbc_base_auto_ds_2_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_2_synth_1/runme.log
u96v2_sbc_base_auto_pc_2_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_2_synth_1/runme.log
u96v2_sbc_base_auto_ds_3_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_3_synth_1/runme.log
u96v2_sbc_base_auto_pc_6_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_6_synth_1/runme.log
u96v2_sbc_base_auto_pc_3_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_3_synth_1/runme.log
u96v2_sbc_base_auto_ds_4_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_4_synth_1/runme.log
u96v2_sbc_base_auto_pc_8_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_8_synth_1/runme.log
u96v2_sbc_base_auto_pc_4_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_4_synth_1/runme.log
u96v2_sbc_base_auto_ds_8_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_8_synth_1/runme.log
u96v2_sbc_base_auto_pc_7_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_7_synth_1/runme.log
u96v2_sbc_base_auto_ds_7_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_7_synth_1/runme.log
u96v2_sbc_base_auto_pc_5_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_5_synth_1/runme.log
u96v2_sbc_base_auto_ds_6_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_6_synth_1/runme.log
u96v2_sbc_base_m00_data_fifo_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_m00_data_fifo_0_synth_1/runme.log
u96v2_sbc_base_m00_regslice_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_m00_regslice_0_synth_1/runme.log
u96v2_sbc_base_auto_us_df_3_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_us_df_3_synth_1/runme.log
u96v2_sbc_base_s03_regslice_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_s03_regslice_0_synth_1/runme.log
u96v2_sbc_base_auto_us_df_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_us_df_0_synth_1/runme.log
u96v2_sbc_base_s00_regslice_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_s00_regslice_0_synth_1/runme.log
u96v2_sbc_base_auto_us_df_2_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_us_df_2_synth_1/runme.log
u96v2_sbc_base_s02_regslice_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_s02_regslice_0_synth_1/runme.log
u96v2_sbc_base_auto_us_df_1_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_us_df_1_synth_1/runme.log
u96v2_sbc_base_s01_regslice_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_s01_regslice_0_synth_1/runme.log
u96v2_sbc_base_auto_ds_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_0_synth_1/runme.log
u96v2_sbc_base_auto_pc_0_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_pc_0_synth_1/runme.log
u96v2_sbc_base_auto_ds_1_synth_1: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_auto_ds_1_synth_1/runme.log
[Sun Dec  8 20:15:06 2024] Launched synth_1...
Run output will be captured here: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3344.652 ; gain = 0.000 ; free physical = 15006 ; free virtual = 23976
[Sun Dec  8 20:15:06 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log u96v2_sbc_base_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96v2_sbc_base_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96v2_sbc_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 33537
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2399.324 ; gain = 0.000 ; free physical = 16926 ; free virtual = 24014
Command: synth_design -top u96v2_sbc_base_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22449
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2806.629 ; gain = 29.906 ; free physical = 14939 ; free virtual = 22187
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_wrapper' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/imports/hdl/u96v2_sbc_base_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'u96v2_sbc_base' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:12388' bound to instance 'u96v2_sbc_base_i' of component 'u96v2_sbc_base' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/imports/hdl/u96v2_sbc_base_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:12420]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_PWM_w_Int_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_0_0_stub.vhdl:5' bound to instance 'PWM_w_Int_0' of component 'u96v2_sbc_base_PWM_w_Int_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:13934]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_PWM_w_Int_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_PWM_w_Int_1_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_1_0_stub.vhdl:5' bound to instance 'PWM_w_Int_1' of component 'u96v2_sbc_base_PWM_w_Int_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:13962]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_PWM_w_Int_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_bram_ctrl_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'u96v2_sbc_base_axi_bram_ctrl_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:13990]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_bram_ctrl_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_bram_ctrl_0_0_stub.vhdl:62]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_blk_mem_gen_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'u96v2_sbc_base_blk_mem_gen_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14044]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_blk_mem_gen_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_blk_mem_gen_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_gpio_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'u96v2_sbc_base_axi_gpio_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14065]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_gpio_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_gpio_1_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'u96v2_sbc_base_axi_gpio_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14089]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_gpio_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_gpio_2_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_2_0_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'u96v2_sbc_base_axi_gpio_2_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14112]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_gpio_2_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_2_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8408]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1X0CV42' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5641]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_9' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_9_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_9' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5932]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_9' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_9_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_9' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_9_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_9' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6011]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_9' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_9_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1X0CV42' (1#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5641]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_0' (2#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8408]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8786]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1LR1DB3' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:99]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_m00_data_fifo_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_m00_data_fifo_0_stub.vhdl:5' bound to instance 'm00_data_fifo' of component 'u96v2_sbc_base_m00_data_fifo_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:470]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_m00_data_fifo_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_m00_data_fifo_0_stub.vhdl:91]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_m00_regslice_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_m00_regslice_0_stub.vhdl:5' bound to instance 'm00_regslice' of component 'u96v2_sbc_base_m00_regslice_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:553]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_m00_regslice_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_m00_regslice_0_stub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1LR1DB3' (3#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:99]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_4L2W2Y' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6152]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_us_df_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_0_stub.vhdl:5' bound to instance 'auto_us_df' of component 'u96v2_sbc_base_auto_us_df_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6487]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_us_df_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_0_stub.vhdl:83]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_s00_regslice_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_s00_regslice_0_stub.vhdl:5' bound to instance 's00_regslice' of component 'u96v2_sbc_base_s00_regslice_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6562]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_s00_regslice_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_s00_regslice_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_4L2W2Y' (4#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6152]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_14ER365' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6719]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_us_df_1' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_1_stub.vhdl:5' bound to instance 'auto_us_df' of component 'u96v2_sbc_base_auto_us_df_1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7054]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_us_df_1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_1_stub.vhdl:83]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_s01_regslice_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_s01_regslice_0_stub.vhdl:5' bound to instance 's01_regslice' of component 'u96v2_sbc_base_s01_regslice_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7129]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_s01_regslice_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_s01_regslice_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_14ER365' (5#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6719]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1JZ41K5' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7286]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_us_df_2' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_2_stub.vhdl:5' bound to instance 'auto_us_df' of component 'u96v2_sbc_base_auto_us_df_2' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7621]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_us_df_2' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_2_stub.vhdl:83]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_s02_regslice_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_s02_regslice_0_stub.vhdl:5' bound to instance 's02_regslice' of component 'u96v2_sbc_base_s02_regslice_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7696]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_s02_regslice_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_s02_regslice_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1JZ41K5' (6#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7286]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_K54Y4I' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7853]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_us_df_3' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_3_stub.vhdl:5' bound to instance 'auto_us_df' of component 'u96v2_sbc_base_auto_us_df_3' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8188]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_us_df_3' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_3_stub.vhdl:83]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_s03_regslice_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_s03_regslice_0_stub.vhdl:5' bound to instance 's03_regslice' of component 'u96v2_sbc_base_s03_regslice_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8263]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_s03_regslice_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_s03_regslice_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_K54Y4I' (7#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7853]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xbar_1' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'u96v2_sbc_base_xbar_1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:9784]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_xbar_1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0' (8#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8786]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_intc_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_intc_0_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'u96v2_sbc_base_axi_intc_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14391]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_intc_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_intc_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0/synth/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0.v:60' bound to instance 'axi_intc_0_intr_1_interrupt_concat' of component 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14415]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0/synth/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (9#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' (10#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0/synth/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_uart16550_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_0_0_stub.vhdl:5' bound to instance 'axi_uart16550_0' of component 'u96v2_sbc_base_axi_uart16550_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14451]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_uart16550_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_0_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_uart16550_1_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_1_0_stub.vhdl:5' bound to instance 'axi_uart16550_1' of component 'u96v2_sbc_base_axi_uart16550_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14489]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_uart16550_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_1_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_clk_wiz_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'u96v2_sbc_base_clk_wiz_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14527]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_clk_wiz_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_clk_wiz_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_irq_const_tieoff_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_irq_const_tieoff_0/synth/u96v2_sbc_base_irq_const_tieoff_0.v:57' bound to instance 'irq_const_tieoff' of component 'u96v2_sbc_base_irq_const_tieoff_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14540]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_irq_const_tieoff_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_irq_const_tieoff_0/synth/u96v2_sbc_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (11#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_irq_const_tieoff_0' (12#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_irq_const_tieoff_0/synth/u96v2_sbc_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_lzw_fpga_1_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_lzw_fpga_1_0_stub.vhdl:5' bound to instance 'lzw_fpga_1' of component 'u96v2_sbc_base_lzw_fpga_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14544]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_lzw_fpga_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_lzw_fpga_1_0_stub.vhdl:179]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_0_1' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'u96v2_sbc_base_proc_sys_reset_0_1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14715]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_0_1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_1_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'u96v2_sbc_base_proc_sys_reset_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14728]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_2_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_2_0_stub.vhdl:5' bound to instance 'proc_sys_reset_2' of component 'u96v2_sbc_base_proc_sys_reset_2_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14741]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_2_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_2_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_3_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_3_0_stub.vhdl:5' bound to instance 'proc_sys_reset_3' of component 'u96v2_sbc_base_proc_sys_reset_3_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14754]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_3_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_3_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_4_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_4_0_stub.vhdl:5' bound to instance 'proc_sys_reset_4' of component 'u96v2_sbc_base_proc_sys_reset_4_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14767]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_4_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_4_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_5_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_5_0_stub.vhdl:5' bound to instance 'proc_sys_reset_5' of component 'u96v2_sbc_base_proc_sys_reset_5_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14780]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_5_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_5_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_6_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_6_0_stub.vhdl:5' bound to instance 'proc_sys_reset_6' of component 'u96v2_sbc_base_proc_sys_reset_6_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14793]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_6_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_6_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_interconnect_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10229]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_86WGDV' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:720]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_86WGDV' (13#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:720]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_17GM6DW' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:897]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1192]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1271]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_17GM6DW' (14#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:897]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1IL70U4' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1400]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_1' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1695]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_1' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1774]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1IL70U4' (15#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1400]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_JB6FA3' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1903]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_2' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_2_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_2' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2198]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_2' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_2_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_2' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_2' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2277]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_2' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_2_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_JB6FA3' (16#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1903]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_WBPKFG' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2406]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_3' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_3_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_3' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2701]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_3' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_3_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_3' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_3' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2780]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_3' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_WBPKFG' (17#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2406]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1W5PO5N' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2909]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_4' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_4_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_4' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3204]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_4' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_4_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_4' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_4' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3283]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_4' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_4_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1W5PO5N' (18#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2909]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1C7CVQB' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3414]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_5' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_5_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_5' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3711]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_5' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_5_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_5' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_5' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3790]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_5' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_5_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1C7CVQB' (19#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3414]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_CDODJ8' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3921]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_6' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_6_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_6' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4218]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_6' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_6_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_6' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_6_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_6' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4297]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_6' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_6_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_CDODJ8' (20#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3921]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1LL3J2L' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4426]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_7' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_7_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_7' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4721]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_7' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_7_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_7' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_7_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_7' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4800]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_7' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_7_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1LL3J2L' (21#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4426]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_LTX8BU' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4929]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_8' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_8_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_8' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5224]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_8' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_8_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_8' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_8_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_8' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5303]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_8' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_8_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_LTX8BU' (22#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4929]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1PCWDC6' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5454]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1PCWDC6' (23#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5454]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xbar_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'u96v2_sbc_base_xbar_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11947]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_xbar_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_axi_interconnect_0_0' (24#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10229]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'u96v2_sbc_base_proc_sys_reset_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15064]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_system_management_wiz_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_system_management_wiz_0_0_stub.vhdl:5' bound to instance 'system_management_wiz_0' of component 'u96v2_sbc_base_system_management_wiz_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15077]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_system_management_wiz_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_system_management_wiz_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlconcat_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlconcat_0_0/synth/u96v2_sbc_base_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'u96v2_sbc_base_xlconcat_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15105]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlconcat_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlconcat_0_0/synth/u96v2_sbc_base_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 2 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 7 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (24#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlconcat_0_0' (25#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlconcat_0_0/synth/u96v2_sbc_base_xlconcat_0_0.v:60]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_0_0/synth/u96v2_sbc_base_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'u96v2_sbc_base_xlslice_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15115]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_0_0/synth/u96v2_sbc_base_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 29 - type: integer 
	Parameter DIN_TO bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (26#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_0_0' (27#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_0_0/synth/u96v2_sbc_base_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_1_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_1_0/synth/u96v2_sbc_base_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'u96v2_sbc_base_xlslice_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15120]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_1_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_1_0/synth/u96v2_sbc_base_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (27#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_1_0' (28#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_1_0/synth/u96v2_sbc_base_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_2_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_2_0/synth/u96v2_sbc_base_xlslice_2_0.v:57' bound to instance 'xlslice_2' of component 'u96v2_sbc_base_xlslice_2_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15125]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_2_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_2_0/synth/u96v2_sbc_base_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (28#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_2_0' (29#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_2_0/synth/u96v2_sbc_base_xlslice_2_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_3_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_3_0/synth/u96v2_sbc_base_xlslice_3_0.v:57' bound to instance 'xlslice_3' of component 'u96v2_sbc_base_xlslice_3_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15130]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_3_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_3_0/synth/u96v2_sbc_base_xlslice_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 17 - type: integer 
	Parameter DIN_TO bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (29#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_3_0' (30#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_3_0/synth/u96v2_sbc_base_xlslice_3_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_4_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_4_0/synth/u96v2_sbc_base_xlslice_4_0.v:57' bound to instance 'xlslice_4' of component 'u96v2_sbc_base_xlslice_4_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15135]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_4_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_4_0/synth/u96v2_sbc_base_xlslice_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 13 - type: integer 
	Parameter DIN_TO bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (30#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_4_0' (31#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_4_0/synth/u96v2_sbc_base_xlslice_4_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_5_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_5_0/synth/u96v2_sbc_base_xlslice_5_0.v:57' bound to instance 'xlslice_5' of component 'u96v2_sbc_base_xlslice_5_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15140]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_5_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_5_0/synth/u96v2_sbc_base_xlslice_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 12 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (31#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_5_0' (32#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_5_0/synth/u96v2_sbc_base_xlslice_5_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_6_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_6_0/synth/u96v2_sbc_base_xlslice_6_0.v:57' bound to instance 'xlslice_6' of component 'u96v2_sbc_base_xlslice_6_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15145]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_6_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_6_0/synth/u96v2_sbc_base_xlslice_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (32#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_6_0' (33#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_6_0/synth/u96v2_sbc_base_xlslice_6_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_7_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_7_0/synth/u96v2_sbc_base_xlslice_7_0.v:57' bound to instance 'xlslice_7' of component 'u96v2_sbc_base_xlslice_7_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15150]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_7_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_7_0/synth/u96v2_sbc_base_xlslice_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (33#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_7_0' (34#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_7_0/synth/u96v2_sbc_base_xlslice_7_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_8_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_8_0/synth/u96v2_sbc_base_xlslice_8_0.v:57' bound to instance 'xlslice_8' of component 'u96v2_sbc_base_xlslice_8_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15155]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_8_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_8_0/synth/u96v2_sbc_base_xlslice_8_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (34#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_8_0' (35#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_8_0/synth/u96v2_sbc_base_xlslice_8_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_9_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_9_0/synth/u96v2_sbc_base_xlslice_9_0.v:57' bound to instance 'xlslice_9' of component 'u96v2_sbc_base_xlslice_9_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15160]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_9_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_9_0/synth/u96v2_sbc_base_xlslice_9_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' (35#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_9_0' (36#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_9_0/synth/u96v2_sbc_base_xlslice_9_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_zynq_ultra_ps_e_0_0' declared at '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'u96v2_sbc_base_zynq_ultra_ps_e_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15165]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_zynq_ultra_ps_e_0_0' [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-22216-altair.seas.upenn.edu/realtime/u96v2_sbc_base_zynq_ultra_ps_e_0_0_stub.vhdl:143]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base' (37#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:12420]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_wrapper' (38#1) [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/imports/hdl/u96v2_sbc_base_wrapper.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2894.535 ; gain = 117.812 ; free physical = 15670 ; free virtual = 22954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2913.348 ; gain = 136.625 ; free physical = 15677 ; free virtual = 22967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2913.348 ; gain = 136.625 ; free physical = 15676 ; free virtual = 22967
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2913.348 ; gain = 0.000 ; free physical = 15760 ; free virtual = 22989
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_1'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_1'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_lzw_fpga_1_0/u96v2_sbc_base_lzw_fpga_1_0/u96v2_sbc_base_lzw_fpga_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/lzw_fpga_1'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_lzw_fpga_1_0/u96v2_sbc_base_lzw_fpga_1_0/u96v2_sbc_base_lzw_fpga_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/lzw_fpga_1'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_1/u96v2_sbc_base_xbar_1/u96v2_sbc_base_xbar_1_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_1/u96v2_sbc_base_xbar_1/u96v2_sbc_base_xbar_1_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s03_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s03_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_3_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_3_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s03_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s03_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_3_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_3_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s03_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s03_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_3_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_3_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s03_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s03_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_3_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_3_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/u96v2_sbc_base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/u96v2_sbc_base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.129 ; gain = 0.000 ; free physical = 15601 ; free virtual = 22839
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2936.129 ; gain = 0.000 ; free physical = 15599 ; free virtual = 22840
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2936.129 ; gain = 159.406 ; free physical = 15725 ; free virtual = 22954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2936.129 ; gain = 159.406 ; free physical = 15725 ; free virtual = 22954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_uart16550_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_uart16550_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/PWM_w_Int_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/PWM_w_Int_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/system_management_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/lzw_fpga_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_intc_0_intr_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2936.129 ; gain = 159.406 ; free physical = 15778 ; free virtual = 22952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2936.129 ; gain = 159.406 ; free physical = 15771 ; free virtual = 22952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2936.129 ; gain = 159.406 ; free physical = 15757 ; free virtual = 22951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 3377.621 ; gain = 600.898 ; free physical = 15005 ; free virtual = 22322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 3379.621 ; gain = 602.898 ; free physical = 15010 ; free virtual = 22327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 3400.668 ; gain = 623.945 ; free physical = 14999 ; free virtual = 22320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3406.605 ; gain = 629.883 ; free physical = 14933 ; free virtual = 22333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3406.605 ; gain = 629.883 ; free physical = 14931 ; free virtual = 22331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3406.605 ; gain = 629.883 ; free physical = 14994 ; free virtual = 22328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3406.605 ; gain = 629.883 ; free physical = 14989 ; free virtual = 22324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3406.605 ; gain = 629.883 ; free physical = 14995 ; free virtual = 22330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3406.605 ; gain = 629.883 ; free physical = 14997 ; free virtual = 22331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |u96v2_sbc_base_auto_ds_9                 |         1|
|2     |u96v2_sbc_base_auto_pc_9                 |         1|
|3     |u96v2_sbc_base_xbar_1                    |         1|
|4     |u96v2_sbc_base_m00_data_fifo_0           |         1|
|5     |u96v2_sbc_base_m00_regslice_0            |         1|
|6     |u96v2_sbc_base_auto_us_df_0              |         1|
|7     |u96v2_sbc_base_s00_regslice_0            |         1|
|8     |u96v2_sbc_base_auto_us_df_1              |         1|
|9     |u96v2_sbc_base_s01_regslice_0            |         1|
|10    |u96v2_sbc_base_auto_us_df_2              |         1|
|11    |u96v2_sbc_base_s02_regslice_0            |         1|
|12    |u96v2_sbc_base_auto_us_df_3              |         1|
|13    |u96v2_sbc_base_s03_regslice_0            |         1|
|14    |u96v2_sbc_base_xbar_0                    |         1|
|15    |u96v2_sbc_base_auto_ds_0                 |         1|
|16    |u96v2_sbc_base_auto_pc_0                 |         1|
|17    |u96v2_sbc_base_auto_ds_1                 |         1|
|18    |u96v2_sbc_base_auto_pc_1                 |         1|
|19    |u96v2_sbc_base_auto_ds_2                 |         1|
|20    |u96v2_sbc_base_auto_pc_2                 |         1|
|21    |u96v2_sbc_base_auto_ds_3                 |         1|
|22    |u96v2_sbc_base_auto_pc_3                 |         1|
|23    |u96v2_sbc_base_auto_ds_4                 |         1|
|24    |u96v2_sbc_base_auto_pc_4                 |         1|
|25    |u96v2_sbc_base_auto_ds_5                 |         1|
|26    |u96v2_sbc_base_auto_pc_5                 |         1|
|27    |u96v2_sbc_base_auto_ds_6                 |         1|
|28    |u96v2_sbc_base_auto_pc_6                 |         1|
|29    |u96v2_sbc_base_auto_ds_7                 |         1|
|30    |u96v2_sbc_base_auto_pc_7                 |         1|
|31    |u96v2_sbc_base_auto_ds_8                 |         1|
|32    |u96v2_sbc_base_auto_pc_8                 |         1|
|33    |u96v2_sbc_base_PWM_w_Int_0_0             |         1|
|34    |u96v2_sbc_base_PWM_w_Int_1_0             |         1|
|35    |u96v2_sbc_base_axi_bram_ctrl_0_0         |         1|
|36    |u96v2_sbc_base_blk_mem_gen_0_0           |         1|
|37    |u96v2_sbc_base_axi_gpio_0_0              |         1|
|38    |u96v2_sbc_base_axi_gpio_1_0              |         1|
|39    |u96v2_sbc_base_axi_gpio_2_0              |         1|
|40    |u96v2_sbc_base_axi_intc_0_0              |         1|
|41    |u96v2_sbc_base_axi_uart16550_0_0         |         1|
|42    |u96v2_sbc_base_axi_uart16550_1_0         |         1|
|43    |u96v2_sbc_base_clk_wiz_0_0               |         1|
|44    |u96v2_sbc_base_lzw_fpga_1_0              |         1|
|45    |u96v2_sbc_base_proc_sys_reset_0_1        |         1|
|46    |u96v2_sbc_base_proc_sys_reset_1_0        |         1|
|47    |u96v2_sbc_base_proc_sys_reset_2_0        |         1|
|48    |u96v2_sbc_base_proc_sys_reset_3_0        |         1|
|49    |u96v2_sbc_base_proc_sys_reset_4_0        |         1|
|50    |u96v2_sbc_base_proc_sys_reset_5_0        |         1|
|51    |u96v2_sbc_base_proc_sys_reset_6_0        |         1|
|52    |u96v2_sbc_base_proc_sys_reset_0_0        |         1|
|53    |u96v2_sbc_base_system_management_wiz_0_0 |         1|
|54    |u96v2_sbc_base_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |u96v2_sbc_base_PWM_w_Int_0_0_bbox             |     1|
|2     |u96v2_sbc_base_PWM_w_Int_1_0_bbox             |     1|
|3     |u96v2_sbc_base_auto_ds_0_bbox                 |     1|
|4     |u96v2_sbc_base_auto_ds_1_bbox                 |     1|
|5     |u96v2_sbc_base_auto_ds_2_bbox                 |     1|
|6     |u96v2_sbc_base_auto_ds_3_bbox                 |     1|
|7     |u96v2_sbc_base_auto_ds_4_bbox                 |     1|
|8     |u96v2_sbc_base_auto_ds_5_bbox                 |     1|
|9     |u96v2_sbc_base_auto_ds_6_bbox                 |     1|
|10    |u96v2_sbc_base_auto_ds_7_bbox                 |     1|
|11    |u96v2_sbc_base_auto_ds_8_bbox                 |     1|
|12    |u96v2_sbc_base_auto_ds_9_bbox                 |     1|
|13    |u96v2_sbc_base_auto_pc_0_bbox                 |     1|
|14    |u96v2_sbc_base_auto_pc_1_bbox                 |     1|
|15    |u96v2_sbc_base_auto_pc_2_bbox                 |     1|
|16    |u96v2_sbc_base_auto_pc_3_bbox                 |     1|
|17    |u96v2_sbc_base_auto_pc_4_bbox                 |     1|
|18    |u96v2_sbc_base_auto_pc_5_bbox                 |     1|
|19    |u96v2_sbc_base_auto_pc_6_bbox                 |     1|
|20    |u96v2_sbc_base_auto_pc_7_bbox                 |     1|
|21    |u96v2_sbc_base_auto_pc_8_bbox                 |     1|
|22    |u96v2_sbc_base_auto_pc_9_bbox                 |     1|
|23    |u96v2_sbc_base_auto_us_df_0_bbox              |     1|
|24    |u96v2_sbc_base_auto_us_df_1_bbox              |     1|
|25    |u96v2_sbc_base_auto_us_df_2_bbox              |     1|
|26    |u96v2_sbc_base_auto_us_df_3_bbox              |     1|
|27    |u96v2_sbc_base_axi_bram_ctrl_0_0_bbox         |     1|
|28    |u96v2_sbc_base_axi_gpio_0_0_bbox              |     1|
|29    |u96v2_sbc_base_axi_gpio_1_0_bbox              |     1|
|30    |u96v2_sbc_base_axi_gpio_2_0_bbox              |     1|
|31    |u96v2_sbc_base_axi_intc_0_0_bbox              |     1|
|32    |u96v2_sbc_base_axi_uart16550_0_0_bbox         |     1|
|33    |u96v2_sbc_base_axi_uart16550_1_0_bbox         |     1|
|34    |u96v2_sbc_base_blk_mem_gen_0_0_bbox           |     1|
|35    |u96v2_sbc_base_clk_wiz_0_0_bbox               |     1|
|36    |u96v2_sbc_base_lzw_fpga_1_0_bbox              |     1|
|37    |u96v2_sbc_base_m00_data_fifo_0_bbox           |     1|
|38    |u96v2_sbc_base_m00_regslice_0_bbox            |     1|
|39    |u96v2_sbc_base_proc_sys_reset_0_0_bbox        |     1|
|40    |u96v2_sbc_base_proc_sys_reset_0_1_bbox        |     1|
|41    |u96v2_sbc_base_proc_sys_reset_1_0_bbox        |     1|
|42    |u96v2_sbc_base_proc_sys_reset_2_0_bbox        |     1|
|43    |u96v2_sbc_base_proc_sys_reset_3_0_bbox        |     1|
|44    |u96v2_sbc_base_proc_sys_reset_4_0_bbox        |     1|
|45    |u96v2_sbc_base_proc_sys_reset_5_0_bbox        |     1|
|46    |u96v2_sbc_base_proc_sys_reset_6_0_bbox        |     1|
|47    |u96v2_sbc_base_s00_regslice_0_bbox            |     1|
|48    |u96v2_sbc_base_s01_regslice_0_bbox            |     1|
|49    |u96v2_sbc_base_s02_regslice_0_bbox            |     1|
|50    |u96v2_sbc_base_s03_regslice_0_bbox            |     1|
|51    |u96v2_sbc_base_system_management_wiz_0_0_bbox |     1|
|52    |u96v2_sbc_base_xbar_0_bbox                    |     1|
|53    |u96v2_sbc_base_xbar_1_bbox                    |     1|
|54    |u96v2_sbc_base_zynq_ultra_ps_e_0_0_bbox       |     1|
|55    |IBUF                                          |     5|
|56    |OBUF                                          |    40|
+------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3406.605 ; gain = 629.883 ; free physical = 14998 ; free virtual = 22332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 3406.605 ; gain = 607.102 ; free physical = 15013 ; free virtual = 22346
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3406.613 ; gain = 629.883 ; free physical = 15077 ; free virtual = 22411
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3412.543 ; gain = 0.000 ; free physical = 15215 ; free virtual = 22488
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3446.293 ; gain = 0.000 ; free physical = 15148 ; free virtual = 22423
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3446.293 ; gain = 1046.969 ; free physical = 15249 ; free virtual = 22524
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/u96v2_sbc_base_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 20:20:53 2024...
[Sun Dec  8 20:21:04 2024] synth_1 finished
wait_on_run: Time (s): cpu = 00:19:52 ; elapsed = 00:05:58 . Memory (MB): peak = 3344.652 ; gain = 0.000 ; free physical = 17451 ; free virtual = 24719
INFO: [OCL_UTIL] internal step: generating resource usage report 'output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis 'output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_xbar_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_axi_intc_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_1_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_xbar_1_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_lzw_fpga_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_9_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_9_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_5_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_2_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_2_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_3_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_6_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_3_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_4_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_8_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_4_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_8_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_7_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_7_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_5_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_6_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_m00_data_fifo_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_m00_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_us_df_3_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_s03_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_us_df_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_s00_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_us_df_2_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_s02_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_us_df_1_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_s01_regslice_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_pc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run u96v2_sbc_base_auto_ds_1_synth_1
[20:21:04] Run vpl: Step synth: Completed
[20:21:04] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream   
[Sun Dec  8 20:21:08 2024] Launched impl_1...
Run output will be captured here: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Sun Dec  8 20:21:08 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log u96v2_sbc_base_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source u96v2_sbc_base_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96v2_sbc_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 33537
source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/scripts/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.188 ; gain = 0.000 ; free physical = 16781 ; free virtual = 24009
Command: link_design -top u96v2_sbc_base_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_0_0.dcp' for cell 'u96v2_sbc_base_i/PWM_w_Int_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0.dcp' for cell 'u96v2_sbc_base_i/PWM_w_Int_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0.dcp' for cell 'u96v2_sbc_base_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0.dcp' for cell 'u96v2_sbc_base_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0.dcp' for cell 'u96v2_sbc_base_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0.dcp' for cell 'u96v2_sbc_base_i/axi_uart16550_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.dcp' for cell 'u96v2_sbc_base_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_lzw_fpga_1_0/u96v2_sbc_base_lzw_fpga_1_0.dcp' for cell 'u96v2_sbc_base_i/lzw_fpga_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0.dcp' for cell 'u96v2_sbc_base_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0.dcp' for cell 'u96v2_sbc_base_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0.dcp' for cell 'u96v2_sbc_base_i/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0.dcp' for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_1/u96v2_sbc_base_xbar_1.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_0.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s00_regslice_0.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_1.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s01_regslice_0.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_2.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s02_regslice_0.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_3.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s03_regslice_0.dcp' for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8.dcp' for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2800.512 ; gain = 0.000 ; free physical = 15899 ; free virtual = 23088
INFO: [Netlist 29-17] Analyzing 1381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u96v2_sbc_base_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u96v2_sbc_base_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_board.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_board.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_board.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0.xdc] for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0.xdc] for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_board.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_board.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0_board.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_board.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_board.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0/U0'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8_clocks.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s00_regslice_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s00_regslice_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s01_regslice_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s01_regslice_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_1_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_1_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s02_regslice_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s02_regslice_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_2_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_2_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s03_regslice_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s03_regslice_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_3_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst'
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_3_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst'
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0_clocks.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst'
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-1687] 11 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 15044 ; free virtual = 22268
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 511 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 320 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 154 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 32 instances

76 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 4467.348 ; gain = 2085.160 ; free physical = 15043 ; free virtual = 22267
source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/scripts/_full_init_post.tcl
Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/scripts/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 57906
   registers : 126854
   brams     : 212
   dsps      : 360
required resources:
   luts      : 7554
   registers : 7532
   brams     : 3
   dsps      : 0
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 15015 ; free virtual = 22256

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a5575b84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 14927 ; free virtual = 22187

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 97 inverter(s) to 5814 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a777e700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 14751 ; free virtual = 22080
INFO: [Opt 31-389] Phase Retarget created 76 cells and removed 746 cells
INFO: [Opt 31-1021] In phase Retarget, 528 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: f2982cbe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 14810 ; free virtual = 22073
INFO: [Opt 31-389] Phase Constant propagation created 528 cells and removed 3839 cells
INFO: [Opt 31-1021] In phase Constant propagation, 532 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15b4c7c46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 14854 ; free virtual = 22069
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8033 cells
INFO: [Opt 31-1021] In phase Sweep, 1825 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 15b4c7c46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 14855 ; free virtual = 22072
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15b4c7c46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 14854 ; free virtual = 22072
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15b4c7c46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 14854 ; free virtual = 22072
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 698 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              76  |             746  |                                            528  |
|  Constant propagation         |             528  |            3839  |                                            532  |
|  Sweep                        |               0  |            8033  |                                           1825  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            698  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 14850 ; free virtual = 22071
Ending Logic Optimization Task | Checksum: 10aebd194

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4467.348 ; gain = 0.000 ; free physical = 14850 ; free virtual = 22071

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 1 Total Ports: 54
Ending PowerOpt Patch Enables Task | Checksum: 1d7d3c43a

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4520.047 ; gain = 0.000 ; free physical = 14732 ; free virtual = 21982
Ending Power Optimization Task | Checksum: 1d7d3c43a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4520.047 ; gain = 52.699 ; free physical = 14781 ; free virtual = 22031

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2318ba521

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4520.047 ; gain = 0.000 ; free physical = 14781 ; free virtual = 22049
Ending Final Cleanup Task | Checksum: 2318ba521

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4520.047 ; gain = 0.000 ; free physical = 14782 ; free virtual = 22050

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4520.047 ; gain = 0.000 ; free physical = 14782 ; free virtual = 22050
Ending Netlist Obfuscation Task | Checksum: 2318ba521

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4520.047 ; gain = 0.000 ; free physical = 14782 ; free virtual = 22050
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 4520.047 ; gain = 52.699 ; free physical = 14782 ; free virtual = 22050
source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/scripts/_full_opt_post.tcl
source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 14148 ; free virtual = 21551
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 159f88277

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 14148 ; free virtual = 21551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 14148 ; free virtual = 21551

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 183557bdc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 14177 ; free virtual = 21584

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2803ce3e6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 14125 ; free virtual = 21489

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2803ce3e6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 14125 ; free virtual = 21489
Phase 1 Placer Initialization | Checksum: 2803ce3e6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 14125 ; free virtual = 21490

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2685705c5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 14027 ; free virtual = 21433

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 278b3f10c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 14017 ; free virtual = 21424

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 278b3f10c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 14009 ; free virtual = 21416

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 26c6f1c7b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 13990 ; free virtual = 21397

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 26c6f1c7b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 13972 ; free virtual = 21380
Phase 2.1.1 Partition Driven Placement | Checksum: 26c6f1c7b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 13987 ; free virtual = 21394
Phase 2.1 Floorplanning | Checksum: 262360233

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 13987 ; free virtual = 21394

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 262360233

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 4857.176 ; gain = 0.000 ; free physical = 13987 ; free virtual = 21394

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1983 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 880 nets or cells. Created 0 new cell, deleted 880 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 31 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 13 nets.  Re-placed 87 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 87 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 14044 ; free virtual = 21418
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 14039 ; free virtual = 21415

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            880  |                   880  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    13  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            880  |                   893  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 10b309813

Time (s): cpu = 00:01:10 ; elapsed = 00:00:30 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14039 ; free virtual = 21424
Phase 2.3 Global Placement Core | Checksum: 1a941fa7a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14015 ; free virtual = 21403
Phase 2 Global Placement | Checksum: 1a941fa7a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14043 ; free virtual = 21431

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 127c6731a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14043 ; free virtual = 21436

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2137f26a5

Time (s): cpu = 00:01:18 ; elapsed = 00:00:35 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14033 ; free virtual = 21440

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1bd0527f1

Time (s): cpu = 00:01:20 ; elapsed = 00:00:37 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14012 ; free virtual = 21419

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 26978ec11

Time (s): cpu = 00:01:20 ; elapsed = 00:00:37 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14003 ; free virtual = 21410

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 2106a0ae4

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14017 ; free virtual = 21376
Phase 3.3 Small Shape DP | Checksum: 238284e0e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14015 ; free virtual = 21384

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1a48e517f

Time (s): cpu = 00:01:29 ; elapsed = 00:00:41 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14013 ; free virtual = 21387

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 20cc9389a

Time (s): cpu = 00:01:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14013 ; free virtual = 21388
Phase 3 Detail Placement | Checksum: 20cc9389a

Time (s): cpu = 00:01:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 14012 ; free virtual = 21387

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19384d239

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.718 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e5f31129

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 14014 ; free virtual = 21404
INFO: [Place 46-35] Processed net u96v2_sbc_base_i/lzw_fpga_1/U0/ap_rst_n_inv, inserted BUFG to drive 3301 loads.
INFO: [Place 46-45] Replicated bufg driver u96v2_sbc_base_i/lzw_fpga_1/U0/ap_rst_n_inv_reg_replica
INFO: [Place 46-35] Processed net u96v2_sbc_base_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 2940 loads.
INFO: [Place 46-45] Replicated bufg driver u96v2_sbc_base_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c379da50

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13995 ; free virtual = 21398
Phase 4.1.1.1 BUFG Insertion | Checksum: 19da62db7

Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 13993 ; free virtual = 21399
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.718. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 13991 ; free virtual = 21399
Phase 4.1 Post Commit Optimization | Checksum: 1128c7f3a

Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 13990 ; free virtual = 21399
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13981 ; free virtual = 21390

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16aba946a

Time (s): cpu = 00:01:43 ; elapsed = 00:00:48 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 13984 ; free virtual = 21393

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16aba946a

Time (s): cpu = 00:01:43 ; elapsed = 00:00:48 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 13986 ; free virtual = 21395
Phase 4.3 Placer Reporting | Checksum: 16aba946a

Time (s): cpu = 00:01:44 ; elapsed = 00:00:48 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 13986 ; free virtual = 21395

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13986 ; free virtual = 21395

Time (s): cpu = 00:01:44 ; elapsed = 00:00:48 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 13986 ; free virtual = 21395
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c309a462

Time (s): cpu = 00:01:44 ; elapsed = 00:00:48 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 13987 ; free virtual = 21395
Ending Placer Task | Checksum: 87ab3593

Time (s): cpu = 00:01:44 ; elapsed = 00:00:48 . Memory (MB): peak = 4865.180 ; gain = 8.004 ; free physical = 13966 ; free virtual = 21375
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:01 . Memory (MB): peak = 4865.180 ; gain = 345.133 ; free physical = 14071 ; free virtual = 21480
source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/scripts/_full_place_post.tcl
INFO: System Diagram: Run step: placed

Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1ff5eed9 ConstDB: 0 ShapeSum: f87318a RouteDB: 582e1530

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13964 ; free virtual = 21342
Phase 1 Build RT Design | Checksum: 1bf159ef7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13920 ; free virtual = 21330
Post Restoration Checksum: NetGraph: 42e2c50b NumContArr: 200218d5 Constraints: 994ef4fe Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fc33d2de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13876 ; free virtual = 21285

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fc33d2de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13876 ; free virtual = 21285

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 258aca9b9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13785 ; free virtual = 21263

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26de269bc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13890 ; free virtual = 21268
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.950  | TNS=0.000  | WHS=-0.055 | THS=-42.746|

Phase 2 Router Initialization | Checksum: 27b3160df

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13755 ; free virtual = 21233

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 47586
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37623
  Number of Partially Routed Nets     = 9963
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27b3160df

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13784 ; free virtual = 21262
Phase 3 Initial Routing | Checksum: 1c086081f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 4865.180 ; gain = 0.000 ; free physical = 13867 ; free virtual = 21243

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9686
 Number of Nodes with overlaps = 820
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.820  | TNS=0.000  | WHS=-0.026 | THS=-1.554 |

Phase 4.1 Global Iteration 0 | Checksum: 2a27b90c0

Time (s): cpu = 00:01:40 ; elapsed = 00:00:36 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13866 ; free virtual = 21237

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.820  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 317b8ef71

Time (s): cpu = 00:01:45 ; elapsed = 00:00:38 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13844 ; free virtual = 21240
Phase 4 Rip-up And Reroute | Checksum: 317b8ef71

Time (s): cpu = 00:01:45 ; elapsed = 00:00:38 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13843 ; free virtual = 21241

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a069c203

Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13824 ; free virtual = 21238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.820  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2a069c203

Time (s): cpu = 00:01:51 ; elapsed = 00:00:41 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13825 ; free virtual = 21238

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a069c203

Time (s): cpu = 00:01:51 ; elapsed = 00:00:41 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13822 ; free virtual = 21236
Phase 5 Delay and Skew Optimization | Checksum: 2a069c203

Time (s): cpu = 00:01:52 ; elapsed = 00:00:41 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13822 ; free virtual = 21235

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a749e07b

Time (s): cpu = 00:01:56 ; elapsed = 00:00:42 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13829 ; free virtual = 21242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.820  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 30a6918c2

Time (s): cpu = 00:01:56 ; elapsed = 00:00:42 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13829 ; free virtual = 21242
Phase 6 Post Hold Fix | Checksum: 30a6918c2

Time (s): cpu = 00:01:57 ; elapsed = 00:00:42 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13829 ; free virtual = 21242

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.10177 %
  Global Horizontal Routing Utilization  = 9.7938 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2cd5949f4

Time (s): cpu = 00:01:57 ; elapsed = 00:00:43 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13826 ; free virtual = 21238

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2cd5949f4

Time (s): cpu = 00:01:57 ; elapsed = 00:00:43 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13823 ; free virtual = 21235

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2cd5949f4

Time (s): cpu = 00:01:59 ; elapsed = 00:00:44 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13759 ; free virtual = 21238

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 2cd5949f4

Time (s): cpu = 00:01:59 ; elapsed = 00:00:44 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13835 ; free virtual = 21248

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.820  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 11 Post Router Timing | Checksum: 24b24e27a

Time (s): cpu = 00:02:09 ; elapsed = 00:00:47 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13836 ; free virtual = 21219
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 0.820 | 0.000 | 0.010 | 0.000 |  Pass  |   00:00:40   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:09 ; elapsed = 00:00:47 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13997 ; free virtual = 21381

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:15 ; elapsed = 00:00:49 . Memory (MB): peak = 4876.176 ; gain = 10.996 ; free physical = 13997 ; free virtual = 21381
source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/scripts/_full_route_post.tcl
INFO: System Diagram: Run step: routed

WARNING: Unable to find metadata file: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/debug_ip_layout.rtd
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4876.176 ; gain = 0.000 ; free physical = 13822 ; free virtual = 21336
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/impl_1/u96v2_sbc_base_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4876.176 ; gain = 0.000 ; free physical = 13959 ; free virtual = 21365
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file u96v2_sbc_base_wrapper_timing_summary_routed.rpt -pb u96v2_sbc_base_wrapper_timing_summary_routed.pb -rpx u96v2_sbc_base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
Command: write_bitstream -force u96v2_sbc_base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 686 net(s) have no routable loads. The problem bus(es) and/or net(s) are u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v
2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 378 listed).
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 17 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./u96v2_sbc_base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
192 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 4921.406 ; gain = 45.230 ; free physical = 13787 ; free virtual = 21299
source /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/scripts/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 20:25:07 2024...
[Sun Dec  8 20:25:12 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.87 ; elapsed = 00:04:04 . Memory (MB): peak = 3344.652 ; gain = 0.000 ; free physical = 17275 ; free virtual = 24694
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation 'output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
[20:25:14] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 20:25:14 2024...
