sending incremental file list
sim-mult.tcl

sent 290 bytes  received 34 bytes  648.00 bytes/sec
total size is 492  speedup is 1.52
sending incremental file list
sim-filter.tcl

sent 293 bytes  received 34 bytes  218.00 bytes/sec
total size is 622  speedup is 1.90
sending incremental file list
sim-synthMult.tcl

sent 390 bytes  received 34 bytes  848.00 bytes/sec
total size is 694  speedup is 1.64
sending incremental file list
sim-synthFilter.tcl

sent 390 bytes  received 34 bytes  282.67 bytes/sec
total size is 734  speedup is 1.73
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list
approx_comp_4to2.vhd

sent 386 bytes  received 34 bytes  840.00 bytes/sec
total size is 499  speedup is 1.19
sending incremental file list
halfAdder.vhd

sent 266 bytes  received 34 bytes  200.00 bytes/sec
total size is 253  speedup is 0.84
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 11,092 bytes  received 34 bytes  22,252.00 bytes/sec
total size is 94,485  speedup is 8.49
sending incremental file list
fullAdder.vhd

sent 352 bytes  received 34 bytes  257.33 bytes/sec
total size is 550  speedup is 1.42
sending incremental file list
multV3_pkg.vhd

sent 779 bytes  received 34 bytes  1,626.00 bytes/sec
total size is 2,344  speedup is 2.88
sending incremental file list
mux2.vhd

sent 341 bytes  received 34 bytes  250.00 bytes/sec
total size is 474  speedup is 1.26
sending incremental file list
r4mbePP_preprocessing.vhd

sent 718 bytes  received 34 bytes  1,504.00 bytes/sec
total size is 1,511  speedup is 2.01
sending incremental file list
bitwiseInv.vhd

sent 347 bytes  received 34 bytes  254.00 bytes/sec
total size is 444  speedup is 1.17
sending incremental file list
iir_filter.vhd

sent 1,416 bytes  received 34 bytes  2,900.00 bytes/sec
total size is 4,568  speedup is 3.15
sending incremental file list
iir_filterDP.vhd

sent 1,698 bytes  received 34 bytes  1,154.67 bytes/sec
total size is 7,034  speedup is 4.06
sending incremental file list
reg.vhd

sent 395 bytes  received 34 bytes  858.00 bytes/sec
total size is 577  speedup is 1.34
sending incremental file list
filter_pkg.vhd

sent 1,088 bytes  received 34 bytes  748.00 bytes/sec
total size is 2,367  speedup is 2.11
sending incremental file list
iir_filterCU.vhd

sent 796 bytes  received 34 bytes  1,660.00 bytes/sec
total size is 2,799  speedup is 3.37
sending incremental file list
clk_gen.vhd

sent 411 bytes  received 34 bytes  296.67 bytes/sec
total size is 780  speedup is 1.75
sending incremental file list
data_sink.vhd

sent 564 bytes  received 34 bytes  1,196.00 bytes/sec
total size is 1,016  speedup is 1.70
sending incremental file list
iir_filterTB.v

sent 713 bytes  received 34 bytes  498.00 bytes/sec
total size is 1,691  speedup is 2.26
sending incremental file list
data_maker.vhd

sent 1,272 bytes  received 34 bytes  2,612.00 bytes/sec
total size is 4,011  speedup is 3.07
sending incremental file list
mbeDadda_mult_wRegsTB.vhd

sent 1,082 bytes  received 34 bytes  744.00 bytes/sec
total size is 2,540  speedup is 2.28
sending incremental file list
approx_compTB.vhd

sent 446 bytes  received 34 bytes  960.00 bytes/sec
total size is 779  speedup is 1.62
sending incremental file list
mbeDadda_mult.vhd

sent 10,743 bytes  received 34 bytes  7,184.67 bytes/sec
total size is 89,526  speedup is 8.31
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 10,010 bytes  received 844 bytes  21,708.00 bytes/sec
total size is 90,034  speedup is 8.30

Initializing environment...


The tool can be started with the command 'vsim'

rm: cannot remove `vsim.wlf': No such file or directory
Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07
mkdir: cannot create directory `netlist': File exists

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 496 instances of design 'halfAdder'.
  Uniquified 231 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (779 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:40    4456.3      1.61      83.8      10.3                          
    0:00:43    3639.1      1.62      83.7       0.0                          
    0:00:43    3638.6      1.61      83.7       0.0                          
    0:00:43    3638.3      1.61      83.7       0.0                          
    0:00:44    3638.3      1.61      83.7       0.0                          
    0:00:44    3638.3      1.61      83.7       0.0                          
    0:00:44    3638.3      1.61      83.7       0.0                          
    0:00:44    3638.3      1.61      83.7       0.0                          
    0:00:44    3638.3      1.61      83.7       0.0                          
    0:00:44    3638.3      1.61      83.7       0.0                          
    0:00:44    3638.3      1.61      83.7       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:44    3638.3      1.61      83.7       0.0                          
    0:00:45    3664.9      1.58      83.1       0.0 p_reg_out/Q_reg[11]/D    
    0:00:47    3694.2      1.57      82.7       0.0 p_reg_out/Q_reg[23]/D    
    0:00:49    3713.9      1.56      82.5       0.0 p_reg_out/Q_reg[23]/D    
    0:00:51    3723.7      1.55      82.2       0.0 p_reg_out/Q_reg[18]/D    
    0:00:53    3739.7      1.54      82.0       0.0 p_reg_out/Q_reg[23]/D    
    0:00:56    3750.1      1.53      81.9       0.0 p_reg_out/Q_reg[23]/D    
    0:00:59    3759.1      1.53      81.8       0.0 p_reg_out/Q_reg[23]/D    
    0:01:01    3765.5      1.52      81.7       0.0                          
    0:01:02    3772.7      1.52      81.8       0.0                          
    0:01:02    3772.9      1.52      81.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:02    3772.9      1.52      81.8       0.0                          
    0:01:02    3772.9      1.52      81.8       0.0                          
    0:01:03    3735.2      1.53      81.8       0.0                          
    0:01:03    3726.7      1.53      81.9       0.0                          
    0:01:03    3725.9      1.53      81.9       0.0                          
    0:01:03    3725.9      1.53      81.9       0.0                          
    0:01:03    3725.9      1.53      81.9       0.0                          
    0:01:03    3725.9      1.53      81.9       0.0                          
    0:01:03    3725.9      1.53      81.9       0.0                          
    0:01:03    3718.1      1.54      81.9       0.0                          
    0:01:03    3718.1      1.54      81.9       0.0                          
    0:01:03    3718.1      1.54      81.9       0.0                          
    0:01:03    3718.1      1.54      81.9       0.0                          
    0:01:03    3718.1      1.54      81.9       0.0                          
    0:01:03    3718.1      1.54      81.9       0.0                          
    0:01:04    3732.5      1.52      81.7       0.0 p_reg_out/Q_reg[18]/D    
    0:01:06    3742.4      1.52      81.7       0.0                          
    0:01:08    3723.2      1.52      81.6       0.0                          
    0:01:09    3738.4      1.52      81.6       0.0                          
    0:01:10    3738.4      1.52      81.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 20 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA2_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 459 bytes  326.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA2_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,036 bytes  2,132.00 bytes/sec
total size is 3,988  speedup is 3.74
receiving incremental file list
C0DrightA2_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,388 bytes  340,119.43 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA2_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 156 bytes  328.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA2_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,388 bytes  476,167.20 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 11141224 bytes of memory
#          Process time 380.76 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2976 instances of design 'halfAdder'.
  Uniquified 1386 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4682 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 25 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:53   34606.9      1.79     529.1      64.4                          
    0:05:10   25154.3      1.84     496.1      29.5                          
    0:05:15   25089.1      1.79     493.5      57.3                          
    0:05:16   25090.7      1.81     493.1      31.2                          
    0:05:17   25091.2      1.78     492.9      31.2                          
    0:05:17   25091.2      1.78     492.9      31.2                          
    0:05:17   25091.2      1.78     492.9      31.2                          
    0:05:17   25091.2      1.78     492.9      31.2                          
    0:05:18   25096.6      1.78     492.9       0.0                          
    0:05:18   25096.6      1.78     492.9       0.0                          
    0:05:18   25096.6      1.78     492.9       0.0                          
    0:05:18   25096.6      1.78     492.9       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:18   25096.6      1.78     492.9       0.0                          
    0:05:22   25161.5      1.71     486.9       0.0 DP/reg_pipe12/Q_reg[8]/D 
    0:05:26   25204.3      1.69     484.5       2.3 DP/reg_pipe12/Q_reg[18]/D
    0:05:28   25241.0      1.68     483.2       2.3 DP/reg_pipe12/Q_reg[8]/D 
    0:05:30   25266.8      1.67     482.0       2.3 DP/reg_pipe13/Q_reg[22]/D
    0:05:33   25292.9      1.67     481.2       2.3 DP/reg_pipe10/Q_reg[22]/D
    0:05:36   25317.3      1.66     480.5       2.3 DP/reg_pipe12/Q_reg[18]/D
    0:05:40   25326.7      1.66     480.0       2.3                          
    0:05:41   25295.5      1.66     480.0       2.3                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:41   25295.5      1.66     480.0       2.3                          
    0:05:43   25318.1      1.66     479.5       0.0                          
    0:05:46   25335.4      1.66     478.7       0.0                          
    0:05:48   25354.1      1.66     478.0       0.0                          
    0:05:50   25370.3      1.66     477.7       0.0                          
    0:05:53   25387.6      1.66     477.3       0.0                          
    0:05:55   25398.2      1.66     477.0       0.0                          
    0:05:57   25409.9      1.66     476.5       0.0                          
    0:05:59   25421.9      1.66     476.2       0.0                          
    0:06:00   25422.4      1.66     476.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:00   25422.4      1.66     476.0       0.0                          
    0:06:00   25422.4      1.66     476.0       0.0                          
    0:06:03   25128.5      1.65     475.6       0.0                          
    0:06:05   25043.9      1.65     475.2       0.0                          
    0:06:05   25030.6      1.65     475.1       0.0                          
    0:06:06   25029.5      1.65     475.1       0.0                          
    0:06:06   25029.0      1.65     475.1       0.0                          
    0:06:06   25029.0      1.65     475.1       0.0                          
    0:06:06   25029.0      1.65     475.1       0.0                          
    0:06:07   24996.0      1.65     475.1       0.0                          
    0:06:07   24991.0      1.65     475.2       0.0                          
    0:06:07   24991.0      1.65     475.2       0.0                          
    0:06:07   24991.0      1.65     475.2       0.0                          
    0:06:07   24991.0      1.65     475.2       0.0                          
    0:06:07   24991.0      1.65     475.2       0.0                          
    0:06:07   24991.0      1.65     475.2       0.0                          
    0:06:09   25030.1      1.63     474.4       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:06:12   25047.4      1.62     474.1       0.0 DP/reg_ret0/Q_reg[13]/D  
    0:06:15   25074.0      1.62     473.6       0.0 DP/reg_ret0/Q_reg[13]/D  
    0:06:17   25091.8      1.61     473.0       0.0 DP/reg_ret0/Q_reg[9]/D   
    0:06:19   25109.9      1.61     472.9       0.0 DP/reg_ret1/Q_reg[11]/D  
    0:06:22   25131.9      1.61     472.5       0.0 DP/reg_pipe10/Q_reg[19]/D
    0:06:24   25149.2      1.60     472.2       0.0 DP/reg_pipe13/Q_reg[21]/D
    0:06:26   25159.9      1.60     471.9       0.0 DP/reg_ret0/Q_reg[11]/D  
    0:06:28   25182.0      1.60     471.6       0.0 DP/reg_pipe12/Q_reg[11]/D
    0:06:30   25191.8      1.60     471.4       0.0 DP/reg_pipe13/Q_reg[18]/D
    0:06:32   25214.4      1.60     471.2       0.0 DP/reg_ret1/Q_reg[11]/D  
    0:06:35   25201.9      1.60     471.0       0.0                          
    0:06:36   25212.8      1.59     470.9       0.0                          
    0:06:38   25221.6      1.59     470.7       0.0                          
    0:06:40   25229.0      1.59     470.5       0.0                          
    0:06:42   25231.7      1.59     470.3       0.0                          
    0:06:44   25235.4      1.59     470.2       0.0                          
    0:06:45   25244.2      1.59     469.9       0.0                          
    0:06:47   25262.8      1.59     469.5       0.0                          
    0:06:49   25267.1      1.59     469.3       0.0                          
    0:06:51   25267.9      1.59     469.1       0.0                          
    0:06:53   25268.4      1.59     468.8       0.0 DP/reg_pipe10/Q_reg[15]/D
    0:06:55   25285.2      1.59     468.8       0.0 DP/reg_pipe10/Q_reg[15]/D
    0:06:57   25296.9      1.59     468.7       0.0 DP/reg_pipe10/Q_reg[15]/D
    0:07:01   25300.6      1.59     468.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U19495 (CLKBUF_X1)
	U19496 (CLKBUF_X1)
	U19497 (CLKBUF_X1)
	U19498 (CLKBUF_X1)
	U19499 (CLKBUF_X1)
	U19500 (CLKBUF_X1)
	U19501 (CLKBUF_X1)
	U19502 (CLKBUF_X1)
	U19503 (CLKBUF_X1)
	U19504 (CLKBUF_X1)
	U19505 (CLKBUF_X1)
	U19506 (CLKBUF_X1)
	U19507 (CLKBUF_X1)
	U19508 (CLKBUF_X1)
	U19509 (CLKBUF_X1)
	U19510 (CLKBUF_X1)
	U19511 (CLKBUF_X1)
	U19512 (CLKBUF_X1)
	U19513 (CLKBUF_X1)
	U19514 (CLKBUF_X1)
	U19515 (CLKBUF_X1)
	U19516 (CLKBUF_X1)
	U19517 (CLKBUF_X1)
	U19518 (CLKBUF_X1)
	U19519 (CLKBUF_X1)
	U19520 (CLKBUF_X1)
	U19521 (CLKBUF_X1)
	U19522 (CLKBUF_X1)
	U17840 (BUF_X1)
	U17839 (BUF_X1)
	U17838 (BUF_X1)
	U17837 (BUF_X1)
	U17836 (BUF_X1)
	U17835 (BUF_X1)
	U17834 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.24
  Critical path length = 1.24
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 178 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   26272.6      1.53     735.5     605.4                          
    0:00:13   26302.1      1.41     725.2     605.4 DP/MULT_cr1sw1/add_4059/CLOCK_r_REG253_S13/D
    0:00:16   26335.6      1.39     723.3     605.4 DP/MULT_cr1sw1/add_4059/CLOCK_r_REG253_S13/D
    0:00:18   26355.5      1.38     722.6     606.3 DP/MULT_cp2p2/add_4059/CLOCK_r_REG37_S5/D
    0:00:20   26375.2      1.38     722.4     606.3 DP/MULT_cp2p2/add_4059/CLOCK_r_REG37_S5/D
    0:00:22   26388.8      1.38     722.4     606.3 DP/MULT_b0p0/add_4059/CLOCK_r_REG71_S6/D
    0:00:25   26406.9      1.37     722.0     606.3 DP/reg_out/Q_reg[1]/D    
    0:00:27   26434.8      1.37     721.8     606.3 DP/MULT_b0p0/add_4059/CLOCK_r_REG71_S6/D
    0:00:29   26449.4      1.37     721.8     607.6 DP/MULT_cp2p2/add_4059/CLOCK_r_REG37_S5/D
    0:00:32   26453.4      1.37     720.3     606.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32   26453.4      1.37     720.3     606.8                          
    0:00:34   26454.8      1.37     720.1       0.0                          
    0:00:37   26463.5      1.37     718.7       0.0                          
    0:00:39   26465.4      1.37     718.2       0.0                          
    0:00:41   26473.7      1.37     717.5       0.0                          
    0:00:43   26483.8      1.37     716.6       0.0                          
    0:00:46   26494.1      1.37     715.4       0.0                          
    0:00:49   26511.4      1.37     713.7       0.0                          
    0:00:51   26516.2      1.37     712.8       0.0                          
    0:00:54   26524.5      1.37     712.0       0.0                          
    0:00:56   26535.9      1.37     710.8       0.0                          
    0:00:58   26550.8      1.37     710.2       0.0                          
    0:01:00   26552.1      1.37     709.7       0.0                          
    0:01:02   26559.3      1.37     709.3       0.0                          
    0:01:04   26567.5      1.37     708.5       0.0                          
    0:01:06   26567.3      1.37     708.1       0.0                          
    0:01:08   26570.5      1.37     706.9       0.0                          
    0:01:10   26567.0      1.37     706.5       0.0                          
    0:01:11   26569.1      1.37     706.2       0.0                          
    0:01:13   26578.7      1.37     705.7       0.0                          
    0:01:15   26592.8      1.37     704.5       0.0                          
    0:01:17   26596.8      1.37     703.9       0.0                          
    0:01:19   26602.1      1.37     703.7       0.0                          
    0:01:22   26602.7      1.37     703.6       0.0                          
    0:01:24   26598.4      1.37     703.5       0.0                          
    0:01:26   26598.9      1.37     703.3       0.0                          
    0:01:28   26599.2      1.37     703.1       0.0                          
    0:01:31   26598.7      1.37     702.8       0.0                          
    0:01:34   26603.7      1.37     702.3       0.0                          
    0:01:36   26608.2      1.37     702.1       0.0                          
    0:01:38   26617.0      1.37     701.9       0.0                          
    0:01:40   26620.7      1.37     701.7       0.0                          
    0:01:42   26623.7      1.37     701.6       0.0                          
    0:01:44   26623.9      1.37     701.4       0.0                          
    0:01:46   26629.5      1.37     701.3       0.0                          
    0:01:48   26629.8      1.37     701.0       0.0                          
    0:01:50   26630.3      1.37     700.8       0.0                          
    0:01:53   26637.5      1.37     700.6       0.0                          
    0:01:57   26645.0      1.36     700.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 131 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA2_iir_filter_area.txt

sent 30 bytes  received 444 bytes  948.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA2_iir_filter_timing.txt

sent 30 bytes  received 1,114 bytes  762.67 bytes/sec
total size is 4,868  speedup is 4.26
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA2_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA2_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,960 bytes  190,396.00 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA2_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  99,621.57 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
Connecting to the server...


Open tunnel connection to server.
Connection established.

Cleaning server folders...

Cleaning completed.

Removing the work tree...

Operation completed.

Creating a new working tree...

Done. Let's go!

Generating the scripts for my dark purposes... keep calm and no one will be harmed.

Everything as I planned...

Copying the scripts to the server.

Let's go on.

Generating samples for the filter and for the multiplier.

Done. Trasferring to the server...

We are working well today!

Calculating the SW outputs for the filter.

Running C model on the samples.

Done.

Common files will be uploaded now. Look at this!!

And now we can enter the loop... it will take a while, so keep calm.

Creating the multipliers with 2 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhoooooooooooooo  
oooooooooooooohfffffffffffffhhoooooooooooooo  
  ooooooooooooofffffffffffffoooooooooooooo o  
    oooooooooooohfffffffffhhoooooooooooo o    
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoooooooo  
oooooooohfffffffffffffffffffffffffhhoooooooo  
  ooooooofffffffffffffffffffffffffoooooooo o  
    oooooohfffffffffffffffffffffhhoooooo o    
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhhoooo  
oooohfffffffffffffffffffffffffffffffffhhoooo  
  ooofffffffffffffffffffffffffffffffffoooo o  
    oohfffffffffffffffffffffffffffffhhoo o    
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohfffffffffffffffffffffffffffffffffffffhhoo  
oohfffffffffffffffffffffffffffffffffffffhhoo  
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhh  
hfffffffffffffffffffffffffffffffffffffffffhh  
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohfffffffffffffhhoooooooooooooo  
oooooooooooooohfffffffffffffhhoooooooooooooo  
  ooooooooooooofffffffffffffoooooooooooooo o  
    oooooooooooohfffffffffhhoooooooooooo o    
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoooooooo  
oooooooohfffffffffffffffffffffffffhhoooooooo  
  ooooooofffffffffffffffffffffffffoooooooo o  
    oooooohfffffffffffffffffffffhhoooooo o    
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhhoooo  
oooohfffffffffffffffffffffffffffffffffhhoooo  
  ooofffffffffffffffffffffffffffffffffoooo o  
    oohfffffffffffffffffffffffffffffhhoo o    
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohfffffffffffffffffffffffffffffffffffffhhoo  
oohfffffffffffffffffffffffffffffffffffffhhoo  
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhh  
hfffffffffffffffffffffffffffffffffffffffffhh  
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 3 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhooooooooooooo   
oooooooooooooohfffffffffffffhhooooooooooooo   
  ooooooooooooofffffffffffffoooooooooooooo    
    oooooooooooohfffffffffhhoooooooooooo o    
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhooooooo   
oooooooohfffffffffffffffffffffffffhhooooooo   
  ooooooofffffffffffffffffffffffffoooooooo    
    oooooohfffffffffffffffffffffhhoooooo o    
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhhooo   
oooohfffffffffffffffffffffffffffffffffhhooo   
  ooofffffffffffffffffffffffffffffffffoooo    
    oohfffffffffffffffffffffffffffffhhoo o    
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohfffffffffffffffffffffffffffffffffffffhho   
oohfffffffffffffffffffffffffffffffffffffhho   
  offfffffffffffffffffffffffffffffffffffoo    
   ooooooooooooooooooooooooooooooooooooo o    




hffffffffffffffffffffffffffffffffffffffffho   
hffffffffffffffffffffffffffffffffffffffffho   
 ffffffffffffffffffffffffffffffffffffffffo    




oooooooooooooohfffffffffffffhhooooooooooooo   
oooooooooooooohfffffffffffffhhooooooooooooo   
  ooooooooooooofffffffffffffoooooooooooooo    
    oooooooooooohfffffffffhhoooooooooooo o    
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhooooooo   
oooooooohfffffffffffffffffffffffffhhooooooo   
  ooooooofffffffffffffffffffffffffoooooooo    
    oooooohfffffffffffffffffffffhhoooooo o    
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhhooo   
oooohfffffffffffffffffffffffffffffffffhhooo   
  ooofffffffffffffffffffffffffffffffffoooo    
    oohfffffffffffffffffffffffffffffhhoo o    
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohfffffffffffffffffffffffffffffffffffffhho   
oohfffffffffffffffffffffffffffffffffffffhho   
  offfffffffffffffffffffffffffffffffffffoo    
   ooooooooooooooooooooooooooooooooooooo o    




hffffffffffffffffffffffffffffffffffffffffho   
hffffffffffffffffffffffffffffffffffffffffho   
 ffffffffffffffffffffffffffffffffffffffffo    


Uploading all the multiplier related files...
sending incremental file list
mbeDadda_mult.vhd

sent 974 bytes  received 802 bytes  3,552.00 bytes/sec
total size is 89,015  speedup is 50.12
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,059 bytes  received 808 bytes  1,244.67 bytes/sec
total size is 89,523  speedup is 47.95

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 493 instances of design 'halfAdder'.
  Uniquified 230 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (775 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47    4458.4      1.58      83.1       0.0                          
    0:00:49    3758.8      1.60      83.1       0.0                          
    0:00:50    3754.9      1.58      82.8       0.0                          
    0:00:50    3754.9      1.58      82.8       0.0                          
    0:00:50    3754.9      1.58      82.8       0.0                          
    0:00:50    3754.9      1.58      82.8       0.0                          
    0:00:50    3754.9      1.58      82.8       0.0                          
    0:00:50    3754.9      1.58      82.8       0.0                          
    0:00:50    3754.9      1.58      82.8       0.0                          
    0:00:50    3754.9      1.58      82.8       0.0                          
    0:00:50    3754.9      1.58      82.8       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50    3754.9      1.58      82.8       0.0                          
    0:00:52    3782.3      1.56      82.4       0.0 p_reg_out/Q_reg[23]/D    
    0:00:55    3799.5      1.55      82.1       0.0 p_reg_out/Q_reg[23]/D    
    0:00:57    3801.7      1.54      81.9       0.0 p_reg_out/Q_reg[23]/D    
    0:00:59    3835.2      1.53      81.7       0.0 p_reg_out/Q_reg[23]/D    
    0:01:01    3848.2      1.52      81.6       0.0 p_reg_out/Q_reg[23]/D    
    0:01:04    3850.6      1.52      81.5       0.0 p_reg_out/Q_reg[23]/D    
    0:01:06    3873.2      1.51      81.3       0.0 p_reg_out/Q_reg[14]/D    
    0:01:08    3876.7      1.51      81.2       0.0                          
    0:01:09    3883.9      1.51      81.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09    3883.9      1.51      81.2       0.0                          
    0:01:09    3883.9      1.51      81.2       0.0                          
    0:01:10    3857.5      1.51      81.2       0.0                          
    0:01:10    3851.7      1.51      81.2       0.0                          
    0:01:10    3850.1      1.51      81.2       0.0                          
    0:01:10    3850.1      1.51      81.2       0.0                          
    0:01:10    3850.1      1.51      81.2       0.0                          
    0:01:10    3850.1      1.51      81.2       0.0                          
    0:01:10    3850.1      1.51      81.2       0.0                          
    0:01:10    3845.3      1.51      81.2       0.0                          
    0:01:10    3844.5      1.51      81.2       0.0                          
    0:01:10    3844.5      1.51      81.2       0.0                          
    0:01:10    3844.5      1.51      81.2       0.0                          
    0:01:10    3844.5      1.51      81.2       0.0                          
    0:01:10    3844.5      1.51      81.2       0.0                          
    0:01:10    3844.5      1.51      81.2       0.0                          
    0:01:12    3832.8      1.51      81.2       0.0                          
    0:01:14    3833.6      1.51      81.1       0.0                          
    0:01:16    3842.6      1.50      81.0       0.0                          
    0:01:18    3858.1      1.50      80.9       0.0                          
    0:01:19    3861.0      1.50      80.9       0.0 p_reg_out/Q_reg[23]/D    
    0:01:20    3861.0      1.50      80.9       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 19 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA3_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  980.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA3_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,051 bytes  720.67 bytes/sec
total size is 4,139  speedup is 3.83
receiving incremental file list
C0DrightA3_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,388 bytes  476,167.20 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA3_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 156 bytes  328.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA3_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,388 bytes  340,119.43 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  77,440.62 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 11141224 bytes of memory
#          Process time 377.18 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2958 instances of design 'halfAdder'.
  Uniquified 1380 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4658 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 37 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:00   35600.6      1.87     541.5      69.1                          
    0:05:19   25163.1      2.00     501.3       4.6                          
    0:05:24   25095.8      1.85     497.4       0.0                          
    0:05:25   25096.3      1.85     496.6       0.0                          
    0:05:26   25096.3      1.85     496.6       0.0                          
    0:05:26   25096.3      1.85     496.6       0.0                          
    0:05:27   25096.3      1.85     496.6       0.0                          
    0:05:27   25096.3      1.85     496.6       0.0                          
    0:05:27   25096.3      1.85     496.6       0.0                          
    0:05:27   25096.3      1.85     496.6       0.0                          
    0:05:27   25096.3      1.85     496.6       0.0                          
    0:05:27   25096.3      1.85     496.6       0.0                          
    0:05:30   25157.5      1.75     491.1       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:30   25157.5      1.75     491.1       0.0                          
    0:05:33   25205.6      1.72     487.4       2.4 DP/reg_pipe13/Q_reg[17]/D
    0:05:36   25234.1      1.70     485.3      14.9 DP/reg_pipe11/Q_reg[21]/D
    0:05:39   25270.5      1.68     484.0      12.5 DP/reg_pipe13/Q_reg[19]/D
    0:05:42   25303.5      1.68     482.8      12.5 DP/reg_ret0/Q_reg[13]/D  
    0:05:44   25326.4      1.67     481.6      12.5 DP/reg_pipe10/Q_reg[22]/D
    0:05:47   25355.1      1.66     480.6      12.5 DP/reg_pipe11/Q_reg[3]/D 
    0:05:49   25384.1      1.65     479.8      12.5 DP/reg_pipe13/Q_reg[19]/D
    0:05:52   25412.3      1.65     479.0      12.5 DP/reg_ret0/Q_reg[18]/D  
    0:05:54   25436.5      1.64     478.3      12.5 DP/reg_pipe10/Q_reg[23]/D
    0:05:56   25450.6      1.64     477.8      12.5 DP/reg_ret0/Q_reg[18]/D  
    0:05:58   25473.0      1.64     477.4      12.5 DP/reg_ret1/Q_reg[23]/D  
    0:06:01   25493.2      1.63     477.1       0.0 DP/reg_ret0/Q_reg[23]/D  
    0:06:03   25503.5      1.63     476.5       0.0 DP/reg_ret0/Q_reg[23]/D  
    0:06:06   25522.7      1.62     475.9       0.0 DP/reg_ret0/Q_reg[18]/D  
    0:06:08   25550.1      1.62     475.4       0.0 DP/reg_ret1/Q_reg[10]/D  
    0:06:10   25559.7      1.62     474.8       0.0 DP/reg_ret0/Q_reg[17]/D  
    0:06:12   25569.2      1.61     474.5       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:06:14   25583.9      1.61     474.0       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:06:16   25596.9      1.61     473.8       0.0 DP/reg_pipe10/Q_reg[17]/D
    0:06:18   25601.2      1.61     473.6       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:06:21   25620.6      1.61     473.3       0.0 DP/reg_pipe10/Q_reg[17]/D
    0:06:23   25635.5      1.60     473.1       0.0 DP/reg_ret0/Q_reg[21]/D  
    0:06:25   25654.1      1.60     472.8       0.0 DP/reg_ret0/Q_reg[17]/D  
    0:06:27   25662.6      1.60     472.7       0.0 DP/reg_ret0/Q_reg[17]/D  
    0:06:29   25681.8      1.60     472.4       0.0 DP/reg_pipe10/Q_reg[23]/D
    0:06:31   25687.1      1.60     472.1       0.0 DP/reg_ret0/Q_reg[23]/D  
    0:06:33   25703.8      1.60     472.0       0.0 DP/reg_ret0/Q_reg[17]/D  
    0:06:35   25721.9      1.60     471.8       0.0 DP/reg_ret0/Q_reg[17]/D  
    0:06:37   25730.2      1.59     471.6       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:06:40   25738.7      1.59     471.5       0.0 DP/reg_ret0/Q_reg[23]/D  
    0:06:43   25766.1      1.59     471.3       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:06:45   25790.0      1.59     471.0       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:06:48   25818.5      1.59     470.8       0.0 DP/reg_ret0/Q_reg[14]/D  
    0:06:50   25831.0      1.59     470.6       0.0 DP/reg_ret0/Q_reg[14]/D  
    0:06:53   25843.8      1.59     470.5       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:06:55   25858.7      1.58     470.3       0.0 DP/reg_pipe12/Q_reg[15]/D
    0:06:57   25874.4      1.58     470.2       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:06:59   25884.7      1.58     470.1       0.0 DP/reg_pipe12/Q_reg[15]/D
    0:07:03   25887.1      1.58     470.0       0.0 DP/reg_pipe12/Q_reg[15]/D
    0:07:12   25852.8      1.58     469.9       0.0                          
    0:07:14   25852.3      1.58     469.8       0.0                          
    0:07:16   25862.4      1.58     469.5       0.0                          
    0:07:18   25866.4      1.58     469.4       0.0                          
    0:07:19   25870.4      1.58     469.2       0.0                          
    0:07:21   25876.2      1.58     469.1       0.0                          
    0:07:23   25874.9      1.58     468.8       0.0                          
    0:07:24   25879.4      1.58     468.7       0.0                          
    0:07:26   25879.4      1.58     468.5       0.0                          
    0:07:28   25879.9      1.58     468.4       0.0                          
    0:07:28   25878.9      1.58     468.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:07:28   25878.9      1.58     468.3       0.0                          
    0:07:28   25878.9      1.58     468.3       0.0                          
    0:07:32   25563.9      1.58     468.3       0.0                          
    0:07:34   25491.6      1.58     468.2       0.0                          
    0:07:34   25481.7      1.58     468.2       0.0                          
    0:07:34   25480.7      1.58     468.2       0.0                          
    0:07:34   25480.1      1.58     468.2       0.0                          
    0:07:34   25480.1      1.58     468.2       0.0                          
    0:07:35   25480.1      1.58     468.2       0.0                          
    0:07:35   25435.2      1.58     468.2       0.0                          
    0:07:36   25428.3      1.58     468.2       0.0                          
    0:07:36   25426.9      1.58     468.2       0.0                          
    0:07:36   25426.9      1.58     468.2       0.0                          
    0:07:36   25426.9      1.58     468.2       0.0                          
    0:07:36   25426.9      1.58     468.2       0.0                          
    0:07:36   25426.9      1.58     468.2       0.0                          
    0:07:36   25426.9      1.58     468.2       0.0                          
    0:07:38   25442.4      1.58     468.1       0.0 DP/reg_pipe12/Q_reg[15]/D
    0:07:40   25450.9      1.57     467.9       0.0 DP/reg_pipe13/Q_reg[20]/D
    0:07:42   25422.9      1.57     467.9       0.0                          
    0:07:43   25426.4      1.57     467.7       0.0                          
    0:07:45   25430.1      1.57     467.5       0.0                          
    0:07:47   25439.4      1.57     467.3       0.0                          
    0:07:49   25448.0      1.57     467.1       0.0                          
    0:07:50   25447.4      1.57     466.9       0.0                          
    0:07:52   25444.5      1.57     466.8       0.0                          
    0:07:54   25451.4      1.57     466.5       0.0                          
    0:07:56   25454.3      1.57     466.4       0.0                          
    0:07:58   25461.3      1.57     465.9       0.0 DP/reg_ret0/Q_reg[23]/D  
    0:08:00   25479.3      1.57     465.9       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:08:03   25498.5      1.56     465.8       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:08:05   25509.4      1.56     465.6       0.0 DP/reg_ret1/Q_reg[19]/D  
    0:08:08   25524.0      1.56     465.5       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U19873 (CLKBUF_X1)
	U19874 (CLKBUF_X1)
	U19875 (CLKBUF_X1)
	U19876 (CLKBUF_X1)
	U19877 (CLKBUF_X1)
	U19878 (CLKBUF_X1)
	U19879 (CLKBUF_X1)
	U19880 (CLKBUF_X1)
	U19881 (CLKBUF_X1)
	U19882 (CLKBUF_X1)
	U19883 (CLKBUF_X1)
	U19884 (CLKBUF_X1)
	U19885 (CLKBUF_X1)
	U19886 (CLKBUF_X1)
	U19887 (CLKBUF_X1)
	U19888 (CLKBUF_X1)
	U19889 (CLKBUF_X1)
	U19890 (CLKBUF_X1)
	U19891 (CLKBUF_X1)
	U19892 (CLKBUF_X1)
	U19893 (CLKBUF_X1)
	U19894 (CLKBUF_X1)
	U19895 (CLKBUF_X1)
	U19896 (CLKBUF_X1)
	U19897 (CLKBUF_X1)
	U19898 (CLKBUF_X1)
	U19899 (CLKBUF_X1)
	U19900 (CLKBUF_X1)
	U19901 (CLKBUF_X1)
	U18706 (BUF_X1)
	U18705 (BUF_X1)
	U18704 (BUF_X1)
	U18703 (BUF_X1)
	U18702 (BUF_X1)
	U18701 (BUF_X1)
	U18700 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.23
  Critical path length = 1.23
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 172 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_13'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   26435.9      1.55     714.2     558.5                          
    0:00:13   26469.1      1.40     705.9     558.5 DP/MULT_cr0sw0/add_4035/CLOCK_r_REG378_S64/D
    0:00:15   26486.7      1.38     704.1     559.2 DP/MULT_cr0sw0/add_4035/CLOCK_r_REG378_S64/D
    0:00:18   26510.9      1.37     701.2     559.2 DP/reg_out/Q_reg[0]/D    
    0:00:20   26525.3      1.37     701.0     560.6 DP/MULT_cr0sw0/add_4035/CLOCK_r_REG381_S64/D
    0:00:23   26537.5      1.36     701.2     562.2 DP/reg_out/Q_reg[0]/D    
    0:00:25   26561.7      1.36     700.6     562.2 DP/MULT_cp3p3/add_4035/CLOCK_r_REG47_S6/D
    0:00:27   26582.4      1.35     699.9     562.2 DP/reg_out/Q_reg[0]/D    
    0:00:29   26601.6      1.35     699.8     562.2 DP/MULT_cr0sw0/add_4035/CLOCK_r_REG378_S64/D
    0:00:32   26629.8      1.35     699.2     562.2 DP/MULT_cp2p2/add_4035/CLOCK_r_REG50_S5/D
    0:00:35   26647.1      1.35     698.8     561.5 DP/MULT_cp2p2/add_4035/CLOCK_r_REG50_S5/D
    0:00:39   26649.2      1.35     697.5     560.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39   26649.2      1.35     697.5     560.6                          
    0:00:42   26655.1      1.35     697.4       0.0                          
    0:00:44   26663.3      1.35     696.6       0.0                          
    0:00:46   26673.2      1.35     696.1       0.0                          
    0:00:48   26676.9      1.35     695.6       0.0                          
    0:00:51   26687.5      1.35     694.9       0.0                          
    0:00:53   26698.4      1.35     694.1       0.0                          
    0:00:56   26706.9      1.35     693.3       0.0                          
    0:00:58   26717.8      1.35     692.7       0.0                          
    0:01:01   26712.5      1.35     691.6       0.0                          
    0:01:03   26727.1      1.35     691.3       0.0                          
    0:01:05   26740.4      1.35     690.7       0.0                          
    0:01:07   26753.5      1.35     690.3       0.0                          
    0:01:09   26754.3      1.35     689.9       0.0                          
    0:01:11   26753.7      1.35     689.5       0.0                          
    0:01:12   26758.0      1.35     689.0       0.0                          
    0:01:14   26761.7      1.35     688.6       0.0                          
    0:01:16   26767.3      1.35     688.4       0.0                          
    0:01:18   26776.1      1.35     687.9       0.0                          
    0:01:20   26777.2      1.35     687.5       0.0                          
    0:01:22   26785.9      1.35     686.7       0.0                          
    0:01:24   26793.9      1.35     686.2       0.0                          
    0:01:26   26800.6      1.34     686.0       0.0                          
    0:01:28   26806.9      1.34     685.8       0.0                          
    0:01:31   26804.8      1.34     685.7       0.0                          
    0:01:34   26805.6      1.34     685.3       0.0                          
    0:01:36   26808.0      1.34     685.3       0.0                          
    0:01:38   26808.5      1.34     685.1       0.0                          
    0:01:40   26812.8      1.34     684.9       0.0                          
    0:01:42   26818.4      1.34     684.7       0.0                          
    0:01:44   26826.1      1.34     684.6       0.0                          
    0:01:45   26826.4      1.34     684.5       0.0                          
    0:01:48   26823.2      1.34     684.4       0.0                          
    0:01:50   26830.6      1.34     684.3       0.0                          
    0:01:51   26834.6      1.34     684.4       0.0                          
    0:01:53   26834.9      1.34     684.1       0.0                          
    0:01:55   26835.1      1.34     683.9       0.0                          
    0:01:57   26844.2      1.34     683.4       0.0                          
    0:01:59   26849.2      1.34     683.2       0.0                          
    0:02:03   26852.7      1.34     683.5       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 125 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA3_iir_filter_area.txt

sent 30 bytes  received 447 bytes  954.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C0DrightA3_iir_filter_timing.txt

sent 30 bytes  received 979 bytes  672.67 bytes/sec
total size is 3,694  speedup is 3.66
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA3_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA3_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,960 bytes  317,326.67 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA3_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  99,621.57 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,003 bytes  received 802 bytes  3,610.00 bytes/sec
total size is 88,821  speedup is 49.21
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 908 bytes  received 802 bytes  1,140.00 bytes/sec
total size is 89,329  speedup is 52.24

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 493 instances of design 'halfAdder'.
  Uniquified 230 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (775 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 8 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:46    4637.7      1.59      83.6       0.0                          
    0:00:48    3816.8      1.60      83.1       0.0                          
    0:00:49    3816.8      1.59      82.9       0.0                          
    0:00:49    3815.5      1.59      82.9       0.0                          
    0:00:49    3816.3      1.59      82.9       0.0                          
    0:00:49    3815.5      1.59      82.9       0.0                          
    0:00:49    3816.3      1.59      82.9       0.0                          
    0:00:49    3815.5      1.59      82.9       0.0                          
    0:00:49    3816.3      1.59      82.9       0.0                          
    0:00:49    3815.5      1.59      82.9       0.0                          
    0:00:49    3816.3      1.59      82.9       0.0                          
    0:00:49    3816.3      1.59      82.9       0.0                          
    0:00:49    3816.3      1.59      82.9       0.0                          
    0:00:49    3816.3      1.59      82.9       0.0                          
    0:00:49    3816.3      1.59      82.9       0.0                          
    0:00:49    3816.3      1.59      82.9       0.0                          
    0:00:49    3816.3      1.59      82.9       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49    3816.3      1.59      82.9       0.0                          
    0:00:51    3843.2      1.56      82.4       5.3 p_reg_out/Q_reg[14]/D    
    0:00:53    3859.7      1.54      82.2       5.3 p_reg_out/Q_reg[11]/D    
    0:00:55    3892.9      1.53      81.9       5.3 p_reg_out/Q_reg[11]/D    
    0:00:57    3904.6      1.52      81.7       0.0 p_reg_out/Q_reg[11]/D    
    0:00:58    3915.5      1.52      81.6       0.0 p_reg_out/Q_reg[21]/D    
    0:01:00    3934.1      1.51      81.3       0.0 p_reg_out/Q_reg[14]/D    
    0:01:05    3937.6      1.51      81.3       0.0                          
    0:01:06    3938.4      1.50      81.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:06    3938.4      1.50      81.2       0.0                          
    0:01:06    3938.4      1.50      81.2       0.0                          
    0:01:06    3905.4      1.50      81.2       0.0                          
    0:01:07    3897.4      1.50      81.2       0.0                          
    0:01:07    3895.0      1.50      81.2       0.0                          
    0:01:07    3895.0      1.50      81.2       0.0                          
    0:01:07    3895.0      1.50      81.2       0.0                          
    0:01:07    3895.0      1.50      81.2       0.0                          
    0:01:07    3898.2      1.50      81.3       0.0                          
    0:01:07    3891.8      1.50      81.4       0.0                          
    0:01:07    3891.8      1.50      81.4       0.0                          
    0:01:07    3891.8      1.50      81.4       0.0                          
    0:01:07    3891.8      1.50      81.4       0.0                          
    0:01:07    3891.8      1.50      81.4       0.0                          
    0:01:07    3891.8      1.50      81.4       0.0                          
    0:01:09    3902.2      1.50      81.3       0.0                          
    0:01:11    3864.4      1.50      81.3       0.0                          
    0:01:13    3873.8      1.50      81.2       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 18 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA4_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  326.67 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA4_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,050 bytes  2,160.00 bytes/sec
total size is 4,214  speedup is 3.90
receiving incremental file list
C0DrightA4_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,388 bytes  476,167.20 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA4_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 156 bytes  328.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA4_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,388 bytes  476,167.20 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 11141224 bytes of memory
#          Process time 381.14 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2958 instances of design 'halfAdder'.
  Uniquified 1380 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4658 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 49 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:54   32317.1      1.73     516.5      75.4                          
    0:05:11   24050.9      1.79     491.6      14.1                          
    0:05:15   24011.0      1.77     490.1      11.9                          
    0:05:16   24012.1      1.77     490.0      11.9                          
    0:05:16   24015.0      1.75     489.5      11.9                          
    0:05:17   24016.1      1.75     489.3      11.9                          
    0:05:17   24018.7      1.75     489.2      11.9                          
    0:05:18   24020.6      1.75     488.4      11.9                          
    0:05:18   24022.7      1.74     488.2      11.9                          
    0:05:19   24023.8      1.74     487.9      11.9                          
    0:05:19   24024.9      1.74     487.5      11.9                          
    0:05:20   24028.8      1.73     487.2      11.9                          
    0:05:20   24032.0      1.73     487.0      11.9                          
    0:05:20   24032.0      1.73     487.0      11.9                          
    0:05:21   24032.0      1.73     487.0      11.9                          
    0:05:21   24032.0      1.73     487.0      11.9                          
    0:05:21   24034.4      1.73     487.0       0.0                          
    0:05:21   24034.4      1.73     487.0       0.0                          
    0:05:21   24034.4      1.73     487.0       0.0                          
    0:05:21   24034.4      1.73     487.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:21   24034.4      1.73     487.0       0.0                          
    0:05:24   24110.8      1.69     482.8       0.0 DP/reg_pipe10/Q_reg[21]/D
    0:05:27   24147.7      1.67     481.2       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:05:30   24178.6      1.66     480.1       0.0 DP/reg_ret1/Q_reg[17]/D  
    0:05:32   24208.4      1.65     478.9       0.0 DP/reg_pipe12/Q_reg[7]/D 
    0:05:34   24235.5      1.65     478.0      17.6 DP/reg_pipe12/Q_reg[7]/D 
    0:05:37   24262.7      1.64     477.2      17.6 DP/reg_pipe12/Q_reg[22]/D
    0:05:39   24290.1      1.64     476.6      17.6 DP/reg_ret0/Q_reg[17]/D  
    0:05:41   24318.0      1.63     476.1      17.6 DP/reg_ret1/Q_reg[17]/D  
    0:05:43   24338.7      1.63     475.2      17.6 DP/reg_pipe11/Q_reg[12]/D
    0:05:45   24350.4      1.62     475.0      17.6 DP/reg_pipe10/Q_reg[21]/D
    0:05:47   24379.2      1.62     474.7      17.6 DP/reg_pipe11/Q_reg[12]/D
    0:05:50   24415.9      1.62     474.2      17.6 DP/reg_ret0/Q_reg[20]/D  
    0:05:51   24436.4      1.62     474.1      17.6 DP/reg_ret0/Q_reg[16]/D  
    0:05:54   24460.8      1.61     473.9      17.6 DP/reg_ret1/Q_reg[15]/D  
    0:05:56   24480.5      1.61     473.6      17.6 DP/reg_ret0/Q_reg[16]/D  
    0:05:59   24506.0      1.61     473.1      17.6 DP/reg_pipe12/Q_reg[12]/D
    0:06:02   24540.9      1.60     472.6      17.6 DP/reg_ret1/Q_reg[18]/D  
    0:06:05   24567.8      1.60     472.3      17.6 DP/reg_pipe11/Q_reg[12]/D
    0:06:08   24587.4      1.60     471.8      17.6 DP/reg_pipe11/Q_reg[12]/D
    0:06:10   24604.7      1.60     471.5      17.6 DP/reg_pipe11/Q_reg[12]/D
    0:06:13   24627.3      1.59     471.3      17.6 DP/reg_pipe13/Q_reg[23]/D
    0:06:15   24639.0      1.59     471.2      17.6 DP/reg_pipe11/Q_reg[12]/D
    0:06:17   24649.2      1.59     471.0      17.6 DP/reg_pipe11/Q_reg[12]/D
    0:06:19   24660.3      1.59     470.9      17.6 DP/reg_pipe11/Q_reg[12]/D
    0:06:21   24667.8      1.59     470.7      17.6 DP/reg_pipe12/Q_reg[13]/D
    0:06:23   24674.4      1.59     470.6      17.6 DP/reg_pipe13/Q_reg[19]/D
    0:06:25   24678.2      1.59     470.5      17.6 DP/reg_ret1/Q_reg[20]/D  
    0:06:27   24685.6      1.59     470.4      17.6 DP/reg_pipe13/Q_reg[23]/D
    0:06:29   24694.6      1.59     470.3      17.6 DP/reg_ret0/Q_reg[16]/D  
    0:06:31   24714.3      1.58     469.9      17.6 DP/reg_pipe11/Q_reg[12]/D
    0:06:33   24729.8      1.58     469.9      17.6 DP/reg_ret0/Q_reg[19]/D  
    0:06:35   24742.8      1.58     469.7      17.6 DP/reg_pipe11/Q_reg[23]/D
    0:06:38   24741.2      1.58     469.6      17.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:38   24741.2      1.58     469.6      17.6                          
    0:06:41   24747.8      1.58     469.5       0.0                          
    0:06:43   24753.2      1.58     469.4       0.0                          
    0:06:45   24752.6      1.58     469.3       0.0                          
    0:06:46   24750.2      1.58     468.9       0.0                          
    0:06:48   24743.6      1.58     468.7       0.0                          
    0:06:51   24746.2      1.58     468.5       0.0                          
    0:06:52   24757.7      1.58     468.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:53   24757.7      1.58     468.3       0.0                          
    0:06:53   24757.7      1.58     468.3       0.0                          
    0:06:57   24456.8      1.58     468.1       0.0                          
    0:06:58   24383.4      1.58     467.9       0.0                          
    0:06:59   24374.9      1.58     467.8       0.0                          
    0:06:59   24373.8      1.58     467.8       0.0                          
    0:06:59   24373.3      1.58     467.8       0.0                          
    0:06:59   24373.3      1.58     467.8       0.0                          
    0:06:59   24373.3      1.58     467.8       0.0                          
    0:07:00   24336.9      1.59     467.9       0.0                          
    0:07:00   24330.2      1.59     467.9       0.0                          
    0:07:00   24328.9      1.59     467.9       0.0                          
    0:07:00   24328.9      1.59     467.9       0.0                          
    0:07:00   24328.9      1.59     467.9       0.0                          
    0:07:00   24328.9      1.59     467.9       0.0                          
    0:07:00   24328.9      1.59     467.9       0.0                          
    0:07:00   24328.9      1.59     467.9       0.0                          
    0:07:02   24347.2      1.58     467.7       0.0 DP/reg_ret1/Q_reg[15]/D  
    0:07:04   24361.6      1.58     467.6       0.0 DP/reg_pipe10/Q_reg[21]/D
    0:07:06   24371.5      1.57     467.4       0.0 DP/reg_pipe11/Q_reg[18]/D
    0:07:08   24394.1      1.57     466.9       0.0 DP/reg_ret1/Q_reg[15]/D  
    0:07:11   24399.9      1.57     466.9       0.0 DP/reg_ret1/Q_reg[15]/D  
    0:07:13   24385.3      1.57     466.7       0.0                          
    0:07:15   24394.9      1.57     466.6       0.0                          
    0:07:17   24400.7      1.57     466.4       0.0                          
    0:07:19   24403.4      1.57     466.3       0.0                          
    0:07:21   24404.2      1.57     466.3       0.0                          
    0:07:23   24404.7      1.57     466.1       0.0                          
    0:07:24   24419.1      1.57     465.9       0.0                          
    0:07:26   24420.9      1.57     465.5       0.0                          
    0:07:28   24438.2      1.56     465.2       0.0 DP/reg_pipe13/Q_reg[7]/D 
    0:07:31   24449.7      1.56     465.0       0.0 DP/reg_ret0/Q_reg[19]/D  
    0:07:32   24461.9      1.56     464.9       0.0 DP/reg_pipe10/Q_reg[15]/D
    0:07:34   24465.1      1.56     464.9       0.0 DP/reg_ret0/Q_reg[19]/D  
    0:07:37   24475.2      1.56     464.9       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:07:39   24477.3      1.56     464.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U19473 (CLKBUF_X1)
	U19474 (CLKBUF_X1)
	U19475 (CLKBUF_X1)
	U19476 (CLKBUF_X1)
	U19477 (CLKBUF_X1)
	U19478 (CLKBUF_X1)
	U19479 (CLKBUF_X1)
	U19480 (CLKBUF_X1)
	U19481 (CLKBUF_X1)
	U19482 (CLKBUF_X1)
	U19483 (CLKBUF_X1)
	U19484 (CLKBUF_X1)
	U19485 (CLKBUF_X1)
	U19486 (CLKBUF_X1)
	U19487 (CLKBUF_X1)
	U19488 (CLKBUF_X1)
	U19489 (CLKBUF_X1)
	U19490 (CLKBUF_X1)
	U19491 (CLKBUF_X1)
	U19492 (CLKBUF_X1)
	U19493 (CLKBUF_X1)
	U19494 (CLKBUF_X1)
	U19495 (CLKBUF_X1)
	U19496 (CLKBUF_X1)
	U19497 (CLKBUF_X1)
	U19498 (CLKBUF_X1)
	U19499 (CLKBUF_X1)
	U19500 (CLKBUF_X1)
	U19501 (CLKBUF_X1)
	U19502 (CLKBUF_X1)
	U19503 (CLKBUF_X1)
	U19504 (CLKBUF_X1)
	U19505 (CLKBUF_X1)
	U19506 (CLKBUF_X1)
	U19507 (CLKBUF_X1)
	U19508 (CLKBUF_X1)
	U19509 (CLKBUF_X1)
	U19510 (CLKBUF_X1)
	U19511 (CLKBUF_X1)
	U19512 (CLKBUF_X1)
	U19513 (CLKBUF_X1)
	U17202 (BUF_X1)
	U17201 (BUF_X1)
	U17200 (BUF_X1)
	U17199 (BUF_X1)
	U17198 (BUF_X1)
	U17197 (BUF_X1)
	U17196 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.23
  Critical path length = 1.23
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 166 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_15'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   25578.3      1.51     767.3     640.1                          
    0:00:12   25612.3      1.39     750.9     640.8 CLOCK_r_REG300_S33/D     
    0:00:16   25643.5      1.37     748.8     641.5 DP/MULT_cr0sw0/add_4028/CLOCK_r_REG412_S62/D
    0:00:18   25671.4      1.36     748.3     641.6 DP/MULT_cp3p3/add_4028/CLOCK_r_REG244_S10/D
    0:00:21   25686.0      1.36     746.5     641.9                          
    0:00:21   25685.0      1.36     746.5     641.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21   25685.0      1.36     746.5     641.9                          
    0:00:24   25711.6      1.36     746.2       0.0 DP/reg_out/Q_reg[10]/D   
    0:00:26   25723.0      1.35     745.5       0.0 DP/MULT_cp1p1/add_4028/CLOCK_r_REG64_S3/D
    0:00:28   25735.5      1.35     745.4       0.0                          
    0:00:30   25735.8      1.35     744.9       0.0                          
    0:00:32   25739.0      1.35     744.5       0.0                          
    0:00:35   25741.4      1.35     743.4       0.0                          
    0:00:37   25746.4      1.35     741.9       0.0                          
    0:00:39   25749.9      1.35     739.6       0.0                          
    0:00:41   25759.7      1.35     739.1       0.0                          
    0:00:44   25775.9      1.35     738.0       0.0                          
    0:00:46   25782.1      1.35     737.3       0.0                          
    0:00:48   25789.8      1.35     736.1       0.0                          
    0:00:50   25799.3      1.35     735.5       0.0                          
    0:00:53   25809.2      1.35     734.7       0.0                          
    0:00:55   25811.0      1.35     734.3       0.0                          
    0:00:57   25816.9      1.35     734.0       0.0                          
    0:00:59   25818.2      1.35     733.5       0.0                          
    0:01:01   25825.1      1.35     733.0       0.0                          
    0:01:03   25828.3      1.35     732.6       0.0                          
    0:01:05   25834.5      1.35     732.0       0.0                          
    0:01:07   25850.7      1.35     731.3       0.0                          
    0:01:09   25858.4      1.35     730.7       0.0                          
    0:01:11   25870.6      1.35     729.9       0.0                          
    0:01:13   25881.3      1.35     728.9       0.0                          
    0:01:15   25919.3      1.34     728.9       0.0                          
    0:01:17   25929.1      1.34     728.8       0.0                          
    0:01:19   25935.5      1.34     728.7       0.0                          
    0:01:21   25937.1      1.34     728.4       0.0                          
    0:01:24   25943.0      1.34     728.2       0.0                          
    0:01:26   25944.0      1.34     727.9       0.0                          
    0:01:28   25941.1      1.34     727.6       0.0                          
    0:01:30   25939.3      1.34     727.5       0.0                          
    0:01:32   25939.5      1.34     727.3       0.0                          
    0:01:34   25947.5      1.34     726.6       0.0                          
    0:01:36   25945.1      1.34     726.4       0.0                          
    0:01:38   25949.1      1.34     726.2       0.0                          
    0:01:40   25950.4      1.34     726.0       0.0                          
    0:01:42   25951.5      1.34     725.9       0.0                          
    0:01:43   25945.9      1.34     725.7       0.0                          
    0:01:45   25949.1      1.34     725.3       0.0                          
    0:01:47   25952.8      1.34     725.1       0.0                          
    0:01:49   25955.5      1.34     725.0       0.0                          
    0:01:51   25962.9      1.34     724.4       0.0                          
    0:01:53   25976.5      1.34     724.9       0.0 DP/MULT_cr0sw0/add_4028/CLOCK_r_REG412_S62/D
    0:01:56   25993.0      1.34     725.1       0.0 DP/MULT_cr0sw0/add_4028/CLOCK_r_REG412_S62/D
    0:01:58   26011.6      1.33     725.0       0.0 DP/MULT_b0p0/add_4028/CLOCK_r_REG209_S7/D
    0:02:00   26023.3      1.33     724.9       0.0 DP/MULT_cr1sw1/add_4028/CLOCK_r_REG515_S11/D
    0:02:02   26034.0      1.33     725.0       0.0 DP/MULT_b0p0/add_4028/CLOCK_r_REG209_S7/D
    0:02:04   26039.5      1.33     725.0       0.0 DP/reg_out/Q_reg[10]/D   
    0:02:06   26045.4      1.33     725.0       0.0 DP/reg_out/Q_reg[1]/D    
    0:02:08   26058.2      1.33     725.0       0.0 DP/MULT_b0p0/add_4028/CLOCK_r_REG209_S7/D
    0:02:10   26071.2      1.33     725.0       0.0 DP/MULT_cp2p2/add_4028/CLOCK_r_REG71_S6/D
    0:02:12   26087.4      1.33     724.9       0.0 DP/reg_out/Q_reg[10]/D   
    0:02:14   26093.8      1.32     725.0       0.0 DP/MULT_cp3p3/add_4028/CLOCK_r_REG105_S7/D
    0:02:16   26107.6      1.32     725.1       0.0 DP/MULT_cp1p1/add_4028/CLOCK_r_REG5_S3/D
    0:02:18   26124.1      1.32     725.4       0.0 DP/MULT_cp2p2/add_4028/CLOCK_r_REG71_S6/D
    0:02:21   26125.5      1.32     725.3       0.0 DP/MULT_cp1p1/add_4028/CLOCK_r_REG64_S3/D
    0:02:22   26129.7      1.32     725.1       0.0 DP/MULT_cp1p1/add_4028/CLOCK_r_REG64_S3/D
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 119 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA4_iir_filter_area.txt

sent 30 bytes  received 444 bytes  948.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA4_iir_filter_timing.txt

sent 30 bytes  received 1,040 bytes  713.33 bytes/sec
total size is 4,090  speedup is 3.82
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA4_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA4_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,960 bytes  317,326.67 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA4_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,096 bytes  received 796 bytes  3,784.00 bytes/sec
total size is 88,113  speedup is 46.57
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,058 bytes  received 802 bytes  1,240.00 bytes/sec
total size is 88,621  speedup is 47.65

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 4 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhoooooooooooo    
oooooooooooooohfffffffffffffhhoooooooooooo    
  ooooooooooooofffffffffffffoooooooooooooo    
    oooooooooooohfffffffffhhoooooooooooo o    
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoooooo    
oooooooohfffffffffffffffffffffffffhhoooooo    
  ooooooofffffffffffffffffffffffffoooooooo    
    oooooohfffffffffffffffffffffhhoooooo o    
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhhoo    
oooohfffffffffffffffffffffffffffffffffhhoo    
  ooofffffffffffffffffffffffffffffffffoooo    
    oohfffffffffffffffffffffffffffffhhoo o    
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohfffffffffffffffffffffffffffffffffffffhh    
oohfffffffffffffffffffffffffffffffffffffhh    
  offfffffffffffffffffffffffffffffffffffoo    
   ooooooooooooooooooooooooooooooooooooo o    




hffffffffffffffffffffffffffffffffffffffffh    
hffffffffffffffffffffffffffffffffffffffffh    
 ffffffffffffffffffffffffffffffffffffffffo    




oooooooooooooohfffffffffffffhhoooooooooooo    
oooooooooooooohfffffffffffffhhoooooooooooo    
  ooooooooooooofffffffffffffoooooooooooooo    
    oooooooooooohfffffffffhhoooooooooooo o    
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoooooo    
oooooooohfffffffffffffffffffffffffhhoooooo    
  ooooooofffffffffffffffffffffffffoooooooo    
    oooooohfffffffffffffffffffffhhoooooo o    
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhhoo    
oooohfffffffffffffffffffffffffffffffffhhoo    
  ooofffffffffffffffffffffffffffffffffoooo    
    oohfffffffffffffffffffffffffffffhhoo o    
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohfffffffffffffffffffffffffffffffffffffhh    
oohfffffffffffffffffffffffffffffffffffffhh    
  offfffffffffffffffffffffffffffffffffffoo    
   ooooooooooooooooooooooooooooooooooooo o    




hffffffffffffffffffffffffffffffffffffffffh    
hffffffffffffffffffffffffffffffffffffffffh    
 ffffffffffffffffffffffffffffffffffffffffo    


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 5 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhooooooooooo     
oooooooooooooohfffffffffffffhhooooooooooo     
  ooooooooooooofffffffffffffooooooooooooo     
    oooooooooooohfffffffffhhoooooooooooo      
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhooooo     
oooooooohfffffffffffffffffffffffffhhooooo     
  ooooooofffffffffffffffffffffffffooooooo     
    oooooohfffffffffffffffffffffhhoooooo      
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhho     
oooohfffffffffffffffffffffffffffffffffhho     
  ooofffffffffffffffffffffffffffffffffooo     
    oohfffffffffffffffffffffffffffffhhoo      
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohffffffffffffffffffffffffffffffffffffho     
oohffffffffffffffffffffffffffffffffffffho     
  offffffffffffffffffffffffffffffffffffoo     
   ooooooooooooooooooooooooooooooooooooo      




hfffffffffffffffffffffffffffffffffffffffh     
hfffffffffffffffffffffffffffffffffffffffh     
 fffffffffffffffffffffffffffffffffffffffo     




oooooooooooooohfffffffffffffhhooooooooooo     
oooooooooooooohfffffffffffffhhooooooooooo     
  ooooooooooooofffffffffffffooooooooooooo     
    oooooooooooohfffffffffhhoooooooooooo      
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhooooo     
oooooooohfffffffffffffffffffffffffhhooooo     
  ooooooofffffffffffffffffffffffffooooooo     
    oooooohfffffffffffffffffffffhhoooooo      
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhho     
oooohfffffffffffffffffffffffffffffffffhho     
  ooofffffffffffffffffffffffffffffffffooo     
    oohfffffffffffffffffffffffffffffhhoo      
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohffffffffffffffffffffffffffffffffffffho     
oohffffffffffffffffffffffffffffffffffffho     
  offffffffffffffffffffffffffffffffffffoo     
   ooooooooooooooooooooooooooooooooooooo      




hfffffffffffffffffffffffffffffffffffffffh     
hfffffffffffffffffffffffffffffffffffffffh     
 fffffffffffffffffffffffffffffffffffffffo     


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 488 instances of design 'halfAdder'.
  Uniquified 228 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (768 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53    4557.9      1.59      83.1       0.0                          
    0:00:55    3895.0      1.60      83.0       0.4                          
    0:00:56    3892.1      1.60      83.0       0.4                          
    0:00:56    3891.8      1.60      83.0       0.4                          
    0:00:56    3891.8      1.60      83.0       0.4                          
    0:00:56    3891.8      1.60      83.0       0.4                          
    0:00:56    3891.8      1.60      83.0       0.4                          
    0:00:56    3891.8      1.60      83.0       0.4                          
    0:00:56    3892.6      1.60      83.0       0.0                          
    0:00:56    3892.6      1.60      83.0       0.0                          
    0:00:56    3892.6      1.60      83.0       0.0                          
    0:00:56    3892.6      1.60      83.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:56    3892.6      1.60      83.0       0.0                          
    0:00:58    3919.2      1.56      82.4       0.0 p_reg_out/Q_reg[17]/D    
    0:01:00    3950.4      1.54      82.1       0.0 p_reg_out/Q_reg[23]/D    
    0:01:02    3962.1      1.53      81.8       0.0 p_reg_out/Q_reg[17]/D    
    0:01:04    3973.8      1.53      81.7       0.0 p_reg_out/Q_reg[23]/D    
    0:01:06    3995.1      1.53      81.7       0.0 p_reg_out/Q_reg[23]/D    
    0:01:07    4009.4      1.52      81.6       0.0 p_reg_out/Q_reg[23]/D    
    0:01:09    4029.4      1.52      81.5       0.0 p_reg_out/Q_reg[23]/D    
    0:01:12    4031.2      1.51      81.4       0.0                          
    0:01:14    4036.0      1.51      81.4       0.0                          
    0:01:15    4045.6      1.51      81.0       0.0                          
    0:01:17    4057.3      1.51      81.0       0.0                          
    0:01:18    4055.4      1.51      80.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:18    4055.4      1.51      80.9       0.0                          
    0:01:18    4055.4      1.51      80.9       0.0                          
    0:01:18    4025.4      1.51      81.0       0.0                          
    0:01:18    4020.6      1.51      81.0       0.0                          
    0:01:18    4020.1      1.51      81.0       0.0                          
    0:01:18    4020.1      1.51      81.0       0.0                          
    0:01:18    4020.1      1.51      81.0       0.0                          
    0:01:18    4020.1      1.51      81.0       0.0                          
    0:01:18    4020.1      1.51      81.0       0.0                          
    0:01:18    4015.0      1.51      81.0       0.0                          
    0:01:18    4014.5      1.51      81.0       0.0                          
    0:01:18    4014.5      1.51      81.0       0.0                          
    0:01:18    4014.5      1.51      81.0       0.0                          
    0:01:18    4014.5      1.51      81.0       0.0                          
    0:01:18    4014.5      1.51      81.0       0.0                          
    0:01:18    4014.5      1.51      81.0       0.0                          
    0:01:20    4022.2      1.51      81.0       0.0 p_reg_out/Q_reg[23]/D    
    0:01:22    4040.0      1.50      80.9       0.0 p_reg_out/Q_reg[23]/D    
    0:01:23    4056.0      1.50      80.8       0.0 p_reg_out/Q_reg[22]/D    
    0:01:25    4059.7      1.49      80.8       0.0                          
    0:01:27    4020.9      1.49      80.8       0.0                          
    0:01:28    4036.6      1.49      80.6       0.0                          
    0:01:30    4047.5      1.49      80.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 17 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA5_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 459 bytes  326.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA5_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,039 bytes  2,138.00 bytes/sec
total size is 4,215  speedup is 3.94
receiving incremental file list
C0DrightA5_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,388 bytes  476,167.20 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA5_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 150 bytes  105.33 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA5_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,388 bytes  476,167.20 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 11141224 bytes of memory
#          Process time 375.06 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2928 instances of design 'halfAdder'.
  Uniquified 1368 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4616 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 67 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:15   33777.2      1.79     528.1      81.5                          
    0:05:33   24698.6      1.81     494.2       1.5                          
    0:05:38   24643.6      1.79     492.6       1.5                          
    0:05:39   24646.5      1.78     492.1       1.5                          
    0:05:40   24645.4      1.77     492.1       1.5                          
    0:05:40   24646.8      1.77     492.0       1.5                          
    0:05:41   24646.0      1.77     491.9       1.5                          
    0:05:41   24646.8      1.77     491.8       1.5                          
    0:05:42   24646.8      1.77     491.9       1.5                          
    0:05:42   24647.6      1.77     491.8       1.5                          
    0:05:43   24647.6      1.76     491.4       1.5                          
    0:05:43   24648.9      1.76     490.2       1.5                          
    0:05:44   24652.9      1.75     489.8       1.5                          
    0:05:44   24653.4      1.75     489.8       1.5                          
    0:05:44   24654.5      1.75     489.6       1.5                          
    0:05:45   24655.8      1.75     489.6       1.5                          
    0:05:45   24656.1      1.75     489.5       1.5                          
    0:05:46   24657.7      1.75     489.5       1.5                          
    0:05:46   24659.3      1.75     489.3       1.5                          
    0:05:46   24659.3      1.75     489.3       1.5                          
    0:05:47   24659.3      1.75     489.3       1.5                          
    0:05:47   24659.3      1.75     489.3       1.5                          
    0:05:47   24660.9      1.75     489.3       0.0                          
    0:05:47   24660.9      1.75     489.3       0.0                          
    0:05:47   24660.9      1.75     489.3       0.0                          
    0:05:47   24660.9      1.75     489.3       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:47   24660.9      1.75     489.3       0.0                          
    0:05:51   24724.4      1.71     485.9       0.0 DP/reg_ret1/Q_reg[21]/D  
    0:05:53   24763.3      1.69     484.2       0.0 DP/reg_pipe12/Q_reg[16]/D
    0:05:56   24787.5      1.68     482.8       4.8 DP/reg_pipe12/Q_reg[17]/D
    0:05:58   24825.0      1.68     482.1       0.0 DP/reg_ret1/Q_reg[21]/D  
    0:06:01   24853.7      1.67     481.1       0.0 DP/reg_pipe11/Q_reg[18]/D
    0:06:03   24885.1      1.66     480.4       0.0 DP/reg_pipe12/Q_reg[17]/D
    0:06:06   24914.6      1.66     479.5      14.7 DP/reg_pipe13/Q_reg[12]/D
    0:06:08   24932.7      1.65     479.2      14.7 DP/reg_pipe12/Q_reg[16]/D
    0:06:10   24949.2      1.65     478.5      14.7 DP/reg_pipe12/Q_reg[17]/D
    0:06:13   24968.4      1.65     478.2      14.7 DP/reg_pipe11/Q_reg[18]/D
    0:06:15   24992.3      1.64     477.9      14.7 DP/reg_ret1/Q_reg[21]/D  
    0:06:17   25013.8      1.64     477.5      14.7 DP/reg_pipe10/Q_reg[17]/D
    0:06:19   25029.5      1.63     477.1      14.7 DP/reg_pipe11/Q_reg[18]/D
    0:06:22   25045.2      1.63     476.8      14.7 DP/reg_ret1/Q_reg[21]/D  
    0:06:24   25058.0      1.63     476.3      17.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:26   25086.5      1.63     475.9      17.0 DP/reg_pipe10/Q_reg[17]/D
    0:06:28   25108.8      1.62     475.4       4.8 DP/reg_pipe10/Q_reg[20]/D
    0:06:30   25119.4      1.62     475.2       4.8 DP/reg_pipe12/Q_reg[17]/D
    0:06:32   25130.3      1.62     475.0       4.8 DP/reg_pipe12/Q_reg[16]/D
    0:06:34   25148.2      1.62     474.8      14.7 DP/reg_ret0/Q_reg[21]/D  
    0:06:36   25156.7      1.62     474.5      16.2 DP/reg_pipe11/Q_reg[20]/D
    0:06:38   25166.8      1.61     474.3      16.2 DP/reg_ret1/Q_reg[17]/D  
    0:06:40   25186.2      1.61     474.0      16.2 DP/reg_pipe13/Q_reg[19]/D
    0:06:42   25203.0      1.61     473.7       6.3 DP/reg_pipe10/Q_reg[20]/D
    0:06:46   25217.3      1.61     473.3       6.3                          
    0:06:49   25229.0      1.61     473.1       6.3 DP/reg_ret0/Q_reg[22]/D  
    0:06:51   25243.9      1.60     472.8       6.3 DP/reg_pipe13/Q_reg[12]/D
    0:06:53   25250.6      1.60     472.7       6.3 DP/reg_ret1/Q_reg[13]/D  
    0:06:55   25267.9      1.60     472.5       6.3 DP/reg_ret1/Q_reg[13]/D  
    0:06:57   25273.7      1.60     472.3       6.3 DP/reg_pipe13/Q_reg[12]/D
    0:06:59   25291.3      1.60     472.1       6.3 DP/reg_pipe12/Q_reg[22]/D
    0:07:02   25311.8      1.60     471.9       6.3                          
    0:07:06   25290.2      1.60     472.0       6.3                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:07:06   25290.2      1.60     472.0       6.3                          
    0:07:08   25301.7      1.60     471.8       0.0                          
    0:07:10   25308.6      1.60     471.6       0.0                          
    0:07:12   25319.2      1.60     471.3       0.0                          
    0:07:14   25317.6      1.60     471.0       0.0                          
    0:07:16   25311.5      1.60     471.0       0.0                          
    0:07:18   25325.1      1.60     470.7       0.0                          
    0:07:20   25333.3      1.60     470.4       0.0                          
    0:07:22   25344.7      1.60     470.2       0.0                          
    0:07:24   25353.3      1.60     470.0       0.0                          
    0:07:25   25353.5      1.60     469.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:07:25   25353.5      1.60     469.9       0.0                          
    0:07:25   25353.5      1.60     469.9       0.0                          
    0:07:29   25060.1      1.60     470.0       0.0                          
    0:07:30   24994.7      1.60     469.8       0.0                          
    0:07:31   24980.6      1.60     469.8       0.0                          
    0:07:31   24979.3      1.60     469.8       0.0                          
    0:07:31   24979.3      1.60     469.8       0.0                          
    0:07:31   24979.3      1.60     469.8       0.0                          
    0:07:32   24985.1      1.60     469.7       0.0                          
    0:07:33   24945.5      1.60     469.9       0.0                          
    0:07:33   24937.0      1.60     469.9       0.0                          
    0:07:33   24937.0      1.60     469.9       0.0                          
    0:07:33   24937.0      1.60     469.9       0.0                          
    0:07:33   24937.0      1.60     469.9       0.0                          
    0:07:33   24937.0      1.60     469.9       0.0                          
    0:07:33   24937.0      1.60     469.9       0.0                          
    0:07:35   24951.1      1.59     469.4       0.0 DP/reg_pipe10/Q_reg[18]/D
    0:07:37   24936.4      1.59     469.3       0.0                          
    0:07:39   24938.3      1.59     469.2       0.0                          
    0:07:41   24948.7      1.59     468.9       0.0                          
    0:07:42   24959.3      1.59     468.7       0.0                          
    0:07:44   24966.5      1.59     468.5       0.0                          
    0:07:46   24970.8      1.59     468.3       0.0                          
    0:07:48   24977.1      1.59     468.0       0.0                          
    0:07:50   24985.1      1.59     467.8       0.0                          
    0:07:52   24986.7      1.59     467.6       0.0 DP/reg_ret1/Q_reg[21]/D  
    0:07:55   25012.5      1.58     467.4       0.0 DP/reg_ret1/Q_reg[21]/D  
    0:07:57   25029.0      1.58     467.3       0.0 DP/reg_ret0/Q_reg[20]/D  
    0:07:59   25049.2      1.58     467.2       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:08:01   25054.3      1.58     467.2       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U19192 (CLKBUF_X1)
	U19193 (CLKBUF_X1)
	U19194 (CLKBUF_X1)
	U19195 (CLKBUF_X1)
	U19196 (CLKBUF_X1)
	U19197 (CLKBUF_X1)
	U19198 (CLKBUF_X1)
	U19199 (CLKBUF_X1)
	U19200 (CLKBUF_X1)
	U19201 (CLKBUF_X1)
	U19202 (CLKBUF_X1)
	U19203 (CLKBUF_X1)
	U19204 (CLKBUF_X1)
	U19205 (CLKBUF_X1)
	U19206 (CLKBUF_X1)
	U19207 (CLKBUF_X1)
	U19208 (CLKBUF_X1)
	U19209 (CLKBUF_X1)
	U19210 (CLKBUF_X1)
	U19211 (CLKBUF_X1)
	U19212 (CLKBUF_X1)
	U19213 (CLKBUF_X1)
	U19214 (CLKBUF_X1)
	U19215 (CLKBUF_X1)
	U19216 (CLKBUF_X1)
	U19217 (CLKBUF_X1)
	U19218 (CLKBUF_X1)
	U19219 (CLKBUF_X1)
	U19220 (CLKBUF_X1)
	U19221 (CLKBUF_X1)
	U19222 (CLKBUF_X1)
	U19223 (CLKBUF_X1)
	U19224 (CLKBUF_X1)
	U19225 (CLKBUF_X1)
	U19226 (CLKBUF_X1)
	U19227 (CLKBUF_X1)
	U19228 (CLKBUF_X1)
	U19229 (CLKBUF_X1)
	U19230 (CLKBUF_X1)
	U19231 (CLKBUF_X1)
	U19232 (CLKBUF_X1)
	U17592 (BUF_X1)
	U17591 (BUF_X1)
	U17590 (BUF_X1)
	U17589 (BUF_X1)
	U17588 (BUF_X1)
	U17587 (BUF_X1)
	U17586 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.25
  Critical path length = 1.25
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 160 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_15'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   25854.4      1.49     699.1     521.0                          
    0:00:13   25885.8      1.39     688.0     521.6 DP/MULT_cr1sw1/add_3994/CLOCK_r_REG120_S7/D
    0:00:15   25906.3      1.38     687.4     521.6 DP/MULT_cp2p2/add_3994/CLOCK_r_REG34_S5/D
    0:00:18   25928.3      1.38     686.2     522.3 DP/MULT_cp2p2/add_3994/CLOCK_r_REG34_S5/D
    0:00:21   25953.4      1.37     685.9     522.3 DP/MULT_cr0sw0/add_3994/CLOCK_r_REG423_S62/D
    0:00:23   25977.8      1.37     685.0     522.3 CLOCK_r_REG314_S34/D     
    0:00:25   25989.8      1.37     684.7     523.0 DP/MULT_cp2p2/add_3994/CLOCK_r_REG36_S5/D
    0:00:27   26004.4      1.36     684.7     522.3 DP/MULT_b0p0/add_3994/CLOCK_r_REG56_S6/D
    0:00:29   26029.7      1.36     684.5     522.3 DP/MULT_cp1p1/add_3994/CLOCK_r_REG201_S19/D
    0:00:32   26042.2      1.36     683.9     523.0 DP/MULT_cp1p1/add_3994/CLOCK_r_REG201_S19/D
    0:00:34   26051.0      1.36     683.4     523.0 DP/MULT_b0p0/add_3994/CLOCK_r_REG56_S6/D
    0:00:36   26057.4      1.36     683.4     523.0 DP/MULT_b0p0/add_3994/CLOCK_r_REG56_S6/D
    0:00:38   26070.4      1.35     683.2     523.0 DP/MULT_b0p0/add_3994/CLOCK_r_REG73_S6/D
    0:00:41   26088.2      1.35     682.9     523.0 DP/MULT_cp2p2/add_3994/CLOCK_r_REG30_S5/D
    0:00:43   26097.5      1.35     682.6     523.0 DP/MULT_cr0sw0/add_3994/CLOCK_r_REG417_S60/D
    0:00:45   26109.8      1.35     682.5     523.0 DP/MULT_b0p0/add_3994/CLOCK_r_REG72_S6/D
    0:00:47   26114.6      1.35     682.3     523.0 CLOCK_r_REG314_S34/D     
    0:00:49   26123.6      1.35     682.2     523.9 DP/MULT_b0p0/add_3994/CLOCK_r_REG56_S6/D
    0:00:51   26129.2      1.35     682.1     523.9 DP/MULT_cp2p2/add_3994/CLOCK_r_REG30_S5/D
    0:00:53   26138.0      1.35     682.0     523.9 DP/MULT_cp1p1/add_3994/CLOCK_r_REG220_S19/D
    0:00:55   26145.4      1.35     681.7     523.9 DP/MULT_cr0sw0/add_3994/CLOCK_r_REG423_S62/D
    0:00:57   26160.3      1.35     681.6     523.9 DP/MULT_cr0sw0/add_3994/CLOCK_r_REG401_S60/D
    0:00:59   26166.2      1.34     681.0     524.6 DP/MULT_cp2p2/add_3994/CLOCK_r_REG30_S5/D
    0:01:01   26176.5      1.34     680.8     524.6 DP/MULT_cp2p2/add_3994/CLOCK_r_REG30_S5/D
    0:01:03   26177.6      1.34     680.7     524.6 DP/MULT_b0p0/add_3994/CLOCK_r_REG56_S6/D
    0:01:06   26186.1      1.34     680.6     524.6 DP/MULT_cp2p2/add_3994/CLOCK_r_REG30_S5/D
    0:01:08   26193.8      1.34     680.4     524.6 DP/MULT_cp2p2/add_3994/CLOCK_r_REG34_S5/D
    0:01:10   26200.2      1.34     680.0     525.5 DP/MULT_b0p0/add_3994/CLOCK_r_REG73_S6/D
    0:01:12   26198.3      1.34     677.3     523.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:12   26198.3      1.34     677.3     523.7                          
    0:01:14   26207.1      1.34     677.2       0.0 DP/MULT_b0p0/add_3994/CLOCK_r_REG56_S6/D
    0:01:16   26219.9      1.34     677.0       0.0 DP/MULT_cr0sw0/add_3994/CLOCK_r_REG423_S62/D
    0:01:18   26227.3      1.34     676.9       0.0 DP/MULT_cr1sw1/add_3994/CLOCK_r_REG120_S7/D
    0:01:20   26229.7      1.34     676.7       0.0 DP/MULT_cp2p2/add_3994/CLOCK_r_REG30_S5/D
    0:01:22   26232.7      1.34     676.9       0.0 DP/MULT_b0p0/add_3994/CLOCK_r_REG56_S6/D
    0:01:24   26249.9      1.34     676.9       0.0 DP/MULT_cp2p2/add_3994/CLOCK_r_REG34_S5/D
    0:01:26   26254.2      1.33     676.8       0.0 DP/MULT_cr1sw1/add_3994/CLOCK_r_REG120_S7/D
    0:01:28   26254.5      1.33     676.7       0.0                          
    0:01:30   26253.4      1.33     676.7       0.0                          
    0:01:31   26265.4      1.33     676.3       0.0                          
    0:01:34   26279.7      1.33     675.4       0.0                          
    0:01:36   26284.8      1.33     675.0       0.0                          
    0:01:38   26290.1      1.33     674.5       0.0                          
    0:01:40   26290.1      1.33     673.5       0.0                          
    0:01:42   26293.3      1.33     672.7       0.0                          
    0:01:44   26292.8      1.33     672.3       0.0                          
    0:01:46   26296.5      1.33     670.2       0.0                          
    0:01:48   26296.2      1.33     669.6       0.0                          
    0:01:50   26293.8      1.33     669.2       0.0                          
    0:01:52   26291.7      1.33     669.0       0.0                          
    0:01:54   26294.4      1.33     668.8       0.0                          
    0:01:56   26310.3      1.33     668.3       0.0                          
    0:01:58   26319.1      1.33     667.7       0.0                          
    0:02:00   26328.7      1.33     667.1       0.0                          
    0:02:02   26334.5      1.33     666.7       0.0                          
    0:02:04   26330.0      1.33     666.4       0.0                          
    0:02:06   26336.4      1.33     665.8       0.0                          
    0:02:07   26342.8      1.33     665.4       0.0                          
    0:02:09   26350.0      1.33     664.9       0.0                          
    0:02:11   26354.2      1.33     664.8       0.0                          
    0:02:13   26360.9      1.33     664.6       0.0                          
    0:02:16   26361.7      1.33     664.1       0.0                          
    0:02:18   26359.5      1.33     664.0       0.0                          
    0:02:20   26357.7      1.33     663.8       0.0                          
    0:02:22   26360.6      1.33     663.5       0.0                          
    0:02:24   26363.8      1.33     663.4       0.0                          
    0:02:26   26360.6      1.33     663.2       0.0                          
    0:02:28   26354.5      1.33     662.9       0.0                          
    0:02:30   26360.6      1.33     662.7       0.0                          
    0:02:32   26362.2      1.33     662.4       0.0                          
    0:02:34   26364.6      1.33     662.2       0.0                          
    0:02:36   26373.9      1.33     662.0       0.0                          
    0:02:38   26368.6      1.33     661.9       0.0                          
    0:02:40   26370.7      1.33     661.8       0.0                          
    0:02:42   26381.9      1.33     661.5       0.0                          
    0:02:44   26383.2      1.33     661.3       0.0                          
    0:02:46   26389.1      1.33     661.2       0.0 DP/MULT_b0p0/add_3994/CLOCK_r_REG56_S6/D
    0:02:48   26397.8      1.33     661.4       0.0 DP/MULT_cp2p2/add_3994/CLOCK_r_REG34_S5/D
    0:02:50   26398.9      1.33     661.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 113 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA5_iir_filter_area.txt

sent 30 bytes  received 446 bytes  952.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA5_iir_filter_timing.txt

sent 30 bytes  received 1,013 bytes  2,086.00 bytes/sec
total size is 3,938  speedup is 3.78
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA5_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  102.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA5_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,960 bytes  317,326.67 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA5_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 963 bytes  received 790 bytes  3,506.00 bytes/sec
total size is 87,694  speedup is 50.03
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 861 bytes  received 796 bytes  3,314.00 bytes/sec
total size is 88,202  speedup is 53.23

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 486 instances of design 'halfAdder'.
  Uniquified 227 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (765 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 14 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:44    4233.7      1.55      82.5       0.0                          
    0:00:46    3629.6      1.58      82.9       0.0                          
    0:00:47    3628.5      1.57      82.6       0.0                          
    0:00:47    3628.5      1.57      82.6       0.0                          
    0:00:47    3628.5      1.57      82.6       0.0                          
    0:00:47    3628.5      1.57      82.6       0.0                          
    0:00:47    3628.5      1.57      82.6       0.0                          
    0:00:47    3628.5      1.57      82.6       0.0                          
    0:00:47    3628.5      1.57      82.6       0.0                          
    0:00:47    3628.5      1.57      82.6       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47    3628.5      1.57      82.6       0.0                          
    0:00:49    3650.6      1.53      82.0       0.0 p_reg_out/Q_reg[19]/D    
    0:00:52    3659.1      1.53      81.8       0.0 p_reg_out/Q_reg[19]/D    
    0:00:56    3675.3      1.51      81.5       0.0 p_reg_out/Q_reg[19]/D    
    0:00:58    3687.6      1.50      81.2       0.0 p_reg_out/Q_reg[20]/D    
    0:00:59    3707.8      1.50      81.1       0.0 p_reg_out/Q_reg[20]/D    
    0:01:01    3720.3      1.49      81.0       0.0 p_reg_out/Q_reg[18]/D    
    0:01:03    3734.9      1.49      80.9       0.0                          
    0:01:05    3742.6      1.49      80.8       0.0                          
    0:01:05    3742.9      1.49      80.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:05    3742.9      1.49      80.8       0.0                          
    0:01:05    3742.9      1.49      80.8       0.0                          
    0:01:05    3712.3      1.49      80.8       0.0                          
    0:01:06    3706.7      1.49      80.8       0.0                          
    0:01:06    3705.9      1.49      80.8       0.0                          
    0:01:06    3705.9      1.49      80.8       0.0                          
    0:01:06    3705.9      1.49      80.8       0.0                          
    0:01:06    3705.9      1.49      80.8       0.0                          
    0:01:06    3705.9      1.49      80.8       0.0                          
    0:01:06    3705.1      1.49      80.8       0.0                          
    0:01:06    3705.1      1.49      80.8       0.0                          
    0:01:06    3705.1      1.49      80.8       0.0                          
    0:01:06    3705.1      1.49      80.8       0.0                          
    0:01:06    3705.1      1.49      80.8       0.0                          
    0:01:06    3705.1      1.49      80.8       0.0                          
    0:01:07    3718.9      1.48      80.7       0.0 p_reg_out/Q_reg[18]/D    
    0:01:09    3730.6      1.48      80.6       0.0 p_reg_out/Q_reg[20]/D    
    0:01:11    3750.1      1.48      80.5       0.0 p_reg_out/Q_reg[20]/D    
    0:01:13    3770.6      1.47      80.5       0.0 p_reg_out/Q_reg[18]/D    
    0:01:14    3780.4      1.47      80.4       0.0 p_reg_out/Q_reg[20]/D    
    0:01:16    3784.4      1.47      80.4       0.0 p_reg_out/Q_reg[20]/D    
    0:01:17    3788.9      1.47      80.3       0.0 p_reg_out/Q_reg[18]/D    
    0:01:19    3796.9      1.47      80.3       0.0                          
    0:01:20    3770.8      1.47      80.3       0.0                          
    0:01:22    3776.7      1.47      80.3       0.0 p_reg_out/Q_reg[20]/D    
    0:01:24    3780.7      1.46      80.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 16 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA6_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  980.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA6_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,026 bytes  2,112.00 bytes/sec
total size is 4,140  speedup is 3.92
receiving incremental file list
C0DrightA6_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,389 bytes  340,119.71 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA6_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 156 bytes  328.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA6_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,388 bytes  340,119.43 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 11141224 bytes of memory
#          Process time 378.34 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2916 instances of design 'halfAdder'.
  Uniquified 1362 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4598 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 85 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)
  Mapping Optimization (Phase 59)
  Mapping Optimization (Phase 60)
  Mapping Optimization (Phase 61)
  Mapping Optimization (Phase 62)
  Mapping Optimization (Phase 63)
  Mapping Optimization (Phase 64)
  Mapping Optimization (Phase 65)
  Mapping Optimization (Phase 66)
  Mapping Optimization (Phase 67)
  Mapping Optimization (Phase 68)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:59   34618.3      1.85     538.1     231.8                          
    0:06:17   24674.2      1.84     498.0       4.8                          
    0:06:21   24603.4      1.83     497.6       4.8                          
    0:06:23   24602.3      1.82     497.1       4.8                          
    0:06:23   24603.9      1.82     496.8       4.8                          
    0:06:24   24603.1      1.81     496.5       4.8                          
    0:06:25   24603.9      1.81     496.0       4.8                          
    0:06:25   24606.9      1.81     495.7       4.8                          
    0:06:26   24607.1      1.80     495.6       4.8                          
    0:06:26   24606.9      1.80     495.6       4.8                          
    0:06:27   24607.1      1.80     495.6       4.8                          
    0:06:27   24607.1      1.80     495.6       4.8                          
    0:06:28   24607.1      1.80     495.6       4.8                          
    0:06:28   24607.1      1.80     495.6       4.8                          
    0:06:28   24608.2      1.80     495.6       0.0                          
    0:06:28   24608.2      1.80     495.6       0.0                          
    0:06:28   24608.2      1.80     495.6       0.0                          
    0:06:28   24608.2      1.80     495.6       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:28   24608.2      1.80     495.6       0.0                          
    0:06:32   24682.4      1.73     489.0       0.0 DP/reg_pipe10/Q_reg[21]/D
    0:06:35   24721.2      1.71     486.1      17.3 DP/reg_pipe11/Q_reg[23]/D
    0:06:38   24764.9      1.69     484.8      17.3 DP/reg_pipe13/Q_reg[19]/D
    0:06:41   24790.1      1.69     483.8      17.3 DP/reg_pipe12/Q_reg[12]/D
    0:06:43   24820.2      1.68     482.9      19.5 DP/reg_pipe12/Q_reg[12]/D
    0:06:46   24843.6      1.67     481.6      19.5 DP/reg_ret1/Q_reg[10]/D  
    0:06:48   24859.3      1.67     480.7      26.8 DP/reg_pipe11/Q_reg[9]/D 
    0:06:51   24881.4      1.66     480.1      22.0 DP/reg_pipe10/Q_reg[10]/D
    0:06:53   24901.9      1.66     479.5      22.0 DP/reg_pipe10/Q_reg[16]/D
    0:06:55   24920.2      1.65     478.7      37.0 DP/reg_pipe10/Q_reg[21]/D
    0:06:57   24942.6      1.65     478.4      52.0 DP/reg_pipe12/Q_reg[20]/D
    0:06:59   24962.2      1.64     477.7      56.9 DP/reg_pipe13/Q_reg[23]/D
    0:07:02   24972.3      1.64     477.1      63.3 DP/reg_ret1/Q_reg[18]/D  
    0:07:04   24994.2      1.63     476.9      63.3 DP/reg_pipe10/Q_reg[22]/D
    0:07:06   25019.2      1.63     476.4      63.3 DP/reg_pipe11/Q_reg[18]/D
    0:07:08   25029.8      1.63     476.3      63.3 DP/reg_pipe11/Q_reg[22]/D
    0:07:10   25043.6      1.63     476.0      63.3 DP/reg_pipe12/Q_reg[12]/D
    0:07:12   25059.3      1.62     475.7      63.3 DP/reg_pipe13/Q_reg[9]/D 
    0:07:15   25068.9      1.62     475.2      46.1 DP/reg_pipe12/Q_reg[20]/D
    0:07:18   25078.2      1.62     475.1      46.1 DP/reg_pipe10/Q_reg[18]/D
    0:07:21   25071.8      1.62     475.0      46.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:07:21   25071.8      1.62     475.0      46.1                          
    0:07:24   25089.9      1.62     474.8       0.0 DP/reg_ret1/Q_reg[10]/D  
    0:07:26   25100.3      1.62     474.6       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:07:28   25107.2      1.61     474.4       0.0 DP/reg_pipe11/Q_reg[22]/D
    0:07:30   25114.7      1.61     474.1       0.0 DP/reg_pipe10/Q_reg[18]/D
    0:07:32   25124.8      1.61     473.9       0.0 DP/reg_pipe12/Q_reg[15]/D
    0:07:34   25139.9      1.61     473.8       0.0 DP/reg_ret1/Q_reg[10]/D  
    0:07:36   25155.9      1.61     473.5       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:07:38   25167.9      1.61     473.3       0.0 DP/reg_ret1/Q_reg[16]/D  
    0:07:40   25176.9      1.60     473.0       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:07:42   25184.9      1.60     472.7       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:07:44   25192.1      1.60     472.5       4.8 DP/reg_pipe13/Q_reg[23]/D
    0:07:46   25198.4      1.60     472.4       4.8 DP/reg_pipe13/Q_reg[12]/D
    0:07:48   25209.6      1.60     472.3       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:07:51   25219.7      1.60     472.1       0.0 DP/reg_ret1/Q_reg[10]/D  
    0:07:52   25233.3      1.60     472.0       0.0 DP/reg_pipe12/Q_reg[11]/D
    0:07:54   25242.1      1.59     471.8       0.0 DP/reg_pipe12/Q_reg[19]/D
    0:07:57   25240.2      1.59     471.7       0.0 DP/reg_ret1/Q_reg[18]/D  
    0:07:59   25250.3      1.59     471.5       0.0 DP/reg_pipe10/Q_reg[10]/D
    0:08:02   25259.6      1.59     471.4       0.0                          
    0:08:04   25269.2      1.59     471.1       0.0                          
    0:08:06   25272.9      1.59     471.1       0.0                          
    0:08:07   25273.5      1.59     470.9       0.0                          
    0:08:09   25273.5      1.59     470.7       0.0                          
    0:08:11   25281.7      1.59     470.5       0.0                          
    0:08:13   25286.2      1.59     470.3       0.0                          
    0:08:14   25288.6      1.59     470.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:08:14   25288.6      1.59     470.2       0.0                          
    0:08:14   25288.6      1.59     470.2       0.0                          
    0:08:18   24977.1      1.59     469.9       0.0                          
    0:08:19   24912.0      1.59     469.8       0.0                          
    0:08:20   24899.5      1.59     469.8       0.0                          
    0:08:20   24898.9      1.59     469.8       0.0                          
    0:08:20   24898.4      1.59     469.8       0.0                          
    0:08:20   24898.4      1.59     469.8       0.0                          
    0:08:20   24898.4      1.59     469.8       0.0                          
    0:08:21   24851.3      1.59     470.0       0.0                          
    0:08:21   24845.5      1.59     470.0       0.0                          
    0:08:21   24845.5      1.59     470.0       0.0                          
    0:08:21   24845.5      1.59     470.0       0.0                          
    0:08:21   24845.5      1.59     470.0       0.0                          
    0:08:21   24845.5      1.59     470.0       0.0                          
    0:08:21   24845.5      1.59     470.0       0.0                          
    0:08:24   24865.4      1.59     469.3       0.0 DP/reg_ret0/Q_reg[10]/D  
    0:08:26   24883.2      1.58     468.8       0.0 DP/reg_pipe11/Q_reg[22]/D
    0:08:28   24900.8      1.58     468.6       0.0 DP/reg_pipe12/Q_reg[11]/D
    0:08:31   24916.8      1.58     468.3       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:08:33   24930.8      1.57     468.1       0.0 DP/reg_pipe11/Q_reg[22]/D
    0:08:34   24940.7      1.57     468.0       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:08:36   24948.9      1.57     467.9       0.0 DP/reg_ret1/Q_reg[18]/D  
    0:08:38   24946.3      1.57     467.9       0.0 DP/reg_ret1/Q_reg[18]/D  
    0:08:40   24937.5      1.57     467.8       0.0                          
    0:08:42   24939.4      1.57     467.7       0.0                          
    0:08:43   24945.7      1.57     467.6       0.0                          
    0:08:45   24950.5      1.57     467.4       0.0                          
    0:08:47   24954.8      1.57     467.2       0.0                          
    0:08:49   24959.3      1.57     466.8       0.0                          
    0:08:50   24960.4      1.57     466.7       0.0                          
    0:08:52   24960.1      1.57     466.6       0.0                          
    0:08:55   24969.4      1.57     466.2       0.0 DP/reg_pipe13/Q_reg[19]/D
    0:08:57   24977.9      1.57     466.1       0.0 DP/reg_pipe13/Q_reg[19]/D
    0:08:59   24990.2      1.57     465.9       0.0 DP/reg_ret1/Q_reg[16]/D  
    0:09:03   25005.6      1.57     465.9       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U19200 (CLKBUF_X1)
	U19201 (CLKBUF_X1)
	U19202 (CLKBUF_X1)
	U19203 (CLKBUF_X1)
	U19204 (CLKBUF_X1)
	U19205 (CLKBUF_X1)
	U19206 (CLKBUF_X1)
	U19207 (CLKBUF_X1)
	U19208 (CLKBUF_X1)
	U19209 (CLKBUF_X1)
	U19210 (CLKBUF_X1)
	U19211 (CLKBUF_X1)
	U19212 (CLKBUF_X1)
	U19213 (CLKBUF_X1)
	U19214 (CLKBUF_X1)
	U19215 (CLKBUF_X1)
	U19216 (CLKBUF_X1)
	U19217 (CLKBUF_X1)
	U19218 (CLKBUF_X1)
	U19219 (CLKBUF_X1)
	U19220 (CLKBUF_X1)
	U19221 (CLKBUF_X1)
	U19222 (CLKBUF_X1)
	U19223 (CLKBUF_X1)
	U19224 (CLKBUF_X1)
	U19225 (CLKBUF_X1)
	U19226 (CLKBUF_X1)
	U19227 (CLKBUF_X1)
	U19228 (CLKBUF_X1)
	U19229 (CLKBUF_X1)
	U19230 (CLKBUF_X1)
	U19231 (CLKBUF_X1)
	U19232 (CLKBUF_X1)
	U19233 (CLKBUF_X1)
	U19234 (CLKBUF_X1)
	U19235 (CLKBUF_X1)
	U19236 (CLKBUF_X1)
	U19237 (CLKBUF_X1)
	U19238 (CLKBUF_X1)
	U19239 (CLKBUF_X1)
	U19240 (CLKBUF_X1)
	U18097 (BUF_X1)
	U18096 (BUF_X1)
	U18095 (BUF_X1)
	U18094 (BUF_X1)
	U18093 (BUF_X1)
	U18092 (BUF_X1)
	U18091 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.25
  Critical path length = 1.25
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 154 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   25878.3      1.52     708.7     532.3                          
    0:00:13   25908.1      1.41     700.8     533.0 CLOCK_r_REG218_S20/D     
    0:00:15   25932.6      1.39     697.9     533.1 DP/MULT_cr0sw0/add_3976/CLOCK_r_REG404_S60/D
    0:00:18   25951.8      1.38     697.7     534.0 DP/MULT_cr0sw0/add_3976/CLOCK_r_REG404_S60/D
    0:00:20   25978.4      1.37     695.0     534.7 DP/MULT_cp1p1/add_3976/CLOCK_r_REG86_S7/D
    0:00:23   26003.1      1.37     694.6     534.7 DP/MULT_cp2p2/add_3976/CLOCK_r_REG34_S5/D
    0:00:25   26017.7      1.37     694.3     534.7 DP/MULT_cr1sw1/add_3976/CLOCK_r_REG51_S4/D
    0:00:27   26041.4      1.36     693.9     534.7 CLOCK_r_REG218_S20/D     
    0:00:29   26066.7      1.36     693.4     534.7 CLOCK_r_REG335_S52/D     
    0:00:31   26083.2      1.36     693.0     534.7 DP/MULT_cr1sw1/add_3976/CLOCK_r_REG51_S4/D
    0:00:33   26104.7      1.35     692.5     536.5 DP/MULT_cp2p2/add_3976/CLOCK_r_REG34_S5/D
    0:00:36   26120.1      1.35     692.4     536.5 DP/MULT_cp2p2/add_3976/CLOCK_r_REG29_S5/D
    0:00:38   26146.5      1.35     692.4     536.5 DP/MULT_cp1p1/add_3976/CLOCK_r_REG81_S7/D
    0:00:40   26153.4      1.35     691.7     536.5 DP/MULT_cr0sw0/add_3976/CLOCK_r_REG404_S60/D
    0:00:42   26170.1      1.35     691.4     536.5 DP/MULT_b0p0/add_3976/CLOCK_r_REG55_S6/D
    0:00:44   26181.3      1.35     691.3     536.1                          
    0:00:47   26192.2      1.35     689.3     536.8 DP/MULT_cp2p2/add_3976/CLOCK_r_REG29_S5/D
    0:00:49   26203.7      1.34     689.3     537.6 DP/MULT_cr1sw1/add_3976/CLOCK_r_REG51_S4/D
    0:00:51   26220.9      1.34     689.2     537.6 DP/MULT_cp1p1/add_3976/CLOCK_r_REG86_S7/D
    0:00:53   26232.7      1.34     688.8     538.2 DP/MULT_cp1p1/add_3976/CLOCK_r_REG80_S7/D
    0:00:56   26252.1      1.34     688.2     538.2 DP/MULT_cp3p3/add_3976/CLOCK_r_REG19_S6/D
    0:00:59   26257.7      1.34     688.2     538.2 DP/MULT_b0p0/add_3976/CLOCK_r_REG60_S6/D
    0:01:01   26268.3      1.34     687.9     538.2 DP/MULT_b0p0/add_3976/CLOCK_r_REG60_S6/D
    0:01:04   26274.9      1.34     687.9     538.6                          
    0:01:05   26270.7      1.34     681.5     536.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:05   26270.7      1.34     681.5     536.9                          
    0:01:07   26276.3      1.34     681.5       0.0 DP/MULT_cp3p3/add_3976/CLOCK_r_REG5_S6/D
    0:01:09   26291.7      1.34     681.4       0.0 DP/MULT_cp3p3/add_3976/CLOCK_r_REG19_S6/D
    0:01:11   26296.8      1.34     681.1       0.0 DP/MULT_cr1sw1/add_3976/CLOCK_r_REG51_S4/D
    0:01:13   26297.0      1.34     680.7       0.0 DP/reg_out/Q_reg[0]/D    
    0:01:15   26300.2      1.34     680.9       0.0 DP/MULT_cp2p2/add_3976/CLOCK_r_REG34_S5/D
    0:01:17   26308.7      1.33     680.8       0.0 DP/MULT_b0p0/add_3976/CLOCK_r_REG55_S6/D
    0:01:19   26316.7      1.33     680.7       0.0 DP/MULT_cr0sw0/add_3976/CLOCK_r_REG404_S60/D
    0:01:21   26330.5      1.33     680.4       0.0 DP/MULT_cp1p1/add_3976/CLOCK_r_REG80_S7/D
    0:01:24   26339.3      1.33     679.7       0.0 DP/MULT_cp3p3/add_3976/CLOCK_r_REG5_S6/D
    0:01:26   26351.3      1.33     679.7       0.0 DP/reg_out/Q_reg[10]/D   
    0:01:28   26356.1      1.33     679.6       0.0                          
    0:01:30   26351.3      1.33     679.5       0.0                          
    0:01:32   26358.7      1.33     679.4       0.0                          
    0:01:34   26369.9      1.33     679.1       0.0                          
    0:01:37   26370.2      1.33     678.7       0.0                          
    0:01:39   26367.2      1.33     678.3       0.0                          
    0:01:40   26370.7      1.33     677.2       0.0                          
    0:01:42   26373.4      1.33     676.6       0.0                          
    0:01:44   26377.1      1.33     676.3       0.0                          
    0:01:47   26379.8      1.33     675.5       0.0                          
    0:01:49   26372.3      1.33     675.0       0.0                          
    0:01:51   26366.7      1.33     674.6       0.0                          
    0:01:53   26373.9      1.33     673.7       0.0                          
    0:01:55   26374.4      1.33     673.1       0.0                          
    0:01:57   26377.6      1.33     672.6       0.0                          
    0:01:59   26382.7      1.33     671.9       0.0                          
    0:02:00   26380.6      1.33     671.5       0.0                          
    0:02:02   26385.6      1.33     671.1       0.0                          
    0:02:04   26391.2      1.33     670.8       0.0                          
    0:02:06   26399.4      1.33     670.3       0.0                          
    0:02:08   26405.3      1.33     669.9       0.0                          
    0:02:10   26409.5      1.33     669.1       0.0                          
    0:02:12   26412.7      1.33     669.5       0.0                          
    0:02:14   26413.0      1.33     669.4       0.0                          
    0:02:16   26415.7      1.33     669.3       0.0                          
    0:02:18   26420.4      1.33     669.2       0.0                          
    0:02:20   26418.9      1.33     669.1       0.0                          
    0:02:22   26422.8      1.33     668.9       0.0                          
    0:02:24   26431.1      1.33     668.7       0.0                          
    0:02:26   26431.6      1.33     668.6       0.0                          
    0:02:28   26431.4      1.33     668.5       0.0                          
    0:02:29   26434.0      1.33     668.2       0.0                          
    0:02:31   26433.2      1.33     668.1       0.0                          
    0:02:33   26438.5      1.33     667.9       0.0                          
    0:02:35   26437.5      1.33     667.7       0.0                          
    0:02:36   26439.9      1.33     667.6       0.0                          
    0:02:38   26444.7      1.33     667.3       0.0                          
    0:02:40   26444.9      1.33     667.2       0.0                          
    0:02:42   26445.7      1.33     667.0       0.0                          
    0:02:44   26451.8      1.33     666.7       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 107 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA6_iir_filter_area.txt

sent 30 bytes  received 446 bytes  952.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA6_iir_filter_timing.txt

sent 30 bytes  received 1,023 bytes  702.00 bytes/sec
total size is 3,979  speedup is 3.78
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA6_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  102.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA6_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,960 bytes  317,326.67 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA6_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,114 bytes  received 790 bytes  1,269.33 bytes/sec
total size is 86,633  speedup is 45.50
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,238 bytes  received 796 bytes  4,068.00 bytes/sec
total size is 87,141  speedup is 42.84

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 6 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhoooooooooo      
oooooooooooooohfffffffffffffhhoooooooooo      
  ooooooooooooofffffffffffffoooooooooooo      
    oooooooooooohfffffffffhhoooooooooooo      
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoooo      
oooooooohfffffffffffffffffffffffffhhoooo      
  ooooooofffffffffffffffffffffffffoooooo      
    oooooohfffffffffffffffffffffhhoooooo      
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhh      
oooohfffffffffffffffffffffffffffffffffhh      
  ooofffffffffffffffffffffffffffffffffoo      
    oohfffffffffffffffffffffffffffffhhoo      
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohffffffffffffffffffffffffffffffffffffh      
oohffffffffffffffffffffffffffffffffffffh      
  offffffffffffffffffffffffffffffffffffo      
   ooooooooooooooooooooooooooooooooooooo      




hffffffffffffffffffffffffffffffffffffffh      
hffffffffffffffffffffffffffffffffffffffh      
 ffffffffffffffffffffffffffffffffffffffo      




oooooooooooooohfffffffffffffhhoooooooooo      
oooooooooooooohfffffffffffffhhoooooooooo      
  ooooooooooooofffffffffffffoooooooooooo      
    oooooooooooohfffffffffhhoooooooooooo      
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoooo      
oooooooohfffffffffffffffffffffffffhhoooo      
  ooooooofffffffffffffffffffffffffoooooo      
    oooooohfffffffffffffffffffffhhoooooo      
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhh      
oooohfffffffffffffffffffffffffffffffffhh      
  ooofffffffffffffffffffffffffffffffffoo      
    oohfffffffffffffffffffffffffffffhhoo      
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohffffffffffffffffffffffffffffffffffffh      
oohffffffffffffffffffffffffffffffffffffh      
  offffffffffffffffffffffffffffffffffffo      
   ooooooooooooooooooooooooooooooooooooo      




hffffffffffffffffffffffffffffffffffffffh      
hffffffffffffffffffffffffffffffffffffffh      
 ffffffffffffffffffffffffffffffffffffffo      


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 7 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhooooooooo       
oooooooooooooohfffffffffffffhhooooooooo       
  ooooooooooooofffffffffffffooooooooooo       
    oooooooooooohfffffffffhhooooooooooo       
      oooooooooohfffffffffhhoooooooooo        
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhooo       
oooooooohfffffffffffffffffffffffffhhooo       
  ooooooofffffffffffffffffffffffffooooo       
    oooooohfffffffffffffffffffffhhooooo       
      oooohfffffffffffffffffffffhhoooo        
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffo       
oooohfffffffffffffffffffffffffffffffffo       
  ooofffffffffffffffffffffffffffffffffo       
    oohffffffffffffffffffffffffffffhooo       
      hffffffffffffffffffffffffffffhoo        
       ffffffffffffffffffffffffffffo o        




oohfffffffffffffffffffffffffffffffffffh       
oohfffffffffffffffffffffffffffffffffffh       
  offfffffffffffffffffffffffffffffffffo       
   oooooooooooooooooooooooooooooooooooo       




hfffffffffffffffffffffffffffffffffffffh       
hfffffffffffffffffffffffffffffffffffffh       
 fffffffffffffffffffffffffffffffffffffo       




oooooooooooooohfffffffffffffhhooooooooo       
oooooooooooooohfffffffffffffhhooooooooo       
  ooooooooooooofffffffffffffooooooooooo       
    oooooooooooohfffffffffhhooooooooooo       
      oooooooooohfffffffffhhoooooooooo        
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhooo       
oooooooohfffffffffffffffffffffffffhhooo       
  ooooooofffffffffffffffffffffffffooooo       
    oooooohfffffffffffffffffffffhhooooo       
      oooohfffffffffffffffffffffhhoooo        
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffo       
oooohfffffffffffffffffffffffffffffffffo       
  ooofffffffffffffffffffffffffffffffffo       
    oohffffffffffffffffffffffffffffhooo       
      hffffffffffffffffffffffffffffhoo        
       ffffffffffffffffffffffffffffo o        




oohfffffffffffffffffffffffffffffffffffh       
oohfffffffffffffffffffffffffffffffffffh       
  offfffffffffffffffffffffffffffffffffo       
   oooooooooooooooooooooooooooooooooooo       




hfffffffffffffffffffffffffffffffffffffh       
hfffffffffffffffffffffffffffffffffffffh       
 fffffffffffffffffffffffffffffffffffffo       


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 477 instances of design 'halfAdder'.
  Uniquified 224 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (753 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 18 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49    4409.2      1.65      84.9       0.0                          
    0:00:51    3671.6      1.66      84.6       0.0                          
    0:00:51    3672.4      1.66      84.5       0.0                          
    0:00:51    3672.4      1.65      84.4       0.0                          
    0:00:52    3674.0      1.64      84.3       0.0                          
    0:00:52    3672.9      1.64      84.3       0.0                          
    0:00:52    3674.0      1.64      84.3       0.0                          
    0:00:52    3672.9      1.64      84.3       0.0                          
    0:00:52    3674.0      1.64      84.3       0.0                          
    0:00:52    3672.9      1.64      84.3       0.0                          
    0:00:53    3672.9      1.64      84.3       0.0                          
    0:00:53    3672.9      1.64      84.3       0.0                          
    0:00:53    3672.9      1.64      84.3       0.0                          
    0:00:53    3672.9      1.64      84.3       0.0                          
    0:00:53    3672.9      1.64      84.3       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53    3672.9      1.64      84.3       0.0                          
    0:00:55    3707.2      1.61      83.4       0.0 p_reg_out/Q_reg[19]/D    
    0:00:57    3724.0      1.59      83.1       0.0 p_reg_out/Q_reg[19]/D    
    0:00:59    3737.8      1.58      82.9       0.0 p_reg_out/Q_reg[19]/D    
    0:01:01    3756.7      1.56      82.6       0.0 p_reg_out/Q_reg[19]/D    
    0:01:03    3771.9      1.55      82.5       0.0 p_reg_out/Q_reg[5]/D     
    0:01:04    3774.5      1.54      82.3       0.0 p_reg_out/Q_reg[19]/D    
    0:01:06    3788.9      1.53      82.1       0.0 p_reg_out/Q_reg[22]/D    
    0:01:08    3805.1      1.53      82.0       0.0 p_reg_out/Q_reg[22]/D    
    0:01:10    3821.1      1.52      81.8       0.0 p_reg_out/Q_reg[22]/D    
    0:01:11    3830.7      1.52      81.7       0.0 p_reg_out/Q_reg[22]/D    
    0:01:13    3844.8      1.51      81.6       0.0 p_reg_out/Q_reg[9]/D     
    0:01:17    3845.3      1.51      81.6       0.0                          
    0:01:18    3848.8      1.51      81.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:18    3848.8      1.51      81.6       0.0                          
    0:01:18    3848.8      1.51      81.6       0.0                          
    0:01:18    3815.8      1.51      81.6       0.0                          
    0:01:19    3812.6      1.51      81.6       0.0                          
    0:01:19    3811.8      1.51      81.6       0.0                          
    0:01:19    3811.8      1.51      81.6       0.0                          
    0:01:19    3811.8      1.51      81.6       0.0                          
    0:01:19    3811.8      1.51      81.6       0.0                          
    0:01:19    3811.8      1.51      81.6       0.0                          
    0:01:19    3801.1      1.51      81.4       0.0                          
    0:01:19    3801.1      1.51      81.4       0.0                          
    0:01:19    3801.1      1.51      81.4       0.0                          
    0:01:19    3801.1      1.51      81.4       0.0                          
    0:01:19    3801.1      1.51      81.4       0.0                          
    0:01:19    3801.1      1.51      81.4       0.0                          
    0:01:21    3810.4      1.50      81.2       0.0 p_reg_out/Q_reg[14]/D    
    0:01:22    3787.0      1.50      81.2       0.0                          
    0:01:24    3797.9      1.50      81.1       0.0                          
    0:01:26    3800.9      1.50      81.1       0.0 p_reg_out/Q_reg[22]/D    
    0:01:27    3800.9      1.50      81.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 15 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA7_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 459 bytes  326.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA7_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,057 bytes  2,174.00 bytes/sec
total size is 4,368  speedup is 4.02
receiving incremental file list
C0DrightA7_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,391 bytes  340,120.29 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA7_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 156 bytes  328.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA7_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,388 bytes  476,167.20 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  99,621.57 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 11010152 bytes of memory
#          Process time 382.40 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2862 instances of design 'halfAdder'.
  Uniquified 1344 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4526 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 109 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)
  Mapping Optimization (Phase 59)
  Mapping Optimization (Phase 60)
  Mapping Optimization (Phase 61)
  Mapping Optimization (Phase 62)
  Mapping Optimization (Phase 63)
  Mapping Optimization (Phase 64)
  Mapping Optimization (Phase 65)
  Mapping Optimization (Phase 66)
  Mapping Optimization (Phase 67)
  Mapping Optimization (Phase 68)
  Mapping Optimization (Phase 69)
  Mapping Optimization (Phase 70)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:57   33759.9      1.91     546.5     123.7                          
    0:05:14   23645.3      1.85     500.4       0.0                          
    0:05:18   23581.2      1.84     500.5       0.0                          
    0:05:20   23584.4      1.84     499.0       0.0                          
    0:05:20   23586.2      1.83     498.9       0.0                          
    0:05:21   23590.7      1.83     497.3       0.0                          
    0:05:21   23588.9      1.81     496.1       0.0                          
    0:05:22   23589.9      1.80     495.7       0.0                          
    0:05:23   23589.7      1.79     495.0       0.0                          
    0:05:23   23588.1      1.80     495.1       0.0                          
    0:05:24   23587.3      1.79     494.9       0.0                          
    0:05:24   23590.2      1.78     494.1       0.0                          
    0:05:24   23591.0      1.78     493.8       0.0                          
    0:05:25   23593.4      1.78     493.8       0.0                          
    0:05:25   23593.7      1.77     493.6       0.0                          
    0:05:26   23595.3      1.76     492.9       0.0                          
    0:05:26   23595.3      1.76     492.9       0.0                          
    0:05:26   23595.3      1.76     492.9       0.0                          
    0:05:26   23595.3      1.76     492.9       0.0                          
    0:05:27   23595.3      1.76     492.9       0.0                          
    0:05:27   23595.3      1.76     492.9       0.0                          
    0:05:27   23595.3      1.76     492.9       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:27   23595.3      1.76     492.9       0.0                          
    0:05:31   23672.7      1.72     488.3       4.8 DP/reg_pipe10/Q_reg[19]/D
    0:05:34   23730.1      1.70     486.3       4.8 DP/reg_pipe11/Q_reg[23]/D
    0:05:36   23771.9      1.69     484.5       4.8 DP/reg_pipe10/Q_reg[11]/D
    0:05:39   23807.5      1.68     483.4       0.0 DP/reg_pipe12/Q_reg[18]/D
    0:05:42   23829.1      1.67     482.4       0.0 DP/reg_pipe11/Q_reg[16]/D
    0:05:45   23870.8      1.67     481.4       0.0 DP/reg_pipe13/Q_reg[15]/D
    0:05:47   23909.4      1.66     480.6       0.0 DP/reg_ret0/Q_reg[21]/D  
    0:05:50   23943.2      1.65     479.6       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:05:52   23980.4      1.65     478.8       0.0 DP/reg_ret1/Q_reg[15]/D  
    0:05:54   24005.2      1.64     478.3       0.0 DP/reg_ret1/Q_reg[15]/D  
    0:05:56   24025.9      1.64     477.8       9.9 DP/reg_pipe13/Q_reg[15]/D
    0:05:59   24048.0      1.64     477.2       9.9 DP/reg_pipe11/Q_reg[16]/D
    0:06:01   24062.1      1.63     476.8      17.2 DP/reg_pipe11/Q_reg[16]/D
    0:06:03   24080.7      1.63     476.6      17.2 DP/reg_pipe13/Q_reg[21]/D
    0:06:05   24090.3      1.63     476.2      17.2 DP/reg_pipe12/Q_reg[13]/D
    0:06:07   24104.1      1.63     476.0      17.2 DP/reg_ret1/Q_reg[22]/D  
    0:06:10   24124.6      1.63     475.7      17.2 DP/reg_pipe11/Q_reg[23]/D
    0:06:12   24138.4      1.62     475.3       9.9 DP/reg_ret0/Q_reg[15]/D  
    0:06:14   24159.2      1.62     474.9       9.9 DP/reg_pipe10/Q_reg[12]/D
    0:06:17   24169.8      1.62     474.7       9.9 DP/reg_pipe12/Q_reg[13]/D
    0:06:20   24191.1      1.61     474.4       9.9                          
    0:06:25   24206.8      1.61     474.2       9.9 DP/reg_pipe11/Q_reg[20]/D
    0:06:37   24218.0      1.61     473.3       0.0 DP/reg_pipe12/Q_reg[13]/D
    0:06:39   24228.1      1.60     473.1       0.0 DP/reg_ret1/Q_reg[20]/D  
    0:06:41   24248.0      1.60     472.8       0.0 DP/reg_pipe13/Q_reg[5]/D 
    0:06:43   24266.4      1.60     472.6       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:06:45   24270.9      1.60     472.5       0.0                          
    0:06:47   24278.1      1.60     472.3       0.0                          
    0:06:49   24285.5      1.60     472.1       0.0                          
    0:06:51   24291.7      1.60     471.8       0.0                          
    0:06:53   24293.2      1.60     471.7       0.0                          
    0:06:55   24293.5      1.60     471.4       0.0                          
    0:06:57   24303.1      1.60     471.1       0.0                          
    0:06:59   24306.8      1.60     470.8       0.0                          
    0:07:02   24313.2      1.60     470.6       0.0                          
    0:07:02   24310.5      1.60     470.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:07:02   24310.5      1.60     470.6       0.0                          
    0:07:02   24310.5      1.60     470.6       0.0                          
    0:07:06   24004.6      1.60     470.3       0.0                          
    0:07:07   23930.7      1.60     470.2       0.0                          
    0:07:08   23914.2      1.60     470.1       0.0                          
    0:07:08   23911.3      1.60     470.1       0.0                          
    0:07:08   23909.7      1.60     470.1       0.0                          
    0:07:08   23909.7      1.60     470.1       0.0                          
    0:07:08   23909.7      1.60     470.1       0.0                          
    0:07:09   23879.6      1.60     470.1       0.0                          
    0:07:09   23876.7      1.60     470.1       0.0                          
    0:07:09   23876.7      1.60     470.1       0.0                          
    0:07:09   23876.7      1.60     470.1       0.0                          
    0:07:09   23876.7      1.60     470.1       0.0                          
    0:07:09   23876.7      1.60     470.1       0.0                          
    0:07:09   23876.7      1.60     470.1       0.0                          
    0:07:12   23903.6      1.59     469.7       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:07:14   23924.3      1.59     469.3       0.0 DP/reg_pipe12/Q_reg[13]/D
    0:07:16   23941.1      1.59     469.1       0.0 DP/reg_pipe12/Q_reg[13]/D
    0:07:18   23955.2      1.58     468.9       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:07:20   23969.3      1.58     468.7       0.0 DP/reg_pipe10/Q_reg[11]/D
    0:07:22   23983.6      1.58     468.5       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:07:25   24000.6      1.58     468.3       0.0 DP/reg_pipe13/Q_reg[5]/D 
    0:07:27   24022.2      1.58     468.2       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:07:29   24027.8      1.58     468.0       0.0 DP/reg_pipe12/Q_reg[21]/D
    0:07:31   24044.5      1.57     467.9       0.0 DP/reg_ret1/Q_reg[20]/D  
    0:07:33   24055.7      1.57     467.7       0.0 DP/reg_pipe10/Q_reg[11]/D
    0:07:36   24069.5      1.57     467.6       0.0                          
    0:07:38   24047.2      1.57     467.6       0.0                          
    0:07:40   24053.3      1.57     467.5       0.0                          
    0:07:42   24054.9      1.57     467.5       0.0                          
    0:07:43   24062.4      1.57     467.3       0.0                          
    0:07:45   24068.2      1.57     467.1       0.0                          
    0:07:47   24072.5      1.57     466.9       0.0                          
    0:07:49   24075.4      1.57     466.8       0.0                          
    0:07:51   24073.8      1.57     466.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U18458 (CLKBUF_X1)
	U18459 (CLKBUF_X1)
	U18460 (CLKBUF_X1)
	U18461 (CLKBUF_X1)
	U18462 (CLKBUF_X1)
	U18463 (CLKBUF_X1)
	U18464 (CLKBUF_X1)
	U18465 (CLKBUF_X1)
	U18466 (CLKBUF_X1)
	U18467 (CLKBUF_X1)
	U18468 (CLKBUF_X1)
	U18469 (CLKBUF_X1)
	U18470 (CLKBUF_X1)
	U18471 (CLKBUF_X1)
	U18472 (CLKBUF_X1)
	U18473 (CLKBUF_X1)
	U18474 (CLKBUF_X1)
	U18475 (CLKBUF_X1)
	U18476 (CLKBUF_X1)
	U18477 (CLKBUF_X1)
	U18478 (CLKBUF_X1)
	U18479 (CLKBUF_X1)
	U18480 (CLKBUF_X1)
	U18481 (CLKBUF_X1)
	U18482 (CLKBUF_X1)
	U18483 (CLKBUF_X1)
	U18484 (CLKBUF_X1)
	U18485 (CLKBUF_X1)
	U18486 (CLKBUF_X1)
	U18487 (CLKBUF_X1)
	U18488 (CLKBUF_X1)
	U18489 (CLKBUF_X1)
	U18490 (CLKBUF_X1)
	U18491 (CLKBUF_X1)
	U18492 (CLKBUF_X1)
	U18493 (CLKBUF_X1)
	U18494 (CLKBUF_X1)
	U18495 (CLKBUF_X1)
	U18496 (CLKBUF_X1)
	U18497 (CLKBUF_X1)
	U18498 (CLKBUF_X1)
	U17540 (BUF_X1)
	U17539 (BUF_X1)
	U17538 (BUF_X1)
	U17537 (BUF_X1)
	U17536 (BUF_X1)
	U17535 (BUF_X1)
	U17534 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.24
  Critical path length = 1.24
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 148 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   25036.5      1.52     729.1     595.8                          
    0:00:13   25070.5      1.41     719.2     595.7 DP/MULT_b0p0/add_3921/CLOCK_r_REG3_S3/D
    0:00:15   25103.0      1.39     717.2     595.7 DP/MULT_cr1sw1/add_3921/CLOCK_r_REG141_S7/D
    0:00:18   25136.5      1.38     717.4     596.4 DP/MULT_cp1p1/add_3921/CLOCK_r_REG92_S7/D
    0:00:20   25169.5      1.38     716.9     598.7 DP/MULT_cp1p1/add_3921/CLOCK_r_REG92_S7/D
    0:00:22   25196.1      1.37     716.8     598.7 DP/MULT_cp3p3/add_3921/CLOCK_r_REG28_S6/D
    0:00:25   25210.4      1.37     716.3     598.8 DP/MULT_cr0sw0/add_3921/CLOCK_r_REG427_S63/D
    0:00:27   25235.4      1.37     716.2     598.8 DP/reg_out/Q_reg[10]/D   
    0:00:29   25260.2      1.36     716.2     598.7 DP/MULT_cp3p3/add_3921/CLOCK_r_REG28_S6/D
    0:00:31   25277.2      1.36     716.0     598.7 DP/MULT_cp3p3/add_3921/CLOCK_r_REG28_S6/D
    0:00:33   25296.3      1.36     715.0     598.7 DP/MULT_cr1sw1/add_3921/CLOCK_r_REG141_S7/D
    0:00:35   25300.6      1.36     715.1     598.7 DP/MULT_cp3p3/add_3921/CLOCK_r_REG28_S6/D
    0:00:38   25301.1      1.36     713.7     598.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38   25301.1      1.36     713.7     598.9                          
    0:00:41   25308.3      1.36     713.5       0.0                          
    0:00:43   25316.0      1.36     713.3       0.0                          
    0:00:45   25324.8      1.36     712.6       0.0                          
    0:00:47   25336.5      1.36     712.1       0.0                          
    0:00:50   25348.7      1.36     711.1       0.0                          
    0:00:52   25362.0      1.36     709.3       0.0                          
    0:00:55   25379.3      1.36     708.1       0.0                          
    0:00:57   25386.2      1.36     706.4       0.0                          
    0:01:00   25395.8      1.36     705.8       0.0                          
    0:01:02   25402.7      1.36     704.9       0.0                          
    0:01:04   25401.4      1.36     704.2       0.0                          
    0:01:06   25401.7      1.36     704.0       0.0                          
    0:01:08   25408.3      1.36     703.6       0.0                          
    0:01:10   25408.9      1.36     703.4       0.0                          
    0:01:12   25410.7      1.36     703.2       0.0                          
    0:01:14   25416.3      1.36     702.6       0.0                          
    0:01:16   25418.7      1.36     702.3       0.0                          
    0:01:18   25426.7      1.36     701.8       0.0                          
    0:01:20   25428.5      1.36     700.8       0.0                          
    0:01:22   25437.3      1.36     700.2       0.0                          
    0:01:24   25445.8      1.36     699.5       0.0                          
    0:01:26   25457.8      1.36     699.0       0.0                          
    0:01:28   25483.1      1.35     699.0       0.0                          
    0:01:30   25486.8      1.35     698.9       0.0                          
    0:01:33   25491.8      1.35     698.7       0.0                          
    0:01:35   25494.0      1.35     698.5       0.0                          
    0:01:37   25500.9      1.35     698.2       0.0                          
    0:01:38   25504.9      1.35     698.0       0.0                          
    0:01:41   25509.1      1.35     697.8       0.0                          
    0:01:43   25512.3      1.35     697.1       0.0                          
    0:01:45   25517.1      1.35     696.9       0.0                          
    0:01:47   25521.6      1.35     696.8       0.0                          
    0:01:49   25517.9      1.35     696.7       0.0                          
    0:01:51   25516.6      1.35     696.6       0.0                          
    0:01:53   25520.3      1.35     696.4       0.0                          
    0:01:55   25520.6      1.35     696.3       0.0                          
    0:01:57   25516.8      1.35     696.2       0.0                          
    0:01:59   25519.0      1.35     696.0       0.0                          
    0:02:01   25516.1      1.35     696.0       0.0                          
    0:02:03   25519.5      1.35     695.8       0.0                          
    0:02:05   25521.1      1.35     695.7       0.0                          
    0:02:08   25525.4      1.35     695.7       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 101 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA7_iir_filter_area.txt

sent 30 bytes  received 447 bytes  954.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C0DrightA7_iir_filter_timing.txt

sent 30 bytes  received 1,027 bytes  704.67 bytes/sec
total size is 3,902  speedup is 3.69
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA7_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 139 bytes  294.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA7_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,960 bytes  317,326.67 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA7_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 907 bytes  received 778 bytes  3,370.00 bytes/sec
total size is 86,017  speedup is 51.05
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,176 bytes  received 784 bytes  3,920.00 bytes/sec
total size is 86,525  speedup is 44.15

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 473 instances of design 'halfAdder'.
  Uniquified 222 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (747 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 22 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:48    4218.5      1.55      82.3       0.0                          
    0:00:51    3633.8      1.58      82.7       0.0                          
    0:00:51    3631.2      1.58      82.7       0.0                          
    0:00:51    3631.2      1.58      82.7       0.0                          
    0:00:51    3631.2      1.58      82.7       0.0                          
    0:00:52    3631.2      1.58      82.7       0.0                          
    0:00:52    3631.2      1.58      82.7       0.0                          
    0:00:52    3631.2      1.58      82.7       0.0                          
    0:00:52    3631.2      1.58      82.7       0.0                          
    0:00:52    3631.2      1.58      82.7       0.0                          
    0:00:52    3631.2      1.58      82.7       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:52    3631.2      1.58      82.7       0.0                          
    0:00:54    3664.1      1.54      81.8       0.0 p_reg_out/Q_reg[21]/D    
    0:00:56    3687.8      1.52      81.5       0.0 p_reg_out/Q_reg[21]/D    
    0:00:57    3712.3      1.52      81.3       0.0 p_reg_out/Q_reg[21]/D    
    0:00:59    3728.3      1.51      81.3       0.0 p_reg_out/Q_reg[21]/D    
    0:01:01    3746.3      1.50      81.0       0.0 p_reg_out/Q_reg[21]/D    
    0:01:03    3759.1      1.50      81.0       0.0 p_reg_out/Q_reg[21]/D    
    0:01:04    3772.4      1.49      80.8       0.0 p_reg_out/Q_reg[19]/D    
    0:01:06    3778.0      1.49      80.8       0.0 p_reg_out/Q_reg[21]/D    
    0:01:08    3804.1      1.48      80.7       0.0 p_reg_out/Q_reg[21]/D    
    0:01:10    3821.4      1.48      80.6       0.0 p_reg_out/Q_reg[22]/D    
    0:01:11    3834.1      1.48      80.6       0.0 p_reg_out/Q_reg[23]/D    
    0:01:14    3833.1      1.48      80.5       0.0                          
    0:01:16    3836.5      1.47      80.5       0.0 p_reg_out/Q_reg[20]/D    
    0:01:18    3837.1      1.47      80.5       0.0                          
    0:01:19    3840.8      1.47      80.4       0.0                          
    0:01:20    3840.5      1.47      80.5       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:20    3840.5      1.47      80.5       0.0                          
    0:01:20    3840.5      1.47      80.5       0.0                          
    0:01:21    3811.0      1.48      80.5       0.0                          
    0:01:21    3801.7      1.48      80.5       0.0                          
    0:01:21    3797.7      1.48      80.5       0.0                          
    0:01:21    3797.7      1.48      80.5       0.0                          
    0:01:21    3797.7      1.48      80.5       0.0                          
    0:01:21    3797.7      1.48      80.5       0.0                          
    0:01:21    3797.7      1.48      80.5       0.0                          
    0:01:21    3789.4      1.48      80.5       0.0                          
    0:01:21    3787.8      1.48      80.5       0.0                          
    0:01:21    3787.8      1.48      80.5       0.0                          
    0:01:21    3787.8      1.48      80.5       0.0                          
    0:01:21    3787.8      1.48      80.5       0.0                          
    0:01:21    3787.8      1.48      80.5       0.0                          
    0:01:21    3787.8      1.48      80.5       0.0                          
    0:01:23    3804.3      1.47      80.4       0.0 p_reg_out/Q_reg[23]/D    
    0:01:24    3810.2      1.47      80.4       0.0 p_reg_out/Q_reg[23]/D    
    0:01:26    3811.8      1.47      80.3       0.0 p_reg_out/Q_reg[19]/D    
    0:01:28    3828.0      1.47      80.3       0.0 p_reg_out/Q_reg[19]/D    
    0:01:30    3816.6      1.46      80.3       0.0                          
    0:01:31    3815.8      1.46      80.3       0.0                          
    0:01:33    3821.6      1.46      80.4       0.0 p_reg_out/Q_reg[23]/D    
    0:01:34    3829.1      1.46      80.3       0.0 p_reg_out/Q_reg[18]/D    
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 14 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA8_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  980.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA8_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,064 bytes  729.33 bytes/sec
total size is 4,291  speedup is 3.92
receiving incremental file list
C0DrightA8_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,391 bytes  476,168.40 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA8_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 156 bytes  328.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA8_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,388 bytes  340,119.43 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 11010152 bytes of memory
#          Process time 369.24 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2838 instances of design 'halfAdder'.
  Uniquified 1332 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4490 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 133 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:44   31504.5      1.78     526.8      79.3                          
    0:05:01   22919.9      1.81     493.8      31.7                          
    0:05:05   22863.0      1.78     491.8      31.7                          
    0:05:06   22865.1      1.78     491.3      31.7                          
    0:05:07   22865.6      1.77     490.7      31.7                          
    0:05:07   22867.0      1.77     490.7      31.7                          
    0:05:07   22869.1      1.76     490.1      31.7                          
    0:05:08   22869.3      1.76     490.0      31.7                          
    0:05:08   22868.6      1.76     489.9      31.7                          
    0:05:08   22868.6      1.76     489.9      31.7                          
    0:05:09   22868.6      1.76     489.9      31.7                          
    0:05:09   22868.6      1.76     489.9      31.7                          
    0:05:09   22872.8      1.76     490.0       0.0                          
    0:05:09   22872.8      1.76     490.0       0.0                          
    0:05:09   22872.8      1.76     490.0       0.0                          
    0:05:09   22872.8      1.76     490.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:09   22872.8      1.76     490.0       0.0                          
    0:05:12   22930.3      1.71     484.4       2.2 DP/reg_ret0/Q_reg[8]/D   
    0:05:15   22979.2      1.68     482.3       5.2 DP/reg_pipe12/Q_reg[10]/D
    0:05:17   23014.1      1.67     480.9       4.4 DP/reg_ret0/Q_reg[8]/D   
    0:05:20   23046.8      1.66     480.1       6.6 DP/reg_ret1/Q_reg[11]/D  
    0:05:22   23066.7      1.66     479.2       6.6 DP/reg_pipe12/Q_reg[11]/D
    0:05:25   23091.7      1.65     478.6       4.4 DP/reg_ret1/Q_reg[11]/D  
    0:05:27   23117.8      1.65     478.1      16.9 DP/reg_pipe12/Q_reg[13]/D
    0:05:29   23139.3      1.64     477.5      24.2 DP/reg_ret1/Q_reg[11]/D  
    0:05:33   23131.4      1.64     477.5      24.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:33   23131.4      1.64     477.5      24.2                          
    0:05:36   23158.8      1.64     477.0       0.0 DP/reg_pipe12/Q_reg[13]/D
    0:05:38   23185.1      1.63     476.4       0.0 DP/reg_ret1/Q_reg[11]/D  
    0:05:40   23210.6      1.63     476.0       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:05:42   23237.8      1.63     475.6       0.0 DP/reg_pipe12/Q_reg[13]/D
    0:05:45   23254.0      1.62     474.8       0.0 DP/reg_ret1/Q_reg[12]/D  
    0:05:47   23273.7      1.62     474.1       0.0 DP/reg_pipe13/Q_reg[11]/D
    0:05:49   23297.6      1.61     473.6       0.0 DP/reg_pipe11/Q_reg[9]/D 
    0:05:51   23322.9      1.61     473.2       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:05:54   23332.2      1.61     473.0       0.0                          
    0:05:56   23341.0      1.61     472.7       0.0                          
    0:05:58   23352.4      1.61     472.5       0.0                          
    0:06:00   23358.3      1.61     472.1       0.0                          
    0:06:02   23359.6      1.61     472.0       0.0                          
    0:06:04   23365.4      1.61     471.2       0.0                          
    0:06:06   23373.2      1.61     470.8       0.0                          
    0:06:08   23374.2      1.61     470.4       0.0                          
    0:06:10   23388.3      1.61     470.0       0.0                          
    0:06:12   23388.6      1.61     469.7       0.0                          
    0:06:12   23394.4      1.61     469.7       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:12   23394.4      1.61     469.7       0.0                          
    0:06:12   23394.4      1.61     469.7       0.0                          
    0:06:17   23119.4      1.61     469.5       0.0                          
    0:06:18   23053.4      1.61     469.3       0.0                          
    0:06:18   23038.5      1.60     469.2       0.0                          
    0:06:18   23034.5      1.61     469.2       0.0                          
    0:06:18   23032.9      1.61     469.2       0.0                          
    0:06:18   23032.9      1.61     469.2       0.0                          
    0:06:19   23032.9      1.61     469.2       0.0                          
    0:06:19   22959.5      1.61     468.9       0.0                          
    0:06:19   22925.7      1.61     468.7       0.0                          
    0:06:19   22925.7      1.61     468.7       0.0                          
    0:06:19   22925.7      1.61     468.7       0.0                          
    0:06:19   22925.7      1.61     468.7       0.0                          
    0:06:19   22925.7      1.61     468.7       0.0                          
    0:06:19   22925.7      1.61     468.7       0.0                          
    0:06:22   22946.5      1.59     468.2       0.0 DP/reg_pipe11/Q_reg[13]/D
    0:06:24   22972.8      1.59     467.6       0.0 DP/reg_pipe10/Q_reg[13]/D
    0:06:27   22997.6      1.59     467.3       0.0                          
    0:06:29   22982.7      1.59     467.1       0.0                          
    0:06:31   22986.4      1.59     466.9       0.0                          
    0:06:33   22998.1      1.59     466.5       0.0                          
    0:06:35   23007.9      1.59     466.3       0.0                          
    0:06:36   23013.5      1.59     466.2       0.0                          
    0:06:38   23017.0      1.59     466.0       0.0                          
    0:06:40   23027.1      1.59     465.8       0.0                          
    0:06:42   23031.1      1.58     465.8       0.0                          
    0:06:44   23053.2      1.58     465.6       0.0 DP/reg_ret0/Q_reg[21]/D  
    0:06:46   23080.0      1.58     465.7       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:06:49   23096.8      1.57     465.4       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:06:51   23113.3      1.57     465.5       0.0 DP/reg_ret1/Q_reg[14]/D  
    0:06:53   23117.0      1.57     465.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U18096 (CLKBUF_X1)
	U18097 (CLKBUF_X1)
	U18098 (CLKBUF_X1)
	U18099 (CLKBUF_X1)
	U18100 (CLKBUF_X1)
	U18101 (CLKBUF_X1)
	U18102 (CLKBUF_X1)
	U18103 (CLKBUF_X1)
	U18104 (CLKBUF_X1)
	U18105 (CLKBUF_X1)
	U18106 (CLKBUF_X1)
	U18107 (CLKBUF_X1)
	U18108 (CLKBUF_X1)
	U18109 (CLKBUF_X1)
	U18110 (CLKBUF_X1)
	U18111 (CLKBUF_X1)
	U18112 (CLKBUF_X1)
	U18113 (CLKBUF_X1)
	U18114 (CLKBUF_X1)
	U18115 (CLKBUF_X1)
	U18116 (CLKBUF_X1)
	U18117 (CLKBUF_X1)
	U18118 (CLKBUF_X1)
	U18119 (CLKBUF_X1)
	U18120 (CLKBUF_X1)
	U18121 (CLKBUF_X1)
	U18122 (CLKBUF_X1)
	U18123 (CLKBUF_X1)
	U18124 (CLKBUF_X1)
	U18125 (CLKBUF_X1)
	U18126 (CLKBUF_X1)
	U18127 (CLKBUF_X1)
	U18128 (CLKBUF_X1)
	U18129 (CLKBUF_X1)
	U18130 (CLKBUF_X1)
	U18131 (CLKBUF_X1)
	U18132 (CLKBUF_X1)
	U18133 (CLKBUF_X1)
	U18134 (CLKBUF_X1)
	U18135 (CLKBUF_X1)
	U18136 (CLKBUF_X1)
	U16518 (BUF_X1)
	U16517 (BUF_X1)
	U16516 (BUF_X1)
	U16515 (BUF_X1)
	U16514 (BUF_X1)
	U16513 (BUF_X1)
	U16512 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.22
  Critical path length = 1.22
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 142 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_15'
  Processing 'iir_filter_DW01_add_13'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   23998.5      1.51     714.2     556.0                          
    0:00:12   24039.0      1.38     703.6     556.7 DP/reg_out/Q_reg[10]/D   
    0:00:15   24068.5      1.36     702.5     558.8 DP/MULT_cr0sw0/add_3893/CLOCK_r_REG374_S60/D
    0:00:17   24088.2      1.36     701.6     558.1 DP/reg_out/Q_reg[10]/D   
    0:00:20   24118.2      1.35     701.1     558.1 DP/MULT_cr0sw0/add_3893/CLOCK_r_REG374_S60/D
    0:00:22   24135.0      1.35     700.7     558.1 DP/MULT_cp2p2/add_3893/CLOCK_r_REG45_S5/D
    0:00:25   24207.9      1.35     699.4     558.1 DP/MULT_cr0sw0/add_3893/CLOCK_r_REG374_S60/D
    0:00:27   24239.5      1.34     698.7     558.1 DP/reg_out/Q_reg[0]/D    
    0:00:29   24265.1      1.34     698.1     558.1 DP/MULT_b0p0/add_3893/CLOCK_r_REG184_S15/D
    0:00:31   24288.7      1.34     697.2     558.1 DP/MULT_cp2p2/add_3893/CLOCK_r_REG75_S5/D
    0:00:34   24303.6      1.34     697.0     558.1 DP/MULT_cp2p2/add_3893/CLOCK_r_REG45_S5/D
    0:00:36   24323.8      1.33     696.6     558.1 DP/MULT_cp3p3/add_3893/CLOCK_r_REG11_S6/D
    0:00:38   24351.8      1.33     696.1     558.1 DP/MULT_cp2p2/add_3893/CLOCK_r_REG45_S5/D
    0:00:40   24368.0      1.33     695.9     558.1 DP/MULT_cp1p1/add_3893/CLOCK_r_REG144_S10/SE
    0:00:41   24367.2      1.33     693.3     558.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41   24367.2      1.33     693.3     558.6                          
    0:00:43   24378.1      1.33     693.0       0.0                          
    0:00:45   24385.6      1.33     692.6       0.0                          
    0:00:47   24389.5      1.33     692.0       0.0                          
    0:00:49   24400.4      1.33     691.7       0.0                          
    0:00:51   24399.9      1.33     691.2       0.0                          
    0:00:53   24396.7      1.33     690.7       0.0                          
    0:00:55   24405.0      1.33     689.8       0.0                          
    0:00:58   24412.4      1.33     688.8       0.0                          
    0:01:00   24414.0      1.33     688.0       0.0                          
    0:01:02   24425.4      1.33     687.1       0.0                          
    0:01:04   24435.6      1.33     686.6       0.0                          
    0:01:06   24443.0      1.33     685.1       0.0                          
    0:01:08   24435.0      1.33     684.6       0.0                          
    0:01:09   24438.2      1.33     684.2       0.0                          
    0:01:11   24434.2      1.33     683.8       0.0                          
    0:01:13   24442.2      1.33     683.2       0.0                          
    0:01:15   24439.0      1.33     682.8       0.0                          
    0:01:17   24441.4      1.33     682.4       0.0                          
    0:01:19   24445.9      1.33     682.2       0.0                          
    0:01:20   24453.4      1.33     681.8       0.0                          
    0:01:22   24459.2      1.33     681.2       0.0                          
    0:01:24   24463.8      1.33     680.8       0.0                          
    0:01:26   24473.1      1.33     680.0       0.0                          
    0:01:28   24479.4      1.33     679.8       0.0                          
    0:01:31   24481.3      1.33     679.5       0.0                          
    0:01:33   24488.2      1.33     679.3       0.0                          
    0:01:35   24490.4      1.33     679.2       0.0                          
    0:01:37   24494.9      1.33     678.9       0.0                          
    0:01:39   24502.9      1.33     678.7       0.0                          
    0:01:42   24507.1      1.33     678.7       0.0                          
    0:01:44   24509.2      1.33     678.7       0.0                          
    0:01:46   24514.8      1.33     678.2       0.0                          
    0:01:48   24513.2      1.33     677.9       0.0                          
    0:01:50   24514.6      1.33     677.7       0.0                          
    0:01:52   24522.5      1.33     677.5       0.0                          
    0:01:54   24528.1      1.33     677.3       0.0                          
    0:01:56   24534.2      1.33     677.1       0.0                          
    0:01:58   24534.0      1.33     677.1       0.0                          
    0:02:00   24538.0      1.33     677.2       0.0                          
    0:02:02   24534.2      1.33     676.6       0.0                          
    0:02:04   24538.8      1.33     676.4       0.0                          
    0:02:06   24539.0      1.33     676.2       0.0                          
    0:02:09   24538.8      1.33     676.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 95 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA8_iir_filter_area.txt

sent 30 bytes  received 447 bytes  954.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C0DrightA8_iir_filter_timing.txt

sent 30 bytes  received 1,110 bytes  2,280.00 bytes/sec
total size is 4,871  speedup is 4.27
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA8_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA8_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,960 bytes  317,326.67 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA8_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 953 bytes  received 772 bytes  1,150.00 bytes/sec
total size is 85,155  speedup is 49.37
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,050 bytes  received 778 bytes  3,656.00 bytes/sec
total size is 85,663  speedup is 46.86

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 466 instances of design 'halfAdder'.
  Uniquified 218 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (736 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 27 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49    4129.6      1.55      82.1       0.0                          
    0:00:51    3573.2      1.59      83.0       0.0                          
    0:00:51    3567.1      1.59      83.0       0.0                          
    0:00:52    3566.5      1.59      83.0       0.0                          
    0:00:52    3566.8      1.59      83.0       0.0                          
    0:00:52    3566.5      1.59      83.0       0.0                          
    0:00:52    3566.8      1.59      83.0       0.0                          
    0:00:52    3566.5      1.59      83.0       0.0                          
    0:00:53    3566.8      1.59      83.0       0.0                          
    0:00:53    3566.5      1.59      83.0       0.0                          
    0:00:53    3566.8      1.59      83.0       0.0                          
    0:00:53    3566.8      1.59      83.0       0.0                          
    0:00:53    3566.8      1.59      83.0       0.0                          
    0:00:53    3566.8      1.59      83.0       0.0                          
    0:00:53    3566.8      1.59      83.0       0.0                          
    0:00:53    3566.8      1.59      83.0       0.0                          
    0:00:53    3566.8      1.59      83.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53    3566.8      1.59      83.0       0.0                          
    0:00:55    3597.1      1.53      81.8       0.0 p_reg_out/Q_reg[22]/D    
    0:00:57    3625.0      1.52      81.5       0.0 p_reg_out/Q_reg[22]/D    
    0:00:59    3651.6      1.51      81.3       0.0 p_reg_out/Q_reg[22]/D    
    0:01:02    3647.7      1.51      81.3       0.0                          
    0:01:03    3656.4      1.51      81.1       0.0                          
    0:01:03    3657.5      1.51      81.1       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:03    3657.5      1.51      81.1       0.0                          
    0:01:03    3657.5      1.51      81.1       0.0                          
    0:01:04    3633.3      1.51      81.2       0.0                          
    0:01:04    3628.5      1.51      81.2       0.0                          
    0:01:04    3626.4      1.51      81.2       0.0                          
    0:01:04    3625.8      1.51      81.2       0.0                          
    0:01:04    3625.3      1.51      81.2       0.0                          
    0:01:04    3625.3      1.51      81.2       0.0                          
    0:01:04    3625.3      1.51      81.2       0.0                          
    0:01:04    3621.3      1.51      81.2       0.0                          
    0:01:04    3620.3      1.51      81.2       0.0                          
    0:01:04    3620.3      1.51      81.2       0.0                          
    0:01:04    3620.3      1.51      81.2       0.0                          
    0:01:04    3620.3      1.51      81.2       0.0                          
    0:01:04    3620.3      1.51      81.2       0.0                          
    0:01:04    3620.3      1.51      81.2       0.0                          
    0:01:06    3638.9      1.50      81.1       0.0 p_reg_out/Q_reg[22]/D    
    0:01:07    3647.9      1.50      81.0       0.0 p_reg_out/Q_reg[17]/D    
    0:01:08    3612.3      1.49      80.9       0.0                          
    0:01:11    3641.5      1.49      80.8       0.0                          
    0:01:12    3656.4      1.49      80.7       0.0 p_reg_out/Q_reg[12]/D    
    0:01:14    3669.5      1.48      80.7       0.0 p_reg_out/Q_reg[12]/D    
    0:01:15    3674.3      1.48      80.7       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 13 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA9_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 458 bytes  976.00 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C0DrightA9_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,086 bytes  2,232.00 bytes/sec
total size is 4,443  speedup is 3.98
receiving incremental file list
C0DrightA9_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,378 bytes  476,163.20 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA9_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 156 bytes  328.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA9_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,388 bytes  340,119.43 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 8 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhoooooooo        
oooooooooooooohfffffffffffffhhoooooooo        
  ooooooooooooofffffffffffffoooooooooo        
    oooooooooooohfffffffffhhoooooooooo        
      oooooooooohfffffffffhhoooooooooo        
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoo        
oooooooohfffffffffffffffffffffffffhhoo        
  ooooooofffffffffffffffffffffffffoooo        
    oooooohfffffffffffffffffffffhhoooo        
      oooohfffffffffffffffffffffhhoooo        
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffff        
oooohfffffffffffffffffffffffffffffffff        
  ooofffffffffffffffffffffffffffffffff        
    oohffffffffffffffffffffffffffffhoo        
      hffffffffffffffffffffffffffffhoo        
       ffffffffffffffffffffffffffffo o        




oohffffffffffffffffffffffffffffffffffh        
oohffffffffffffffffffffffffffffffffffh        
  offffffffffffffffffffffffffffffffffo        
   ooooooooooooooooooooooooooooooooooo        




hffffffffffffffffffffffffffffffffffffh        
hffffffffffffffffffffffffffffffffffffh        
 ffffffffffffffffffffffffffffffffffffo        




oooooooooooooohfffffffffffffhhoooooooo        
oooooooooooooohfffffffffffffhhoooooooo        
  ooooooooooooofffffffffffffoooooooooo        
    oooooooooooohfffffffffhhoooooooooo        
      oooooooooohfffffffffhhoooooooooo        
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoo        
oooooooohfffffffffffffffffffffffffhhoo        
  ooooooofffffffffffffffffffffffffoooo        
    oooooohfffffffffffffffffffffhhoooo        
      oooohfffffffffffffffffffffhhoooo        
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffff        
oooohfffffffffffffffffffffffffffffffff        
  ooofffffffffffffffffffffffffffffffff        
    oohffffffffffffffffffffffffffffhoo        
      hffffffffffffffffffffffffffffhoo        
       ffffffffffffffffffffffffffffo o        




oohffffffffffffffffffffffffffffffffffh        
oohffffffffffffffffffffffffffffffffffh        
  offffffffffffffffffffffffffffffffffo        
   ooooooooooooooooooooooooooooooooooo        




hffffffffffffffffffffffffffffffffffffh        
hffffffffffffffffffffffffffffffffffffh        
 ffffffffffffffffffffffffffffffffffffo        


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 9 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhooooooo         
oooooooooooooohfffffffffffffhhooooooo         
  ooooooooooooofffffffffffffooooooooo         
    oooooooooooohfffffffffhhooooooooo         
      oooooooooohfffffffffhhooooooooo         
        ooooooooofffffffffoooooooooo          
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhho         
oooooooohfffffffffffffffffffffffffhho         
  ooooooofffffffffffffffffffffffffooo         
    oooooohfffffffffffffffffffffhhooo         
      oooohfffffffffffffffffffffhhooo         
        ooofffffffffffffffffffffoooo          
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffh         
oooohfffffffffffffffffffffffffffffffh         
  ooofffffffffffffffffffffffffffffffo         
    oohffffffffffffffffffffffffffffho         
      hffffffffffffffffffffffffffffho         
       ffffffffffffffffffffffffffffo          




oohfffffffffffffffffffffffffffffffffh         
oohfffffffffffffffffffffffffffffffffh         
  offfffffffffffffffffffffffffffffffo         
   oooooooooooooooooooooooooooooooooo         




hfffffffffffffffffffffffffffffffffffh         
hfffffffffffffffffffffffffffffffffffh         
 fffffffffffffffffffffffffffffffffffo         




oooooooooooooohfffffffffffffhhooooooo         
oooooooooooooohfffffffffffffhhooooooo         
  ooooooooooooofffffffffffffooooooooo         
    oooooooooooohfffffffffhhooooooooo         
      oooooooooohfffffffffhhooooooooo         
        ooooooooofffffffffoooooooooo          
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhho         
oooooooohfffffffffffffffffffffffffhho         
  ooooooofffffffffffffffffffffffffooo         
    oooooohfffffffffffffffffffffhhooo         
      oooohfffffffffffffffffffffhhooo         
        ooofffffffffffffffffffffoooo          
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffh         
oooohfffffffffffffffffffffffffffffffh         
  ooofffffffffffffffffffffffffffffffo         
    oohffffffffffffffffffffffffffffho         
      hffffffffffffffffffffffffffffho         
       ffffffffffffffffffffffffffffo          




oohfffffffffffffffffffffffffffffffffh         
oohfffffffffffffffffffffffffffffffffh         
  offfffffffffffffffffffffffffffffffo         
   oooooooooooooooooooooooooooooooooo         




hfffffffffffffffffffffffffffffffffffh         
hfffffffffffffffffffffffffffffffffffh         
 fffffffffffffffffffffffffffffffffffo         


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10879080 bytes of memory
#          Process time 368.02 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2796 instances of design 'halfAdder'.
  Uniquified 1308 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4424 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 163 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:06   31791.8      1.79     528.8      64.7                          
    0:04:22   22839.3      1.83     495.6       7.3                          
    0:04:26   22790.1      1.82     493.9       7.3                          
    0:04:27   22789.0      1.81     493.3       7.3                          
    0:04:28   22789.3      1.79     492.8       7.3                          
    0:04:28   22789.6      1.78     492.1       7.3                          
    0:04:29   22792.2      1.77     492.0       7.3                          
    0:04:29   22793.8      1.77     491.6       7.3                          
    0:04:30   22796.5      1.77     491.3       7.3                          
    0:04:30   22797.0      1.77     491.2       7.3                          
    0:04:30   22798.1      1.77     491.1       7.3                          
    0:04:30   22798.1      1.77     491.1       7.3                          
    0:04:31   22798.1      1.77     491.1       7.3                          
    0:04:31   22798.1      1.77     491.1       7.3                          
    0:04:31   22799.1      1.77     491.1       0.0                          
    0:04:31   22799.1      1.77     491.1       0.0                          
    0:04:31   22799.1      1.77     491.1       0.0                          
    0:04:31   22799.1      1.77     491.1       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:31   22799.1      1.77     491.1       0.0                          
    0:04:34   22872.8      1.71     486.2       0.0 DP/reg_pipe10/Q_reg[17]/D
    0:04:38   22915.4      1.68     483.3       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:04:40   22941.4      1.68     482.2       0.0 DP/reg_ret1/Q_reg[17]/D  
    0:04:44   22973.6      1.67     481.0       7.1 DP/reg_pipe13/Q_reg[14]/D
    0:04:47   23021.2      1.65     479.5       7.1 DP/reg_pipe10/Q_reg[7]/D 
    0:04:49   23056.3      1.65     478.5       7.1 DP/reg_pipe13/Q_reg[21]/D
    0:04:51   23079.2      1.64     478.1       0.0 DP/reg_pipe10/Q_reg[18]/D
    0:04:54   23090.9      1.64     477.7       0.0 DP/reg_pipe11/Q_reg[8]/D 
    0:04:56   23125.8      1.64     477.0       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:04:59   23164.9      1.63     476.6       0.0 DP/reg_pipe13/Q_reg[14]/D
    0:05:01   23198.4      1.63     476.2       0.0 DP/reg_pipe10/Q_reg[7]/D 
    0:05:03   23212.8      1.63     475.8       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:05:06   23251.1      1.62     475.4       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:05:08   23279.5      1.62     474.9       0.0 DP/reg_pipe10/Q_reg[7]/D 
    0:05:10   23304.8      1.61     474.2       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:05:12   23333.8      1.61     473.3       0.0 DP/reg_ret1/Q_reg[17]/D  
    0:05:14   23370.0      1.60     472.8       0.0 DP/reg_pipe10/Q_reg[7]/D 
    0:05:17   23397.4      1.60     472.6       0.0 DP/reg_pipe10/Q_reg[16]/D
    0:05:19   23408.5      1.60     472.4       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:05:22   23404.3      1.60     472.4       0.0                          
    0:05:24   23421.6      1.60     472.1       0.0 DP/reg_pipe13/Q_reg[13]/D
    0:05:27   23420.5      1.60     472.0       0.0                          
    0:05:28   23433.0      1.60     471.8       0.0                          
    0:05:30   23440.7      1.60     471.5       0.0                          
    0:05:32   23438.3      1.60     471.4       0.0                          
    0:05:33   23437.3      1.60     471.1       0.0                          
    0:05:35   23444.7      1.60     470.7       0.0                          
    0:05:37   23447.4      1.60     470.3       0.0                          
    0:05:39   23454.0      1.60     470.0       0.0                          
    0:05:40   23459.3      1.60     469.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:40   23459.3      1.60     469.8       0.0                          
    0:05:41   23459.3      1.60     469.8       0.0                          
    0:05:44   23177.9      1.60     469.7       0.0                          
    0:05:46   23127.1      1.60     469.5       0.0                          
    0:05:46   23124.2      1.60     469.5       0.0                          
    0:05:46   23123.4      1.60     469.5       0.0                          
    0:05:46   23122.8      1.60     469.5       0.0                          
    0:05:46   23122.8      1.60     469.5       0.0                          
    0:05:46   23122.8      1.60     469.5       0.0                          
    0:05:47   23089.3      1.60     469.5       0.0                          
    0:05:47   23087.5      1.60     469.5       0.0                          
    0:05:47   23087.5      1.60     469.5       0.0                          
    0:05:47   23087.5      1.60     469.5       0.0                          
    0:05:47   23087.5      1.60     469.5       0.0                          
    0:05:47   23087.5      1.60     469.5       0.0                          
    0:05:47   23087.5      1.60     469.5       0.0                          
    0:05:49   23106.6      1.59     469.1       0.0 DP/reg_ret1/Q_reg[20]/D  
    0:05:51   23124.7      1.59     468.7       0.0 DP/reg_ret0/Q_reg[15]/D  
    0:05:53   23156.4      1.58     468.4       0.0 DP/reg_pipe10/Q_reg[12]/D
    0:05:55   23169.7      1.58     468.2       0.0 DP/reg_pipe10/Q_reg[12]/D
    0:05:57   23181.4      1.58     468.2       0.0 DP/reg_ret0/Q_reg[13]/D  
    0:05:59   23194.7      1.58     468.0       0.0 DP/reg_ret1/Q_reg[17]/D  
    0:06:01   23191.2      1.58     467.9       0.0                          
    0:06:03   23185.1      1.58     467.8       0.0                          
    0:06:05   23190.7      1.58     467.6       0.0                          
    0:06:06   23196.5      1.58     467.5       0.0                          
    0:06:08   23203.2      1.58     467.3       0.0                          
    0:06:10   23210.4      1.58     466.9       0.0                          
    0:06:11   23215.4      1.58     466.8       0.0                          
    0:06:13   23219.9      1.58     466.7       0.0                          
    0:06:15   23229.5      1.57     466.5       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:06:18   23242.3      1.57     466.3       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:06:20   23242.8      1.57     466.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U18269 (CLKBUF_X1)
	U18270 (CLKBUF_X1)
	U18271 (CLKBUF_X1)
	U18272 (CLKBUF_X1)
	U18273 (CLKBUF_X1)
	U18274 (CLKBUF_X1)
	U18275 (CLKBUF_X1)
	U18276 (CLKBUF_X1)
	U18277 (CLKBUF_X1)
	U18278 (CLKBUF_X1)
	U18279 (CLKBUF_X1)
	U18280 (CLKBUF_X1)
	U18281 (CLKBUF_X1)
	U18282 (CLKBUF_X1)
	U18283 (CLKBUF_X1)
	U18284 (CLKBUF_X1)
	U18285 (CLKBUF_X1)
	U18286 (CLKBUF_X1)
	U18287 (CLKBUF_X1)
	U18288 (CLKBUF_X1)
	U18289 (CLKBUF_X1)
	U18290 (CLKBUF_X1)
	U18291 (CLKBUF_X1)
	U18292 (CLKBUF_X1)
	U18293 (CLKBUF_X1)
	U18294 (CLKBUF_X1)
	U18295 (CLKBUF_X1)
	U18296 (CLKBUF_X1)
	U18297 (CLKBUF_X1)
	U18298 (CLKBUF_X1)
	U18299 (CLKBUF_X1)
	U18300 (CLKBUF_X1)
	U18301 (CLKBUF_X1)
	U18302 (CLKBUF_X1)
	U18303 (CLKBUF_X1)
	U18304 (CLKBUF_X1)
	U18305 (CLKBUF_X1)
	U18306 (CLKBUF_X1)
	U18307 (CLKBUF_X1)
	U18308 (CLKBUF_X1)
	U18309 (CLKBUF_X1)
	U16779 (BUF_X1)
	U16778 (BUF_X1)
	U16777 (BUF_X1)
	U16776 (BUF_X1)
	U16775 (BUF_X1)
	U16774 (BUF_X1)
	U16773 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.27
  Critical path length = 1.27
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 136 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   23925.4      1.58     663.4     459.3                          
    0:00:12   23953.8      1.45     654.3     460.8 DP/MULT_cp2p2/add_3853/CLOCK_r_REG45_S5/D
    0:00:15   23963.7      1.43     650.4     460.9 DP/MULT_cr1sw1/add_3853/CLOCK_r_REG119_S4/D
    0:00:18   23990.5      1.42     650.1     461.6 DP/MULT_cr1sw1/add_3853/CLOCK_r_REG119_S4/D
    0:00:21   24018.2      1.41     650.6     461.6 DP/MULT_cr1sw1/add_3853/CLOCK_r_REG119_S4/D
    0:00:23   24048.3      1.41     650.7     461.6 DP/MULT_cp3p3/add_3853/CLOCK_r_REG69_S6/D
    0:00:25   24060.0      1.40     650.4     462.5 DP/MULT_cp3p3/add_3853/CLOCK_r_REG69_S6/D
    0:00:27   24069.0      1.40     650.0     463.2 DP/MULT_cp2p2/add_3853/CLOCK_r_REG57_S5/D
    0:00:30   24099.3      1.39     649.6     464.6 DP/MULT_cp3p3/add_3853/CLOCK_r_REG69_S6/D
    0:00:32   24123.5      1.39     649.3     465.3 DP/MULT_cr1sw1/add_3853/CLOCK_r_REG246_S22/D
    0:00:34   24140.3      1.39     649.2     466.0 DP/MULT_cp3p3/add_3853/CLOCK_r_REG69_S6/D
    0:00:36   24151.5      1.39     648.9     466.0 DP/MULT_cr0sw0/add_3853/CLOCK_r_REG368_S60/D
    0:00:39   24166.4      1.38     648.6     466.0 DP/MULT_cr0sw0/add_3853/CLOCK_r_REG368_S60/D
    0:00:41   24178.6      1.38     649.1     466.0 DP/MULT_cp3p3/add_3853/CLOCK_r_REG69_S6/D
    0:00:44   24214.8      1.38     648.0     466.0 DP/MULT_cp1p1/add_3853/CLOCK_r_REG21_S4/D
    0:00:46   24220.4      1.38     646.6     464.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:46   24220.4      1.38     646.6     464.4                          
    0:00:48   24230.7      1.37     646.1       0.0                          
    0:00:50   24235.8      1.37     645.9       0.0                          
    0:00:53   24236.1      1.37     645.6       0.0                          
    0:00:55   24249.4      1.37     645.1       0.0                          
    0:00:57   24260.8      1.37     644.4       0.0                          
    0:00:59   24263.7      1.37     644.0       0.0                          
    0:01:01   24262.4      1.37     643.6       0.0                          
    0:01:04   24266.6      1.37     642.7       0.0                          
    0:01:06   24265.3      1.37     642.2       0.0                          
    0:01:08   24276.0      1.37     641.5       0.0                          
    0:01:10   24281.3      1.37     641.0       0.0                          
    0:01:12   24290.9      1.37     640.5       0.0                          
    0:01:13   24293.5      1.37     640.3       0.0                          
    0:01:15   24300.4      1.37     639.8       0.0                          
    0:01:17   24303.6      1.37     639.5       0.0                          
    0:01:20   24306.3      1.37     639.3       0.0                          
    0:01:21   24311.9      1.37     639.0       0.0                          
    0:01:23   24326.0      1.37     638.6       0.0                          
    0:01:25   24330.0      1.37     637.4       0.0                          
    0:01:26   24338.5      1.37     636.3       0.0                          
    0:01:28   24349.6      1.37     636.8       0.0                          
    0:01:30   24357.1      1.37     636.5       0.0                          
    0:01:32   24360.3      1.37     636.4       0.0                          
    0:01:35   24361.6      1.37     636.1       0.0                          
    0:01:37   24363.2      1.37     636.0       0.0                          
    0:01:39   24367.5      1.37     635.6       0.0                          
    0:01:41   24366.4      1.37     634.9       0.0                          
    0:01:43   24368.3      1.37     634.8       0.0                          
    0:01:45   24370.4      1.37     634.5       0.0                          
    0:01:47   24375.4      1.37     634.3       0.0                          
    0:01:48   24376.2      1.37     634.1       0.0                          
    0:01:50   24376.5      1.37     633.9       0.0                          
    0:01:52   24378.9      1.37     633.8       0.0                          
    0:01:54   24380.0      1.37     633.7       0.0                          
    0:01:56   24377.3      1.37     633.6       0.0                          
    0:01:58   24386.3      1.37     633.4       0.0                          
    0:02:00   24393.0      1.37     633.3       0.0 DP/MULT_cp3p3/add_3853/CLOCK_r_REG69_S6/D
    0:02:02   24405.0      1.37     633.6       0.0 DP/MULT_cr1sw1/add_3853/CLOCK_r_REG246_S22/D
    0:02:05   24410.0      1.37     633.6       0.0 DP/MULT_cp3p3/add_3853/CLOCK_r_REG68_S6/D
    0:02:07   24410.8      1.37     633.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 89 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA9_iir_filter_area.txt

sent 30 bytes  received 445 bytes  950.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA9_iir_filter_timing.txt

sent 30 bytes  received 1,045 bytes  716.67 bytes/sec
total size is 4,149  speedup is 3.86
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA9_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA9_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,960 bytes  317,326.67 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA9_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,082 bytes  received 766 bytes  3,696.00 bytes/sec
total size is 84,282  speedup is 45.61
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,251 bytes  received 772 bytes  1,348.67 bytes/sec
total size is 84,790  speedup is 41.91

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 459 instances of design 'halfAdder'.
  Uniquified 215 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (726 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 32 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35    4216.1      1.65      84.7       0.0                          
    0:00:37    3379.5      1.68      84.7       0.0                          
    0:00:38    3376.3      1.67      84.4       0.0                          
    0:00:38    3377.4      1.66      84.3       0.0                          
    0:00:39    3377.7      1.64      84.0       0.0                          
    0:00:39    3377.7      1.64      84.0       0.0                          
    0:00:39    3377.7      1.64      84.0       0.0                          
    0:00:39    3377.7      1.64      84.0       0.0                          
    0:00:39    3377.7      1.64      84.0       0.0                          
    0:00:39    3377.7      1.64      84.0       0.0                          
    0:00:39    3377.7      1.64      84.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39    3377.7      1.64      84.0       0.0                          
    0:00:41    3410.1      1.60      83.4       0.0 p_reg_out/Q_reg[14]/D    
    0:00:43    3427.1      1.58      83.0       0.0 p_reg_out/Q_reg[22]/D    
    0:00:44    3444.4      1.56      82.5       0.0 p_reg_out/Q_reg[12]/D    
    0:00:46    3464.6      1.55      82.2       0.0 p_reg_out/Q_reg[11]/D    
    0:00:48    3486.5      1.55      82.0       0.0 p_reg_out/Q_reg[12]/D    
    0:00:50    3506.4      1.54      81.8       0.0 p_reg_out/Q_reg[11]/D    
    0:00:52    3500.6      1.54      81.9       0.0 p_reg_out/Q_reg[11]/D    
    0:00:54    3512.0      1.53      81.6       0.0 p_reg_out/Q_reg[22]/D    
    0:00:56    3522.6      1.52      81.5       0.0 p_reg_out/Q_reg[20]/D    
    0:00:58    3540.7      1.52      81.4       0.0 p_reg_out/Q_reg[19]/D    
    0:01:00    3552.2      1.51      81.3       0.0 p_reg_out/Q_reg[11]/D    
    0:01:02    3556.2      1.51      81.2       0.0                          
    0:01:04    3563.6      1.51      81.1       0.0                          
    0:01:05    3569.7      1.51      81.0       0.0                          
    0:01:05    3570.5      1.51      81.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:05    3570.5      1.51      81.0       0.0                          
    0:01:05    3570.5      1.51      81.0       0.0                          
    0:01:06    3532.7      1.51      81.1       0.0                          
    0:01:06    3526.4      1.51      81.1       0.0                          
    0:01:06    3526.4      1.51      81.1       0.0                          
    0:01:06    3526.4      1.51      81.1       0.0                          
    0:01:06    3526.4      1.51      81.1       0.0                          
    0:01:06    3526.4      1.51      81.1       0.0                          
    0:01:06    3517.3      1.51      81.1       0.0                          
    0:01:06    3514.9      1.51      81.2       0.0                          
    0:01:06    3514.9      1.51      81.2       0.0                          
    0:01:06    3514.9      1.51      81.2       0.0                          
    0:01:06    3514.9      1.51      81.2       0.0                          
    0:01:06    3514.9      1.51      81.2       0.0                          
    0:01:06    3514.9      1.51      81.2       0.0                          
    0:01:08    3536.5      1.50      81.0       0.0 p_reg_out/Q_reg[19]/D    
    0:01:09    3545.5      1.50      80.9       0.0 p_reg_out/Q_reg[13]/D    
    0:01:11    3561.7      1.49      80.9       0.0 p_reg_out/Q_reg[13]/D    
    0:01:13    3579.6      1.49      80.7       0.0 p_reg_out/Q_reg[20]/D    
    0:01:15    3591.5      1.49      80.7       0.0 p_reg_out/Q_reg[19]/D    
    0:01:17    3614.9      1.48      80.6       0.0 p_reg_out/Q_reg[17]/D    
    0:01:19    3591.5      1.48      80.6       0.0                          
    0:01:20    3599.0      1.48      80.5       0.0                          
    0:01:22    3602.7      1.48      80.4       0.0 p_reg_out/Q_reg[17]/D    
    0:01:24    3612.8      1.48      80.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 12 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA10_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 459 bytes  978.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA10_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,069 bytes  2,198.00 bytes/sec
total size is 4,443  speedup is 4.04
receiving incremental file list
C0DrightA10_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,378 bytes  476,163.20 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA10_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA10_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  340,119.71 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  77,440.62 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10879080 bytes of memory
#          Process time 364.60 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2754 instances of design 'halfAdder'.
  Uniquified 1290 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4364 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 193 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)
  Mapping Optimization (Phase 59)
  Mapping Optimization (Phase 60)
  Mapping Optimization (Phase 61)
  Mapping Optimization (Phase 62)
  Mapping Optimization (Phase 63)
  Mapping Optimization (Phase 64)
  Mapping Optimization (Phase 65)
  Mapping Optimization (Phase 66)
  Mapping Optimization (Phase 67)
  Mapping Optimization (Phase 68)
  Mapping Optimization (Phase 69)
  Mapping Optimization (Phase 70)
  Mapping Optimization (Phase 71)
  Mapping Optimization (Phase 72)
  Mapping Optimization (Phase 73)
  Mapping Optimization (Phase 74)
  Mapping Optimization (Phase 75)
  Mapping Optimization (Phase 76)
  Mapping Optimization (Phase 77)
  Mapping Optimization (Phase 78)
  Mapping Optimization (Phase 79)
  Mapping Optimization (Phase 80)
  Mapping Optimization (Phase 81)
  Mapping Optimization (Phase 82)
  Mapping Optimization (Phase 83)
  Mapping Optimization (Phase 84)
  Mapping Optimization (Phase 85)
  Mapping Optimization (Phase 86)
  Mapping Optimization (Phase 87)
  Mapping Optimization (Phase 88)
  Mapping Optimization (Phase 89)
  Mapping Optimization (Phase 90)
  Mapping Optimization (Phase 91)
  Mapping Optimization (Phase 92)
  Mapping Optimization (Phase 93)
  Mapping Optimization (Phase 94)
  Mapping Optimization (Phase 95)
  Mapping Optimization (Phase 96)
  Mapping Optimization (Phase 97)
  Mapping Optimization (Phase 98)
  Mapping Optimization (Phase 99)
  Mapping Optimization (Phase 100)
  Mapping Optimization (Phase 101)
  Mapping Optimization (Phase 102)
  Mapping Optimization (Phase 103)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:56   30985.0      1.78     525.9     101.0                          
    0:05:12   22601.2      1.83     494.5       2.3                          
    0:05:17   22547.0      1.81     492.6       2.3                          
    0:05:18   22548.0      1.78     492.0       2.3                          
    0:05:18   22549.4      1.77     491.2       2.3                          
    0:05:19   22554.9      1.76     490.4       2.3                          
    0:05:19   22554.9      1.75     490.1       2.3                          
    0:05:20   22554.4      1.75     490.1       2.3                          
    0:05:20   22554.9      1.75     490.1       2.3                          
    0:05:21   22554.4      1.75     490.1       2.3                          
    0:05:21   22554.9      1.75     490.1       2.3                          
    0:05:21   22554.9      1.75     490.1       2.3                          
    0:05:22   22554.9      1.75     490.1       2.3                          
    0:05:22   22554.9      1.75     490.1       2.3                          
    0:05:22   22556.0      1.75     490.1       0.0                          
    0:05:22   22556.0      1.75     490.1       0.0                          
    0:05:22   22556.0      1.75     490.1       0.0                          
    0:05:22   22556.0      1.75     490.1       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:22   22556.0      1.75     490.1       0.0                          
    0:05:25   22619.8      1.70     485.5       0.0 DP/reg_ret1/Q_reg[10]/D  
    0:05:28   22655.5      1.69     483.4       0.0 DP/reg_pipe12/Q_reg[21]/D
    0:05:30   22707.1      1.67     482.3       2.3 DP/reg_pipe10/Q_reg[11]/D
    0:05:33   22745.4      1.66     481.0       2.3 DP/reg_pipe13/Q_reg[14]/D
    0:05:35   22749.4      1.66     480.1      14.7 DP/reg_pipe13/Q_reg[12]/D
    0:05:37   22769.3      1.65     479.5      14.7 DP/reg_pipe12/Q_reg[12]/D
    0:05:40   22785.3      1.65     478.7      14.7 DP/reg_pipe12/Q_reg[21]/D
    0:05:42   22814.0      1.64     478.2      14.7 DP/reg_pipe11/Q_reg[22]/D
    0:05:44   22834.8      1.64     477.4      14.7 DP/reg_pipe10/Q_reg[11]/D
    0:05:46   22851.5      1.63     476.9      14.7 DP/reg_pipe11/Q_reg[22]/D
    0:05:50   22867.8      1.63     476.7      14.7 DP/reg_pipe12/Q_reg[20]/D
    0:05:53   22874.7      1.63     476.5      14.7 DP/reg_ret1/Q_reg[10]/D  
    0:05:55   22888.2      1.63     476.1      16.8 DP/reg_ret1/Q_reg[10]/D  
    0:05:56   22902.6      1.62     475.6      16.8 DP/reg_pipe12/Q_reg[20]/D
    0:05:58   22921.5      1.62     475.3      16.8 DP/reg_ret0/Q_reg[11]/D  
    0:06:00   22934.5      1.62     475.3      16.8 DP/reg_pipe12/Q_reg[20]/D
    0:06:03   22951.8      1.62     475.0      16.8 DP/reg_pipe11/Q_reg[17]/D
    0:06:04   22986.7      1.61     474.7      16.8 DP/reg_pipe12/Q_reg[21]/D
    0:06:06   23002.3      1.61     474.3      16.8 DP/reg_pipe13/Q_reg[10]/D
    0:06:08   23015.9      1.61     474.0      16.8 DP/reg_pipe13/Q_reg[17]/D
    0:06:10   23026.3      1.61     473.9      16.8 DP/reg_pipe13/Q_reg[10]/D
    0:06:14   23008.7      1.61     473.9      14.7                          
    0:06:15   23000.5      1.61     473.9      14.7                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:15   23000.5      1.61     473.9      14.7                          
    0:06:17   23017.0      1.61     473.7       0.0                          
    0:06:19   23020.7      1.61     473.6       0.0                          
    0:06:20   23023.9      1.61     473.5       0.0                          
    0:06:22   23024.4      1.61     473.4       0.0                          
    0:06:24   23034.0      1.61     472.8       0.0                          
    0:06:26   23036.4      1.61     472.3       0.0                          
    0:06:28   23041.2      1.61     472.1       0.0                          
    0:06:28   23043.6      1.61     472.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:28   23043.6      1.61     472.0       0.0                          
    0:06:29   23043.6      1.61     472.0       0.0                          
    0:06:32   22762.4      1.61     471.8       0.0                          
    0:06:33   22710.0      1.61     471.5       0.0                          
    0:06:33   22701.0      1.61     471.5       0.0                          
    0:06:33   22700.4      1.61     471.5       0.0                          
    0:06:33   22700.4      1.61     471.5       0.0                          
    0:06:33   22700.4      1.61     471.5       0.0                          
    0:06:34   22700.4      1.61     471.5       0.0                          
    0:06:34   22651.8      1.61     471.8       0.0                          
    0:06:34   22646.2      1.61     471.9       0.0                          
    0:06:34   22646.2      1.61     471.9       0.0                          
    0:06:34   22646.2      1.61     471.9       0.0                          
    0:06:35   22646.2      1.61     471.9       0.0                          
    0:06:35   22646.2      1.61     471.9       0.0                          
    0:06:35   22646.2      1.61     471.9       0.0                          
    0:06:37   22675.4      1.60     471.5       0.0 DP/reg_pipe11/Q_reg[11]/D
    0:06:39   22695.1      1.60     471.4       0.0                          
    0:06:41   22675.2      1.60     471.2       0.0                          
    0:06:43   22690.9      1.60     470.9       0.0                          
    0:06:45   22701.2      1.60     470.8       0.0                          
    0:06:47   22705.2      1.60     470.3       0.0                          
    0:06:48   22709.5      1.60     470.1       0.0                          
    0:06:50   22713.7      1.60     470.0       0.0                          
    0:06:54   22721.2      1.60     469.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U17548 (CLKBUF_X1)
	U17549 (CLKBUF_X1)
	U17550 (CLKBUF_X1)
	U17551 (CLKBUF_X1)
	U17552 (CLKBUF_X1)
	U17553 (CLKBUF_X1)
	U17554 (CLKBUF_X1)
	U17555 (CLKBUF_X1)
	U17556 (CLKBUF_X1)
	U17557 (CLKBUF_X1)
	U17558 (CLKBUF_X1)
	U17559 (CLKBUF_X1)
	U17560 (CLKBUF_X1)
	U17561 (CLKBUF_X1)
	U17562 (CLKBUF_X1)
	U17563 (CLKBUF_X1)
	U17564 (CLKBUF_X1)
	U17565 (CLKBUF_X1)
	U17566 (CLKBUF_X1)
	U17567 (CLKBUF_X1)
	U17568 (CLKBUF_X1)
	U17569 (CLKBUF_X1)
	U17570 (CLKBUF_X1)
	U17571 (CLKBUF_X1)
	U17572 (CLKBUF_X1)
	U17573 (CLKBUF_X1)
	U17574 (CLKBUF_X1)
	U17575 (CLKBUF_X1)
	U17576 (CLKBUF_X1)
	U17577 (CLKBUF_X1)
	U17578 (CLKBUF_X1)
	U17579 (CLKBUF_X1)
	U17580 (CLKBUF_X1)
	U17581 (CLKBUF_X1)
	U17582 (CLKBUF_X1)
	U17583 (CLKBUF_X1)
	U17584 (CLKBUF_X1)
	U17585 (CLKBUF_X1)
	U17586 (CLKBUF_X1)
	U17587 (CLKBUF_X1)
	U17588 (CLKBUF_X1)
	U15998 (BUF_X1)
	U15997 (BUF_X1)
	U15996 (BUF_X1)
	U15995 (BUF_X1)
	U15994 (BUF_X1)
	U15993 (BUF_X1)
	U15992 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.26
  Critical path length = 1.26
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 130 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_14'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   23620.0      1.58     712.6     554.7                          
    0:00:11   23641.5      1.42     700.5     555.4 DP/MULT_cr0sw0/add_3810/CLOCK_r_REG455_S63/D
    0:00:14   23668.7      1.41     700.3     555.4 DP/MULT_cp2p2/add_3810/CLOCK_r_REG60_S5/D
    0:00:16   23684.6      1.40     699.1     556.1 DP/MULT_cp2p2/add_3810/CLOCK_r_REG51_S5/D
    0:00:19   23702.7      1.39     698.5     556.1 DP/MULT_cr0sw0/add_3810/CLOCK_r_REG455_S63/D
    0:00:21   23725.1      1.38     698.2     556.8 DP/MULT_b0p0/add_3810/CLOCK_r_REG8_S3/D
    0:00:23   23734.4      1.38     697.5     556.8 DP/MULT_b0p0/add_3810/CLOCK_r_REG8_S3/D
    0:00:26   23759.9      1.38     697.0     556.8 DP/MULT_cr1sw1/add_3810/CLOCK_r_REG137_S10/D
    0:00:28   23780.1      1.37     696.8     556.8 DP/MULT_b0p0/add_3810/CLOCK_r_REG8_S3/D
    0:00:30   23795.0      1.37     696.4     556.8 DP/MULT_cr0sw0/add_3810/CLOCK_r_REG455_S63/D
    0:00:33   23812.3      1.37     695.1     557.1                          
    0:00:33   23811.3      1.37     695.1     557.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33   23811.3      1.37     695.1     557.1                          
    0:00:35   23811.8      1.37     695.0       0.0                          
    0:00:37   23820.3      1.37     694.8       0.0                          
    0:00:39   23826.4      1.37     694.0       0.0                          
    0:00:42   23832.5      1.37     693.1       0.0                          
    0:00:44   23846.1      1.37     692.4       0.0                          
    0:00:46   23844.8      1.37     691.8       0.0                          
    0:00:48   23857.5      1.37     691.2       0.0                          
    0:00:50   23873.5      1.37     690.3       0.0                          
    0:00:52   23877.2      1.37     689.7       0.0                          
    0:00:54   23878.0      1.37     689.1       0.0                          
    0:00:56   23879.1      1.37     688.3       0.0                          
    0:00:58   23883.3      1.37     687.6       0.0                          
    0:01:00   23895.0      1.37     687.2       0.0                          
    0:01:01   23901.2      1.37     687.0       0.0                          
    0:01:03   23900.6      1.37     686.7       0.0                          
    0:01:05   23906.8      1.37     686.3       0.0                          
    0:01:07   23915.5      1.37     685.2       0.0                          
    0:01:09   23931.8      1.37     684.4       0.0                          
    0:01:10   23942.1      1.37     683.8       0.0                          
    0:01:12   23948.5      1.37     682.7       0.0                          
    0:01:14   23978.3      1.36     682.9       0.0                          
    0:01:16   23981.8      1.36     682.9       0.0                          
    0:01:19   23990.3      1.36     682.7       0.0                          
    0:01:21   23995.6      1.36     682.4       0.0                          
    0:01:23   24007.6      1.36     682.0       0.0                          
    0:01:25   24011.0      1.36     681.5       0.0                          
    0:01:27   24022.7      1.36     681.3       0.0                          
    0:01:29   24035.5      1.36     680.8       0.0                          
    0:01:31   24037.4      1.36     680.6       0.0                          
    0:01:33   24051.2      1.36     680.2       0.0                          
    0:01:35   24054.6      1.36     679.9       0.0                          
    0:01:37   24061.0      1.36     679.6       0.0                          
    0:01:38   24060.2      1.36     679.3       0.0                          
    0:01:40   24063.2      1.36     679.0       0.0                          
    0:01:42   24062.1      1.36     678.9       0.0                          
    0:01:43   24062.9      1.36     678.7       0.0                          
    0:01:45   24067.9      1.36     678.5       0.0                          
    0:01:46   24072.5      1.36     678.1       0.0                          
    0:01:49   24079.4      1.36     678.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 83 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA10_iir_filter_area.txt

sent 30 bytes  received 447 bytes  318.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C0DrightA10_iir_filter_timing.txt

sent 30 bytes  received 1,029 bytes  2,118.00 bytes/sec
total size is 4,074  speedup is 3.85
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA10_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA10_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,961 bytes  317,327.33 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA10_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,334 bytes  received 760 bytes  1,396.00 bytes/sec
total size is 82,660  speedup is 39.47
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,552 bytes  received 766 bytes  4,636.00 bytes/sec
total size is 83,168  speedup is 35.88

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 444 instances of design 'halfAdder'.
  Uniquified 210 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (706 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 38 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38    4141.6      1.61      83.8       0.3                          
    0:00:40    3405.6      1.62      84.0       0.0                          
    0:00:41    3402.1      1.62      84.0       0.0                          
    0:00:41    3402.1      1.61      83.9       0.0                          
    0:00:41    3403.2      1.61      83.9       0.0                          
    0:00:41    3403.2      1.61      83.9       0.0                          
    0:00:41    3403.2      1.61      83.9       0.0                          
    0:00:41    3403.2      1.61      83.9       0.0                          
    0:00:41    3403.2      1.61      83.9       0.0                          
    0:00:41    3403.2      1.61      83.9       0.0                          
    0:00:41    3403.2      1.61      83.9       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41    3403.2      1.61      83.9       0.0                          
    0:00:43    3432.7      1.57      82.7       0.0 p_reg_out/Q_reg[9]/D     
    0:00:45    3454.5      1.55      82.3       0.0 p_reg_out/Q_reg[9]/D     
    0:00:47    3472.6      1.54      82.1       0.0 p_reg_out/Q_reg[18]/D    
    0:00:48    3489.1      1.53      81.9       0.0 p_reg_out/Q_reg[9]/D     
    0:00:50    3504.0      1.52      81.7       0.0 p_reg_out/Q_reg[22]/D    
    0:00:52    3515.7      1.52      81.6       0.0 p_reg_out/Q_reg[9]/D     
    0:00:53    3521.0      1.51      81.5       0.0 p_reg_out/Q_reg[21]/D    
    0:00:55    3532.5      1.51      81.4       0.0 p_reg_out/Q_reg[9]/D     
    0:00:57    3545.0      1.50      81.5       0.0 p_reg_out/Q_reg[9]/D     
    0:00:59    3557.0      1.50      81.4       0.0 p_reg_out/Q_reg[12]/D    
    0:01:00    3564.9      1.50      81.5       0.0 p_reg_out/Q_reg[12]/D    
    0:01:03    3566.8      1.50      81.3       0.0 p_reg_out/Q_reg[18]/D    
    0:01:05    3572.4      1.49      81.3       0.0                          
    0:01:06    3574.0      1.49      80.9       0.0                          
    0:01:08    3583.6      1.49      80.7       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:08    3583.6      1.49      80.7       0.0                          
    0:01:08    3583.6      1.49      80.7       0.0                          
    0:01:08    3544.4      1.49      80.7       0.0                          
    0:01:08    3538.6      1.49      80.7       0.0                          
    0:01:08    3537.8      1.49      80.7       0.0                          
    0:01:08    3537.8      1.49      80.7       0.0                          
    0:01:08    3537.8      1.49      80.7       0.0                          
    0:01:08    3537.8      1.49      80.7       0.0                          
    0:01:08    3537.8      1.49      80.7       0.0                          
    0:01:08    3532.7      1.50      80.8       0.0                          
    0:01:09    3532.2      1.50      80.8       0.0                          
    0:01:09    3531.9      1.50      80.8       0.0                          
    0:01:09    3531.9      1.50      80.8       0.0                          
    0:01:09    3531.9      1.50      80.8       0.0                          
    0:01:09    3531.9      1.50      80.8       0.0                          
    0:01:09    3531.9      1.50      80.8       0.0                          
    0:01:09    3531.9      1.50      80.8       0.0                          
    0:01:10    3544.2      1.49      80.8       0.0 p_reg_out/Q_reg[9]/D     
    0:01:12    3559.6      1.48      80.7       0.0 p_reg_out/Q_reg[9]/D     
    0:01:13    3576.9      1.48      80.6       0.0 p_reg_out/Q_reg[21]/D    
    0:01:15    3559.3      1.48      80.6       0.0                          
    0:01:17    3547.6      1.48      80.5       0.0                          
    0:01:18    3550.6      1.48      80.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 11 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA11_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  326.67 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA11_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,038 bytes  2,136.00 bytes/sec
total size is 4,062  speedup is 3.80
receiving incremental file list
C0DrightA11_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,372 bytes  340,114.86 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA11_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA11_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  476,167.60 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  77,440.62 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10748008 bytes of memory
#          Process time 371.54 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 10 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhoooooo          
oooooooooooooohfffffffffffffhhoooooo          
  ooooooooooooofffffffffffffoooooooo          
    oooooooooooohfffffffffhhoooooooo          
      oooooooooohfffffffffhhoooooooo          
        ooooooooofffffffffoooooooooo          
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhh          
oooooooohfffffffffffffffffffffffffhh          
  ooooooofffffffffffffffffffffffffoo          
    oooooohfffffffffffffffffffffhhoo          
      oooohfffffffffffffffffffffhhoo          
        ooofffffffffffffffffffffoooo          
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffff          
oooohfffffffffffffffffffffffffffffff          
  ooofffffffffffffffffffffffffffffff          
    oohfffffffffffffffffffffffffffho          
      hfffffffffffffffffffffffffffho          
       fffffffffffffffffffffffffffoo          




oohffffffffffffffffffffffffffffffffh          
oohffffffffffffffffffffffffffffffffh          
  offffffffffffffffffffffffffffffffo          
   ooooooooooooooooooooooooooooooooo          




hffffffffffffffffffffffffffffffffffh          
hffffffffffffffffffffffffffffffffffh          
 ffffffffffffffffffffffffffffffffffo          




oooooooooooooohfffffffffffffhhoooooo          
oooooooooooooohfffffffffffffhhoooooo          
  ooooooooooooofffffffffffffoooooooo          
    oooooooooooohfffffffffhhoooooooo          
      oooooooooohfffffffffhhoooooooo          
        ooooooooofffffffffoooooooooo          
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhh          
oooooooohfffffffffffffffffffffffffhh          
  ooooooofffffffffffffffffffffffffoo          
    oooooohfffffffffffffffffffffhhoo          
      oooohfffffffffffffffffffffhhoo          
        ooofffffffffffffffffffffoooo          
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffff          
oooohfffffffffffffffffffffffffffffff          
  ooofffffffffffffffffffffffffffffff          
    oohfffffffffffffffffffffffffffho          
      hfffffffffffffffffffffffffffho          
       fffffffffffffffffffffffffffoo          




oohffffffffffffffffffffffffffffffffh          
oohffffffffffffffffffffffffffffffffh          
  offffffffffffffffffffffffffffffffo          
   ooooooooooooooooooooooooooooooooo          




hffffffffffffffffffffffffffffffffffh          
hffffffffffffffffffffffffffffffffffh          
 ffffffffffffffffffffffffffffffffffo          


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 11 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhooooo           
oooooooooooooohfffffffffffffhhooooo           
  ooooooooooooofffffffffffffooooooo           
    oooooooooooohfffffffffhhooooooo           
      oooooooooohfffffffffhhooooooo           
        ooooooooofffffffffooooooooo           
          ooooooooffffffhhoooooooo            
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffo           
oooooooohfffffffffffffffffffffffffo           
  ooooooofffffffffffffffffffffffffo           
    oooooohfffffffffffffffffffffooo           
      oooohfffffffffffffffffffffooo           
        ooofffffffffffffffffffffooo           
          oohffffffffffffffffhoooo            
            hffffffffffffffffhoo o            
             ffffffffffffffffo o              




oooohffffffffffffffffffffffffffffff           
oooohffffffffffffffffffffffffffffff           
  oooffffffffffffffffffffffffffffff           
    oohffffffffffffffffffffffffffho           
      hffffffffffffffffffffffffffho           
       ffffffffffffffffffffffffffoo           




oohfffffffffffffffffffffffffffffffh           
oohfffffffffffffffffffffffffffffffh           
  offfffffffffffffffffffffffffffffo           
   oooooooooooooooooooooooooooooooo           




hfffffffffffffffffffffffffffffffffh           
hfffffffffffffffffffffffffffffffffh           
 fffffffffffffffffffffffffffffffffo           




oooooooooooooohfffffffffffffhhooooo           
oooooooooooooohfffffffffffffhhooooo           
  ooooooooooooofffffffffffffooooooo           
    oooooooooooohfffffffffhhooooooo           
      oooooooooohfffffffffhhooooooo           
        ooooooooofffffffffooooooooo           
          ooooooooffffffhhoooooooo            
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffo           
oooooooohfffffffffffffffffffffffffo           
  ooooooofffffffffffffffffffffffffo           
    oooooohfffffffffffffffffffffooo           
      oooohfffffffffffffffffffffooo           
        ooofffffffffffffffffffffooo           
          oohffffffffffffffffhoooo            
            hffffffffffffffffhoo o            
             ffffffffffffffffo o              




oooohffffffffffffffffffffffffffffff           
oooohffffffffffffffffffffffffffffff           
  oooffffffffffffffffffffffffffffff           
    oohffffffffffffffffffffffffffho           
      hffffffffffffffffffffffffffho           
       ffffffffffffffffffffffffffoo           




oohfffffffffffffffffffffffffffffffh           
oohfffffffffffffffffffffffffffffffh           
  offfffffffffffffffffffffffffffffo           
   oooooooooooooooooooooooooooooooo           




hfffffffffffffffffffffffffffffffffh           
hfffffffffffffffffffffffffffffffffh           
 fffffffffffffffffffffffffffffffffo           


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2664 instances of design 'halfAdder'.
  Uniquified 1260 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4244 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 229 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:41   32509.2      1.91     545.3     126.2                          
    0:04:57   22785.0      1.85     497.3       0.0                          
    0:05:02   22701.2      1.85     497.1       0.0                          
    0:05:03   22702.3      1.84     496.2       0.0                          
    0:05:04   22705.5      1.82     495.6       0.0                          
    0:05:05   22706.0      1.81     495.3       0.0                          
    0:05:05   22714.8      1.81     494.7       0.0                          
    0:05:06   22711.9      1.81     494.7       0.0                          
    0:05:06   22713.2      1.80     494.4       0.0                          
    0:05:07   22713.2      1.79     494.0       0.0                          
    0:05:07   22714.3      1.79     493.9       0.0                          
    0:05:08   22714.0      1.78     493.4       0.0                          
    0:05:08   22717.7      1.78     493.2       0.0                          
    0:05:08   22717.7      1.78     493.2       0.0                          
    0:05:09   22717.7      1.78     493.2       0.0                          
    0:05:09   22717.7      1.78     493.2       0.0                          
    0:05:09   22717.7      1.78     493.2       0.0                          
    0:05:09   22717.7      1.78     493.2       0.0                          
    0:05:09   22717.7      1.78     493.2       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:09   22717.7      1.78     493.2       0.0                          
    0:05:12   22786.1      1.72     486.9       0.0 DP/reg_pipe11/Q_reg[12]/D
    0:05:15   22821.5      1.70     484.9       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:05:17   22873.1      1.69     483.1       0.0 DP/reg_ret1/Q_reg[17]/D  
    0:05:20   22922.8      1.68     481.8       0.0 DP/reg_ret0/Q_reg[16]/D  
    0:05:22   22946.2      1.67     481.0       0.0 DP/reg_pipe12/Q_reg[18]/D
    0:05:25   22987.5      1.67     480.4       0.0 DP/reg_pipe10/Q_reg[13]/D
    0:05:27   23003.7      1.66     479.6       0.0 DP/reg_pipe12/Q_reg[13]/D
    0:05:30   23032.4      1.66     478.9       4.1 DP/reg_ret0/Q_reg[17]/D  
    0:05:32   23052.9      1.65     478.4       4.1 DP/reg_ret1/Q_reg[14]/D  
    0:05:35   23077.4      1.65     477.7       4.1 DP/reg_ret0/Q_reg[16]/D  
    0:05:37   23094.7      1.64     477.2       4.1 DP/reg_ret1/Q_reg[14]/D  
    0:05:39   23133.2      1.64     476.8       4.1 DP/reg_pipe13/Q_reg[11]/D
    0:05:42   23157.4      1.64     476.2       4.1 DP/reg_pipe13/Q_reg[22]/D
    0:05:44   23177.6      1.63     475.9       4.1 DP/reg_pipe10/Q_reg[18]/D
    0:05:46   23187.5      1.63     475.5       4.1 DP/reg_pipe10/Q_reg[18]/D
    0:05:48   23212.8      1.63     474.9       4.1 DP/reg_ret1/Q_reg[14]/D  
    0:05:50   23234.3      1.62     474.7       4.1 DP/reg_ret1/Q_reg[14]/D  
    0:05:53   23251.1      1.62     474.3       4.1 DP/reg_pipe10/Q_reg[16]/D
    0:05:55   23269.1      1.62     474.0       4.1 DP/reg_pipe11/Q_reg[23]/D
    0:05:58   23287.5      1.62     473.5       4.1 DP/reg_pipe11/Q_reg[23]/D
    0:06:01   23312.2      1.61     473.2       4.1 DP/reg_pipe10/Q_reg[22]/D
    0:06:03   23321.0      1.61     472.8       4.1 DP/reg_ret1/Q_reg[14]/D  
    0:06:05   23327.9      1.61     472.6       4.1 DP/reg_pipe10/Q_reg[14]/D
    0:06:07   23349.5      1.61     472.3       4.1 DP/reg_pipe10/Q_reg[14]/D
    0:06:09   23371.3      1.60     472.1       4.1 DP/reg_ret1/Q_reg[14]/D  
    0:06:11   23388.3      1.60     471.8       4.1 DP/reg_pipe10/Q_reg[21]/D
    0:06:16   23415.4      1.60     471.5       4.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:16   23415.4      1.60     471.5       4.1                          
    0:06:18   23423.7      1.60     471.3       0.0 DP/reg_pipe13/Q_reg[13]/D
    0:06:20   23426.6      1.60     471.2       0.0 DP/reg_pipe12/Q_reg[18]/D
    0:06:22   23442.3      1.60     470.9       0.0 DP/reg_ret1/Q_reg[14]/D  
    0:06:24   23451.4      1.59     470.7       0.0 DP/reg_pipe10/Q_reg[18]/D
    0:06:25   23464.9      1.59     470.6       0.0 DP/reg_pipe10/Q_reg[12]/D
    0:06:27   23481.7      1.59     470.3       0.0 DP/reg_pipe13/Q_reg[13]/D
    0:06:30   23500.6      1.59     470.2       0.0 DP/reg_ret1/Q_reg[14]/D  
    0:06:32   23503.5      1.59     470.2       0.0                          
    0:06:33   23503.0      1.59     469.8       0.0                          
    0:06:35   23510.7      1.59     469.7       0.0                          
    0:06:37   23524.5      1.59     469.5       0.0                          
    0:06:39   23525.0      1.59     469.5       0.0                          
    0:06:40   23524.2      1.59     469.4       0.0                          
    0:06:42   23537.5      1.59     468.9       0.0                          
    0:06:44   23537.3      1.59     468.7       0.0                          
    0:06:45   23535.1      1.59     468.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:45   23535.1      1.59     468.6       0.0                          
    0:06:45   23535.1      1.59     468.6       0.0                          
    0:06:49   23231.1      1.60     468.5       0.0                          
    0:06:50   23155.6      1.60     468.4       0.0                          
    0:06:51   23139.6      1.60     468.4       0.0                          
    0:06:51   23135.1      1.60     468.4       0.0                          
    0:06:51   23135.1      1.60     468.4       0.0                          
    0:06:51   23135.1      1.60     468.4       0.0                          
    0:06:51   23135.1      1.60     468.4       0.0                          
    0:06:52   23086.9      1.60     468.5       0.0                          
    0:06:52   23079.5      1.60     468.5       0.0                          
    0:06:52   23079.5      1.60     468.5       0.0                          
    0:06:52   23079.5      1.60     468.5       0.0                          
    0:06:52   23079.5      1.60     468.5       0.0                          
    0:06:52   23079.5      1.60     468.5       0.0                          
    0:06:52   23079.5      1.60     468.5       0.0                          
    0:06:54   23110.6      1.58     467.9       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:56   23129.5      1.58     467.6       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:06:58   23143.3      1.58     467.4       0.0 DP/reg_pipe12/Q_reg[13]/D
    0:07:00   23150.8      1.58     467.3       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:07:02   23164.9      1.57     467.1       0.0 DP/reg_pipe10/Q_reg[11]/D
    0:07:04   23173.9      1.57     467.0       0.0 DP/reg_pipe10/Q_reg[21]/D
    0:07:06   23165.7      1.57     466.9       0.0                          
    0:07:07   23172.6      1.57     466.9       0.0                          
    0:07:09   23175.8      1.57     466.7       0.0                          
    0:07:11   23177.9      1.57     466.6       0.0                          
    0:07:12   23182.7      1.57     466.6       0.0                          
    0:07:14   23187.2      1.57     466.4       0.0                          
    0:07:16   23196.8      1.57     466.2       0.0                          
    0:07:18   23206.9      1.57     466.0       0.0                          
    0:07:19   23205.0      1.57     465.8       0.0                          
    0:07:21   23213.6      1.57     465.3       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:07:23   23237.5      1.57     465.1       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:07:26   23255.1      1.56     464.9       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:07:27   23263.8      1.56     464.7       0.0 DP/reg_pipe11/Q_reg[14]/D
    0:07:29   23273.4      1.56     464.6       0.0 DP/reg_pipe13/Q_reg[18]/D
    0:07:31   23285.1      1.56     464.6       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:07:33   23290.7      1.56     464.4       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:07:35   23302.7      1.56     464.4       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:07:39   23308.8      1.56     464.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U17743 (CLKBUF_X1)
	U17744 (CLKBUF_X1)
	U17745 (CLKBUF_X1)
	U17746 (CLKBUF_X1)
	U17747 (CLKBUF_X1)
	U17748 (CLKBUF_X1)
	U17749 (CLKBUF_X1)
	U17750 (CLKBUF_X1)
	U17751 (CLKBUF_X1)
	U17752 (CLKBUF_X1)
	U17753 (CLKBUF_X1)
	U17754 (CLKBUF_X1)
	U17755 (CLKBUF_X1)
	U17756 (CLKBUF_X1)
	U17757 (CLKBUF_X1)
	U17758 (CLKBUF_X1)
	U17759 (CLKBUF_X1)
	U17760 (CLKBUF_X1)
	U17761 (CLKBUF_X1)
	U17762 (CLKBUF_X1)
	U17763 (CLKBUF_X1)
	U17764 (CLKBUF_X1)
	U17765 (CLKBUF_X1)
	U17766 (CLKBUF_X1)
	U17767 (CLKBUF_X1)
	U17768 (CLKBUF_X1)
	U17769 (CLKBUF_X1)
	U17770 (CLKBUF_X1)
	U17771 (CLKBUF_X1)
	U17772 (CLKBUF_X1)
	U17773 (CLKBUF_X1)
	U17774 (CLKBUF_X1)
	U17775 (CLKBUF_X1)
	U17776 (CLKBUF_X1)
	U17777 (CLKBUF_X1)
	U17778 (CLKBUF_X1)
	U17779 (CLKBUF_X1)
	U17780 (CLKBUF_X1)
	U17781 (CLKBUF_X1)
	U17782 (CLKBUF_X1)
	U17783 (CLKBUF_X1)
	U16964 (BUF_X1)
	U16963 (BUF_X1)
	U16962 (BUF_X1)
	U16961 (BUF_X1)
	U16960 (BUF_X1)
	U16959 (BUF_X1)
	U16958 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.23
  Critical path length = 1.23
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 124 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   24256.8      1.52     741.4     577.9                          
    0:00:11   24282.1      1.43     733.1     581.0 DP/MULT_cr1sw1/add_3726/CLOCK_r_REG497_S10/D
    0:00:15   24307.3      1.40     731.0     581.7 DP/MULT_cr0sw0/add_3726/CLOCK_r_REG357_S51/D
    0:00:17   24329.7      1.39     730.1     581.7 DP/reg_out/Q_reg[10]/D   
    0:00:21   24342.7      1.38     728.7     580.2 DP/MULT_cr0sw0/add_3726/CLOCK_r_REG357_S51/D
    0:00:24   24371.7      1.37     727.7     580.9 DP/MULT_cr1sw1/add_3726/CLOCK_r_REG210_S13/D
    0:00:26   24387.9      1.37     727.4     580.9 DP/MULT_cp2p2/add_3726/CLOCK_r_REG57_S5/D
    0:00:28   24404.4      1.36     727.3     580.9 DP/MULT_cr1sw1/add_3726/CLOCK_r_REG497_S10/D
    0:00:31   24419.9      1.36     727.6     580.2 DP/MULT_cp2p2/add_3726/CLOCK_r_REG71_S5/D
    0:00:33   24446.2      1.35     727.4     581.1 DP/MULT_cp2p2/add_3726/CLOCK_r_REG71_S5/D
    0:00:35   24460.0      1.35     727.0     580.4 DP/MULT_cp1p1/add_3726/CLOCK_r_REG34_S4/D
    0:00:37   24470.9      1.35     726.5     580.4 DP/MULT_cp2p2/add_3726/CLOCK_r_REG71_S5/D
    0:00:39   24494.3      1.35     726.2     580.4 DP/MULT_cr0sw0/add_3726/CLOCK_r_REG393_S59/D
    0:00:41   24505.5      1.35     726.1     580.4 DP/MULT_b0p0/add_3726/CLOCK_r_REG9_S3/D
    0:00:43   24511.1      1.35     725.9     580.4 DP/MULT_cp1p1/add_3726/CLOCK_r_REG43_S4/D
    0:00:46   24512.2      1.35     725.5     580.7                          
    0:00:47   24507.1      1.35     720.7     582.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47   24507.1      1.35     720.7     582.1                          
    0:00:49   24521.5      1.35     720.4       0.0 DP/MULT_cr1sw1/add_3726/CLOCK_r_REG497_S10/D
    0:00:51   24522.8      1.34     720.4       0.0 DP/MULT_cr1sw1/add_3726/CLOCK_r_REG497_S10/D
    0:00:53   24533.4      1.34     719.2       0.0 DP/MULT_cp2p2/add_3726/CLOCK_r_REG57_S5/D
    0:00:55   24535.6      1.34     719.0       0.0                          
    0:00:57   24537.7      1.34     718.6       0.0                          
    0:00:59   24545.9      1.34     718.1       0.0                          
    0:01:01   24557.9      1.34     717.9       0.0                          
    0:01:03   24560.3      1.34     717.1       0.0                          
    0:01:05   24564.0      1.34     716.1       0.0                          
    0:01:08   24564.3      1.34     715.5       0.0                          
    0:01:10   24567.5      1.34     715.1       0.0                          
    0:01:12   24568.3      1.34     714.9       0.0                          
    0:01:14   24572.5      1.34     714.5       0.0                          
    0:01:16   24580.3      1.34     713.9       0.0                          
    0:01:17   24589.3      1.34     713.5       0.0                          
    0:01:19   24593.0      1.34     712.6       0.0                          
    0:01:21   24598.3      1.34     710.5       0.0                          
    0:01:23   24599.1      1.34     710.1       0.0                          
    0:01:25   24592.5      1.34     709.7       0.0                          
    0:01:26   24588.8      1.34     709.3       0.0                          
    0:01:28   24594.1      1.34     708.6       0.0                          
    0:01:30   24598.6      1.34     708.0       0.0                          
    0:01:32   24602.6      1.34     707.5       0.0                          
    0:01:34   24615.6      1.34     706.8       0.0                          
    0:01:37   24624.9      1.34     706.3       0.0                          
    0:01:39   24625.2      1.34     706.0       0.0                          
    0:01:41   24631.9      1.34     705.8       0.0                          
    0:01:43   24629.5      1.34     705.7       0.0                          
    0:01:45   24635.6      1.34     705.5       0.0                          
    0:01:47   24634.8      1.34     705.3       0.0                          
    0:01:49   24638.2      1.34     705.2       0.0                          
    0:01:51   24642.2      1.34     705.0       0.0                          
    0:01:52   24644.9      1.34     704.8       0.0                          
    0:01:54   24648.4      1.34     704.7       0.0                          
    0:01:56   24649.7      1.34     704.5       0.0                          
    0:01:58   24657.7      1.34     704.3       0.0                          
    0:01:59   24659.5      1.34     704.2       0.0                          
    0:02:01   24655.3      1.34     704.0       0.0                          
    0:02:03   24659.3      1.34     703.9       0.0                          
    0:02:05   24661.1      1.34     703.7       0.0                          
    0:02:07   24662.7      1.34     703.6       0.0 DP/MULT_cr1sw1/add_3726/CLOCK_r_REG497_S10/D
    0:02:08   24662.7      1.34     703.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 77 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA11_iir_filter_area.txt

sent 30 bytes  received 448 bytes  956.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C0DrightA11_iir_filter_timing.txt

sent 30 bytes  received 990 bytes  680.00 bytes/sec
total size is 3,770  speedup is 3.70
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA11_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 140 bytes  296.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA11_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,961 bytes  317,327.33 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA11_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,028 bytes  received 748 bytes  3,552.00 bytes/sec
total size is 81,654  speedup is 45.98
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,097 bytes  received 748 bytes  1,230.00 bytes/sec
total size is 82,162  speedup is 44.53

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 436 instances of design 'halfAdder'.
  Uniquified 206 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (694 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 44 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47    4198.8      1.58      82.8       0.0                          
    0:00:49    3620.0      1.58      82.7       0.0                          
    0:00:50    3619.7      1.58      82.7       0.0                          
    0:00:50    3618.9      1.58      82.7       0.0                          
    0:00:50    3618.9      1.58      82.7       0.0                          
    0:00:50    3618.9      1.58      82.7       0.0                          
    0:00:50    3618.9      1.58      82.7       0.0                          
    0:00:50    3618.9      1.58      82.7       0.0                          
    0:00:50    3618.9      1.58      82.7       0.0                          
    0:00:50    3618.9      1.58      82.7       0.0                          
    0:00:50    3618.9      1.58      82.7       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50    3618.9      1.58      82.7       0.0                          
    0:00:52    3637.3      1.56      82.4       0.0 p_reg_out/Q_reg[12]/D    
    0:00:54    3657.2      1.54      82.1       0.0 p_reg_out/Q_reg[12]/D    
    0:00:56    3683.3      1.53      81.8       0.0 p_reg_out/Q_reg[12]/D    
    0:00:58    3698.5      1.52      81.6       0.0 p_reg_out/Q_reg[12]/D    
    0:00:59    3705.6      1.51      81.5       0.0 p_reg_out/Q_reg[12]/D    
    0:01:01    3740.2      1.51      81.3       0.0 p_reg_out/Q_reg[12]/D    
    0:01:06    3750.3      1.50      81.2       0.0 p_reg_out/Q_reg[23]/D    
    0:01:08    3751.7      1.50      81.0       0.0                          
    0:01:09    3761.0      1.50      80.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09    3761.0      1.50      80.9       0.0                          
    0:01:09    3761.0      1.50      80.9       0.0                          
    0:01:09    3729.1      1.50      80.9       0.0                          
    0:01:09    3724.3      1.50      80.9       0.0                          
    0:01:09    3723.5      1.50      80.9       0.0                          
    0:01:09    3723.5      1.50      80.9       0.0                          
    0:01:09    3723.5      1.50      80.9       0.0                          
    0:01:09    3723.5      1.50      80.9       0.0                          
    0:01:09    3723.5      1.50      80.9       0.0                          
    0:01:09    3716.8      1.50      80.9       0.0                          
    0:01:09    3715.8      1.50      80.9       0.0                          
    0:01:09    3715.8      1.50      80.9       0.0                          
    0:01:09    3715.8      1.50      80.9       0.0                          
    0:01:09    3715.8      1.50      80.9       0.0                          
    0:01:09    3715.8      1.50      80.9       0.0                          
    0:01:09    3715.8      1.50      80.9       0.0                          
    0:01:11    3681.4      1.50      80.9       0.0                          
    0:01:12    3680.1      1.50      80.9       0.0                          
    0:01:14    3686.2      1.50      80.8       0.0 p_reg_out/Q_reg[22]/D    
    0:01:16    3684.1      1.50      80.8       0.0 p_reg_out/Q_reg[22]/D    
    0:01:17    3697.4      1.49      80.8       0.0 p_reg_out/Q_reg[11]/D    
    0:01:19    3704.1      1.49      80.8       0.0 p_reg_out/Q_reg[11]/D    
    0:01:21    3714.2      1.49      80.7       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 10 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA12_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 459 bytes  978.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA12_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,055 bytes  723.33 bytes/sec
total size is 4,367  speedup is 4.02
receiving incremental file list
C0DrightA12_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,339 bytes  476,147.60 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA12_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA12_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  476,167.60 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10748008 bytes of memory
#          Process time 367.25 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2616 instances of design 'halfAdder'.
  Uniquified 1236 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4172 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 265 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:49   31174.1      1.85     538.4     136.5                          
    0:04:04   22070.0      1.87     499.6       3.0                          
    0:04:09   22005.4      1.86     499.5       3.0                          
    0:04:10   22004.8      1.84     498.8       3.0                          
    0:04:10   22008.3      1.83     497.6       0.0                          
    0:04:11   22008.3      1.81     496.8       0.0                          
    0:04:11   22010.7      1.80     496.0       0.0                          
    0:04:12   22010.4      1.80     496.1       0.0                          
    0:04:12   22011.2      1.80     495.6       0.0                          
    0:04:13   22014.4      1.78     495.1       0.0                          
    0:04:13   22015.2      1.78     494.6       0.0                          
    0:04:14   22015.2      1.78     494.6       0.0                          
    0:04:14   22015.2      1.78     494.6       0.0                          
    0:04:14   22015.2      1.78     494.6       0.0                          
    0:04:14   22015.2      1.78     494.6       0.0                          
    0:04:14   22015.2      1.78     494.6       0.0                          
    0:04:14   22015.2      1.78     494.6       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:14   22015.2      1.78     494.6       0.0                          
    0:04:18   22071.3      1.72     487.9       7.2 DP/reg_pipe11/Q_reg[22]/D
    0:04:21   22117.9      1.70     485.2       0.0 DP/reg_pipe13/Q_reg[17]/D
    0:04:23   22155.7      1.68     483.8       0.0 DP/reg_pipe13/Q_reg[18]/D
    0:04:25   22192.1      1.67     482.7       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:04:27   22211.3      1.66     481.2       0.0 DP/reg_pipe13/Q_reg[17]/D
    0:04:29   22244.0      1.66     480.4       0.0 DP/reg_pipe12/Q_reg[21]/D
    0:04:32   22271.4      1.65     479.4       0.0 DP/reg_pipe13/Q_reg[17]/D
    0:04:34   22291.9      1.64     478.8       4.8 DP/reg_ret0/Q_reg[21]/D  
    0:04:36   22317.4      1.64     478.1       4.8 DP/reg_ret0/Q_reg[21]/D  
    0:04:38   22327.8      1.63     477.4       9.6 DP/reg_pipe12/Q_reg[21]/D
    0:04:41   22321.4      1.63     477.4       9.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:41   22321.4      1.63     477.4       9.6                          
    0:04:43   22352.2      1.63     477.0       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:04:45   22367.4      1.63     476.6       0.0 DP/reg_pipe13/Q_reg[20]/D
    0:04:47   22384.2      1.62     476.1       4.6 DP/reg_pipe10/Q_reg[23]/D
    0:04:49   22406.8      1.62     476.1       4.6 DP/reg_ret1/Q_reg[23]/D  
    0:04:52   22417.7      1.62     475.7       0.0 net203399                
    0:04:54   22423.5      1.62     475.5       0.0                          
    0:04:56   22427.5      1.62     475.3       0.0                          
    0:04:58   22443.8      1.62     475.0       0.0                          
    0:05:00   22449.3      1.62     474.6       0.0                          
    0:05:02   22448.5      1.62     474.1       0.0                          
    0:05:04   22457.1      1.62     473.9       0.0                          
    0:05:06   22461.0      1.62     473.6       0.0                          
    0:05:07   22464.8      1.62     473.3       0.0                          
    0:05:09   22461.8      1.62     473.0       0.0                          
    0:05:11   22466.9      1.62     472.6       0.0                          
    0:05:13   22473.3      1.62     472.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:13   22473.3      1.62     472.6       0.0                          
    0:05:13   22473.3      1.62     472.6       0.0                          
    0:05:16   22197.2      1.61     472.2       0.0                          
    0:05:17   22141.0      1.61     472.0       0.0                          
    0:05:17   22132.8      1.62     472.0       0.0                          
    0:05:17   22130.4      1.62     472.0       0.0                          
    0:05:17   22129.9      1.62     472.0       0.0                          
    0:05:17   22129.9      1.62     472.0       0.0                          
    0:05:18   22129.9      1.62     472.0       0.0                          
    0:05:18   22096.4      1.61     472.0       0.0                          
    0:05:18   22090.8      1.61     472.0       0.0                          
    0:05:18   22090.8      1.61     472.0       0.0                          
    0:05:18   22090.8      1.61     472.0       0.0                          
    0:05:18   22090.8      1.61     472.0       0.0                          
    0:05:18   22090.8      1.61     472.0       0.0                          
    0:05:18   22090.8      1.61     472.0       0.0                          
    0:05:20   22119.0      1.60     471.3       0.0 DP/reg_ret0/Q_reg[21]/D  
    0:05:23   22136.8      1.60     470.9       0.0 DP/reg_pipe10/Q_reg[3]/D 
    0:05:25   22158.3      1.59     470.5       0.0 DP/reg_pipe10/Q_reg[3]/D 
    0:05:27   22183.6      1.59     470.2       0.0 DP/reg_pipe10/Q_reg[21]/D
    0:05:29   22193.4      1.58     469.9       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:05:31   22207.8      1.58     469.9       0.0 DP/reg_pipe11/Q_reg[22]/D
    0:05:33   22195.8      1.58     469.9       0.0                          
    0:05:35   22200.9      1.58     469.7       0.0                          
    0:05:37   22210.5      1.58     469.4       0.0                          
    0:05:39   22230.2      1.58     469.0       0.0                          
    0:05:41   22238.7      1.58     468.7       0.0                          
    0:05:43   22252.5      1.58     468.3       0.0                          
    0:05:44   22262.9      1.58     468.1       0.0                          
    0:05:46   22266.1      1.58     467.9       0.0                          
    0:05:48   22268.7      1.58     467.7       0.0                          
    0:05:50   22280.2      1.58     467.6       0.0 DP/reg_pipe12/Q_reg[21]/D
    0:05:52   22302.0      1.57     467.4       0.0 DP/reg_pipe12/Q_reg[21]/D
    0:05:54   22322.2      1.57     467.3       0.0 DP/reg_pipe10/Q_reg[10]/D
    0:05:57   22334.2      1.57     467.2       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U17007 (CLKBUF_X1)
	U17008 (CLKBUF_X1)
	U17009 (CLKBUF_X1)
	U17010 (CLKBUF_X1)
	U17011 (CLKBUF_X1)
	U17012 (CLKBUF_X1)
	U17013 (CLKBUF_X1)
	U17014 (CLKBUF_X1)
	U17015 (CLKBUF_X1)
	U17016 (CLKBUF_X1)
	U17017 (CLKBUF_X1)
	U17018 (CLKBUF_X1)
	U17019 (CLKBUF_X1)
	U17020 (CLKBUF_X1)
	U17021 (CLKBUF_X1)
	U17022 (CLKBUF_X1)
	U17023 (CLKBUF_X1)
	U17024 (CLKBUF_X1)
	U17025 (CLKBUF_X1)
	U17026 (CLKBUF_X1)
	U17027 (CLKBUF_X1)
	U17028 (CLKBUF_X1)
	U17029 (CLKBUF_X1)
	U17030 (CLKBUF_X1)
	U17031 (CLKBUF_X1)
	U17032 (CLKBUF_X1)
	U17033 (CLKBUF_X1)
	U17034 (CLKBUF_X1)
	U17035 (CLKBUF_X1)
	U17036 (CLKBUF_X1)
	U17037 (CLKBUF_X1)
	U17038 (CLKBUF_X1)
	U17039 (CLKBUF_X1)
	U17040 (CLKBUF_X1)
	U17041 (CLKBUF_X1)
	U17042 (CLKBUF_X1)
	U17043 (CLKBUF_X1)
	U17044 (CLKBUF_X1)
	U17045 (CLKBUF_X1)
	U17046 (CLKBUF_X1)
	U17047 (CLKBUF_X1)
	U16019 (BUF_X1)
	U16018 (BUF_X1)
	U16017 (BUF_X1)
	U16016 (BUF_X1)
	U16015 (BUF_X1)
	U16014 (BUF_X1)
	U16013 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.25
  Critical path length = 1.25
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 118 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_13'
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   23009.8      1.55     670.4     461.8                          
    0:00:12   23040.9      1.41     661.4     461.8 DP/MULT_cp3p3/add_3680/CLOCK_r_REG68_S6/D
    0:00:15   23063.0      1.39     660.7     461.8 DP/MULT_cp3p3/add_3680/CLOCK_r_REG95_S6/D
    0:00:18   23087.2      1.39     660.3     463.2 DP/MULT_cp3p3/add_3680/CLOCK_r_REG68_S6/D
    0:00:20   23103.4      1.39     659.7     463.9 DP/MULT_b0p0/add_3680/CLOCK_r_REG12_S3/D
    0:00:22   23114.1      1.38     659.3     463.9 DP/MULT_cp1p1/add_3680/CLOCK_r_REG31_S4/D
    0:00:25   23138.8      1.38     658.7     463.9 DP/MULT_cp3p3/add_3680/CLOCK_r_REG68_S6/D
    0:00:27   23159.8      1.38     658.0     465.5 DP/MULT_b0p0/add_3680/CLOCK_r_REG12_S3/D
    0:00:30   23184.3      1.37     658.4     465.5 DP/MULT_cp1p1/add_3680/CLOCK_r_REG26_S4/D
    0:00:32   23197.1      1.37     658.1     466.2 DP/MULT_cr0sw0/add_3680/CLOCK_r_REG373_S59/D
    0:00:34   23207.2      1.37     658.0     466.2 DP/MULT_cp2p2/add_3680/CLOCK_r_REG54_S5/D
    0:00:36   23235.1      1.37     657.7     466.2 DP/MULT_cp3p3/add_3680/CLOCK_r_REG68_S6/D
    0:00:39   23259.3      1.37     657.4     465.5 DP/MULT_cp3p3/add_3680/CLOCK_r_REG77_S6/D
    0:00:41   23273.4      1.37     656.8     465.5 DP/MULT_cp3p3/add_3680/CLOCK_r_REG77_S6/D
    0:00:43   23297.9      1.36     656.2     466.1 DP/MULT_cp3p3/add_3680/CLOCK_r_REG68_S6/D
    0:00:45   23330.3      1.36     655.7     465.4 DP/MULT_cp2p2/add_3680/CLOCK_r_REG108_S5/D
    0:00:47   23355.1      1.36     655.5     466.1 DP/MULT_cp1p1/add_3680/CLOCK_r_REG26_S4/D
    0:00:50   23367.8      1.36     655.4     465.4 DP/MULT_cp2p2/add_3680/CLOCK_r_REG51_S5/D
    0:00:52   23385.9      1.36     654.9     465.4 DP/MULT_b0p0/add_3680/CLOCK_r_REG12_S3/D
    0:00:54   23398.4      1.36     654.7     465.4 DP/MULT_cr1sw1/add_3680/CLOCK_r_REG445_S4/D
    0:00:56   23424.5      1.35     654.6     465.4 DP/MULT_cr0sw0/add_3680/CLOCK_r_REG373_S59/D
    0:00:58   23429.0      1.35     654.6     465.4 DP/MULT_cp2p2/add_3680/CLOCK_r_REG61_S5/D
    0:00:59   23427.9      1.35     653.3     465.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:59   23427.9      1.35     653.3     465.7                          
    0:01:01   23431.4      1.35     653.1       0.0                          
    0:01:03   23438.9      1.35     652.5       0.0                          
    0:01:05   23435.7      1.35     652.1       0.0                          
    0:01:07   23437.3      1.35     651.4       0.0                          
    0:01:09   23445.0      1.35     650.8       0.0                          
    0:01:11   23453.8      1.35     649.6       0.0                          
    0:01:14   23459.1      1.35     648.7       0.0                          
    0:01:15   23462.0      1.35     648.3       0.0                          
    0:01:17   23469.7      1.35     647.5       0.0                          
    0:01:19   23477.4      1.35     647.2       0.0                          
    0:01:21   23483.3      1.35     646.7       0.0                          
    0:01:23   23483.8      1.35     646.5       0.0                          
    0:01:25   23488.6      1.35     646.1       0.0                          
    0:01:26   23488.9      1.35     645.5       0.0                          
    0:01:28   23492.6      1.35     645.1       0.0                          
    0:01:30   23497.1      1.35     644.7       0.0                          
    0:01:32   23496.8      1.35     644.1       0.0                          
    0:01:34   23504.3      1.35     643.5       0.0                          
    0:01:35   23511.5      1.35     642.9       0.0                          
    0:01:37   23521.1      1.35     642.7       0.0                          
    0:01:39   23542.6      1.35     643.4       0.0                          
    0:01:42   23570.3      1.35     643.2       0.0                          
    0:01:44   23583.8      1.34     643.2       0.0                          
    0:01:46   23586.2      1.34     643.0       0.0                          
    0:01:48   23590.7      1.34     642.9       0.0                          
    0:01:50   23596.3      1.34     642.5       0.0                          
    0:01:52   23600.8      1.34     642.2       0.0                          
    0:01:54   23610.4      1.34     641.7       0.0                          
    0:01:56   23614.4      1.34     641.5       0.0                          
    0:01:58   23613.4      1.34     641.3       0.0                          
    0:02:00   23615.2      1.34     641.0       0.0                          
    0:02:01   23620.5      1.34     640.9       0.0                          
    0:02:03   23628.8      1.34     640.6       0.0                          
    0:02:05   23634.1      1.34     640.3       0.0                          
    0:02:07   23645.8      1.34     640.2       0.0                          
    0:02:08   23644.5      1.34     640.1       0.0                          
    0:02:10   23654.1      1.34     640.0       0.0                          
    0:02:12   23654.6      1.34     639.8       0.0                          
    0:02:14   23661.0      1.34     639.5       0.0 DP/MULT_b0p0/add_3680/CLOCK_r_REG12_S3/D
    0:02:16   23666.8      1.34     639.5       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 71 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA12_iir_filter_area.txt

sent 30 bytes  received 448 bytes  956.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C0DrightA12_iir_filter_timing.txt

sent 30 bytes  received 1,028 bytes  2,116.00 bytes/sec
total size is 4,091  speedup is 3.87
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA12_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  102.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA12_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,961 bytes  317,327.33 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA12_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,066 bytes  received 736 bytes  1,201.33 bytes/sec
total size is 80,450  speedup is 44.64
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,284 bytes  received 742 bytes  4,052.00 bytes/sec
total size is 80,958  speedup is 39.96

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 425 instances of design 'halfAdder'.
  Uniquified 200 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (677 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 51 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42    3993.5      1.58      83.1       0.0                          
    0:00:43    3487.5      1.60      83.3       0.0                          
    0:00:44    3487.3      1.58      83.0       0.0                          
    0:00:44    3487.0      1.58      83.0       0.0                          
    0:00:44    3487.0      1.58      83.0       0.0                          
    0:00:44    3487.0      1.58      83.0       0.0                          
    0:00:44    3487.0      1.58      83.0       0.0                          
    0:00:44    3487.0      1.58      83.0       0.0                          
    0:00:44    3487.0      1.58      83.0       0.0                          
    0:00:44    3487.0      1.58      83.0       0.0                          
    0:00:44    3487.0      1.58      83.0       0.0                          
    0:00:46    3521.8      1.57      83.0       0.0 p_reg_out/Q_reg[13]/D    
    0:00:47    3528.0      1.56      82.9       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47    3528.0      1.56      82.9       0.0                          
    0:00:49    3544.4      1.55      82.5       0.0 p_reg_out/Q_reg[11]/D    
    0:00:50    3566.5      1.54      82.3       0.0 p_reg_out/Q_reg[11]/D    
    0:00:53    3587.3      1.53      82.0       0.0 p_reg_out/Q_reg[11]/D    
    0:00:54    3600.6      1.52      81.9       0.0 p_reg_out/Q_reg[11]/D    
    0:00:56    3610.2      1.52      81.8       0.0 p_reg_out/Q_reg[16]/D    
    0:00:58    3618.4      1.51      81.5       0.0 p_reg_out/Q_reg[9]/D     
    0:00:59    3626.1      1.51      81.4       0.0 p_reg_out/Q_reg[9]/D     
    0:01:01    3629.6      1.50      81.4       0.0 p_reg_out/Q_reg[16]/D    
    0:01:04    3625.6      1.50      81.2       0.0 p_reg_out/Q_reg[16]/D    
    0:01:06    3626.9      1.50      81.1       0.0 p_reg_out/Q_reg[11]/D    
    0:01:08    3640.5      1.49      81.1       0.0 p_reg_out/Q_reg[11]/D    
    0:01:10    3651.1      1.49      81.4       0.0                          
    0:01:10    3656.2      1.49      81.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:10    3656.2      1.49      81.3       0.0                          
    0:01:10    3656.2      1.49      81.3       0.0                          
    0:01:11    3626.6      1.52      81.9       0.0                          
    0:01:11    3620.5      1.52      81.9       0.0                          
    0:01:11    3618.4      1.52      81.9       0.0                          
    0:01:11    3617.9      1.52      81.9       0.0                          
    0:01:11    3617.9      1.52      81.9       0.0                          
    0:01:11    3617.9      1.52      81.9       0.0                          
    0:01:11    3617.9      1.52      81.9       0.0                          
    0:01:11    3610.4      1.52      81.8       0.0                          
    0:01:11    3608.6      1.52      81.8       0.0                          
    0:01:11    3608.6      1.52      81.8       0.0                          
    0:01:11    3608.6      1.52      81.8       0.0                          
    0:01:11    3608.6      1.52      81.8       0.0                          
    0:01:11    3608.6      1.52      81.8       0.0                          
    0:01:11    3608.6      1.52      81.8       0.0                          
    0:01:13    3616.8      1.49      80.9       0.0 p_reg_out/Q_reg[14]/D    
    0:01:15    3620.5      1.49      80.9       0.0 p_reg_out/Q_reg[14]/D    
    0:01:17    3629.6      1.48      80.8       0.0                          
    0:01:19    3590.2      1.48      80.8       0.0                          
    0:01:20    3594.7      1.48      80.7       0.0 p_reg_out/Q_reg[14]/D    
    0:01:23    3598.7      1.48      80.7       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 9 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA13_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  326.67 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA13_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,031 bytes  2,122.00 bytes/sec
total size is 3,987  speedup is 3.76
receiving incremental file list
C0DrightA13_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,250 bytes  476,112.00 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA13_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  110.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA13_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  476,167.60 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  99,621.57 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10485864 bytes of memory
#          Process time 354.51 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2550 instances of design 'halfAdder'.
  Uniquified 1200 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4070 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 307 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:15   30480.7      1.81     531.7     104.0                          
    0:04:32   21831.9      1.81     492.6       0.0                          
    0:04:36   21768.6      1.79     491.4       0.0                          
    0:04:37   21768.4      1.78     491.0       0.0                          
    0:04:37   21775.8      1.79     491.2       0.0                          
    0:04:38   21776.6      1.77     490.8       0.0                          
    0:04:38   21778.0      1.79     490.1       0.0                          
    0:04:39   21779.8      1.76     489.8       0.0                          
    0:04:40   21778.8      1.75     489.5       0.0                          
    0:04:40   21779.3      1.75     488.9       0.0                          
    0:04:41   21779.0      1.74     488.2       0.0                          
    0:04:41   21779.0      1.74     488.2       0.0                          
    0:04:41   21779.0      1.74     488.2       0.0                          
    0:04:41   21779.0      1.74     488.2       0.0                          
    0:04:41   21779.0      1.74     488.2       0.0                          
    0:04:41   21779.0      1.74     488.2       0.0                          
    0:04:41   21779.0      1.74     488.2       0.0                          
    0:04:44   21821.8      1.70     485.7       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:44   21821.8      1.70     485.7       0.0                          
    0:04:46   21857.0      1.69     483.7       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:04:49   21913.3      1.67     481.7       0.0 DP/reg_pipe11/Q_reg[12]/D
    0:04:52   21939.1      1.66     480.4       0.0 DP/reg_ret0/Q_reg[18]/D  
    0:04:55   21968.9      1.65     479.5       0.0 DP/reg_pipe10/Q_reg[9]/D 
    0:04:57   21990.2      1.65     478.7       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:04:59   22022.7      1.64     477.5       0.0 DP/reg_pipe11/Q_reg[18]/D
    0:05:02   22053.3      1.63     476.8       4.8 DP/reg_pipe10/Q_reg[8]/D 
    0:05:05   22070.3      1.63     476.4      22.4 DP/reg_pipe13/Q_reg[19]/D
    0:05:07   22095.3      1.62     475.5      22.4 DP/reg_ret1/Q_reg[21]/D  
    0:05:10   22118.4      1.62     474.9      22.4 DP/reg_pipe12/Q_reg[19]/D
    0:05:12   22161.8      1.62     474.3      17.6 DP/reg_pipe12/Q_reg[12]/D
    0:05:15   22194.8      1.61     473.6      17.6 DP/reg_pipe11/Q_reg[23]/D
    0:05:17   22210.2      1.61     473.3      17.6 DP/reg_pipe12/Q_reg[23]/D
    0:05:19   22238.9      1.61     472.9      17.6 DP/reg_ret0/Q_reg[10]/D  
    0:05:21   22260.5      1.60     472.5      17.6 DP/reg_ret1/Q_reg[21]/D  
    0:05:23   22282.0      1.60     472.3      17.6 DP/reg_pipe13/Q_reg[20]/D
    0:05:26   22315.5      1.60     471.8      17.6 DP/reg_pipe12/Q_reg[18]/D
    0:05:28   22321.4      1.59     471.5      17.6 DP/reg_pipe12/Q_reg[20]/D
    0:05:30   22338.9      1.59     471.3      17.6 DP/reg_pipe11/Q_reg[20]/D
    0:05:32   22350.7      1.59     470.9      17.6 DP/reg_pipe11/Q_reg[22]/D
    0:05:34   22370.6      1.59     470.7      17.6 DP/reg_ret0/Q_reg[10]/D  
    0:05:36   22384.4      1.59     470.4      17.6 DP/reg_ret1/Q_reg[13]/D  
    0:05:39   22397.2      1.58     470.2      17.6 DP/reg_ret0/Q_reg[17]/D  
    0:05:41   22400.4      1.58     470.0      17.6 DP/reg_pipe13/Q_reg[14]/D
    0:05:43   22411.0      1.58     469.6      17.6 DP/reg_pipe11/Q_reg[19]/D
    0:05:45   22439.0      1.58     469.3      17.6 DP/reg_pipe11/Q_reg[22]/D
    0:05:48   22454.7      1.58     469.0      17.6 DP/reg_pipe12/Q_reg[10]/D
    0:05:50   22471.9      1.57     468.8      32.6 DP/reg_pipe11/Q_reg[19]/D
    0:05:52   22495.6      1.57     468.6      32.6 DP/reg_pipe12/Q_reg[17]/D
    0:05:54   22503.3      1.57     468.4      32.6 DP/reg_pipe11/Q_reg[22]/D
    0:05:56   22518.5      1.57     468.3      32.6 DP/reg_ret1/Q_reg[21]/D  
    0:06:00   22523.0      1.57     468.3      32.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:00   22523.0      1.57     468.3      32.6                          
    0:06:02   22529.7      1.57     468.1       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:06:04   22549.6      1.57     467.9       0.0 DP/reg_ret0/Q_reg[13]/D  
    0:06:06   22569.8      1.57     467.7       0.0 DP/reg_ret1/Q_reg[21]/D  
    0:06:09   22583.4      1.57     467.4       0.0 DP/reg_ret0/Q_reg[13]/D  
    0:06:11   22594.6      1.56     467.3       0.0 DP/reg_ret1/Q_reg[21]/D  
    0:06:13   22608.4      1.56     467.2       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:06:15   22622.8      1.56     467.0       0.0 DP/reg_ret0/Q_reg[23]/D  
    0:06:18   22627.8      1.56     466.9       0.0                          
    0:06:20   22635.0      1.56     466.6       0.0                          
    0:06:22   22643.5      1.56     466.5       0.0                          
    0:06:24   22653.4      1.56     466.2       0.0                          
    0:06:27   22655.0      1.56     466.0       0.0                          
    0:06:29   22657.3      1.56     465.9       0.0                          
    0:06:30   22664.3      1.56     465.8       0.0                          
    0:06:32   22662.1      1.56     465.5       0.0                          
    0:06:34   22667.7      1.56     465.3       0.0                          
    0:06:37   22673.6      1.56     465.1       0.0                          
    0:06:38   22676.5      1.56     465.0       0.0                          
    0:06:39   22677.3      1.56     465.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:39   22677.3      1.56     465.0       0.0                          
    0:06:39   22677.3      1.56     465.0       0.0                          
    0:06:42   22407.3      1.56     464.7       0.0                          
    0:06:43   22350.1      1.56     464.5       0.0                          
    0:06:44   22343.2      1.56     464.5       0.0                          
    0:06:44   22341.9      1.56     464.5       0.0                          
    0:06:44   22341.3      1.56     464.5       0.0                          
    0:06:44   22341.3      1.56     464.5       0.0                          
    0:06:44   22341.3      1.56     464.5       0.0                          
    0:06:45   22300.4      1.56     464.6       0.0                          
    0:06:45   22292.7      1.56     464.6       0.0                          
    0:06:45   22291.9      1.56     464.7       0.0                          
    0:06:45   22291.9      1.56     464.7       0.0                          
    0:06:45   22291.9      1.56     464.7       0.0                          
    0:06:45   22291.9      1.56     464.7       0.0                          
    0:06:45   22291.9      1.56     464.7       0.0                          
    0:06:45   22291.9      1.56     464.7       0.0                          
    0:06:47   22313.4      1.55     464.3       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:06:50   22334.7      1.55     464.0       0.0 DP/reg_pipe11/Q_reg[12]/D
    0:06:52   22343.5      1.55     463.7       0.0 DP/reg_pipe12/Q_reg[12]/D
    0:06:54   22317.1      1.55     463.6       0.0                          
    0:06:56   22322.5      1.55     463.6       0.0                          
    0:06:58   22323.8      1.55     463.5       0.0                          
    0:07:00   22326.4      1.55     463.4       0.0                          
    0:07:01   22331.5      1.55     463.3       0.0                          
    0:07:03   22332.6      1.55     463.0       0.0                          
    0:07:05   22336.3      1.55     462.8       0.0                          
    0:07:07   22339.7      1.54     462.6       0.0                          
    0:07:09   22336.0      1.54     462.5       0.0                          
    0:07:10   22344.3      1.54     462.4       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:07:13   22353.3      1.54     462.3       0.0 DP/reg_pipe12/Q_reg[15]/D
    0:07:15   22367.7      1.54     462.3       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:07:17   22384.7      1.54     462.2       0.0 DP/reg_pipe11/Q_reg[21]/D
    0:07:20   22399.3      1.54     462.2       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:07:22   22402.8      1.53     462.0       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:07:24   22411.8      1.53     462.0       0.0 DP/reg_pipe12/Q_reg[13]/D
    0:07:26   22417.2      1.53     461.9       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:07:28   22426.7      1.53     461.9       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:07:30   22440.3      1.53     461.7       0.0 DP/reg_pipe11/Q_reg[12]/D
    0:07:32   22456.5      1.53     461.8       0.0 DP/reg_pipe12/Q_reg[12]/D
    0:07:34   22471.4      1.53     461.7       0.0 DP/reg_ret0/Q_reg[17]/D  
    0:07:36   22478.1      1.53     461.7       0.0 DP/reg_pipe10/Q_reg[17]/D
    0:07:38   22482.3      1.53     461.7       0.0 DP/reg_pipe11/Q_reg[16]/D
    0:07:40   22485.5      1.53     461.7       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U17061 (CLKBUF_X1)
	U17062 (CLKBUF_X1)
	U17063 (CLKBUF_X1)
	U17064 (CLKBUF_X1)
	U17065 (CLKBUF_X1)
	U17066 (CLKBUF_X1)
	U17067 (CLKBUF_X1)
	U17068 (CLKBUF_X1)
	U17069 (CLKBUF_X1)
	U17070 (CLKBUF_X1)
	U17071 (CLKBUF_X1)
	U17072 (CLKBUF_X1)
	U17073 (CLKBUF_X1)
	U17074 (CLKBUF_X1)
	U17075 (CLKBUF_X1)
	U17076 (CLKBUF_X1)
	U17077 (CLKBUF_X1)
	U17078 (CLKBUF_X1)
	U17079 (CLKBUF_X1)
	U17080 (CLKBUF_X1)
	U17081 (CLKBUF_X1)
	U17082 (CLKBUF_X1)
	U17083 (CLKBUF_X1)
	U17084 (CLKBUF_X1)
	U17085 (CLKBUF_X1)
	U17086 (CLKBUF_X1)
	U17087 (CLKBUF_X1)
	U17088 (CLKBUF_X1)
	U17089 (CLKBUF_X1)
	U17090 (CLKBUF_X1)
	U17091 (CLKBUF_X1)
	U17092 (CLKBUF_X1)
	U17093 (CLKBUF_X1)
	U17094 (CLKBUF_X1)
	U17095 (CLKBUF_X1)
	U17096 (CLKBUF_X1)
	U17097 (CLKBUF_X1)
	U17098 (CLKBUF_X1)
	U17099 (CLKBUF_X1)
	U17100 (CLKBUF_X1)
	U17101 (CLKBUF_X1)
	U15886 (BUF_X1)
	U15885 (BUF_X1)
	U15884 (BUF_X1)
	U15883 (BUF_X1)
	U15882 (BUF_X1)
	U15881 (BUF_X1)
	U15880 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.22
  Critical path length = 1.22
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 112 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_14'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_13'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   23328.2      1.57     707.2     514.5                          
    0:00:11   23347.9      1.39     697.3     514.4 DP/MULT_cr0sw0/add_3624/CLOCK_r_REG392_S61/D
    0:00:14   23375.0      1.38     695.6     515.0 DP/reg_out/Q_reg[0]/D    
    0:00:16   23395.5      1.37     694.6     515.1 DP/MULT_b0p0/add_3624/CLOCK_r_REG95_S9/D
    0:00:18   23418.9      1.36     694.3     515.0 DP/MULT_cr1sw1/add_3624/CLOCK_r_REG295_S24/D
    0:00:21   23433.0      1.36     691.0     515.7 DP/MULT_cr0sw0/add_3624/CLOCK_r_REG290_S21/D
    0:00:23   23454.0      1.35     689.6     517.1 DP/MULT_cp1p1/add_3624/CLOCK_r_REG105_S10/SE
    0:00:25   23462.0      1.35     689.1     517.1 DP/MULT_cr1sw1/add_3624/CLOCK_r_REG295_S24/D
    0:00:27   23470.8      1.35     688.7     518.9 DP/MULT_cp3p3/add_3624/CLOCK_r_REG41_S6/D
    0:00:29   23488.3      1.34     688.4     518.9 DP/MULT_cp3p3/add_3624/CLOCK_r_REG44_S6/D
    0:00:31   23500.3      1.34     688.3     518.9 DP/MULT_cr0sw0/add_3624/CLOCK_r_REG392_S61/D
    0:00:33   23513.1      1.34     688.1     518.8 DP/MULT_cp1p1/add_3624/CLOCK_r_REG105_S10/SE
    0:00:35   23521.1      1.34     687.8     518.8 DP/MULT_cp1p1/add_3624/CLOCK_r_REG105_S10/SE
    0:00:37   23532.5      1.34     687.6     518.8 DP/MULT_b0p0/add_3624/CLOCK_r_REG85_S9/D
    0:00:39   23534.6      1.34     687.5     518.1 DP/MULT_cr1sw1/add_3624/CLOCK_r_REG295_S24/D
    0:00:41   23543.1      1.34     687.4     518.8 DP/MULT_cr1sw1/add_3624/CLOCK_r_REG295_S24/D
    0:00:42   23551.4      1.34     687.7     520.2 DP/MULT_b0p0/add_3624/CLOCK_r_REG74_S9/D
    0:00:45   23570.3      1.33     687.6     520.2 DP/MULT_cr1sw1/add_3624/CLOCK_r_REG295_S24/D
    0:00:47   23587.3      1.33     687.6     520.2                          
    0:00:48   23586.2      1.33     687.6     520.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:48   23586.2      1.33     687.6     520.2                          
    0:00:50   23602.2      1.33     687.4       0.0                          
    0:00:52   23602.2      1.33     687.2       0.0                          
    0:00:55   23602.4      1.33     686.4       0.0                          
    0:00:57   23606.4      1.33     686.1       0.0                          
    0:00:59   23606.4      1.33     685.5       0.0                          
    0:01:01   23607.8      1.33     684.5       0.0                          
    0:01:03   23607.5      1.33     683.7       0.0                          
    0:01:04   23621.6      1.33     683.3       0.0                          
    0:01:07   23630.6      1.33     682.3       0.0                          
    0:01:09   23636.8      1.33     681.7       0.0                          
    0:01:10   23642.9      1.33     681.0       0.0                          
    0:01:12   23648.5      1.33     680.5       0.0                          
    0:01:15   23658.0      1.33     680.1       0.0                          
    0:01:16   23657.2      1.33     679.8       0.0                          
    0:01:18   23659.4      1.33     679.4       0.0                          
    0:01:20   23665.0      1.33     678.9       0.0                          
    0:01:21   23665.5      1.33     678.5       0.0                          
    0:01:23   23663.1      1.33     677.9       0.0                          
    0:01:25   23673.5      1.33     677.3       0.0                          
    0:01:26   23679.3      1.33     676.9       0.0                          
    0:01:28   23682.8      1.33     676.3       0.0                          
    0:01:30   23690.2      1.33     675.8       0.0                          
    0:01:31   23700.3      1.33     675.3       0.0                          
    0:01:34   23706.7      1.33     675.3       0.0                          
    0:01:35   23705.9      1.33     675.1       0.0                          
    0:01:37   23706.5      1.33     674.9       0.0                          
    0:01:39   23717.9      1.33     674.6       0.0                          
    0:01:41   23721.6      1.33     674.3       0.0                          
    0:01:42   23720.0      1.33     674.2       0.0                          
    0:01:44   23722.9      1.33     674.1       0.0                          
    0:01:46   23733.1      1.33     673.6       0.0                          
    0:01:48   23735.7      1.33     673.3       0.0                          
    0:01:50   23738.6      1.33     673.1       0.0                          
    0:01:52   23737.8      1.33     673.0       0.0                          
    0:01:54   23738.1      1.33     672.8       0.0                          
    0:01:56   23741.0      1.33     672.7       0.0                          
    0:01:58   23743.4      1.33     672.3       0.0                          
    0:01:59   23741.3      1.33     672.2       0.0                          
    0:02:01   23742.4      1.33     672.1       0.0                          
    0:02:03   23745.8      1.33     672.0       0.0                          
    0:02:05   23755.1      1.33     672.4       0.0 DP/MULT_cp1p1/add_3624/CLOCK_r_REG105_S10/SE
    0:02:07   23767.9      1.32     672.4       0.0 DP/MULT_cp3p3/add_3624/CLOCK_r_REG56_S6/D
    0:02:09   23769.8      1.32     672.6       0.0 DP/MULT_cr1sw1/add_3624/CLOCK_r_REG318_S38/D
    0:02:11   23776.9      1.32     672.6       0.0 DP/MULT_cr1sw1/add_3624/CLOCK_r_REG295_S24/D
    0:02:13   23778.5      1.32     672.7       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 65 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA13_iir_filter_area.txt

sent 30 bytes  received 448 bytes  956.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C0DrightA13_iir_filter_timing.txt

sent 30 bytes  received 1,020 bytes  2,100.00 bytes/sec
total size is 3,925  speedup is 3.74
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA13_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  102.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA13_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,961 bytes  317,327.33 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA13_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  102.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 12 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhoooo            
oooooooooooooohfffffffffffffhhoooo            
  ooooooooooooofffffffffffffoooooo            
    oooooooooooohfffffffffhhoooooo            
      oooooooooohfffffffffhhoooooo            
        ooooooooofffffffffoooooooo            
          ooooooooffffffhhoooooooo            
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffff            
oooooooohfffffffffffffffffffffffff            
  ooooooofffffffffffffffffffffffff            
    oooooohfffffffffffffffffffffoo            
      oooohfffffffffffffffffffffoo            
        ooofffffffffffffffffffffoo            
          oohffffffffffffffffhoooo            
            hffffffffffffffffhoo o            
             ffffffffffffffffo o              




oooohfffffffffffffffffffffffffffff            
oooohfffffffffffffffffffffffffffff            
  ooofffffffffffffffffffffffffffff            
    oohfffffffffffffffffffffffffho            
      hfffffffffffffffffffffffffho            
       fffffffffffffffffffffffffoo            




oohffffffffffffffffffffffffffffffh            
oohffffffffffffffffffffffffffffffh            
  offffffffffffffffffffffffffffffo            
   ooooooooooooooooooooooooooooooo            




hffffffffffffffffffffffffffffffffh            
hffffffffffffffffffffffffffffffffh            
 ffffffffffffffffffffffffffffffffo            




oooooooooooooohfffffffffffffhhoooo            
oooooooooooooohfffffffffffffhhoooo            
  ooooooooooooofffffffffffffoooooo            
    oooooooooooohfffffffffhhoooooo            
      oooooooooohfffffffffhhoooooo            
        ooooooooofffffffffoooooooo            
          ooooooooffffffhhoooooooo            
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffff            
oooooooohfffffffffffffffffffffffff            
  ooooooofffffffffffffffffffffffff            
    oooooohfffffffffffffffffffffoo            
      oooohfffffffffffffffffffffoo            
        ooofffffffffffffffffffffoo            
          oohffffffffffffffffhoooo            
            hffffffffffffffffhoo o            
             ffffffffffffffffo o              




oooohfffffffffffffffffffffffffffff            
oooohfffffffffffffffffffffffffffff            
  ooofffffffffffffffffffffffffffff            
    oohfffffffffffffffffffffffffho            
      hfffffffffffffffffffffffffho            
       fffffffffffffffffffffffffoo            




oohffffffffffffffffffffffffffffffh            
oohffffffffffffffffffffffffffffffh            
  offffffffffffffffffffffffffffffo            
   ooooooooooooooooooooooooooooooo            




hffffffffffffffffffffffffffffffffh            
hffffffffffffffffffffffffffffffffh            
 ffffffffffffffffffffffffffffffffo            


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 13 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhooo             
oooooooooooooohfffffffffffffhhooo             
  ooooooooooooofffffffffffffooooo             
    oooooooooooohfffffffffhhooooo             
      oooooooooohfffffffffhhooooo             
        ooooooooofffffffffooooooo             
          ooooooooffffffhhooooooo             
            ooooooffffffhhoooooo              
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffh             
oooooooohfffffffffffffffffffffffh             
  ooooooofffffffffffffffffffffffo             
    oooooohfffffffffffffffffffffo             
      oooohfffffffffffffffffffffo             
        ooofffffffffffffffffffffo             
          oohffffffffffffffffhooo             
            hffffffffffffffffhoo              
             ffffffffffffffffo o              




oooohffffffffffffffffffffffffffff             
oooohffffffffffffffffffffffffffff             
  oooffffffffffffffffffffffffffff             
    oohffffffffffffffffffffffffho             
      hffffffffffffffffffffffffho             
       ffffffffffffffffffffffffoo             




oohfffffffffffffffffffffffffffffh             
oohfffffffffffffffffffffffffffffh             
  offfffffffffffffffffffffffffffo             
   oooooooooooooooooooooooooooooo             




hfffffffffffffffffffffffffffffffh             
hfffffffffffffffffffffffffffffffh             
 fffffffffffffffffffffffffffffffo             




oooooooooooooohfffffffffffffhhooo             
oooooooooooooohfffffffffffffhhooo             
  ooooooooooooofffffffffffffooooo             
    oooooooooooohfffffffffhhooooo             
      oooooooooohfffffffffhhooooo             
        ooooooooofffffffffooooooo             
          ooooooooffffffhhooooooo             
            ooooooffffffhhoooooo              
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffh             
oooooooohfffffffffffffffffffffffh             
  ooooooofffffffffffffffffffffffo             
    oooooohfffffffffffffffffffffo             
      oooohfffffffffffffffffffffo             
        ooofffffffffffffffffffffo             
          oohffffffffffffffffhooo             
            hffffffffffffffffhoo              
             ffffffffffffffffo o              




oooohffffffffffffffffffffffffffff             
oooohffffffffffffffffffffffffffff             
  oooffffffffffffffffffffffffffff             
    oohffffffffffffffffffffffffho             
      hffffffffffffffffffffffffho             
       ffffffffffffffffffffffffoo             




oohfffffffffffffffffffffffffffffh             
oohfffffffffffffffffffffffffffffh             
  offfffffffffffffffffffffffffffo             
   oooooooooooooooooooooooooooooo             




hfffffffffffffffffffffffffffffffh             
hfffffffffffffffffffffffffffffffh             
 fffffffffffffffffffffffffffffffo             


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,059 bytes  received 724 bytes  1,188.67 bytes/sec
total size is 79,298  speedup is 44.47
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,295 bytes  received 730 bytes  4,050.00 bytes/sec
total size is 79,806  speedup is 39.41

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 415 instances of design 'halfAdder'.
  Uniquified 195 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (662 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 58 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53    3872.2      1.52      81.5       0.0                          
    0:00:55    3425.3      1.54      81.8       0.0                          
    0:00:56    3422.4      1.53      81.6       0.0                          
    0:00:56    3422.4      1.53      81.6       0.0                          
    0:00:56    3422.4      1.53      81.6       0.0                          
    0:00:56    3422.4      1.53      81.6       0.0                          
    0:00:56    3422.4      1.53      81.6       0.0                          
    0:00:56    3422.4      1.53      81.6       0.0                          
    0:00:56    3422.4      1.53      81.6       0.0                          
    0:00:56    3422.4      1.53      81.6       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:56    3422.4      1.53      81.6       0.0                          
    0:00:58    3439.6      1.51      81.2       0.0 p_reg_out/Q_reg[20]/D    
    0:00:59    3462.5      1.50      81.0       0.0 p_reg_out/Q_reg[21]/D    
    0:01:01    3474.0      1.50      81.0       0.0 p_reg_out/Q_reg[21]/D    
    0:01:03    3479.8      1.50      80.9       0.0 p_reg_out/Q_reg[21]/D    
    0:01:06    3493.1      1.49      80.8       0.0                          
    0:01:08    3494.2      1.49      80.7       0.0                          
    0:01:09    3498.2      1.49      80.7       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09    3498.2      1.49      80.7       0.0                          
    0:01:09    3498.2      1.49      80.7       0.0                          
    0:01:09    3476.4      1.49      80.7       0.0                          
    0:01:09    3471.6      1.49      80.7       0.0                          
    0:01:09    3471.6      1.49      80.7       0.0                          
    0:01:09    3471.6      1.49      80.7       0.0                          
    0:01:09    3471.6      1.49      80.7       0.0                          
    0:01:10    3471.6      1.49      80.7       0.0                          
    0:01:10    3469.2      1.49      80.7       0.0                          
    0:01:10    3467.8      1.49      80.7       0.0                          
    0:01:10    3467.8      1.49      80.7       0.0                          
    0:01:10    3467.8      1.49      80.7       0.0                          
    0:01:10    3467.8      1.49      80.7       0.0                          
    0:01:10    3467.8      1.49      80.7       0.0                          
    0:01:10    3467.8      1.49      80.7       0.0                          
    0:01:11    3430.9      1.49      80.7       0.0                          
    0:01:13    3440.4      1.49      80.6       0.0                          
    0:01:14    3447.6      1.49      80.5       0.0 p_reg_out/Q_reg[21]/D    
    0:01:16    3467.6      1.48      80.4       0.0 p_reg_out/Q_reg[12]/D    
    0:01:18    3471.0      1.48      80.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 8 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA14_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 461 bytes  982.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA14_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,024 bytes  702.67 bytes/sec
total size is 4,064  speedup is 3.86
receiving incremental file list
C0DrightA14_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,253 bytes  476,113.20 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA14_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA14_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  340,119.71 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10485864 bytes of memory
#          Process time 352.12 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2490 instances of design 'halfAdder'.
  Uniquified 1170 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3980 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 349 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)
  Mapping Optimization (Phase 59)
  Mapping Optimization (Phase 60)
  Mapping Optimization (Phase 61)
  Mapping Optimization (Phase 62)
  Mapping Optimization (Phase 63)
  Mapping Optimization (Phase 64)
  Mapping Optimization (Phase 65)
  Mapping Optimization (Phase 66)
  Mapping Optimization (Phase 67)
  Mapping Optimization (Phase 68)
  Mapping Optimization (Phase 69)
  Mapping Optimization (Phase 70)
  Mapping Optimization (Phase 71)
  Mapping Optimization (Phase 72)
  Mapping Optimization (Phase 73)
  Mapping Optimization (Phase 74)
  Mapping Optimization (Phase 75)
  Mapping Optimization (Phase 76)
  Mapping Optimization (Phase 77)
  Mapping Optimization (Phase 78)
  Mapping Optimization (Phase 79)
  Mapping Optimization (Phase 80)
  Mapping Optimization (Phase 81)
  Mapping Optimization (Phase 82)
  Mapping Optimization (Phase 83)
  Mapping Optimization (Phase 84)
  Mapping Optimization (Phase 85)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:45   29945.2      1.77     524.2      39.7                          
    0:04:59   21855.1      1.80     490.3       7.3                          
    0:05:04   21799.2      1.77     488.7       7.3                          
    0:05:04   21800.6      1.76     488.0       7.3                          
    0:05:05   21803.0      1.76     487.8       7.3                          
    0:05:06   21802.2      1.76     487.8       7.3                          
    0:05:06   21803.5      1.76     487.8       7.3                          
    0:05:07   21802.2      1.76     487.8       7.3                          
    0:05:07   21803.5      1.76     487.8       7.3                          
    0:05:08   21802.2      1.76     487.8       7.3                          
    0:05:08   21803.5      1.76     487.8       7.3                          
    0:05:08   21803.5      1.76     487.8       7.3                          
    0:05:09   21803.5      1.76     487.8       7.3                          
    0:05:09   21803.5      1.76     487.8       7.3                          
    0:05:09   21804.6      1.76     487.9       0.0                          
    0:05:09   21804.6      1.76     487.9       0.0                          
    0:05:09   21804.6      1.76     487.9       0.0                          
    0:05:09   21804.6      1.76     487.9       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:09   21804.6      1.76     487.9       0.0                          
    0:05:13   21870.0      1.70     482.1       0.0 DP/reg_ret0/Q_reg[13]/D  
    0:05:16   21913.1      1.67     479.7       7.3 DP/reg_pipe12/Q_reg[23]/D
    0:05:18   21937.8      1.66     478.0       7.3 DP/reg_pipe12/Q_reg[23]/D
    0:05:21   21982.8      1.65     476.7       7.3 DP/reg_pipe11/Q_reg[23]/D
    0:05:23   22015.8      1.64     475.6       7.3 DP/reg_ret0/Q_reg[13]/D  
    0:05:25   22039.4      1.64     475.0       7.3 DP/reg_pipe11/Q_reg[18]/D
    0:05:27   22057.3      1.63     474.3       7.3 DP/reg_pipe11/Q_reg[11]/D
    0:05:29   22081.5      1.63     473.7       7.3 DP/reg_pipe10/Q_reg[20]/D
    0:05:31   22108.3      1.62     473.1      22.4 DP/reg_pipe12/Q_reg[23]/D
    0:05:33   22128.0      1.62     472.4      22.4 DP/reg_pipe11/Q_reg[18]/D
    0:05:35   22141.8      1.61     472.0      22.4 DP/reg_pipe13/Q_reg[23]/D
    0:05:37   22155.9      1.61     471.6      22.4 DP/reg_pipe11/Q_reg[11]/D
    0:05:39   22184.7      1.61     471.0      22.4 DP/reg_pipe13/Q_reg[23]/D
    0:05:41   22194.8      1.61     470.8      22.4 DP/reg_ret1/Q_reg[12]/D  
    0:05:43   22210.2      1.60     470.6      22.4 DP/reg_ret1/Q_reg[23]/D  
    0:05:45   22238.4      1.60     470.1      22.4 DP/reg_pipe13/Q_reg[6]/D 
    0:05:47   22251.2      1.60     469.7      22.4 DP/reg_pipe13/Q_reg[16]/D
    0:05:49   22265.8      1.60     469.4      22.4 DP/reg_ret1/Q_reg[15]/D  
    0:05:51   22288.1      1.59     469.0      22.4 DP/reg_pipe13/Q_reg[16]/D
    0:05:53   22323.8      1.59     468.7      22.4 DP/reg_ret1/Q_reg[6]/D   
    0:05:55   22343.7      1.59     468.4      22.4 DP/reg_ret0/Q_reg[12]/D  
    0:05:57   22365.0      1.59     467.9      22.4 DP/reg_pipe13/Q_reg[17]/D
    0:05:59   22385.8      1.58     467.5      22.4 DP/reg_ret0/Q_reg[12]/D  
    0:06:01   22398.3      1.58     467.2      22.4 DP/reg_ret0/Q_reg[12]/D  
    0:06:03   22408.6      1.58     466.9      22.4 DP/reg_ret0/Q_reg[12]/D  
    0:06:05   22424.3      1.58     466.7      22.4 DP/reg_ret0/Q_reg[12]/D  
    0:06:07   22436.0      1.57     466.6      22.4 DP/reg_pipe13/Q_reg[15]/D
    0:06:08   22447.7      1.57     466.4       7.3 DP/reg_pipe12/Q_reg[23]/D
    0:06:10   22467.7      1.57     466.0       7.3 DP/reg_ret0/Q_reg[12]/D  
    0:06:12   22479.4      1.57     465.8       7.3 DP/reg_pipe13/Q_reg[15]/D
    0:06:15   22471.7      1.57     465.8       7.3                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:15   22471.7      1.57     465.8       7.3                          
    0:06:17   22474.3      1.57     465.7       0.0                          
    0:06:19   22478.1      1.57     465.6       0.0                          
    0:06:20   22487.9      1.57     465.5       0.0                          
    0:06:22   22491.6      1.57     465.2       0.0                          
    0:06:24   22498.0      1.57     464.9       0.0                          
    0:06:26   22498.3      1.57     464.6       0.0                          
    0:06:27   22498.0      1.57     464.4       0.0                          
    0:06:29   22496.7      1.57     464.1       0.0                          
    0:06:31   22495.9      1.57     464.0       0.0                          
    0:06:32   22497.7      1.57     463.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:32   22497.7      1.57     463.9       0.0                          
    0:06:32   22497.7      1.57     463.9       0.0                          
    0:06:35   22233.3      1.57     463.8       0.0                          
    0:06:36   22183.9      1.57     463.6       0.0                          
    0:06:36   22177.5      1.57     463.6       0.0                          
    0:06:36   22177.5      1.57     463.6       0.0                          
    0:06:36   22177.5      1.57     463.6       0.0                          
    0:06:36   22177.5      1.57     463.6       0.0                          
    0:06:36   22177.5      1.57     463.6       0.0                          
    0:06:37   22141.8      1.57     463.7       0.0                          
    0:06:37   22137.3      1.57     463.7       0.0                          
    0:06:37   22137.3      1.57     463.7       0.0                          
    0:06:37   22137.3      1.57     463.7       0.0                          
    0:06:37   22137.3      1.57     463.7       0.0                          
    0:06:37   22137.3      1.57     463.7       0.0                          
    0:06:37   22137.3      1.57     463.7       0.0                          
    0:06:39   22152.2      1.56     463.5       0.0 DP/reg_ret0/Q_reg[12]/D  
    0:06:41   22166.8      1.56     463.4       0.0 DP/reg_ret0/Q_reg[12]/D  
    0:06:43   22180.1      1.56     463.1       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:06:45   22187.1      1.56     463.0       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:47   22189.7      1.55     462.9       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:06:48   22206.7      1.55     462.8       0.0 DP/reg_ret0/Q_reg[12]/D  
    0:06:50   22218.2      1.55     462.7       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:52   22228.8      1.55     462.6       0.0 DP/reg_ret0/Q_reg[12]/D  
    0:06:54   22236.0      1.55     462.5       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:06:56   22241.6      1.55     462.3       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:06:58   22248.0      1.55     462.2       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:07:00   22265.0      1.55     462.1       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:07:02   22277.5      1.54     462.0       0.0 DP/reg_pipe11/Q_reg[21]/D
    0:07:04   22273.8      1.54     461.8       0.0                          
    0:07:06   22274.3      1.54     461.7       0.0                          
    0:07:07   22281.5      1.54     461.6       0.0                          
    0:07:09   22279.4      1.54     461.5       0.0                          
    0:07:11   22281.0      1.54     461.4       0.0                          
    0:07:12   22287.1      1.54     461.2       0.0                          
    0:07:14   22288.4      1.54     461.1       0.0                          
    0:07:15   22287.3      1.54     460.9       0.0                          
    0:07:17   22298.5      1.54     460.9       0.0 DP/reg_pipe12/Q_reg[17]/D
    0:07:19   22303.6      1.54     460.9       0.0 DP/reg_pipe12/Q_reg[17]/D
    0:07:21   22312.1      1.54     460.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U16684 (CLKBUF_X1)
	U16685 (CLKBUF_X1)
	U16686 (CLKBUF_X1)
	U16687 (CLKBUF_X1)
	U16688 (CLKBUF_X1)
	U16689 (CLKBUF_X1)
	U16690 (CLKBUF_X1)
	U16691 (CLKBUF_X1)
	U16692 (CLKBUF_X1)
	U16693 (CLKBUF_X1)
	U16694 (CLKBUF_X1)
	U16695 (CLKBUF_X1)
	U16696 (CLKBUF_X1)
	U16697 (CLKBUF_X1)
	U16698 (CLKBUF_X1)
	U16699 (CLKBUF_X1)
	U16700 (CLKBUF_X1)
	U16701 (CLKBUF_X1)
	U16702 (CLKBUF_X1)
	U16703 (CLKBUF_X1)
	U16704 (CLKBUF_X1)
	U16705 (CLKBUF_X1)
	U16706 (CLKBUF_X1)
	U16707 (CLKBUF_X1)
	U16708 (CLKBUF_X1)
	U16709 (CLKBUF_X1)
	U16710 (CLKBUF_X1)
	U16711 (CLKBUF_X1)
	U16712 (CLKBUF_X1)
	U16713 (CLKBUF_X1)
	U16714 (CLKBUF_X1)
	U16715 (CLKBUF_X1)
	U16716 (CLKBUF_X1)
	U16717 (CLKBUF_X1)
	U16718 (CLKBUF_X1)
	U16719 (CLKBUF_X1)
	U16720 (CLKBUF_X1)
	U16721 (CLKBUF_X1)
	U16722 (CLKBUF_X1)
	U16723 (CLKBUF_X1)
	U16724 (CLKBUF_X1)
	U15374 (BUF_X1)
	U15373 (BUF_X1)
	U15372 (BUF_X1)
	U15371 (BUF_X1)
	U15370 (BUF_X1)
	U15369 (BUF_X1)
	U15368 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.24
  Critical path length = 1.24
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 106 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   23091.5      1.55     688.0     504.1                          
    0:00:11   23118.3      1.41     679.7     504.1 DP/MULT_cr0sw0/add_3570/CLOCK_r_REG386_S64/D
    0:00:13   23146.0      1.38     676.5     504.1 DP/MULT_b0p0/add_3570/CLOCK_r_REG6_S3/D
    0:00:16   23175.8      1.37     675.9     504.8 DP/MULT_cr0sw0/add_3570/CLOCK_r_REG389_S64/D
    0:00:18   23192.8      1.36     674.9     506.8 DP/MULT_cr0sw0/add_3570/CLOCK_r_REG386_S64/D
    0:00:21   23217.0      1.36     675.6     506.2 DP/reg_out/Q_reg[10]/D   
    0:00:23   23235.4      1.36     674.8     506.9 DP/MULT_cp2p2/add_3570/CLOCK_r_REG78_S5/D
    0:00:25   23257.7      1.35     674.7     506.9 DP/MULT_b0p0/add_3570/CLOCK_r_REG6_S3/D
    0:00:28   23270.7      1.35     674.4     505.8                          
    0:00:31   23275.5      1.35     671.6     506.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:31   23275.5      1.35     671.6     506.1                          
    0:00:33   23302.9      1.35     671.2       0.0                          
    0:00:36   23329.5      1.35     670.7       0.0                          
    0:00:38   23335.1      1.35     670.3       0.0                          
    0:00:40   23335.6      1.35     669.9       0.0                          
    0:00:42   23340.2      1.35     668.9       0.0                          
    0:00:44   23348.4      1.35     667.6       0.0                          
    0:00:46   23355.6      1.35     666.9       0.0                          
    0:00:49   23362.5      1.35     665.5       0.0                          
    0:00:51   23362.5      1.35     664.8       0.0                          
    0:00:53   23362.0      1.34     664.5       0.0                          
    0:00:55   23360.9      1.34     663.5       0.0                          
    0:00:57   23369.4      1.34     662.8       0.0                          
    0:00:59   23369.7      1.34     662.5       0.0                          
    0:01:00   23366.8      1.34     662.0       0.0                          
    0:01:02   23372.4      1.34     661.5       0.0                          
    0:01:04   23371.0      1.34     661.4       0.0                          
    0:01:06   23376.1      1.34     660.4       0.0                          
    0:01:08   23380.9      1.34     660.0       0.0                          
    0:01:10   23392.3      1.34     659.3       0.0                          
    0:01:12   23399.5      1.34     658.8       0.0                          
    0:01:14   23403.5      1.34     658.4       0.0                          
    0:01:16   23416.2      1.34     658.2       0.0                          
    0:01:18   23424.8      1.34     658.1       0.0                          
    0:01:19   23431.7      1.34     658.0       0.0                          
    0:01:21   23434.3      1.34     657.7       0.0                          
    0:01:24   23431.7      1.34     657.5       0.0                          
    0:01:26   23437.8      1.34     657.4       0.0                          
    0:01:28   23437.8      1.34     657.0       0.0                          
    0:01:30   23433.3      1.34     656.8       0.0                          
    0:01:32   23439.1      1.34     656.7       0.0                          
    0:01:34   23440.5      1.34     656.5       0.0                          
    0:01:36   23441.5      1.34     656.4       0.0                          
    0:01:38   23442.0      1.34     656.3       0.0                          
    0:01:39   23444.4      1.34     656.2       0.0                          
    0:01:41   23445.5      1.34     656.0       0.0                          
    0:01:43   23455.3      1.34     655.9       0.0                          
    0:01:45   23452.7      1.34     655.6       0.0                          
    0:01:47   23453.8      1.34     655.4       0.0                          
    0:01:49   23456.1      1.34     655.3       0.0                          
    0:01:51   23466.5      1.34     655.8       0.0 DP/MULT_cr0sw0/add_3570/CLOCK_r_REG389_S64/D
    0:01:53   23478.2      1.34     656.1       0.0 DP/reg_out/Q_reg[10]/D   
    0:01:55   23489.4      1.34     656.1       0.0 DP/MULT_b0p0/add_3570/CLOCK_r_REG6_S3/D
    0:01:57   23496.3      1.33     656.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 59 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA14_iir_filter_area.txt

sent 30 bytes  received 447 bytes  954.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C0DrightA14_iir_filter_timing.txt

sent 30 bytes  received 988 bytes  2,036.00 bytes/sec
total size is 3,635  speedup is 3.57
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA14_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA14_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,962 bytes  317,328.00 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA14_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,221 bytes  received 718 bytes  1,292.67 bytes/sec
total size is 77,760  speedup is 40.10
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,332 bytes  received 724 bytes  4,112.00 bytes/sec
total size is 78,268  speedup is 38.07

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 400 instances of design 'halfAdder'.
  Uniquified 188 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (640 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 66 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47    3779.6      1.54      82.1       0.0                          
    0:00:49    3371.3      1.56      82.2       0.0                          
    0:00:49    3370.0      1.56      82.2       0.0                          
    0:00:50    3370.0      1.56      82.2       0.0                          
    0:00:50    3370.0      1.56      82.2       0.0                          
    0:00:50    3370.0      1.56      82.2       0.0                          
    0:00:50    3370.0      1.56      82.2       0.0                          
    0:00:50    3370.0      1.56      82.2       0.0                          
    0:00:50    3370.0      1.56      82.2       0.0                          
    0:00:50    3370.0      1.56      82.2       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50    3370.0      1.56      82.2       0.0                          
    0:00:52    3403.2      1.52      81.5       0.0 p_reg_out/Q_reg[17]/D    
    0:00:53    3414.6      1.51      81.4       0.0 p_reg_out/Q_reg[17]/D    
    0:00:56    3419.2      1.50      81.3       0.0                          
    0:00:59    3422.4      1.50      81.2       0.0 p_reg_out/Q_reg[19]/D    
    0:01:00    3441.0      1.50      81.1       0.0 p_reg_out/Q_reg[13]/D    
    0:01:02    3457.7      1.49      81.0       0.0 p_reg_out/Q_reg[19]/D    
    0:01:04    3470.2      1.49      80.9       0.0 p_reg_out/Q_reg[19]/D    
    0:01:06    3474.5      1.49      80.9       0.0                          
    0:01:08    3476.1      1.49      80.8       0.0                          
    0:01:09    3483.8      1.49      80.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09    3483.8      1.49      80.6       0.0                          
    0:01:09    3483.8      1.49      80.6       0.0                          
    0:01:10    3462.8      1.49      80.6       0.0                          
    0:01:10    3459.6      1.49      80.6       0.0                          
    0:01:10    3459.6      1.49      80.6       0.0                          
    0:01:10    3459.6      1.49      80.6       0.0                          
    0:01:10    3459.6      1.49      80.6       0.0                          
    0:01:10    3459.6      1.49      80.6       0.0                          
    0:01:10    3454.0      1.49      80.7       0.0                          
    0:01:10    3454.0      1.49      80.7       0.0                          
    0:01:10    3454.0      1.49      80.7       0.0                          
    0:01:10    3454.0      1.49      80.7       0.0                          
    0:01:10    3454.0      1.49      80.7       0.0                          
    0:01:10    3454.0      1.49      80.7       0.0                          
    0:01:12    3458.8      1.48      80.6       0.0                          
    0:01:14    3429.8      1.48      80.5       0.0                          
    0:01:15    3429.3      1.48      80.4       0.0                          
    0:01:17    3438.1      1.48      80.3       0.0 p_reg_out/Q_reg[19]/D    
    0:01:19    3439.4      1.47      80.3       0.0 p_reg_out/Q_reg[6]/D     
    0:01:20    3447.9      1.47      80.3       0.0 p_reg_out/Q_reg[12]/D    
    0:01:22    3452.4      1.47      80.2       0.0 p_reg_out/Q_reg[12]/D    
    0:01:23    3458.8      1.47      80.3       0.0 p_reg_out/Q_reg[12]/D    
    0:01:24    3458.5      1.47      80.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 7 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA15_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  326.67 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA15_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,057 bytes  2,174.00 bytes/sec
total size is 4,367  speedup is 4.02
receiving incremental file list
C0DrightA15_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,322 bytes  476,140.80 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA15_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA15_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  476,167.60 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10485864 bytes of memory
#          Process time 350.33 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2400 instances of design 'halfAdder'.
  Uniquified 1128 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3848 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 397 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:46   28318.9      1.71     512.0      21.5                          
    0:05:00   21509.8      1.75     484.8       2.2                          
    0:05:04   21471.8      1.73     483.6       2.2                          
    0:05:05   21473.4      1.73     482.9       2.2                          
    0:05:06   21472.3      1.72     482.5       2.2                          
    0:05:06   21472.1      1.72     482.5       2.2                          
    0:05:07   21472.3      1.72     482.5       2.2                          
    0:05:07   21472.1      1.72     482.5       2.2                          
    0:05:07   21472.3      1.72     482.5       2.2                          
    0:05:08   21472.1      1.72     482.5       2.2                          
    0:05:08   21472.3      1.72     482.5       2.2                          
    0:05:09   21472.3      1.72     482.5       2.2                          
    0:05:09   21472.3      1.72     482.5       2.2                          
    0:05:09   21472.3      1.72     482.5       2.2                          
    0:05:09   21473.4      1.72     482.6       0.0                          
    0:05:09   21473.4      1.72     482.6       0.0                          
    0:05:09   21473.4      1.72     482.6       0.0                          
    0:05:09   21473.4      1.72     482.6       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:09   21473.4      1.72     482.6       0.0                          
    0:05:12   21528.4      1.67     479.1       2.2 DP/reg_ret0/Q_reg[23]/D  
    0:05:15   21571.3      1.65     477.7       2.2 DP/reg_pipe13/Q_reg[22]/D
    0:05:17   21593.1      1.65     476.9       2.2 DP/reg_ret1/Q_reg[16]/D  
    0:05:20   21618.9      1.64     476.1       2.2 DP/reg_pipe12/Q_reg[17]/D
    0:05:22   21635.6      1.64     475.4       2.2 DP/reg_pipe12/Q_reg[21]/D
    0:05:24   21653.7      1.63     474.8      17.2 DP/reg_ret1/Q_reg[19]/D  
    0:05:27   21643.1      1.63     474.8      19.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:27   21643.1      1.63     474.8      19.1                          
    0:05:29   21652.9      1.63     474.5       0.0                          
    0:05:31   21659.8      1.63     473.8       0.0                          
    0:05:33   21660.6      1.63     473.7       0.0                          
    0:05:35   21666.5      1.63     473.2       0.0                          
    0:05:37   21672.1      1.63     472.7       0.0                          
    0:05:39   21684.1      1.63     472.3       0.0                          
    0:05:41   21691.5      1.63     472.0       0.0                          
    0:05:43   21706.1      1.63     471.7       0.0                          
    0:05:45   21720.8      1.63     471.2       0.0                          
    0:05:46   21733.0      1.63     471.0       0.0                          
    0:05:48   21727.7      1.63     470.9       0.0                          
    0:05:48   21728.2      1.63     470.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:48   21728.2      1.63     470.9       0.0                          
    0:05:48   21728.2      1.63     470.9       0.0                          
    0:05:51   21490.9      1.63     470.6       0.0                          
    0:05:52   21444.9      1.63     470.5       0.0                          
    0:05:52   21434.3      1.63     470.4       0.0                          
    0:05:52   21433.7      1.63     470.4       0.0                          
    0:05:52   21433.2      1.63     470.4       0.0                          
    0:05:52   21433.2      1.63     470.4       0.0                          
    0:05:53   21433.2      1.63     470.4       0.0                          
    0:05:53   21378.7      1.63     470.3       0.0                          
    0:05:53   21366.4      1.63     470.4       0.0                          
    0:05:53   21366.4      1.63     470.4       0.0                          
    0:05:53   21366.4      1.63     470.4       0.0                          
    0:05:53   21366.4      1.63     470.4       0.0                          
    0:05:53   21366.4      1.63     470.4       0.0                          
    0:05:53   21366.4      1.63     470.4       0.0                          
    0:05:56   21397.3      1.61     469.5       0.0 DP/reg_pipe10/Q_reg[16]/D
    0:05:58   21412.5      1.60     469.2       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:06:00   21438.3      1.60     468.9       0.0 DP/reg_ret1/Q_reg[14]/D  
    0:06:02   21461.4      1.60     468.5       0.0 DP/reg_pipe12/Q_reg[19]/D
    0:06:05   21469.9      1.59     468.0       0.0 DP/reg_pipe12/Q_reg[15]/D
    0:06:07   21492.0      1.59     467.8       0.0 DP/reg_ret1/Q_reg[19]/D  
    0:06:09   21517.5      1.59     467.4       0.0 DP/reg_ret1/Q_reg[19]/D  
    0:06:11   21537.2      1.58     467.3       0.0 DP/reg_pipe10/Q_reg[9]/D 
    0:06:13   21546.8      1.58     467.0       0.0 DP/reg_ret1/Q_reg[19]/D  
    0:06:14   21529.2      1.58     467.0       0.0                          
    0:06:17   21555.3      1.58     466.7       0.0                          
    0:06:19   21561.4      1.58     466.4       0.0                          
    0:06:21   21573.4      1.58     466.1       0.0                          
    0:06:22   21582.2      1.58     465.7       0.0                          
    0:06:24   21580.8      1.58     465.6       0.0                          
    0:06:26   21593.1      1.58     465.4       0.0                          
    0:06:27   21605.1      1.58     465.2       0.0                          
    0:06:29   21606.9      1.58     465.1       0.0                          
    0:06:31   21610.1      1.58     465.0       0.0                          
    0:06:32   21614.6      1.58     464.9       0.0                          
    0:06:35   21626.3      1.57     464.8       0.0 DP/reg_pipe11/Q_reg[14]/D
    0:06:37   21643.9      1.57     464.7       0.0 DP/reg_pipe11/Q_reg[14]/D
    0:06:39   21661.7      1.57     464.5       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:06:42   21673.1      1.57     464.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U15912 (CLKBUF_X1)
	U15913 (CLKBUF_X1)
	U15914 (CLKBUF_X1)
	U15915 (CLKBUF_X1)
	U15916 (CLKBUF_X1)
	U15917 (CLKBUF_X1)
	U15918 (CLKBUF_X1)
	U15919 (CLKBUF_X1)
	U15920 (CLKBUF_X1)
	U15921 (CLKBUF_X1)
	U15922 (CLKBUF_X1)
	U15923 (CLKBUF_X1)
	U15924 (CLKBUF_X1)
	U15925 (CLKBUF_X1)
	U15926 (CLKBUF_X1)
	U15927 (CLKBUF_X1)
	U15928 (CLKBUF_X1)
	U15929 (CLKBUF_X1)
	U15930 (CLKBUF_X1)
	U15931 (CLKBUF_X1)
	U15932 (CLKBUF_X1)
	U15933 (CLKBUF_X1)
	U15934 (CLKBUF_X1)
	U15935 (CLKBUF_X1)
	U15936 (CLKBUF_X1)
	U15937 (CLKBUF_X1)
	U15938 (CLKBUF_X1)
	U15939 (CLKBUF_X1)
	U15940 (CLKBUF_X1)
	U15941 (CLKBUF_X1)
	U15942 (CLKBUF_X1)
	U15943 (CLKBUF_X1)
	U15945 (CLKBUF_X1)
	U15946 (CLKBUF_X1)
	U15947 (CLKBUF_X1)
	U15948 (CLKBUF_X1)
	U15949 (CLKBUF_X1)
	U15950 (CLKBUF_X1)
	U15951 (CLKBUF_X1)
	U15952 (CLKBUF_X1)
	U15944 (CLKBUF_X1)
	U14002 (BUF_X1)
	U14001 (BUF_X1)
	U14000 (BUF_X1)
	U13999 (BUF_X1)
	U13998 (BUF_X1)
	U13997 (BUF_X1)
	U13996 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.25
  Critical path length = 1.25
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 100 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   22433.1      1.57     690.4     492.9                          
    0:00:11   22450.9      1.43     680.1     493.6 DP/MULT_cr1sw1/add_3494/CLOCK_r_REG352_S60/D
    0:00:13   22481.3      1.40     679.2     493.6 DP/MULT_cr1sw1/add_3494/CLOCK_r_REG352_S60/D
    0:00:16   22500.1      1.39     679.7     493.6 DP/MULT_cr1sw1/add_3494/CLOCK_r_REG295_S39/D
    0:00:18   22529.1      1.38     678.7     494.5 add_2_root_add_0_root_DP/add_259/CLOCK_r_REG0_S1/D
    0:00:21   22549.4      1.38     678.2     494.5 add_2_root_add_0_root_DP/add_259/CLOCK_r_REG0_S1/D
    0:00:23   22579.4      1.37     678.2     494.5 DP/MULT_cr0sw0/add_3494/CLOCK_r_REG386_S64/D
    0:00:25   22602.0      1.37     677.3     495.4 DP/MULT_cp2p2/add_3494/CLOCK_r_REG41_S5/D
    0:00:27   22619.0      1.36     677.2     495.4 DP/MULT_cp2p2/add_3494/CLOCK_r_REG41_S5/D
    0:00:29   22631.3      1.36     677.2     496.3 DP/MULT_cr0sw0/add_3494/CLOCK_r_REG389_S64/D
    0:00:31   22640.6      1.36     677.1     496.3 DP/MULT_cr1sw1/add_3494/CLOCK_r_REG268_S24/D
    0:00:33   22655.8      1.36     677.6     497.1 DP/reg_out/Q_reg[10]/D   
    0:00:35   22665.3      1.36     677.5     497.1 DP/MULT_cp2p2/add_3494/CLOCK_r_REG76_S5/D
    0:00:37   22675.7      1.35     676.8     497.1 DP/MULT_cp3p3/add_3494/CLOCK_r_REG71_S6/D
    0:00:39   22685.0      1.35     676.8     497.1 DP/MULT_cr1sw1/add_3494/CLOCK_r_REG352_S60/D
    0:00:42   22717.5      1.35     676.3     497.1 DP/MULT_cr1sw1/add_3494/CLOCK_r_REG352_S60/D
    0:00:44   22725.2      1.35     676.4     497.1 DP/MULT_cp3p3/add_3494/CLOCK_r_REG45_S6/D
    0:00:46   22734.5      1.35     675.6     497.1 DP/MULT_cr1sw1/add_3494/CLOCK_r_REG352_S60/D
    0:00:48   22753.6      1.35     675.6     497.8 DP/MULT_cp1p1/add_3494/CLOCK_r_REG32_S4/D
    0:00:50   22756.6      1.35     675.5     497.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50   22756.6      1.35     675.5     497.8                          
    0:00:52   22764.5      1.35     675.4       0.0                          
    0:00:54   22765.6      1.35     675.1       0.0                          
    0:00:57   22776.2      1.35     674.6       0.0                          
    0:00:59   22769.6      1.35     674.0       0.0                          
    0:01:01   22770.9      1.35     673.3       0.0                          
    0:01:03   22780.5      1.35     672.6       0.0                          
    0:01:05   22789.8      1.35     671.3       0.0                          
    0:01:07   22797.8      1.35     670.3       0.0                          
    0:01:09   22795.4      1.35     669.6       0.0                          
    0:01:11   22802.6      1.35     668.7       0.0                          
    0:01:13   22803.9      1.35     667.6       0.0                          
    0:01:15   22816.4      1.35     667.0       0.0                          
    0:01:17   22818.5      1.35     666.6       0.0                          
    0:01:19   22828.4      1.35     666.2       0.0                          
    0:01:21   22822.3      1.35     665.6       0.0                          
    0:01:22   22827.3      1.35     665.2       0.0                          
    0:01:24   22841.4      1.35     664.6       0.0                          
    0:01:26   22847.0      1.35     664.3       0.0                          
    0:01:27   22853.9      1.35     663.8       0.0                          
    0:01:29   22869.6      1.35     663.1       0.0                          
    0:01:31   22876.5      1.35     661.7       0.0                          
    0:01:33   22883.2      1.35     661.6       0.0                          
    0:01:35   22887.2      1.35     661.5       0.0                          
    0:01:37   22890.6      1.35     661.2       0.0                          
    0:01:39   22901.5      1.35     660.9       0.0                          
    0:01:41   22909.0      1.35     660.7       0.0                          
    0:01:43   22908.2      1.35     660.4       0.0                          
    0:01:44   22909.5      1.35     660.1       0.0                          
    0:01:46   22907.7      1.35     660.0       0.0                          
    0:01:48   22910.0      1.35     659.7       0.0                          
    0:01:50   22915.6      1.35     659.2       0.0                          
    0:01:52   22918.0      1.35     659.0       0.0                          
    0:01:55   22922.8      1.35     658.8       0.0                          
    0:01:56   22919.9      1.35     658.7       0.0                          
    0:01:58   22921.8      1.35     658.6       0.0                          
    0:02:00   22927.1      1.35     658.3       0.0                          
    0:02:02   22931.9      1.35     658.0       0.0                          
    0:02:04   22930.8      1.35     657.9       0.0                          
    0:02:06   22944.9      1.35     658.0       0.0 DP/MULT_cr1sw1/add_3494/CLOCK_r_REG295_S39/D
    0:02:08   22952.9      1.34     658.3       0.0 DP/MULT_cr1sw1/add_3494/CLOCK_r_REG352_S60/D
    0:02:11   22953.7      1.34     658.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 53 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA15_iir_filter_area.txt

sent 30 bytes  received 446 bytes  317.33 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA15_iir_filter_timing.txt

sent 30 bytes  received 1,023 bytes  2,106.00 bytes/sec
total size is 3,857  speedup is 3.66
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA15_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA15_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,963 bytes  317,328.67 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA15_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Let's go on!

Creating the multipliers with 14 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhhoo              
oooooooooooooohfffffffffffffhhoo              
  ooooooooooooofffffffffffffoooo              
    oooooooooooohfffffffffhhoooo              
      oooooooooohfffffffffhhoooo              
        ooooooooofffffffffoooooo              
          ooooooooffffffhhoooooo              
            ooooooffffffhhoooooo              
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffff              
oooooooohfffffffffffffffffffffff              
  ooooooofffffffffffffffffffffff              
    oooooohffffffffffffffffffffh              
      oooohffffffffffffffffffffh              
        oooffffffffffffffffffffo              
          oohffffffffffffffffhoo              
            hffffffffffffffffhoo              
             ffffffffffffffffo o              




oooohfffffffffffffffffffffffffff              
oooohfffffffffffffffffffffffffff              
  ooofffffffffffffffffffffffffff              
    oohfffffffffffffffffffffffho              
      hfffffffffffffffffffffffho              
       fffffffffffffffffffffffoo              




oohffffffffffffffffffffffffffffh              
oohffffffffffffffffffffffffffffh              
  offffffffffffffffffffffffffffo              
   ooooooooooooooooooooooooooooo              




hffffffffffffffffffffffffffffffh              
hffffffffffffffffffffffffffffffh              
 ffffffffffffffffffffffffffffffo              




oooooooooooooohfffffffffffffhhoo              
oooooooooooooohfffffffffffffhhoo              
  ooooooooooooofffffffffffffoooo              
    oooooooooooohfffffffffhhoooo              
      oooooooooohfffffffffhhoooo              
        ooooooooofffffffffoooooo              
          ooooooooffffffhhoooooo              
            ooooooffffffhhoooooo              
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffff              
oooooooohfffffffffffffffffffffff              
  ooooooofffffffffffffffffffffff              
    oooooohffffffffffffffffffffh              
      oooohffffffffffffffffffffh              
        oooffffffffffffffffffffo              
          oohffffffffffffffffhoo              
            hffffffffffffffffhoo              
             ffffffffffffffffo o              




oooohfffffffffffffffffffffffffff              
oooohfffffffffffffffffffffffffff              
  ooofffffffffffffffffffffffffff              
    oohfffffffffffffffffffffffho              
      hfffffffffffffffffffffffho              
       fffffffffffffffffffffffoo              




oohffffffffffffffffffffffffffffh              
oohffffffffffffffffffffffffffffh              
  offffffffffffffffffffffffffffo              
   ooooooooooooooooooooooooooooo              




hffffffffffffffffffffffffffffffh              
hffffffffffffffffffffffffffffffh              
 ffffffffffffffffffffffffffffffo              


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 15 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffhho               
oooooooooooooohfffffffffffffhho               
  ooooooooooooofffffffffffffooo               
    oooooooooooohfffffffffhhooo               
      oooooooooohfffffffffhhooo               
        ooooooooofffffffffooooo               
          ooooooooffffffhhooooo               
            ooooooffffffhhooooo               
              ooooffffffoooooo                
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohffffffffffffffffffffff               
oooooooohffffffffffffffffffffff               
  oooooooffffffffffffffffffffff               
    oooooohfffffffffffffffffffo               
      oooohfffffffffffffffffffo               
        ooofffffffffffffffffffo               
          oohfffffffffffffffhoo               
            hfffffffffffffffhoo               
             fffffffffffffffoo                




oooohffffffffffffffffffffffffff               
oooohffffffffffffffffffffffffff               
  oooffffffffffffffffffffffffff               
    oohffffffffffffffffffffffho               
      hffffffffffffffffffffffho               
       ffffffffffffffffffffffoo               




oohfffffffffffffffffffffffffffh               
oohfffffffffffffffffffffffffffh               
  offfffffffffffffffffffffffffo               
   oooooooooooooooooooooooooooo               




hfffffffffffffffffffffffffffffh               
hfffffffffffffffffffffffffffffh               
 fffffffffffffffffffffffffffffo               




oooooooooooooohfffffffffffffhho               
oooooooooooooohfffffffffffffhho               
  ooooooooooooofffffffffffffooo               
    oooooooooooohfffffffffhhooo               
      oooooooooohfffffffffhhooo               
        ooooooooofffffffffooooo               
          ooooooooffffffhhooooo               
            ooooooffffffhhooooo               
              ooooffffffoooooo                
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohffffffffffffffffffffff               
oooooooohffffffffffffffffffffff               
  oooooooffffffffffffffffffffff               
    oooooohfffffffffffffffffffo               
      oooohfffffffffffffffffffo               
        ooofffffffffffffffffffo               
          oohfffffffffffffffhoo               
            hfffffffffffffffhoo               
             fffffffffffffffoo                




oooohffffffffffffffffffffffffff               
oooohffffffffffffffffffffffffff               
  oooffffffffffffffffffffffffff               
    oohffffffffffffffffffffffho               
      hffffffffffffffffffffffho               
       ffffffffffffffffffffffoo               




oohfffffffffffffffffffffffffffh               
oohfffffffffffffffffffffffffffh               
  offfffffffffffffffffffffffffo               
   oooooooooooooooooooooooooooo               




hfffffffffffffffffffffffffffffh               
hfffffffffffffffffffffffffffffh               
 fffffffffffffffffffffffffffffo               


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 16 LSBs of the tree which won't be elaborated.

sending incremental file list
mbeDadda_mult.vhd

sent 1,250 bytes  received 706 bytes  3,912.00 bytes/sec
total size is 76,556  speedup is 39.14
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,273 bytes  received 706 bytes  3,958.00 bytes/sec
total size is 77,064  speedup is 38.94

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 389 instances of design 'halfAdder'.
  Uniquified 182 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (623 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 74 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:44    3643.9      1.51      81.5       0.0                          
    0:00:46    3258.5      1.52      81.5       0.0                          
    0:00:46    3256.6      1.52      81.4       0.0                          
    0:00:46    3256.6      1.52      81.4       0.0                          
    0:00:47    3256.6      1.52      81.4       0.0                          
    0:00:47    3256.6      1.52      81.4       0.0                          
    0:00:47    3256.6      1.52      81.4       0.0                          
    0:00:47    3256.6      1.52      81.4       0.0                          
    0:00:47    3256.6      1.52      81.4       0.0                          
    0:00:47    3256.6      1.52      81.4       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47    3256.6      1.52      81.4       0.0                          
    0:00:48    3270.2      1.50      81.1       0.0 p_reg_out/Q_reg[23]/D    
    0:00:50    3289.1      1.49      80.8       0.0 p_reg_out/Q_reg[22]/D    
    0:00:52    3306.6      1.48      80.7       0.0 p_reg_out/Q_reg[22]/D    
    0:00:54    3317.3      1.48      80.6       0.0 p_reg_out/Q_reg[22]/D    
    0:00:55    3341.2      1.47      80.4       0.0 p_reg_out/Q_reg[22]/D    
    0:00:57    3360.9      1.46      80.2       0.0 p_reg_out/Q_reg[21]/D    
    0:00:59    3372.3      1.46      80.1       0.0                          
    0:01:01    3383.8      1.45      80.1       0.0                          
    0:01:04    3373.4      1.46      80.1       0.0                          
    0:01:05    3377.7      1.46      80.0       0.0                          
    0:01:06    3383.0      1.46      80.1       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:06    3383.0      1.46      80.1       0.0                          
    0:01:06    3383.0      1.46      80.1       0.0                          
    0:01:07    3356.1      1.46      80.1       0.0                          
    0:01:07    3348.1      1.46      80.1       0.0                          
    0:01:07    3346.3      1.46      80.1       0.0                          
    0:01:07    3346.3      1.46      80.1       0.0                          
    0:01:07    3346.3      1.46      80.1       0.0                          
    0:01:07    3346.3      1.46      80.1       0.0                          
    0:01:07    3346.3      1.46      80.1       0.0                          
    0:01:07    3343.9      1.46      80.1       0.0                          
    0:01:07    3343.9      1.46      80.1       0.0                          
    0:01:07    3343.9      1.46      80.1       0.0                          
    0:01:07    3343.9      1.46      80.1       0.0                          
    0:01:07    3343.9      1.46      80.1       0.0                          
    0:01:07    3343.9      1.46      80.1       0.0                          
    0:01:08    3353.5      1.45      80.0       0.0 p_reg_out/Q_reg[17]/D    
    0:01:10    3358.0      1.45      80.0       0.0 p_reg_out/Q_reg[19]/D    
    0:01:12    3366.2      1.45      79.9       0.0 p_reg_out/Q_reg[22]/D    
    0:01:13    3339.4      1.45      80.1       0.0                          
    0:01:15    3352.1      1.44      80.1       0.0                          
    0:01:16    3357.5      1.44      80.1       0.0 p_reg_out/Q_reg[21]/D    
    0:01:18    3360.6      1.44      80.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 6 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA16_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 459 bytes  978.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA16_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,021 bytes  2,102.00 bytes/sec
total size is 3,988  speedup is 3.79
receiving incremental file list
C0DrightA16_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,353 bytes  340,109.43 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA16_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA16_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  476,167.60 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10223720 bytes of memory
#          Process time 342.36 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2334 instances of design 'halfAdder'.
  Uniquified 1092 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3746 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 445 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)
  Mapping Optimization (Phase 59)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:07   28154.2      1.86     537.4     103.1                          
    0:04:21   19995.0      1.90     499.6       0.0                          
    0:04:25   19943.1      1.82     496.5       0.0                          
    0:04:26   19943.3      1.82     495.4       0.0                          
    0:04:26   19944.1      1.79     494.3       0.0                          
    0:04:27   19946.0      1.79     494.1       0.0                          
    0:04:27   19949.2      1.79     494.0       0.0                          
    0:04:28   19950.5      1.79     493.1       0.0                          
    0:04:28   19949.2      1.79     493.2       0.0                          
    0:04:29   19950.3      1.78     492.7       0.0                          
    0:04:29   19953.7      1.78     492.4       0.0                          
    0:04:30   19954.8      1.78     491.8       0.0                          
    0:04:30   19954.3      1.77     491.7       0.0                          
    0:04:30   19953.7      1.77     491.4       0.0                          
    0:04:31   19955.9      1.77     491.0       0.0                          
    0:04:31   19958.0      1.76     490.9       0.0                          
    0:04:31   19958.0      1.76     490.9       0.0                          
    0:04:31   19958.0      1.76     490.9       0.0                          
    0:04:32   19958.0      1.76     490.9       0.0                          
    0:04:32   19958.0      1.76     490.9       0.0                          
    0:04:32   19958.0      1.76     490.9       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:32   19958.0      1.76     490.9       0.0                          
    0:04:36   20033.5      1.71     485.4       9.7 DP/reg_ret1/Q_reg[16]/D  
    0:04:39   20083.3      1.69     482.8      14.4 DP/reg_pipe12/Q_reg[15]/D
    0:04:41   20111.5      1.68     481.6       9.7 DP/reg_pipe11/Q_reg[21]/D
    0:04:44   20158.3      1.67     480.0       9.7 DP/reg_pipe12/Q_reg[19]/D
    0:04:46   20183.8      1.66     478.6      12.5 DP/reg_pipe10/Q_reg[23]/D
    0:04:49   20205.1      1.65     478.0      12.5 DP/reg_pipe12/Q_reg[15]/D
    0:04:51   20229.8      1.64     477.1      14.7 DP/reg_pipe10/Q_reg[21]/D
    0:04:53   20256.4      1.64     476.2       5.0 DP/reg_pipe13/Q_reg[19]/D
    0:04:55   20275.3      1.63     475.5      17.9 DP/reg_ret1/Q_reg[17]/D  
    0:04:58   20294.7      1.63     474.9      17.9 DP/reg_ret0/Q_reg[20]/D  
    0:05:00   20319.2      1.62     474.6       5.0 DP/reg_pipe10/Q_reg[23]/D
    0:05:02   20338.1      1.62     473.9       5.0 DP/reg_pipe12/Q_reg[19]/D
    0:05:05   20363.1      1.61     473.1       5.0 DP/reg_pipe13/Q_reg[5]/D 
    0:05:07   20382.8      1.61     472.6       5.0 DP/reg_pipe10/Q_reg[23]/D
    0:05:09   20400.3      1.61     472.1      15.2 DP/reg_pipe13/Q_reg[19]/D
    0:05:12   20407.3      1.60     471.9      15.2 DP/reg_ret0/Q_reg[20]/D  
    0:05:14   20416.8      1.60     471.7      15.2 DP/reg_ret1/Q_reg[14]/D  
    0:05:16   20441.3      1.60     471.5      15.2 DP/reg_pipe12/Q_reg[19]/D
    0:05:18   20471.6      1.60     471.2      12.9 DP/reg_ret1/Q_reg[18]/D  
    0:05:22   20470.3      1.60     471.0      22.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:23   20464.4      1.60     471.0      22.5                          
    0:05:25   20471.6      1.60     471.0       0.0                          
    0:05:27   20478.8      1.60     470.4       0.0                          
    0:05:29   20494.2      1.60     470.1       0.0                          
    0:05:32   20508.1      1.60     469.7       0.0                          
    0:05:34   20515.5      1.60     469.3       0.0                          
    0:05:36   20525.4      1.60     468.9       0.0                          
    0:05:38   20543.7      1.60     468.6       0.0                          
    0:05:40   20548.0      1.59     468.4       0.0                          
    0:05:42   20548.5      1.59     468.2       0.0                          
    0:05:44   20557.8      1.59     467.8       0.0                          
    0:05:45   20568.2      1.59     467.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:45   20568.2      1.59     467.6       0.0                          
    0:05:45   20568.2      1.59     467.6       0.0                          
    0:05:48   20317.3      1.59     467.6       0.0                          
    0:05:49   20267.6      1.59     467.3       0.0                          
    0:05:50   20256.4      1.59     467.3       0.0                          
    0:05:50   20255.9      1.59     467.2       0.0                          
    0:05:50   20255.9      1.59     467.2       0.0                          
    0:05:50   20255.9      1.59     467.2       0.0                          
    0:05:50   20255.9      1.59     467.2       0.0                          
    0:05:50   20213.1      1.60     467.5       0.0                          
    0:05:51   20203.5      1.60     467.5       0.0                          
    0:05:51   20203.0      1.60     467.5       0.0                          
    0:05:51   20203.0      1.60     467.5       0.0                          
    0:05:51   20203.0      1.60     467.5       0.0                          
    0:05:51   20203.0      1.60     467.5       0.0                          
    0:05:51   20203.0      1.60     467.5       0.0                          
    0:05:51   20203.0      1.60     467.5       0.0                          
    0:05:53   20230.4      1.58     467.0       0.0 DP/reg_pipe11/Q_reg[6]/D 
    0:05:56   20253.5      1.58     466.5       0.0 DP/reg_pipe11/Q_reg[16]/D
    0:05:58   20278.2      1.57     466.4       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:06:00   20301.7      1.57     466.1       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:06:02   20323.5      1.57     465.8       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:06:04   20351.9      1.56     465.7       0.0 DP/reg_pipe11/Q_reg[6]/D 
    0:06:06   20370.0      1.56     465.3       0.0 DP/reg_pipe11/Q_reg[21]/D
    0:06:08   20387.6      1.56     465.1       0.0 DP/reg_pipe11/Q_reg[16]/D
    0:06:10   20409.6      1.56     464.9       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:06:12   20427.2      1.56     464.8       0.0 DP/reg_pipe12/Q_reg[12]/D
    0:06:15   20409.9      1.56     464.7       0.0                          
    0:06:16   20411.8      1.56     464.6       0.0                          
    0:06:18   20420.3      1.56     464.5       0.0                          
    0:06:20   20424.8      1.56     464.4       0.0                          
    0:06:21   20430.9      1.56     464.3       0.0                          
    0:06:23   20437.8      1.56     464.1       0.0                          
    0:06:25   20446.9      1.56     464.0       0.0                          
    0:06:26   20450.3      1.56     463.8       0.0                          
    0:06:28   20454.9      1.56     463.6       0.0                          
    0:06:30   20467.4      1.55     463.0       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:06:32   20484.1      1.55     462.9       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:06:34   20496.9      1.55     462.8       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:06:36   20515.8      1.55     462.7       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:06:38   20531.7      1.55     462.6       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:06:40   20534.7      1.55     462.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U15420 (CLKBUF_X1)
	U15421 (CLKBUF_X1)
	U15422 (CLKBUF_X1)
	U15423 (CLKBUF_X1)
	U15424 (CLKBUF_X1)
	U15425 (CLKBUF_X1)
	U15426 (CLKBUF_X1)
	U15427 (CLKBUF_X1)
	U15428 (CLKBUF_X1)
	U15429 (CLKBUF_X1)
	U15430 (CLKBUF_X1)
	U15431 (CLKBUF_X1)
	U15432 (CLKBUF_X1)
	U15433 (CLKBUF_X1)
	U15434 (CLKBUF_X1)
	U15435 (CLKBUF_X1)
	U15436 (CLKBUF_X1)
	U15437 (CLKBUF_X1)
	U15438 (CLKBUF_X1)
	U15439 (CLKBUF_X1)
	U15440 (CLKBUF_X1)
	U15441 (CLKBUF_X1)
	U15442 (CLKBUF_X1)
	U15443 (CLKBUF_X1)
	U15444 (CLKBUF_X1)
	U15445 (CLKBUF_X1)
	U15446 (CLKBUF_X1)
	U15447 (CLKBUF_X1)
	U15448 (CLKBUF_X1)
	U15449 (CLKBUF_X1)
	U15450 (CLKBUF_X1)
	U15451 (CLKBUF_X1)
	U15452 (CLKBUF_X1)
	U15453 (CLKBUF_X1)
	U15454 (CLKBUF_X1)
	U15455 (CLKBUF_X1)
	U15456 (CLKBUF_X1)
	U15457 (CLKBUF_X1)
	U15458 (CLKBUF_X1)
	U15459 (CLKBUF_X1)
	U15460 (CLKBUF_X1)
	U14602 (BUF_X1)
	U14601 (BUF_X1)
	U14600 (BUF_X1)
	U14599 (BUF_X1)
	U14598 (BUF_X1)
	U14597 (BUF_X1)
	U14596 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.24
  Critical path length = 1.24
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 94 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   21368.3      1.51     707.3     512.7                          
    0:00:10   21412.2      1.38     699.8     512.6 DP/MULT_b0p0/add_3438/CLOCK_r_REG17_S3/SE
    0:00:12   21425.8      1.37     698.1     512.6 DP/MULT_cp1p1/add_3438/CLOCK_r_REG104_S10/D
    0:00:15   21440.1      1.36     697.7     512.6 DP/MULT_cr1sw1/add_3438/CLOCK_r_REG94_S7/D
    0:00:17   21463.3      1.36     696.4     512.6 DP/MULT_cr0sw0/add_3438/CLOCK_r_REG407_S62/D
    0:00:19   21474.4      1.36     696.2     514.0 DP/MULT_cp1p1/add_3438/CLOCK_r_REG104_S10/D
    0:00:21   21488.5      1.36     695.5     518.2 DP/MULT_cp1p1/add_3438/CLOCK_r_REG104_S10/D
    0:00:23   21500.0      1.35     695.5     519.6 DP/MULT_cp1p1/add_3438/CLOCK_r_REG104_S10/D
    0:00:25   21514.6      1.35     695.2     519.6 DP/MULT_cp3p3/add_3438/CLOCK_r_REG67_S6/D
    0:00:27   21521.8      1.35     695.0     521.0 DP/MULT_cp2p2/add_3438/CLOCK_r_REG28_S5/D
    0:00:29   21533.8      1.35     694.6     522.6 DP/MULT_cp1p1/add_3438/CLOCK_r_REG104_S10/D
    0:00:30   21544.7      1.35     694.4     522.6 DP/MULT_cp3p3/add_3438/CLOCK_r_REG67_S6/D
    0:00:32   21557.4      1.35     694.1     522.6 DP/MULT_cp1p1/add_3438/CLOCK_r_REG104_S10/D
    0:00:34   21565.2      1.34     694.1     521.9 DP/MULT_cp1p1/add_3438/CLOCK_r_REG124_S10/D
    0:00:36   21574.5      1.34     693.8     522.6 DP/MULT_cp1p1/add_3438/CLOCK_r_REG104_S10/D
    0:00:38   21593.1      1.34     693.5     523.3 DP/MULT_cp3p3/add_3438/CLOCK_r_REG67_S6/D
    0:00:40   21596.0      1.34     693.2     523.3 DP/MULT_cp1p1/add_3438/CLOCK_r_REG128_S10/D
    0:00:42   21600.5      1.34     693.1     523.3 DP/MULT_cp3p3/add_3438/CLOCK_r_REG135_S12/D
    0:00:43   21618.4      1.34     693.0     522.6 DP/MULT_cp1p1/add_3438/CLOCK_r_REG104_S10/D
    0:00:46   21627.1      1.34     691.7     521.7                          
    0:00:47   21617.8      1.34     690.3     517.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47   21617.8      1.34     690.3     517.3                          
    0:00:49   21626.6      1.34     690.2       0.0 DP/MULT_cp2p2/add_3438/CLOCK_r_REG38_S5/D
    0:00:51   21629.0      1.34     690.1       0.0 DP/MULT_cp3p3/add_3438/CLOCK_r_REG67_S6/D
    0:00:52   21634.6      1.34     690.1       0.0                          
    0:00:54   21637.2      1.34     689.7       0.0                          
    0:00:56   21635.9      1.34     689.6       0.0                          
    0:00:58   21634.6      1.34     689.2       0.0                          
    0:01:00   21641.0      1.34     687.2       0.0                          
    0:01:01   21647.1      1.34     686.9       0.0                          
    0:01:03   21657.5      1.34     686.3       0.0                          
    0:01:05   21667.6      1.34     684.6       0.0                          
    0:01:07   21675.8      1.34     684.3       0.0                          
    0:01:09   21684.9      1.34     683.3       0.0                          
    0:01:11   21680.9      1.34     682.9       0.0                          
    0:01:13   21684.1      1.34     682.6       0.0                          
    0:01:15   21687.2      1.34     682.2       0.0                          
    0:01:17   21682.5      1.34     681.7       0.0                          
    0:01:19   21691.8      1.34     681.1       0.0                          
    0:01:21   21696.6      1.34     680.8       0.0                          
    0:01:22   21695.0      1.34     680.4       0.0                          
    0:01:24   21705.6      1.34     679.8       0.0                          
    0:01:26   21711.5      1.34     679.0       0.0                          
    0:01:28   21723.4      1.34     678.1       0.0                          
    0:01:30   21734.3      1.34     677.7       0.0                          
    0:01:31   21737.5      1.34     677.7       0.0                          
    0:01:33   21739.6      1.34     677.5       0.0                          
    0:01:35   21740.4      1.34     677.3       0.0                          
    0:01:37   21740.4      1.34     677.1       0.0                          
    0:01:39   21748.7      1.34     676.9       0.0                          
    0:01:41   21748.7      1.34     676.7       0.0                          
    0:01:43   21754.8      1.34     676.5       0.0                          
    0:01:46   21755.1      1.34     676.1       0.0                          
    0:01:47   21756.9      1.34     675.9       0.0                          
    0:01:49   21753.7      1.34     675.9       0.0                          
    0:01:51   21755.9      1.34     675.8       0.0                          
    0:01:53   21749.8      1.34     675.8       0.0                          
    0:01:55   21750.6      1.34     675.6       0.0                          
    0:01:56   21750.8      1.34     675.4       0.0                          
    0:01:58   21761.7      1.34     675.2       0.0                          
    0:02:00   21766.0      1.34     674.9       0.0                          
    0:02:02   21767.6      1.34     674.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 47 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA16_iir_filter_area.txt

sent 30 bytes  received 446 bytes  952.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA16_iir_filter_timing.txt

sent 30 bytes  received 1,006 bytes  690.67 bytes/sec
total size is 4,019  speedup is 3.88
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA16_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA16_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,965 bytes  317,330.00 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA16_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 140 bytes  296.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,989 bytes  received 694 bytes  5,366.00 bytes/sec
total size is 74,056  speedup is 27.60
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 2,062 bytes  received 700 bytes  5,524.00 bytes/sec
total size is 74,564  speedup is 27.00

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.fulladder(structure)
# Loading work.halfadder(behaviour)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 174 instances of design 'fullAdder'.
  Uniquified 363 instances of design 'halfAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (589 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 83 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34    3687.0      1.61      83.5       0.0                          
    0:00:36    3050.8      1.61      83.2       0.0                          
    0:00:36    3046.2      1.60      83.2       0.0                          
    0:00:36    3047.0      1.60      83.2       0.0                          
    0:00:36    3046.8      1.60      83.2       0.0                          
    0:00:36    3047.0      1.60      83.2       0.0                          
    0:00:37    3046.8      1.60      83.2       0.0                          
    0:00:37    3047.0      1.60      83.2       0.0                          
    0:00:37    3046.8      1.60      83.2       0.0                          
    0:00:37    3047.0      1.60      83.2       0.0                          
    0:00:37    3047.0      1.60      83.2       0.0                          
    0:00:37    3047.0      1.60      83.2       0.0                          
    0:00:37    3047.0      1.60      83.2       0.0                          
    0:00:37    3047.0      1.60      83.2       0.0                          
    0:00:37    3047.0      1.60      83.2       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37    3047.0      1.60      83.2       0.0                          
    0:00:39    3075.8      1.57      82.3       0.0 p_reg_out/Q_reg[19]/D    
    0:00:42    3099.7      1.54      81.8       0.0                          
    0:00:45    3092.5      1.54      81.6       0.0 p_reg_out/Q_reg[23]/D    
    0:00:47    3104.5      1.52      81.4       0.0 p_reg_out/Q_reg[23]/D    
    0:00:49    3127.1      1.51      81.3       0.0 p_reg_out/Q_reg[17]/D    
    0:00:50    3143.3      1.51      81.2       0.0 p_reg_out/Q_reg[23]/D    
    0:00:52    3153.4      1.50      81.0       0.0 p_reg_out/Q_reg[23]/D    
    0:00:54    3164.1      1.49      80.9       0.0 p_reg_out/Q_reg[23]/D    
    0:00:56    3179.8      1.49      80.7       0.0 p_reg_out/Q_reg[23]/D    
    0:00:58    3182.2      1.49      80.7       0.0                          
    0:00:59    3190.7      1.49      80.5       0.0                          
    0:01:00    3190.9      1.48      80.4       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:00    3190.9      1.48      80.4       0.0                          
    0:01:00    3190.9      1.48      80.4       0.0                          
    0:01:00    3156.9      1.49      80.5       0.0                          
    0:01:00    3148.1      1.49      80.5       0.0                          
    0:01:00    3147.3      1.49      80.5       0.0                          
    0:01:00    3146.8      1.49      80.5       0.0                          
    0:01:00    3146.8      1.49      80.5       0.0                          
    0:01:00    3146.8      1.49      80.5       0.0                          
    0:01:00    3146.8      1.49      80.5       0.0                          
    0:01:00    3135.9      1.49      80.4       0.0                          
    0:01:01    3135.1      1.49      80.4       0.0                          
    0:01:01    3135.1      1.49      80.4       0.0                          
    0:01:01    3135.1      1.49      80.4       0.0                          
    0:01:01    3135.1      1.49      80.4       0.0                          
    0:01:01    3135.1      1.49      80.4       0.0                          
    0:01:01    3135.1      1.49      80.4       0.0                          
    0:01:02    3142.5      1.48      80.3       0.0 p_reg_out/Q_reg[23]/D    
    0:01:04    3161.1      1.47      80.3       0.0 p_reg_out/Q_reg[23]/D    
    0:01:05    3166.5      1.47      80.2       0.0 p_reg_out/Q_reg[11]/D    
    0:01:07    3178.2      1.46      80.1       0.0 p_reg_out/Q_reg[22]/D    
    0:01:09    3199.2      1.46      80.0       0.0 p_reg_out/Q_reg[22]/D    
    0:01:11    3206.1      1.46      79.9       0.0                          
    0:01:12    3182.2      1.45      79.9       0.0                          
    0:01:14    3186.7      1.45      79.8       0.0                          
    0:01:15    3188.3      1.45      79.8       0.0 p_reg_out/Q_reg[19]/D    
    0:01:17    3194.9      1.45      79.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 5 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA17_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  326.67 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA17_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,029 bytes  2,118.00 bytes/sec
total size is 4,215  speedup is 3.98
receiving incremental file list
C0DrightA17_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,473 bytes  476,201.20 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA17_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA17_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  476,167.60 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.fulladder(structure)
# Loading work.halfadder(behaviour)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 10223720 bytes of memory
#          Process time 333.32 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 1044 instances of design 'fullAdder'.
  Uniquified 2178 instances of design 'halfAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3542 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 499 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:48   27262.3      1.75     517.1      80.6                          
    0:04:02   20115.2      1.81     488.5      13.9                          
    0:04:06   20067.0      1.77     486.6      37.6                          
    0:04:07   20068.6      1.77     486.5      12.4                          
    0:04:07   20069.4      1.75     485.7      12.4                          
    0:04:07   20069.2      1.74     485.4      12.4                          
    0:04:08   20070.8      1.73     485.0      12.4                          
    0:04:08   20070.5      1.73     485.0      12.4                          
    0:04:09   20070.5      1.73     485.0      12.4                          
    0:04:09   20070.5      1.73     485.0      12.4                          
    0:04:10   20070.5      1.73     485.0      12.4                          
    0:04:10   20070.5      1.73     485.0      12.4                          
    0:04:10   20070.5      1.73     485.0      12.4                          
    0:04:10   20070.5      1.73     485.0      12.4                          
    0:04:10   20073.4      1.73     485.1       0.0                          
    0:04:10   20073.4      1.73     485.1       0.0                          
    0:04:10   20073.4      1.73     485.1       0.0                          
    0:04:10   20073.4      1.73     485.1       0.0                          
    0:04:12   20132.7      1.69     481.3       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:12   20132.7      1.69     481.3       0.0                          
    0:04:15   20167.1      1.67     479.4       0.0 DP/reg_pipe11/Q_reg[15]/D
    0:04:18   20206.2      1.66     477.8       0.0 DP/reg_pipe13/Q_reg[13]/D
    0:04:20   20247.7      1.65     476.5       3.3 DP/reg_pipe12/Q_reg[14]/D
    0:04:22   20288.1      1.64     475.3       3.3 DP/reg_pipe10/Q_reg[23]/D
    0:04:25   20308.6      1.63     474.4       3.3 DP/reg_ret1/Q_reg[8]/D   
    0:04:27   20333.6      1.63     474.0       3.3 DP/reg_pipe12/Q_reg[14]/D
    0:04:29   20351.1      1.62     473.0       3.3 DP/reg_pipe13/Q_reg[13]/D
    0:04:32   20363.1      1.62     472.5       5.3 DP/reg_ret1/Q_reg[8]/D   
    0:04:34   20383.6      1.61     472.2       5.3 DP/reg_ret0/Q_reg[12]/D  
    0:04:36   20417.9      1.61     471.7       5.3 DP/reg_pipe11/Q_reg[15]/D
    0:04:39   20444.2      1.61     471.2       5.3 DP/reg_ret0/Q_reg[14]/D  
    0:04:41   20466.3      1.60     470.7       5.3 DP/reg_pipe13/Q_reg[12]/D
    0:04:43   20475.9      1.60     470.4       5.3 DP/reg_pipe11/Q_reg[15]/D
    0:04:45   20499.3      1.60     469.9       2.0 DP/reg_pipe13/Q_reg[21]/D
    0:04:47   20516.8      1.60     469.7       2.0 DP/reg_pipe11/Q_reg[15]/D
    0:04:49   20532.3      1.59     469.5       2.0 DP/reg_pipe13/Q_reg[23]/D
    0:04:52   20548.0      1.59     469.1       2.0 DP/reg_pipe12/Q_reg[15]/D
    0:04:54   20561.8      1.59     468.8       2.0 DP/reg_ret0/Q_reg[12]/D  
    0:04:56   20575.9      1.58     468.2       4.2 DP/reg_pipe10/Q_reg[17]/D
    0:04:57   20596.9      1.58     467.9       4.2 DP/reg_pipe12/Q_reg[22]/D
    0:04:59   20602.8      1.58     467.8       4.2 DP/reg_pipe10/Q_reg[17]/D
    0:05:01   20609.4      1.58     467.6       4.2 DP/reg_ret0/Q_reg[18]/D  
    0:05:03   20629.4      1.58     467.4       4.2 DP/reg_ret0/Q_reg[18]/D  
    0:05:05   20643.5      1.58     467.2       4.2 DP/reg_pipe12/Q_reg[23]/D
    0:05:06   20663.9      1.57     467.0       4.2 DP/reg_ret0/Q_reg[9]/D   
    0:05:08   20672.5      1.57     466.8       4.2 DP/reg_ret1/Q_reg[18]/D  
    0:05:10   20686.8      1.57     466.5       4.2 DP/reg_ret0/Q_reg[18]/D  
    0:05:12   20706.2      1.57     466.4       4.2 DP/reg_ret1/Q_reg[14]/D  
    0:05:15   20700.1      1.57     466.4       4.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:15   20700.1      1.57     466.4       4.2                          
    0:05:17   20702.5      1.57     466.4       0.0                          
    0:05:19   20702.5      1.57     466.0       0.0                          
    0:05:21   20705.7      1.57     465.9       0.0                          
    0:05:23   20719.0      1.57     465.6       0.0                          
    0:05:24   20724.3      1.57     465.3       0.0                          
    0:05:26   20735.2      1.57     464.9       0.0                          
    0:05:28   20737.1      1.57     464.7       0.0                          
    0:05:30   20734.4      1.57     464.6       0.0                          
    0:05:32   20735.2      1.57     464.4       0.0                          
    0:05:34   20734.7      1.57     464.1       0.0                          
    0:05:36   20737.4      1.57     463.9       0.0                          
    0:05:37   20744.0      1.57     463.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:37   20744.0      1.57     463.8       0.0                          
    0:05:37   20744.0      1.57     463.8       0.0                          
    0:05:40   20493.4      1.57     463.6       0.0                          
    0:05:41   20448.0      1.57     463.5       0.0                          
    0:05:41   20438.1      1.57     463.4       0.0                          
    0:05:41   20436.5      1.57     463.4       0.0                          
    0:05:41   20435.4      1.57     463.4       0.0                          
    0:05:41   20435.4      1.57     463.4       0.0                          
    0:05:41   20435.4      1.57     463.4       0.0                          
    0:05:42   20405.4      1.57     463.6       0.0                          
    0:05:42   20402.2      1.57     463.6       0.0                          
    0:05:42   20402.2      1.57     463.6       0.0                          
    0:05:42   20402.2      1.57     463.6       0.0                          
    0:05:42   20402.2      1.57     463.6       0.0                          
    0:05:42   20402.2      1.57     463.6       0.0                          
    0:05:42   20402.2      1.57     463.6       0.0                          
    0:05:44   20419.8      1.56     463.2       0.0 DP/reg_pipe11/Q_reg[15]/D
    0:05:46   20436.0      1.56     462.9       0.0 DP/reg_pipe11/Q_reg[21]/D
    0:05:47   20459.7      1.55     462.6       0.0 DP/reg_pipe10/Q_reg[11]/D
    0:05:49   20478.5      1.55     462.3       0.0 DP/reg_ret1/Q_reg[6]/D   
    0:05:51   20491.6      1.55     462.1       0.0 DP/reg_pipe11/Q_reg[15]/D
    0:05:53   20507.8      1.54     461.9       0.0 DP/reg_pipe11/Q_reg[15]/D
    0:05:55   20519.2      1.54     461.8       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:05:56   20536.5      1.54     461.7       0.0 DP/reg_pipe12/Q_reg[14]/D
    0:05:58   20553.0      1.54     461.6       0.0 DP/reg_pipe10/Q_reg[11]/D
    0:06:01   20562.1      1.54     461.4       0.0                          
    0:06:02   20558.9      1.54     461.3       0.0                          
    0:06:04   20566.9      1.54     461.1       0.0                          
    0:06:06   20576.7      1.54     460.9       0.0                          
    0:06:08   20578.3      1.54     460.9       0.0                          
    0:06:09   20580.4      1.54     460.8       0.0                          
    0:06:11   20583.6      1.54     460.6       0.0                          
    0:06:13   20589.5      1.54     460.4       0.0                          
    0:06:14   20597.2      1.54     460.2       0.0                          
    0:06:16   20592.4      1.54     460.1       0.0                          
    0:06:18   20610.7      1.53     460.0       0.0 DP/reg_pipe10/Q_reg[15]/D
    0:06:19   20611.5      1.53     460.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U14985 (CLKBUF_X1)
	U14986 (CLKBUF_X1)
	U14987 (CLKBUF_X1)
	U14988 (CLKBUF_X1)
	U14989 (CLKBUF_X1)
	U14990 (CLKBUF_X1)
	U14991 (CLKBUF_X1)
	U14992 (CLKBUF_X1)
	U14993 (CLKBUF_X1)
	U14994 (CLKBUF_X1)
	U14995 (CLKBUF_X1)
	U14996 (CLKBUF_X1)
	U14997 (CLKBUF_X1)
	U14998 (CLKBUF_X1)
	U14999 (CLKBUF_X1)
	U15000 (CLKBUF_X1)
	U15001 (CLKBUF_X1)
	U15002 (CLKBUF_X1)
	U15003 (CLKBUF_X1)
	U15004 (CLKBUF_X1)
	U15005 (CLKBUF_X1)
	U15006 (CLKBUF_X1)
	U15007 (CLKBUF_X1)
	U15008 (CLKBUF_X1)
	U15009 (CLKBUF_X1)
	U15010 (CLKBUF_X1)
	U15011 (CLKBUF_X1)
	U15012 (CLKBUF_X1)
	U15013 (CLKBUF_X1)
	U15014 (CLKBUF_X1)
	U15015 (CLKBUF_X1)
	U15016 (CLKBUF_X1)
	U15017 (CLKBUF_X1)
	U15018 (CLKBUF_X1)
	U15019 (CLKBUF_X1)
	U15020 (CLKBUF_X1)
	U15021 (CLKBUF_X1)
	U15022 (CLKBUF_X1)
	U15023 (CLKBUF_X1)
	U15024 (CLKBUF_X1)
	U15025 (CLKBUF_X1)
	U13680 (BUF_X1)
	U13679 (BUF_X1)
	U13678 (BUF_X1)
	U13677 (BUF_X1)
	U13676 (BUF_X1)
	U13675 (BUF_X1)
	U13674 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.22
  Critical path length = 1.22
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 88 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_15'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   21389.1      1.50     691.8     496.4                          
    0:00:09   21406.1      1.38     685.2     496.4 DP/MULT_cr0sw0/add_3301/CLOCK_r_REG408_S66/D
    0:00:12   21433.5      1.36     682.0     497.1 DP/MULT_cp1p1/add_3301/CLOCK_r_REG115_S10/D
    0:00:15   21456.4      1.35     680.6     498.5 DP/MULT_cr0sw0/add_3301/CLOCK_r_REG408_S66/D
    0:00:17   21472.3      1.34     680.2     498.5 DP/MULT_cp2p2/add_3301/CLOCK_r_REG68_S5/D
    0:00:19   21483.2      1.34     679.8     498.6 DP/MULT_cp1p1/add_3301/CLOCK_r_REG115_S10/D
    0:00:21   21487.2      1.34     678.4     498.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21   21487.2      1.34     678.4     498.8                          
    0:00:23   21507.7      1.34     678.3       0.0                          
    0:00:25   21522.1      1.33     677.6       0.0                          
    0:00:28   21522.6      1.33     675.6       0.0                          
    0:00:29   21531.1      1.33     674.8       0.0                          
    0:00:31   21535.4      1.33     672.9       0.0                          
    0:00:33   21537.0      1.33     672.5       0.0                          
    0:00:35   21538.0      1.33     672.2       0.0                          
    0:00:38   21546.8      1.33     671.6       0.0                          
    0:00:40   21556.9      1.33     670.9       0.0                          
    0:00:42   21566.7      1.33     670.3       0.0                          
    0:00:44   21569.7      1.33     669.7       0.0                          
    0:00:46   21571.3      1.33     668.7       0.0                          
    0:00:48   21580.0      1.33     668.3       0.0                          
    0:00:50   21582.7      1.33     667.9       0.0                          
    0:00:51   21586.7      1.33     667.3       0.0                          
    0:00:53   21596.8      1.33     666.9       0.0                          
    0:00:55   21596.3      1.33     666.5       0.0                          
    0:00:57   21597.3      1.33     666.2       0.0                          
    0:00:59   21604.8      1.33     665.6       0.0                          
    0:01:01   21609.0      1.33     664.8       0.0                          
    0:01:03   21622.6      1.33     664.3       0.0                          
    0:01:05   21642.3      1.33     664.0       0.0                          
    0:01:07   21654.5      1.32     663.9       0.0                          
    0:01:08   21670.0      1.32     663.7       0.0                          
    0:01:10   21666.8      1.32     663.5       0.0                          
    0:01:12   21663.8      1.32     663.3       0.0                          
    0:01:13   21666.0      1.32     663.0       0.0                          
    0:01:15   21666.8      1.32     662.8       0.0                          
    0:01:17   21668.4      1.32     662.5       0.0                          
    0:01:19   21669.7      1.32     662.3       0.0                          
    0:01:21   21676.1      1.32     662.2       0.0                          
    0:01:22   21675.8      1.32     662.0       0.0                          
    0:01:24   21676.9      1.32     661.7       0.0                          
    0:01:26   21674.5      1.32     661.6       0.0                          
    0:01:28   21674.5      1.32     661.4       0.0                          
    0:01:30   21679.3      1.32     661.2       0.0                          
    0:01:32   21675.3      1.32     661.1       0.0                          
    0:01:33   21677.4      1.32     660.9       0.0                          
    0:01:35   21685.9      1.32     660.7       0.0                          
    0:01:37   21694.2      1.32     660.7       0.0 DP/MULT_cp1p1/add_3301/CLOCK_r_REG116_S10/D
    0:01:39   21699.2      1.32     660.8       0.0 DP/MULT_cp1p1/add_3301/CLOCK_r_REG115_S10/D
    0:01:41   21707.7      1.32     660.7       0.0 DP/MULT_cp1p1/add_3301/CLOCK_r_REG154_S13/D
    0:01:42   21724.0      1.32     660.9       0.0 DP/MULT_cp1p1/add_3301/CLOCK_r_REG116_S10/D
    0:01:44   21727.1      1.32     660.8       0.0 DP/MULT_cp1p1/add_3301/CLOCK_r_REG117_S10/D
    0:01:46   21739.4      1.31     660.8       0.0 DP/MULT_cp1p1/add_3301/CLOCK_r_REG116_S10/D
    0:01:48   21755.9      1.31     660.5       0.0 DP/MULT_cp1p1/add_3301/CLOCK_r_REG116_S10/D
    0:01:50   21769.7      1.31     660.4       0.0 DP/MULT_cp3p3/add_3301/CLOCK_r_REG45_S6/D
    0:01:52   21775.8      1.31     660.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 41 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA17_iir_filter_area.txt

sent 30 bytes  received 448 bytes  956.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C0DrightA17_iir_filter_timing.txt

sent 30 bytes  received 995 bytes  2,050.00 bytes/sec
total size is 3,867  speedup is 3.77
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA17_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  102.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA17_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,968 bytes  317,332.00 bytes/sec
total size is 1,148,591  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA17_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67


oooooooooooooohfffffffffffffhh                
oooooooooooooohfffffffffffffhh                
  ooooooooooooofffffffffffffoo                
    oooooooooooohfffffffffhhoo                
      oooooooooohfffffffffhhoo                
        ooooooooofffffffffoooo                
          ooooooooffffffhhoooo                
            ooooooffffffhhoooo                
              ooooffffffoooooo                
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffff                
oooooooohfffffffffffffffffffff                
  ooooooofffffffffffffffffffff                
    oooooohffffffffffffffffffh                
      oooohffffffffffffffffffh                
        oooffffffffffffffffffo                
          oohfffffffffffffffho                
            hfffffffffffffffho                
             fffffffffffffffoo                




oooohfffffffffffffffffffffffff                
oooohfffffffffffffffffffffffff                
  ooofffffffffffffffffffffffff                
    oohfffffffffffffffffffffho                
      hfffffffffffffffffffffho                
       fffffffffffffffffffffoo                




oohffffffffffffffffffffffffffh                
oohffffffffffffffffffffffffffh                
  offffffffffffffffffffffffffo                
   ooooooooooooooooooooooooooo                




hffffffffffffffffffffffffffffh                
hffffffffffffffffffffffffffffh                
 ffffffffffffffffffffffffffffo                




oooooooooooooohfffffffffffffhh                
oooooooooooooohfffffffffffffhh                
  ooooooooooooofffffffffffffoo                
    oooooooooooohfffffffffhhoo                
      oooooooooohfffffffffhhoo                
        ooooooooofffffffffoooo                
          ooooooooffffffhhoooo                
            ooooooffffffhhoooo                
              ooooffffffoooooo                
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffff                
oooooooohfffffffffffffffffffff                
  ooooooofffffffffffffffffffff                
    oooooohffffffffffffffffffh                
      oooohffffffffffffffffffh                
        oooffffffffffffffffffo                
          oohfffffffffffffffho                
            hfffffffffffffffho                
             fffffffffffffffoo                




oooohfffffffffffffffffffffffff                
oooohfffffffffffffffffffffffff                
  ooofffffffffffffffffffffffff                
    oohfffffffffffffffffffffho                
      hfffffffffffffffffffffho                
       fffffffffffffffffffffoo                




oohffffffffffffffffffffffffffh                
oohffffffffffffffffffffffffffh                
  offffffffffffffffffffffffffo                
   ooooooooooooooooooooooooooo                




hffffffffffffffffffffffffffffh                
hffffffffffffffffffffffffffffh                
 ffffffffffffffffffffffffffffo                


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 17 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffffo                 
oooooooooooooohfffffffffffffo                 
  ooooooooooooofffffffffffffo                 
    oooooooooooohfffffffffooo                 
      oooooooooohfffffffffooo                 
        ooooooooofffffffffooo                 
          oooooooohfffffooooo                 
            oooooohfffffooooo                 
              ooooofffffooooo                 
                oooooooooooo                  
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohffffffffffffffffffff                 
oooooooohffffffffffffffffffff                 
  oooooooffffffffffffffffffff                 
    oooooohfffffffffffffffffh                 
      oooohfffffffffffffffffh                 
        ooofffffffffffffffffo                 
          oohffffffffffffffho                 
            hffffffffffffffho                 
             ffffffffffffffoo                 




oooohffffffffffffffffffffffff                 
oooohffffffffffffffffffffffff                 
  oooffffffffffffffffffffffff                 
    oohffffffffffffffffffffho                 
      hffffffffffffffffffffho                 
       ffffffffffffffffffffoo                 




oohfffffffffffffffffffffffffh                 
oohfffffffffffffffffffffffffh                 
  offfffffffffffffffffffffffo                 
   oooooooooooooooooooooooooo                 




hfffffffffffffffffffffffffffh                 
hfffffffffffffffffffffffffffh                 
 fffffffffffffffffffffffffffo                 




oooooooooooooohfffffffffffffo                 
oooooooooooooohfffffffffffffo                 
  ooooooooooooofffffffffffffo                 
    oooooooooooohfffffffffooo                 
      oooooooooohfffffffffooo                 
        ooooooooofffffffffooo                 
          oooooooohfffffooooo                 
            oooooohfffffooooo                 
              ooooofffffooooo                 
                oooooooooooo                  
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohffffffffffffffffffff                 
oooooooohffffffffffffffffffff                 
  oooooooffffffffffffffffffff                 
    oooooohfffffffffffffffffh                 
      oooohfffffffffffffffffh                 
        ooofffffffffffffffffo                 
          oohffffffffffffffho                 
            hffffffffffffffho                 
             ffffffffffffffoo                 




oooohffffffffffffffffffffffff                 
oooohffffffffffffffffffffffff                 
  oooffffffffffffffffffffffff                 
    oohffffffffffffffffffffho                 
      hffffffffffffffffffffho                 
       ffffffffffffffffffffoo                 




oohfffffffffffffffffffffffffh                 
oohfffffffffffffffffffffffffh                 
  offfffffffffffffffffffffffo                 
   oooooooooooooooooooooooooo                 




hfffffffffffffffffffffffffffh                 
hfffffffffffffffffffffffffffh                 
 fffffffffffffffffffffffffffo                 


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 18 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffff                  
oooooooooooooohfffffffffffff                  sending incremental file list
mbeDadda_mult.vhd

sent 1,307 bytes  received 670 bytes  1,318.00 bytes/sec
total size is 72,612  speedup is 36.73
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,283 bytes  received 676 bytes  3,918.00 bytes/sec
total size is 73,120  speedup is 37.33

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.fulladder(structure)
# Loading work.halfadder(behaviour)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 167 instances of design 'fullAdder'.
  Uniquified 349 instances of design 'halfAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (568 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 92 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30    3600.0      1.65      84.7       0.0                          
    0:00:32    2872.0      1.64      83.9       0.0                          
    0:00:32    2872.0      1.63      83.7       0.0                          
    0:00:32    2872.0      1.63      83.7       0.0                          
    0:00:32    2872.0      1.63      83.7       0.0                          
    0:00:32    2872.0      1.63      83.7       0.0                          
    0:00:32    2872.0      1.63      83.7       0.0                          
    0:00:32    2872.0      1.63      83.7       0.0                          
    0:00:33    2872.0      1.63      83.7       0.0                          
    0:00:33    2872.0      1.63      83.7       0.0                          
    0:00:33    2872.0      1.63      83.7       0.0                          
    0:00:35    2904.2      1.56      82.5       0.0 p_reg_out/Q_reg[21]/D    
    0:00:35    2909.8      1.55      82.4       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35    2909.8      1.55      82.4       0.0                          
    0:00:37    2921.7      1.53      82.1       0.0 p_reg_out/Q_reg[23]/D    
    0:00:39    2935.6      1.52      81.9       0.0 p_reg_out/Q_reg[21]/D    
    0:00:41    2959.2      1.51      81.5       9.9 p_reg_out/Q_reg[18]/D    
    0:00:42    2977.3      1.50      81.2       9.9 p_reg_out/Q_reg[23]/D    
    0:00:44    2997.8      1.49      81.1       9.9 p_reg_out/Q_reg[18]/D    
    0:00:46    3007.9      1.48      80.9       9.9 p_reg_out/Q_reg[23]/D    
    0:00:47    3017.8      1.48      80.9       9.9 p_reg_out/Q_reg[23]/D    
    0:00:49    3027.1      1.47      80.9       9.9 p_reg_out/Q_reg[23]/D    
    0:00:50    3047.3      1.47      80.7       0.0 p_reg_out/Q_reg[10]/D    
    0:00:52    3063.0      1.46      80.6       0.0 p_reg_out/Q_reg[21]/D    
    0:00:53    3073.6      1.46      80.6       0.0 p_reg_out/Q_reg[21]/D    
    0:00:55    3070.2      1.46      80.2       0.0 p_reg_out/Q_reg[7]/D     
    0:00:57    3075.0      1.46      80.1       0.0 p_reg_out/Q_reg[23]/D    
    0:01:00    3074.7      1.46      80.0       0.0                          
    0:01:01    3082.1      1.45      79.9       0.0                          
    0:01:02    3094.1      1.45      79.9       0.0                          
    0:01:04    3100.8      1.45      79.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04    3100.8      1.45      79.9       0.0                          
    0:01:04    3100.8      1.45      79.9       0.0                          
    0:01:04    3063.5      1.45      79.9       0.0                          
    0:01:04    3050.0      1.45      79.9       0.0                          
    0:01:04    3047.3      1.45      79.9       0.0                          
    0:01:04    3047.3      1.45      79.9       0.0                          
    0:01:04    3047.3      1.45      79.9       0.0                          
    0:01:04    3047.3      1.45      79.9       0.0                          
    0:01:04    3047.3      1.45      79.9       0.0                          
    0:01:04    3041.4      1.45      80.0       0.0                          
    0:01:04    3040.1      1.45      80.0       0.0                          
    0:01:04    3040.1      1.45      80.0       0.0                          
    0:01:04    3040.1      1.45      80.0       0.0                          
    0:01:04    3040.1      1.45      80.0       0.0                          
    0:01:04    3040.1      1.45      80.0       0.0                          
    0:01:04    3040.1      1.45      80.0       0.0                          
    0:01:06    3048.9      1.45      80.3       0.0                          
    0:01:08    3029.7      1.45      80.3       0.0                          
    0:01:09    3030.8      1.45      80.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 4 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA18_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  980.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA18_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,026 bytes  2,112.00 bytes/sec
total size is 3,988  speedup is 3.78
receiving incremental file list
C0DrightA18_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,380 bytes  340,117.14 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA18_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA18_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  340,119.71 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.fulladder(structure)
# Loading work.halfadder(behaviour)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 9961576 bytes of memory
#          Process time 325.89 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 1002 instances of design 'fullAdder'.
  Uniquified 2094 instances of design 'halfAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3416 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 553 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:43   26081.8      1.73     514.5      81.3                          
    0:03:56   19347.8      1.81     485.7      28.8                          
    0:04:00   19300.4      1.74     482.8       3.6                          
    0:04:01   19302.6      1.72     482.0       3.6                          
    0:04:01   19303.9      1.72     481.7       3.6                          
    0:04:02   19306.5      1.72     481.3       3.6                          
    0:04:02   19307.1      1.70     480.7       3.6                          
    0:04:03   19306.5      1.70     480.4       3.6                          
    0:04:03   19307.9      1.69     480.0       3.6                          
    0:04:04   19310.3      1.69     479.6       3.6                          
    0:04:04   19310.5      1.69     479.5       3.6                          
    0:04:04   19310.5      1.69     479.5       3.6                          
    0:04:05   19310.5      1.69     479.5       3.6                          
    0:04:05   19310.5      1.69     479.5       3.6                          
    0:04:05   19312.1      1.69     479.5       0.0                          
    0:04:05   19312.1      1.69     479.5       0.0                          
    0:04:05   19312.1      1.69     479.5       0.0                          
    0:04:05   19312.1      1.69     479.5       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:05   19312.1      1.69     479.5       0.0                          
    0:04:08   19374.1      1.66     476.4       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:04:11   19410.6      1.65     474.8       1.5 DP/reg_pipe10/Q_reg[16]/D
    0:04:13   19451.8      1.64     473.9       1.5 DP/reg_pipe13/Q_reg[23]/D
    0:04:15   19470.1      1.63     473.3       1.5 DP/reg_pipe10/Q_reg[23]/D
    0:04:18   19505.0      1.62     472.0       1.5 DP/reg_pipe12/Q_reg[16]/D
    0:04:20   19530.5      1.62     471.2       1.5 DP/reg_ret1/Q_reg[13]/D  
    0:04:23   19559.5      1.61     470.5       1.5 DP/reg_pipe10/Q_reg[23]/D
    0:04:25   19592.0      1.61     470.0       0.0 DP/reg_ret0/Q_reg[21]/D  
    0:04:27   19619.1      1.60     469.6       0.0 DP/reg_ret0/Q_reg[21]/D  
    0:04:29   19641.7      1.60     469.2       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:04:31   19662.7      1.60     468.8       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:04:33   19678.9      1.59     468.5       0.0 DP/reg_pipe12/Q_reg[16]/D
    0:04:36   19675.5      1.59     468.5       0.0 DP/reg_pipe13/Q_reg[10]/D
    0:04:38   19692.0      1.59     468.2       0.0 DP/reg_pipe12/Q_reg[23]/D
    0:04:41   19710.9      1.59     467.8       0.0 DP/reg_pipe12/Q_reg[16]/D
    0:04:43   19728.2      1.58     467.4       0.0 DP/reg_pipe12/Q_reg[16]/D
    0:04:45   19738.8      1.58     467.3       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:04:47   19754.0      1.58     466.9       0.0 DP/reg_pipe12/Q_reg[21]/D
    0:04:50   19757.9      1.58     466.7       0.0                          
    0:04:51   19767.8      1.58     466.4       0.0                          
    0:04:54   19776.0      1.58     466.0       0.0                          
    0:04:55   19789.1      1.58     465.6       0.0                          
    0:04:58   19797.6      1.58     465.1       0.0                          
    0:05:00   19800.2      1.58     464.8       0.0                          
    0:05:02   19811.9      1.58     464.4       0.0                          
    0:05:04   19806.6      1.58     464.0       0.0                          
    0:05:05   19807.2      1.58     463.8       0.0                          
    0:05:07   19799.7      1.58     463.5       0.0                          
    0:05:08   19797.3      1.58     463.4       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:08   19797.3      1.58     463.4       0.0                          
    0:05:09   19797.3      1.58     463.4       0.0                          
    0:05:12   19537.2      1.58     463.2       0.0                          
    0:05:12   19461.6      1.58     463.2       0.0                          
    0:05:13   19451.2      1.58     463.2       0.0                          
    0:05:13   19450.2      1.58     463.2       0.0                          
    0:05:13   19450.2      1.58     463.2       0.0                          
    0:05:13   19450.2      1.58     463.2       0.0                          
    0:05:13   19450.2      1.58     463.2       0.0                          
    0:05:14   19409.8      1.58     462.9       0.0                          
    0:05:14   19407.4      1.58     462.9       0.0                          
    0:05:14   19407.4      1.58     462.9       0.0                          
    0:05:14   19407.4      1.58     462.9       0.0                          
    0:05:14   19407.4      1.58     462.9       0.0                          
    0:05:14   19407.4      1.58     462.9       0.0                          
    0:05:14   19407.4      1.58     462.9       0.0                          
    0:05:16   19431.6      1.57     462.8       0.0 DP/reg_pipe10/Q_reg[13]/D
    0:05:18   19451.8      1.56     462.4       0.0 DP/reg_pipe10/Q_reg[23]/D
    0:05:20   19477.8      1.56     462.0       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:05:23   19496.5      1.55     461.5       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:05:25   19519.3      1.55     461.0       0.0 DP/reg_pipe10/Q_reg[23]/D
    0:05:27   19544.3      1.55     460.9       0.0 DP/reg_ret0/Q_reg[22]/D  
    0:05:29   19557.4      1.55     460.6       0.0 DP/reg_pipe10/Q_reg[23]/D
    0:05:31   19577.3      1.54     460.5       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:05:33   19598.1      1.54     460.2       0.0                          
    0:05:35   19572.5      1.54     460.1       0.0                          
    0:05:36   19572.8      1.54     459.9       0.0                          
    0:05:38   19580.5      1.54     459.7       0.0                          
    0:05:40   19595.2      1.54     459.5       0.0                          
    0:05:42   19598.6      1.54     459.4       0.0                          
    0:05:44   19604.2      1.54     459.1       0.0                          
    0:05:46   19607.7      1.54     459.1       0.0                          
    0:05:47   19622.0      1.54     459.0       0.0                          
    0:05:49   19627.9      1.54     458.9       0.0 DP/reg_pipe13/Q_reg[23]/D
    0:05:52   19639.6      1.53     458.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U14162 (CLKBUF_X1)
	U14163 (CLKBUF_X1)
	U14164 (CLKBUF_X1)
	U14165 (CLKBUF_X1)
	U14166 (CLKBUF_X1)
	U14167 (CLKBUF_X1)
	U14168 (CLKBUF_X1)
	U14169 (CLKBUF_X1)
	U14170 (CLKBUF_X1)
	U14171 (CLKBUF_X1)
	U14172 (CLKBUF_X1)
	U14173 (CLKBUF_X1)
	U14174 (CLKBUF_X1)
	U14175 (CLKBUF_X1)
	U14176 (CLKBUF_X1)
	U14177 (CLKBUF_X1)
	U14178 (CLKBUF_X1)
	U14179 (CLKBUF_X1)
	U14180 (CLKBUF_X1)
	U14181 (CLKBUF_X1)
	U14182 (CLKBUF_X1)
	U14183 (CLKBUF_X1)
	U14184 (CLKBUF_X1)
	U14185 (CLKBUF_X1)
	U14186 (CLKBUF_X1)
	U14187 (CLKBUF_X1)
	U14188 (CLKBUF_X1)
	U14189 (CLKBUF_X1)
	U14190 (CLKBUF_X1)
	U14191 (CLKBUF_X1)
	U14192 (CLKBUF_X1)
	U14193 (CLKBUF_X1)
	U14194 (CLKBUF_X1)
	U14195 (CLKBUF_X1)
	U14196 (CLKBUF_X1)
	U14197 (CLKBUF_X1)
	U14198 (CLKBUF_X1)
	U14199 (CLKBUF_X1)
	U14200 (CLKBUF_X1)
	U14201 (CLKBUF_X1)
	U14202 (CLKBUF_X1)
	U12936 (BUF_X1)
	U12935 (BUF_X1)
	U12934 (BUF_X1)
	U12933 (BUF_X1)
	U12932 (BUF_X1)
	U12931 (BUF_X1)
	U12930 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.23
  Critical path length = 1.23
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 82 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_13'
  Processing 'iir_filter_DW01_add_15'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_14'
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   20249.5      1.54     647.4     401.8                          
    0:00:10   20275.8      1.39     636.4     401.8 DP/MULT_cr0sw0/add_3231/CLOCK_r_REG367_S61/D
    0:00:13   20298.7      1.36     635.1     403.6 DP/MULT_b0p0/add_3231/CLOCK_r_REG62_S6/D
    0:00:15   20321.9      1.36     634.9     403.6 DP/MULT_cr0sw0/add_3231/CLOCK_r_REG263_S27/D
    0:00:17   20343.4      1.35     634.3     403.6 DP/MULT_cp2p2/add_3231/CLOCK_r_REG108_S8/D
    0:00:19   20361.5      1.35     634.0     403.6 DP/MULT_b0p0/add_3231/CLOCK_r_REG62_S6/D
    0:00:21   20379.3      1.35     633.6     403.6 DP/MULT_cp2p2/add_3231/CLOCK_r_REG24_S5/D
    0:00:23   20395.3      1.35     633.6     403.6 DP/MULT_b0p0/add_3231/CLOCK_r_REG44_S6/D
    0:00:25   20402.5      1.34     633.4     404.5 DP/MULT_b0p0/add_3231/CLOCK_r_REG62_S6/D
    0:00:27   20404.3      1.34     633.3     405.0 DP/MULT_b0p0/add_3231/CLOCK_r_REG65_S6/D
    0:00:29   20429.3      1.34     633.4     405.9 DP/MULT_b0p0/add_3231/CLOCK_r_REG44_S6/D
    0:00:31   20428.8      1.34     623.1     402.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:31   20428.8      1.34     623.1     402.7                          
    0:00:33   20432.3      1.34     622.8       0.0                          
    0:00:35   20434.4      1.34     621.4       0.0                          
    0:00:37   20436.5      1.34     621.1       0.0                          
    0:00:38   20440.8      1.34     620.3       0.0                          
    0:00:40   20445.8      1.34     619.7       0.0                          
    0:00:42   20450.9      1.34     618.9       0.0                          
    0:00:44   20452.5      1.34     617.8       0.0                          
    0:00:46   20462.8      1.34     616.8       0.0                          
    0:00:48   20464.2      1.34     616.4       0.0                          
    0:00:50   20471.4      1.34     616.0       0.0                          
    0:00:52   20471.6      1.34     615.5       0.0                          
    0:00:54   20478.0      1.34     615.0       0.0                          
    0:00:56   20478.8      1.34     614.7       0.0                          
    0:00:58   20478.5      1.34     614.4       0.0                          
    0:01:00   20488.9      1.34     614.0       0.0                          
    0:01:02   20490.5      1.34     613.5       0.0                          
    0:01:04   20501.4      1.34     613.0       0.0                          
    0:01:06   20513.9      1.34     612.2       0.0                          
    0:01:07   20519.5      1.34     611.8       0.0                          
    0:01:10   20523.5      1.34     611.7       0.0                          
    0:01:11   20523.8      1.34     611.5       0.0                          
    0:01:13   20527.8      1.34     611.3       0.0                          
    0:01:15   20528.0      1.34     611.1       0.0                          
    0:01:16   20528.8      1.34     611.0       0.0                          
    0:01:18   20532.5      1.34     610.8       0.0                          
    0:01:20   20541.1      1.34     610.6       0.0                          
    0:01:22   20542.6      1.34     610.4       0.0                          
    0:01:24   20546.1      1.34     610.2       0.0                          
    0:01:26   20541.8      1.34     610.0       0.0                          
    0:01:28   20542.4      1.34     609.8       0.0                          
    0:01:29   20543.4      1.34     609.7       0.0                          
    0:01:31   20549.8      1.34     609.6       0.0                          
    0:01:32   20553.8      1.34     609.4       0.0                          
    0:01:34   20556.5      1.34     609.2       0.0                          
    0:01:36   20558.9      1.34     609.1       0.0                          
    0:01:38   20578.8      1.34     610.2       0.0 DP/MULT_b0p0/add_3231/CLOCK_r_REG44_S6/D
    0:01:40   20597.7      1.33     610.0       0.0 DP/MULT_cp2p2/add_3231/CLOCK_r_REG21_S5/D
    0:01:42   20608.3      1.33     610.1       0.0 DP/MULT_b0p0/add_3231/CLOCK_r_REG65_S6/D
    0:01:44   20620.3      1.33     610.4       0.0 DP/MULT_cp2p2/add_3231/CLOCK_r_REG21_S5/D
    0:01:46   20626.2      1.33     610.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 35 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA18_iir_filter_area.txt

sent 30 bytes  received 446 bytes  952.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA18_iir_filter_timing.txt

sent 30 bytes  received 1,021 bytes  2,102.00 bytes/sec
total size is 3,979  speedup is 3.79
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA18_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  102.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA18_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,964 bytes  317,329.33 bytes/sec
total size is 1,148,591  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA18_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  102.67 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,264 bytes  received 658 bytes  1,281.33 bytes/sec
total size is 71,029  speedup is 36.96
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,419 bytes  received 664 bytes  4,166.00 bytes/sec
total size is 71,537  speedup is 34.34

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 332 instances of design 'halfAdder'.
  Uniquified 158 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (542 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 102 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37    3386.7      1.55      81.9       0.0                          
    0:00:38    2921.2      1.56      81.9       0.0                          
    0:00:39    2917.0      1.55      81.8       0.0                          
    0:00:39    2917.0      1.55      81.8       0.0                          
    0:00:39    2917.2      1.55      81.8       0.0                          
    0:00:39    2917.0      1.55      81.8       0.0                          
    0:00:39    2917.2      1.55      81.8       0.0                          
    0:00:39    2917.0      1.55      81.8       0.0                          
    0:00:40    2917.2      1.55      81.8       0.0                          
    0:00:40    2917.0      1.55      81.8       0.0                          
    0:00:40    2917.2      1.55      81.8       0.0                          
    0:00:40    2917.2      1.55      81.8       0.0                          
    0:00:40    2917.2      1.55      81.8       0.0                          
    0:00:40    2917.2      1.55      81.8       0.0                          
    0:00:40    2917.2      1.55      81.8       0.0                          
    0:00:40    2917.2      1.55      81.8       0.0                          
    0:00:40    2917.2      1.55      81.8       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:40    2917.2      1.55      81.8       0.0                          
    0:00:42    2931.1      1.51      81.3       0.0 p_reg_out/Q_reg[7]/D     
    0:00:44    2937.4      1.49      80.9       0.0 p_reg_out/Q_reg[18]/D    
    0:00:45    2962.4      1.48      80.7       0.0 p_reg_out/Q_reg[11]/D    
    0:00:47    2979.5      1.47      80.4       0.0 p_reg_out/Q_reg[11]/D    
    0:00:50    2978.1      1.47      80.4       0.0                          
    0:00:52    2989.8      1.47      80.3       0.0                          
    0:00:52    2992.8      1.47      80.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:52    2992.8      1.47      80.3       0.0                          
    0:00:52    2992.8      1.47      80.3       0.0                          
    0:00:53    2972.0      1.47      80.3       0.0                          
    0:00:53    2966.4      1.47      80.3       0.0                          
    0:00:53    2965.6      1.47      80.3       0.0                          
    0:00:53    2965.6      1.47      80.3       0.0                          
    0:00:53    2965.6      1.47      80.3       0.0                          
    0:00:53    2965.6      1.47      80.3       0.0                          
    0:00:53    2965.6      1.47      80.3       0.0                          
    0:00:53    2955.5      1.47      80.3       0.0                          
    0:00:53    2954.5      1.47      80.3       0.0                          
    0:00:53    2954.5      1.47      80.3       0.0                          
    0:00:53    2954.5      1.47      80.3       0.0                          
    0:00:53    2954.5      1.47      80.3       0.0                          
    0:00:53    2954.5      1.47      80.3       0.0                          
    0:00:53    2954.5      1.47      80.3       0.0                          
    0:00:55    2966.7      1.46      80.1       0.0 p_reg_out/Q_reg[18]/D    
    0:00:56    2992.8      1.45      79.9       0.0 p_reg_out/Q_reg[13]/D    
    0:00:58    2964.3      1.45      79.9       0.0                          
    0:00:59    2969.9      1.45      79.9       0.0                          
    0:01:01    2976.3      1.44      79.9       0.0 p_reg_out/Q_reg[18]/D    
    0:01:02    2989.6      1.44      79.8       0.0 p_reg_out/Q_reg[18]/D    
    0:01:04    2996.2      1.44      79.7       0.0 p_reg_out/Q_reg[11]/D    
    0:01:05    3003.7      1.44      79.7       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 3 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA19_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 460 bytes  980.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA19_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,025 bytes  703.33 bytes/sec
total size is 3,912  speedup is 3.71
receiving incremental file list
C0DrightA19_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,597 bytes  476,250.80 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA19_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA19_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  340,119.71 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 9961576 bytes of memory
#          Process time 317.98 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 1992 instances of design 'halfAdder'.
  Uniquified 948 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3260 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 613 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:21   24136.6      1.68     505.5      25.4                          
    0:03:32   18206.1      1.76     481.8       2.7                          
    0:03:36   18159.8      1.73     479.4       3.1                          
    0:03:36   18160.6      1.71     479.3       3.1                          
    0:03:37   18163.3      1.71     478.9       3.1                          
    0:03:37   18163.8      1.69     478.2       3.1                          
    0:03:37   18164.9      1.68     477.6       3.1                          
    0:03:38   18168.9      1.67     477.2       3.1                          
    0:03:39   18168.3      1.67     477.2       3.1                          
    0:03:39   18169.1      1.67     477.0       3.1                          
    0:03:39   18168.9      1.67     477.0       3.1                          
    0:03:40   18168.9      1.67     477.0       3.1                          
    0:03:40   18168.9      1.67     477.0       3.1                          
    0:03:40   18168.9      1.67     477.0       3.1                          
    0:03:40   18170.5      1.67     477.0       0.0                          
    0:03:40   18170.5      1.67     477.0       0.0                          
    0:03:40   18170.5      1.67     477.0       0.0                          
    0:03:40   18170.5      1.67     477.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:40   18170.5      1.67     477.0       0.0                          
    0:03:43   18225.5      1.64     474.0       7.2 DP/reg_ret1/Q_reg[23]/D  
    0:03:45   18274.2      1.63     472.6       7.2 DP/reg_ret1/Q_reg[23]/D  
    0:03:47   18308.0      1.62     472.0       7.2 DP/reg_pipe10/Q_reg[18]/D
    0:03:49   18345.0      1.61     471.1       7.2 DP/reg_pipe11/Q_reg[22]/D
    0:03:52   18382.7      1.61     470.4       7.2 DP/reg_pipe13/Q_reg[23]/D
    0:03:53   18404.3      1.60     469.7       7.2 DP/reg_pipe13/Q_reg[23]/D
    0:03:56   18441.0      1.60     469.0       4.6 DP/reg_pipe12/Q_reg[13]/D
    0:03:58   18449.5      1.59     468.5       4.6 DP/reg_ret0/Q_reg[20]/D  
    0:03:59   18473.7      1.59     468.0       4.6 DP/reg_pipe12/Q_reg[13]/D
    0:04:01   18494.7      1.58     467.7       4.6 DP/reg_ret0/Q_reg[15]/D  
    0:04:03   18520.0      1.58     467.4       4.6 DP/reg_pipe12/Q_reg[13]/D
    0:04:05   18534.9      1.58     467.2       6.8 DP/reg_ret0/Q_reg[15]/D  
    0:04:07   18551.4      1.58     466.8       6.8 DP/reg_pipe10/Q_reg[23]/D
    0:04:09   18557.8      1.58     466.6       6.8                          
    0:04:11   18575.3      1.57     466.2       6.8 DP/reg_ret1/Q_reg[13]/D  
    0:04:13   18591.8      1.57     466.0       9.4 DP/reg_pipe11/Q_reg[17]/D
    0:04:15   18600.3      1.57     465.8       9.4 DP/reg_ret0/Q_reg[21]/D  
    0:04:17   18612.6      1.57     465.6       9.4 DP/reg_pipe11/Q_reg[17]/D
    0:04:19   18620.3      1.57     465.5       9.4 DP/reg_ret1/Q_reg[22]/D  
    0:04:21   18632.2      1.56     465.3       9.4 DP/reg_ret1/Q_reg[22]/D  
    0:04:23   18651.4      1.56     464.8       9.4 DP/reg_pipe12/Q_reg[20]/D
    0:04:24   18671.9      1.56     464.6       9.4 DP/reg_ret0/Q_reg[21]/D  
    0:04:26   18674.0      1.56     464.5       9.4 DP/reg_ret0/Q_reg[21]/D  
    0:04:29   18662.6      1.56     464.5       9.4                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:29   18662.6      1.56     464.5       9.4                          
    0:04:31   18670.8      1.56     464.5       0.0                          
    0:04:32   18671.9      1.56     464.3       0.0                          
    0:04:34   18675.3      1.56     464.1       0.0                          
    0:04:36   18669.7      1.56     464.0       0.0                          
    0:04:37   18671.9      1.56     463.9       0.0                          
    0:04:39   18675.9      1.56     463.7       0.0                          
    0:04:41   18675.6      1.56     463.5       0.0                          
    0:04:42   18680.9      1.56     463.1       0.0                          
    0:04:44   18677.2      1.56     462.7       0.0                          
    0:04:46   18682.0      1.56     462.2       0.0                          
    0:04:46   18683.6      1.56     461.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:46   18683.6      1.56     461.8       0.0                          
    0:04:46   18683.6      1.56     461.8       0.0                          
    0:04:49   18451.6      1.56     461.7       0.0                          
    0:04:49   18397.6      1.56     461.6       0.0                          
    0:04:50   18381.7      1.56     461.6       0.0                          
    0:04:50   18379.5      1.56     461.6       0.0                          
    0:04:50   18379.5      1.56     461.6       0.0                          
    0:04:50   18379.5      1.56     461.6       0.0                          
    0:04:50   18379.5      1.56     461.6       0.0                          
    0:04:51   18345.8      1.56     461.6       0.0                          
    0:04:51   18341.0      1.56     461.6       0.0                          
    0:04:51   18339.9      1.56     461.6       0.0                          
    0:04:51   18339.9      1.56     461.6       0.0                          
    0:04:51   18339.9      1.56     461.6       0.0                          
    0:04:51   18339.9      1.56     461.6       0.0                          
    0:04:51   18339.9      1.56     461.6       0.0                          
    0:04:51   18339.9      1.56     461.6       0.0                          
    0:04:53   18368.6      1.55     461.1       0.0 DP/reg_pipe13/Q_reg[22]/D
    0:04:55   18384.3      1.55     461.0       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:04:57   18400.3      1.54     460.8       0.0 DP/reg_ret1/Q_reg[9]/D   
    0:04:59   18411.2      1.54     460.6       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:05:01   18429.5      1.54     460.4       0.0 DP/reg_ret1/Q_reg[16]/D  
    0:05:03   18448.4      1.54     460.1       0.0 DP/reg_ret0/Q_reg[15]/D  
    0:05:05   18469.2      1.54     460.0       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:05:07   18490.7      1.53     459.7       0.0 DP/reg_pipe13/Q_reg[22]/D
    0:05:09   18515.2      1.53     459.4       0.0 DP/reg_pipe10/Q_reg[8]/D 
    0:05:10   18537.8      1.53     459.2       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:05:12   18562.3      1.53     459.1       0.0 DP/reg_ret0/Q_reg[15]/D  
    0:05:14   18580.1      1.53     458.9       0.0 DP/reg_pipe13/Q_reg[18]/D
    0:05:16   18593.1      1.52     458.8       0.0 DP/reg_pipe13/Q_reg[22]/D
    0:05:17   18603.5      1.52     458.6       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:05:19   18621.3      1.52     458.5       0.0 DP/reg_pipe12/Q_reg[20]/D
    0:05:21   18628.8      1.52     458.3       0.0 DP/reg_pipe13/Q_reg[13]/D
    0:05:22   18648.7      1.52     458.1       0.0 DP/reg_pipe11/Q_reg[20]/D
    0:05:24   18660.2      1.52     458.0       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:05:26   18665.0      1.52     457.9       0.0                          
    0:05:28   18655.6      1.52     457.7       0.0                          
    0:05:30   18655.6      1.52     457.6       0.0                          
    0:05:31   18657.5      1.52     457.5       0.0                          
    0:05:33   18651.9      1.52     457.5       0.0                          
    0:05:34   18646.1      1.52     457.4       0.0                          
    0:05:36   18652.7      1.52     457.2       0.0                          
    0:05:38   18659.1      1.52     456.7       0.0                          
    0:05:39   18659.4      1.52     456.5       0.0                          
    0:05:41   18674.0      1.52     456.4       0.0 DP/reg_ret0/Q_reg[15]/D  
    0:05:43   18690.0      1.51     456.2       0.0 DP/reg_pipe11/Q_reg[18]/D
    0:05:45   18697.9      1.51     456.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U13596 (CLKBUF_X1)
	U13597 (CLKBUF_X1)
	U13598 (CLKBUF_X1)
	U13599 (CLKBUF_X1)
	U13600 (CLKBUF_X1)
	U13601 (CLKBUF_X1)
	U13602 (CLKBUF_X1)
	U13603 (CLKBUF_X1)
	U13604 (CLKBUF_X1)
	U13605 (CLKBUF_X1)
	U13606 (CLKBUF_X1)
	U13607 (CLKBUF_X1)
	U13608 (CLKBUF_X1)
	U13609 (CLKBUF_X1)
	U13610 (CLKBUF_X1)
	U13611 (CLKBUF_X1)
	U13612 (CLKBUF_X1)
	U13613 (CLKBUF_X1)
	U13614 (CLKBUF_X1)
	U13615 (CLKBUF_X1)
	U13616 (CLKBUF_X1)
	U13617 (CLKBUF_X1)
	U13618 (CLKBUF_X1)
	U13619 (CLKBUF_X1)
	U13620 (CLKBUF_X1)
	U13621 (CLKBUF_X1)
	U13622 (CLKBUF_X1)
	U13623 (CLKBUF_X1)
	U13624 (CLKBUF_X1)
	U13625 (CLKBUF_X1)
	U13626 (CLKBUF_X1)
	U13627 (CLKBUF_X1)
	U13628 (CLKBUF_X1)
	U13629 (CLKBUF_X1)
	U13630 (CLKBUF_X1)
	U13631 (CLKBUF_X1)
	U13632 (CLKBUF_X1)
	U13633 (CLKBUF_X1)
	U13634 (CLKBUF_X1)
	U13635 (CLKBUF_X1)
	U13636 (CLKBUF_X1)
	U12046 (BUF_X1)
	U12045 (BUF_X1)
	U12044 (BUF_X1)
	U12043 (BUF_X1)
	U12042 (BUF_X1)
	U12041 (BUF_X1)
	U12040 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.21
  Critical path length = 1.21
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 76 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   19250.4      1.51     628.9     386.0                          
    0:00:09   19273.0      1.36     617.4     386.0 CLOCK_r_REG354_S59/D     
    0:00:11   19303.6      1.35     616.8     386.9 CLOCK_r_REG39_S5/D       
    0:00:15   19322.2      1.34     616.2     386.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   19322.2      1.34     616.2     386.9                          
    0:00:17   19348.0      1.34     616.1       0.0 DP/reg_out/Q_reg[10]/D   
    0:00:19   19365.3      1.33     615.8       0.0 CLOCK_r_REG39_S5/D       
    0:00:21   19370.1      1.33     615.5       0.0 DP/MULT_b0p0/add_3153/CLOCK_r_REG55_S6/D
    0:00:22   19381.3      1.33     615.3       0.0 DP/MULT_cp2p2/add_3153/CLOCK_r_REG43_S5/D
    0:00:24   19395.7      1.33     615.2       0.0 DP/reg_out/Q_reg[10]/D   
    0:00:25   19407.6      1.32     615.2       0.0 DP/MULT_b0p0/add_3153/CLOCK_r_REG55_S6/D
    0:00:27   19418.5      1.32     615.0       0.0 DP/MULT_cp2p2/add_3153/CLOCK_r_REG43_S5/D
    0:00:29   19435.0      1.32     614.7       0.0 CLOCK_r_REG354_S59/D     
    0:00:31   19452.0      1.32     614.7       0.0 DP/MULT_b0p0/add_3153/CLOCK_r_REG55_S6/D
    0:00:32   19457.6      1.32     614.6       0.0                          
    0:00:34   19457.9      1.32     614.4       0.0                          
    0:00:36   19458.7      1.32     612.7       0.0                          
    0:00:38   19464.6      1.32     611.8       0.0                          
    0:00:40   19462.4      1.32     611.1       0.0                          
    0:00:42   19464.6      1.32     610.7       0.0                          
    0:00:44   19468.0      1.32     610.2       0.0                          
    0:00:46   19467.7      1.32     609.6       0.0                          
    0:00:48   19473.9      1.32     609.0       0.0                          
    0:00:50   19476.3      1.32     608.6       0.0                          
    0:00:51   19480.0      1.32     608.2       0.0                          
    0:00:53   19480.0      1.32     607.9       0.0                          
    0:00:55   19480.8      1.32     607.5       0.0                          
    0:00:56   19490.6      1.32     606.6       0.0                          
    0:00:58   19489.6      1.32     606.3       0.0                          
    0:00:59   19488.0      1.32     606.0       0.0                          
    0:01:01   19487.7      1.32     605.4       0.0                          
    0:01:03   19489.6      1.32     605.0       0.0                          
    0:01:05   19501.8      1.32     604.4       0.0                          
    0:01:07   19516.7      1.31     604.3       0.0                          
    0:01:09   19521.7      1.31     604.2       0.0                          
    0:01:11   19531.6      1.31     603.9       0.0                          
    0:01:12   19527.9      1.31     603.7       0.0                          
    0:01:14   19532.6      1.31     603.5       0.0                          
    0:01:16   19530.5      1.31     603.0       0.0                          
    0:01:18   19532.1      1.31     602.7       0.0                          
    0:01:20   19531.8      1.31     602.6       0.0                          
    0:01:22   19532.9      1.31     602.4       0.0                          
    0:01:23   19534.2      1.31     602.3       0.0                          
    0:01:25   19535.0      1.31     602.2       0.0                          
    0:01:26   19533.4      1.31     602.2       0.0                          
    0:01:28   19535.3      1.31     601.9       0.0                          
    0:01:30   19540.4      1.31     601.8       0.0                          
    0:01:32   19544.3      1.31     601.6       0.0 DP/reg_out/Q_reg[10]/D   
    0:01:34   19564.6      1.31     601.6       0.0 CLOCK_r_REG39_S5/D       
    0:01:36   19581.1      1.31     601.6       0.0 CLOCK_r_REG354_S59/D     
    0:01:38   19584.5      1.30     601.7       0.0 DP/MULT_cp1p1/add_3153/CLOCK_r_REG114_S10/D
    0:01:40   19593.0      1.30     602.4       0.0 DP/MULT_cp2p2/add_3153/CLOCK_r_REG31_S5/D
    0:01:41   19602.3      1.30     602.4       0.0 DP/reg_out/Q_reg[10]/D   
    0:01:43   19604.5      1.30     602.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 29 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA19_iir_filter_area.txt

sent 30 bytes  received 446 bytes  317.33 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA19_iir_filter_timing.txt

sent 30 bytes  received 1,030 bytes  706.67 bytes/sec
total size is 3,979  speedup is 3.75
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA19_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA19_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,957 bytes  317,324.67 bytes/sec
total size is 1,148,591  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA19_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

  ooooooooooooofffffffffffff                  
    oooooooooooohfffffffffoo                  
      oooooooooohfffffffffoo                  
        ooooooooofffffffffoo                  
          oooooooohfffffoooo                  
            oooooohfffffoooo                  
              ooooofffffoooo                  
                oooooooooooo                  
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffff                  
oooooooohfffffffffffffffffff                  
  ooooooofffffffffffffffffff                  
    oooooohffffffffffffffffh                  
      oooohffffffffffffffffh                  
        oooffffffffffffffffo                  
          oohfffffffffffffho                  
            hfffffffffffffho                  
             fffffffffffffoo                  




oooohfffffffffffffffffffffff                  
oooohfffffffffffffffffffffff                  
  ooofffffffffffffffffffffff                  
    oohfffffffffffffffffffho                  
      hfffffffffffffffffffho                  
       fffffffffffffffffffoo                  




oohffffffffffffffffffffffffh                  
oohffffffffffffffffffffffffh                  
  offffffffffffffffffffffffo                  
   ooooooooooooooooooooooooo                  




hffffffffffffffffffffffffffh                  
hffffffffffffffffffffffffffh                  
 ffffffffffffffffffffffffffo                  




oooooooooooooohfffffffffffff                  
oooooooooooooohfffffffffffff                  
  ooooooooooooofffffffffffff                  
    oooooooooooohfffffffffoo                  
      oooooooooohfffffffffoo                  
        ooooooooofffffffffoo                  
          oooooooohfffffoooo                  
            oooooohfffffoooo                  
              ooooofffffoooo                  
                oooooooooooo                  
                  oooooooo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffff                  
oooooooohfffffffffffffffffff                  
  ooooooofffffffffffffffffff                  
    oooooohffffffffffffffffh                  
      oooohffffffffffffffffh                  
        oooffffffffffffffffo                  
          oohfffffffffffffho                  
            hfffffffffffffho                  
             fffffffffffffoo                  




oooohfffffffffffffffffffffff                  
oooohfffffffffffffffffffffff                  
  ooofffffffffffffffffffffff                  
    oohfffffffffffffffffffho                  
      hfffffffffffffffffffho                  
       fffffffffffffffffffoo                  




oohffffffffffffffffffffffffh                  
oohffffffffffffffffffffffffh                  
  offffffffffffffffffffffffo                  
   ooooooooooooooooooooooooo                  




hffffffffffffffffffffffffffh                  
hffffffffffffffffffffffffffh                  
 ffffffffffffffffffffffffffo                  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 19 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffffh                   
oooooooooooooohfffffffffffh                   
  ooooooooooooofffffffffffo                   
    oooooooooooohfffffffffo                   
      oooooooooohfffffffffo                   
        ooooooooofffffffffo                   
          oooooooohfffffooo                   
            oooooohfffffooo                   
              ooooofffffooo                   
                ooooooooooo                   
                  oooooooo                    
                   ooooo o                    
                       o                      




oooooooohffffffffffffffffff                   
oooooooohffffffffffffffffff                   
  oooooooffffffffffffffffff                   
    oooooohfffffffffffffffh                   
      oooohfffffffffffffffh                   
        ooofffffffffffffffo                   
          oohffffffffffffho                   
            hffffffffffffho                   
             ffffffffffffoo                   




oooohffffffffffffffffffffff                   
oooohffffffffffffffffffffff                   
  oooffffffffffffffffffffff                   
    oohffffffffffffffffffho                   
      hffffffffffffffffffho                   
       ffffffffffffffffffoo                   




oohfffffffffffffffffffffffh                   
oohfffffffffffffffffffffffh                   
  offfffffffffffffffffffffo                   
   oooooooooooooooooooooooo                   




hfffffffffffffffffffffffffh                   
hfffffffffffffffffffffffffh                   
 fffffffffffffffffffffffffo                   




oooooooooooooohfffffffffffh                   
oooooooooooooohfffffffffffh                   
  ooooooooooooofffffffffffo                   
    oooooooooooohfffffffffo                   
      oooooooooohfffffffffo                   
        ooooooooofffffffffo                   
          oooooooohfffffooo                   
            oooooohfffffooo                   
              ooooofffffooo                   
                ooooooooooo                   
                  oooooooo                    
                   ooooo o                    
                       o                      




oooooooohffffffffffffffffff                   
oooooooohffffffffffffffffff                   
  oooooooffffffffffffffffff                   
    oooooohfffffffffffffffh                   
      oooohfffffffffffffffh                   
        ooofffffffffffffffo                   
          oohffffffffffffho                   
            hffffffffffffho                   
             ffffffffffffoo                   




oooohffffffffffffffffffffff                   
oooohffffffffffffffffffffff                   
  oooffffffffffffffffffffff                   
    oohffffffffffffffffffho                   
      hffffffffffffffffffho                   
       ffffffffffffffffffoo                   




oohfffffffffffffffffffffffh                   
oohfffffffffffffffffffffffh                   
  offfffffffffffffffffffffo                   
   oooooooooooooooooooooooo                   




hfffffffffffffffffffffffffh                   
hfffffffffffffffffffffffffh                   
 fffffffffffffffffffffffffo                   


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 20 LSBs of the tree which won't be elaborated.



oooooooooooooohfffffffffff                    
oooooooooooooohfffffffffff                    
  ooooooooooooofffffffffff                    
    oooooooooooohffffffffh                    sending incremental file list
mbeDadda_mult.vhd

sent 1,242 bytes  received 646 bytes  3,776.00 bytes/sec
total size is 69,469  speedup is 36.80
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,409 bytes  received 652 bytes  1,374.00 bytes/sec
total size is 69,977  speedup is 33.95

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.fulladder(structure)
# Loading work.halfadder(behaviour)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 150 instances of design 'fullAdder'.
  Uniquified 316 instances of design 'halfAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (518 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 112 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28    3092.8      1.55      81.9       0.0                          
    0:00:30    2617.2      1.57      82.0       0.0                          
    0:00:30    2616.4      1.55      81.8       0.0                          
    0:00:30    2616.4      1.55      81.8       0.0                          
    0:00:30    2616.4      1.55      81.8       0.0                          
    0:00:30    2616.4      1.55      81.8       0.0                          
    0:00:30    2616.4      1.55      81.8       0.0                          
    0:00:30    2616.4      1.55      81.8       0.0                          
    0:00:30    2616.4      1.55      81.8       0.0                          
    0:00:30    2616.4      1.55      81.8       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30    2616.4      1.55      81.8       0.0                          
    0:00:32    2631.8      1.52      81.0       0.0 p_reg_out/Q_reg[17]/D    
    0:00:34    2644.0      1.51      80.7       0.0 p_reg_out/Q_reg[17]/D    
    0:00:35    2657.6      1.49      80.4       0.0 p_reg_out/Q_reg[19]/D    
    0:00:37    2674.4      1.48      80.1       0.0 p_reg_out/Q_reg[19]/D    
    0:00:39    2688.7      1.47      80.0       0.0 p_reg_out/Q_reg[8]/D     
    0:00:41    2704.4      1.47      79.7       0.0 p_reg_out/Q_reg[11]/D    
    0:00:42    2714.8      1.46      79.6       0.0 p_reg_out/Q_reg[19]/D    
    0:00:44    2726.0      1.46      79.7       0.0 p_reg_out/Q_reg[19]/D    
    0:00:45    2736.1      1.45      79.6       0.0 p_reg_out/Q_reg[19]/D    
    0:00:48    2735.5      1.45      79.6       0.0                          
    0:00:49    2739.3      1.45      79.5       0.0                          
    0:00:50    2741.7      1.45      79.3       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50    2741.7      1.45      79.3       0.0                          
    0:00:50    2741.7      1.45      79.3       0.0                          
    0:00:51    2708.9      1.45      79.4       0.0                          
    0:00:51    2704.2      1.45      79.4       0.0                          
    0:00:51    2702.3      1.45      79.4       0.0                          
    0:00:51    2702.3      1.45      79.4       0.0                          
    0:00:51    2702.3      1.45      79.4       0.0                          
    0:00:51    2702.3      1.45      79.4       0.0                          
    0:00:51    2702.3      1.45      79.4       0.0                          
    0:00:51    2699.4      1.46      79.4       0.0                          
    0:00:51    2699.1      1.46      79.4       0.0                          
    0:00:51    2699.1      1.46      79.4       0.0                          
    0:00:51    2699.1      1.46      79.4       0.0                          
    0:00:51    2699.1      1.46      79.4       0.0                          
    0:00:51    2699.1      1.46      79.4       0.0                          
    0:00:51    2699.1      1.46      79.4       0.0                          
    0:00:52    2691.1      1.45      79.4       0.0                          
    0:00:54    2677.3      1.45      79.4       0.0                          
    0:00:55    2684.5      1.45      79.3       0.0 p_reg_out/Q_reg[19]/D    
    0:00:56    2684.5      1.45      79.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 2 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA20_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 459 bytes  326.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA20_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,053 bytes  2,166.00 bytes/sec
total size is 4,367  speedup is 4.03
receiving incremental file list
C0DrightA20_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,595 bytes  340,178.57 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA20_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  330.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA20_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  340,119.71 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.fulladder(structure)
# Loading work.halfadder(behaviour)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 9699432 bytes of memory
#          Process time 315.31 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 900 instances of design 'fullAdder'.
  Uniquified 1896 instances of design 'halfAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3116 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 673 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:37   24656.3      1.75     516.6      15.1                          
    0:03:49   18051.3      1.82     486.4      37.9                          
    0:03:53   18005.0      1.80     483.3      37.9                          
    0:03:54   18009.5      1.75     481.9      37.9                          
    0:03:54   18009.3      1.74     481.3      37.9                          
    0:03:54   18010.1      1.73     481.3      37.9                          
    0:03:55   18010.1      1.71     480.7      37.9                          
    0:03:55   18010.1      1.73     481.2      37.9                          
    0:03:56   18010.6      1.70     480.7      37.9                          
    0:03:56   18011.4      1.70     480.4      37.9                          
    0:03:56   18010.9      1.70     480.3      37.9                          
    0:03:57   18010.9      1.70     480.3      37.9                          
    0:03:57   18010.9      1.70     480.3      37.9                          
    0:03:57   18010.9      1.70     480.3      37.9                          
    0:03:57   18013.8      1.70     480.3       0.0                          
    0:03:57   18013.8      1.70     480.3       0.0                          
    0:03:57   18013.8      1.70     480.3       0.0                          
    0:03:57   18013.8      1.70     480.3       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:57   18013.8      1.70     480.3       0.0                          
    0:04:00   18073.1      1.66     476.1       4.8 DP/reg_ret1/Q_reg[21]/D  
    0:04:03   18100.5      1.65     474.4       4.8 DP/reg_pipe11/Q_reg[22]/D
    0:04:05   18130.6      1.64     473.2       4.8 DP/reg_ret1/Q_reg[23]/D  
    0:04:07   18158.2      1.63     472.0       7.1 DP/reg_pipe12/Q_reg[21]/D
    0:04:10   18179.2      1.63     471.8       7.1 DP/reg_pipe12/Q_reg[23]/D
    0:04:12   18212.8      1.62     470.6       7.1 DP/reg_pipe11/Q_reg[20]/D
    0:04:14   18237.2      1.61     470.0       7.1 DP/reg_pipe13/Q_reg[22]/D
    0:04:16   18264.6      1.61     469.3       7.1 DP/reg_ret0/Q_reg[17]/D  
    0:04:19   18298.1      1.60     468.6       7.1 DP/reg_ret1/Q_reg[18]/D  
    0:04:21   18325.3      1.60     468.3       7.1 DP/reg_ret0/Q_reg[22]/D  
    0:04:23   18347.3      1.59     467.7       7.1 DP/reg_ret0/Q_reg[22]/D  
    0:04:25   18378.7      1.59     467.3       4.8 DP/reg_ret0/Q_reg[12]/D  
    0:04:27   18406.1      1.59     466.9       4.8 DP/reg_pipe12/Q_reg[23]/D
    0:04:29   18426.6      1.58     466.5       4.8 DP/reg_pipe12/Q_reg[23]/D
    0:04:31   18440.2      1.58     466.1       4.8 DP/reg_pipe10/Q_reg[21]/D
    0:04:33   18452.4      1.58     465.8      15.0 DP/reg_ret1/Q_reg[19]/D  
    0:04:35   18483.8      1.58     465.4      15.0 DP/reg_ret1/Q_reg[19]/D  
    0:04:37   18504.3      1.57     465.1      15.0 DP/reg_pipe13/Q_reg[16]/D
    0:04:39   18517.9      1.57     464.8      19.7 DP/reg_pipe12/Q_reg[19]/D
    0:04:41   18535.7      1.57     464.5      32.2 DP/reg_pipe13/Q_reg[14]/D
    0:04:43   18549.5      1.56     464.0      32.2 DP/reg_pipe13/Q_reg[16]/D
    0:04:45   18562.3      1.56     463.9      32.2 DP/reg_pipe11/Q_reg[18]/D
    0:04:47   18549.0      1.56     464.1      32.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:47   18549.0      1.56     464.1      32.2                          
    0:04:49   18556.2      1.56     463.7       0.0                          
    0:04:51   18559.9      1.56     463.5       0.0                          
    0:04:53   18564.9      1.56     463.3       0.0                          
    0:04:54   18574.2      1.56     463.0       0.0                          
    0:04:56   18575.8      1.56     462.8       0.0                          
    0:04:58   18589.9      1.56     462.4       0.0                          
    0:05:00   18604.0      1.56     462.1       0.0                          
    0:05:02   18600.8      1.56     461.9       0.0                          
    0:05:03   18608.6      1.56     461.4       0.0                          
    0:05:05   18617.3      1.56     461.0       0.0                          
    0:05:07   18609.6      1.56     460.8       0.0                          
    0:05:08   18612.6      1.56     460.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:08   18612.6      1.56     460.6       0.0                          
    0:05:08   18612.6      1.56     460.6       0.0                          
    0:05:11   18382.2      1.56     460.5       0.0                          
    0:05:11   18340.7      1.56     460.6       0.0                          
    0:05:12   18336.2      1.56     460.6       0.0                          
    0:05:12   18335.6      1.56     460.6       0.0                          
    0:05:12   18335.6      1.56     460.6       0.0                          
    0:05:12   18335.6      1.56     460.6       0.0                          
    0:05:12   18335.6      1.56     460.6       0.0                          
    0:05:12   18301.1      1.56     460.7       0.0                          
    0:05:12   18300.0      1.56     460.7       0.0                          
    0:05:12   18300.0      1.56     460.7       0.0                          
    0:05:12   18300.0      1.56     460.7       0.0                          
    0:05:12   18300.0      1.56     460.7       0.0                          
    0:05:12   18300.0      1.56     460.7       0.0                          
    0:05:12   18300.0      1.56     460.7       0.0                          
    0:05:15   18324.5      1.55     460.3       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:05:16   18336.7      1.54     460.1       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:05:18   18356.1      1.54     459.6       0.0 DP/reg_ret1/Q_reg[19]/D  
    0:05:20   18365.7      1.54     459.3       0.0 DP/reg_pipe12/Q_reg[8]/D 
    0:05:22   18381.7      1.53     459.0       0.0 DP/reg_pipe13/Q_reg[18]/D
    0:05:24   18399.5      1.53     458.8       0.0 DP/reg_pipe11/Q_reg[19]/D
    0:05:26   18418.1      1.53     458.4       0.0 DP/reg_ret0/Q_reg[21]/D  
    0:05:28   18433.3      1.53     458.3       0.0 DP/reg_ret1/Q_reg[20]/D  
    0:05:30   18458.5      1.53     458.0       0.0 DP/reg_pipe13/Q_reg[13]/D
    0:05:32   18471.3      1.52     458.0       0.0 DP/reg_ret0/Q_reg[21]/D  
    0:05:33   18486.7      1.52     457.8       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:05:35   18491.0      1.52     457.7       0.0 DP/reg_ret1/Q_reg[19]/D  
    0:05:37   18509.9      1.52     457.5       0.0 DP/reg_pipe13/Q_reg[12]/D
    0:05:39   18521.6      1.52     457.4       0.0 DP/reg_pipe11/Q_reg[21]/D
    0:05:40   18531.7      1.52     457.2       0.0 DP/reg_ret1/Q_reg[19]/D  
    0:05:42   18549.8      1.52     457.0       0.0 DP/reg_pipe12/Q_reg[8]/D 
    0:05:44   18558.8      1.52     456.9       0.0 DP/reg_pipe12/Q_reg[21]/D
    0:05:46   18538.1      1.52     456.9       0.0                          
    0:05:47   18564.9      1.52     456.7       0.0                          
    0:05:49   18566.5      1.52     456.7       0.0                          
    0:05:51   18570.0      1.52     456.5       0.0                          
    0:05:52   18574.2      1.52     456.4       0.0                          
    0:05:54   18577.2      1.52     456.3       0.0                          
    0:05:55   18577.4      1.52     456.1       0.0                          
    0:05:57   18575.3      1.52     456.0       0.0                          
    0:05:59   18573.2      1.52     455.8       0.0                          
    0:06:01   18575.8      1.52     455.7       0.0                          
    0:06:03   18583.6      1.51     455.5       0.0 DP/reg_pipe13/Q_reg[12]/D
    0:06:05   18597.9      1.51     455.3       0.0 DP/reg_pipe12/Q_reg[21]/D
    0:06:08   18607.2      1.51     455.3       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U13158 (CLKBUF_X1)
	U13159 (CLKBUF_X1)
	U13160 (CLKBUF_X1)
	U13161 (CLKBUF_X1)
	U13162 (CLKBUF_X1)
	U13163 (CLKBUF_X1)
	U13164 (CLKBUF_X1)
	U13165 (CLKBUF_X1)
	U13166 (CLKBUF_X1)
	U13167 (CLKBUF_X1)
	U13168 (CLKBUF_X1)
	U13169 (CLKBUF_X1)
	U13170 (CLKBUF_X1)
	U13171 (CLKBUF_X1)
	U13172 (CLKBUF_X1)
	U13173 (CLKBUF_X1)
	U13174 (CLKBUF_X1)
	U13175 (CLKBUF_X1)
	U13176 (CLKBUF_X1)
	U13177 (CLKBUF_X1)
	U13178 (CLKBUF_X1)
	U13179 (CLKBUF_X1)
	U13180 (CLKBUF_X1)
	U13181 (CLKBUF_X1)
	U13182 (CLKBUF_X1)
	U13184 (CLKBUF_X1)
	U13185 (CLKBUF_X1)
	U13186 (CLKBUF_X1)
	U13187 (CLKBUF_X1)
	U13188 (CLKBUF_X1)
	U13189 (CLKBUF_X1)
	U13190 (CLKBUF_X1)
	U13191 (CLKBUF_X1)
	U13192 (CLKBUF_X1)
	U13193 (CLKBUF_X1)
	U13194 (CLKBUF_X1)
	U13195 (CLKBUF_X1)
	U13196 (CLKBUF_X1)
	U13197 (CLKBUF_X1)
	U13198 (CLKBUF_X1)
	U13183 (CLKBUF_X1)
	U12156 (BUF_X1)
	U12155 (BUF_X1)
	U12154 (BUF_X1)
	U12153 (BUF_X1)
	U12152 (BUF_X1)
	U12151 (BUF_X1)
	U12150 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.20
  Critical path length = 1.20
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 70 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_13'
  Processing 'iir_filter_DW01_add_12'
  Processing 'iir_filter_DW01_add_11'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   19304.7      1.48     665.3     418.7                          
    0:00:08   19322.0      1.37     655.3     418.7 DP/MULT_cp3p3/add_3076/CLOCK_r_REG11_S6/D
    0:00:10   19354.2      1.35     653.2     418.7 add_2_root_add_0_root_DP/add_259/CLOCK_r_REG2_S1/D
    0:00:13   19398.3      1.34     651.7     418.7 add_2_root_add_0_root_DP/add_259/CLOCK_r_REG0_S1/D
    0:00:15   19434.5      1.33     648.5     418.7 DP/MULT_cr1sw1/add_3076/CLOCK_r_REG324_S49/D
    0:00:17   19455.8      1.32     647.9     418.7 add_1_root_sub_0_root_DP/sub_253/CLOCK_r_REG40_S4/D
    0:00:19   19468.0      1.32     647.7     420.2 DP/MULT_cp1p1/add_3076/CLOCK_r_REG52_S7/D
    0:00:21   19476.8      1.32     647.4     420.3 DP/reg_out/Q_reg[10]/D   
    0:00:23   19495.9      1.31     647.3     420.3 DP/MULT_b0p0/add_3076/CLOCK_r_REG115_S9/D
    0:00:25   19502.6      1.31     647.6     420.3 DP/reg_out/Q_reg[10]/D   
    0:00:27   19510.3      1.31     647.5     421.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27   19510.3      1.31     647.5     421.0                          
    0:00:29   19515.9      1.31     647.5       0.0                          
    0:00:31   19519.6      1.31     647.0       0.0                          
    0:00:33   19537.2      1.31     646.3       0.0                          
    0:00:35   19546.5      1.31     645.2       0.0                          
    0:00:37   19566.4      1.31     644.0       0.0                          
    0:00:39   19557.4      1.31     643.6       0.0                          
    0:00:41   19566.4      1.31     642.8       0.0                          
    0:00:43   19565.4      1.31     642.1       0.0                          
    0:00:45   19567.2      1.31     641.5       0.0                          
    0:00:46   19565.6      1.31     640.9       0.0                          
    0:00:48   19567.5      1.31     640.1       0.0                          
    0:00:50   19564.6      1.31     639.5       0.0                          
    0:00:51   19570.9      1.31     639.1       0.0                          
    0:00:53   19577.1      1.31     638.6       0.0                          
    0:00:55   19580.8      1.31     638.3       0.0                          
    0:00:56   19587.4      1.31     638.0       0.0                          
    0:00:58   19589.8      1.31     637.6       0.0                          
    0:01:00   19604.2      1.31     636.9       0.0                          
    0:01:02   19615.4      1.31     636.1       0.0                          
    0:01:04   19627.6      1.31     635.9       0.0                          
    0:01:05   19624.9      1.31     635.3       0.0                          
    0:01:07   19629.2      1.31     635.2       0.0                          
    0:01:09   19633.2      1.31     635.0       0.0                          
    0:01:11   19635.1      1.31     634.9       0.0                          
    0:01:13   19639.3      1.31     634.7       0.0                          
    0:01:15   19641.4      1.31     634.4       0.0                          
    0:01:16   19649.7      1.31     634.2       0.0                          
    0:01:18   19652.3      1.31     634.0       0.0                          
    0:01:20   19654.7      1.31     633.8       0.0                          
    0:01:21   19650.8      1.31     633.4       0.0                          
    0:01:23   19653.4      1.31     633.3       0.0                          
    0:01:24   19656.3      1.31     633.1       0.0                          
    0:01:26   19653.7      1.31     633.0       0.0                          
    0:01:28   19658.7      1.31     632.8       0.0                          
    0:01:30   19661.4      1.31     632.7       0.0                          
    0:01:31   19663.8      1.31     632.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 23 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA20_iir_filter_area.txt

sent 30 bytes  received 447 bytes  954.00 bytes/sec
total size is 670  speedup is 1.40
receiving incremental file list
C0DrightA20_iir_filter_timing.txt

sent 30 bytes  received 1,104 bytes  756.00 bytes/sec
total size is 4,736  speedup is 4.18
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA20_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA20_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,952 bytes  317,321.33 bytes/sec
total size is 1,148,591  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA20_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67
sending incremental file list
mbeDadda_mult.vhd

sent 1,478 bytes  received 634 bytes  4,224.00 bytes/sec
total size is 67,675  speedup is 32.04
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 1,484 bytes  received 634 bytes  1,412.00 bytes/sec
total size is 68,183  speedup is 32.19

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.fulladder(structure)
# Loading work.halfadder(behaviour)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 140 instances of design 'fullAdder'.
  Uniquified 296 instances of design 'halfAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (488 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 123 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35    3113.8      1.48      79.7       4.6                          
    0:00:37    2752.6      1.51      80.2       0.0                          
    0:00:37    2747.5      1.50      80.0       0.0                          
    0:00:37    2747.5      1.50      80.0       0.0                          
    0:00:37    2747.5      1.50      80.0       0.0                          
    0:00:37    2747.5      1.50      80.0       0.0                          
    0:00:37    2747.5      1.50      80.0       0.0                          
    0:00:37    2747.5      1.50      80.0       0.0                          
    0:00:37    2747.5      1.50      80.0       0.0                          
    0:00:37    2747.5      1.50      80.0       0.0                          
    0:00:37    2752.8      1.50      80.1       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37    2752.8      1.50      80.1       0.0                          
    0:00:39    2770.4      1.47      79.8       0.0 p_reg_out/Q_reg[21]/D    
    0:00:41    2798.3      1.46      79.4       0.0 p_reg_out/Q_reg[15]/D    
    0:00:42    2812.4      1.45      79.2       0.0 p_reg_out/Q_reg[15]/D    
    0:00:45    2821.5      1.44      79.1       0.0                          
    0:00:47    2823.9      1.44      79.0       0.0                          
    0:00:48    2820.4      1.44      78.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:48    2820.4      1.44      78.9       0.0                          
    0:00:48    2820.4      1.44      78.9       0.0                          
    0:00:48    2790.1      1.44      78.9       0.0                          
    0:00:48    2784.8      1.44      78.9       0.0                          
    0:00:48    2784.2      1.44      78.9       0.0                          
    0:00:48    2784.2      1.44      78.9       0.0                          
    0:00:48    2784.2      1.44      78.9       0.0                          
    0:00:48    2784.2      1.44      78.9       0.0                          
    0:00:48    2784.2      1.44      78.9       0.0                          
    0:00:48    2782.4      1.44      78.9       0.0                          
    0:00:48    2782.4      1.44      78.9       0.0                          
    0:00:48    2782.4      1.44      78.9       0.0                          
    0:00:48    2782.4      1.44      78.9       0.0                          
    0:00:48    2782.4      1.44      78.9       0.0                          
    0:00:48    2782.4      1.44      78.9       0.0                          
    0:00:50    2802.3      1.43      78.8       0.0 p_reg_out/Q_reg[23]/D    
    0:00:51    2813.7      1.42      78.7       0.0 p_reg_out/Q_reg[17]/D    
    0:00:53    2792.2      1.42      78.7       0.0                          
    0:00:54    2798.1      1.42      78.7       0.0                          
    0:00:55    2807.4      1.42      78.6       0.0 p_reg_out/Q_reg[11]/D    
    0:00:56    2815.9      1.41      78.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 1 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  585.33 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA21_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 461 bytes  982.00 bytes/sec
total size is 677  speedup is 1.38
receiving incremental file list
C0DrightA21_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,054 bytes  722.67 bytes/sec
total size is 4,140  speedup is 3.82
receiving incremental file list
C0DrightA21_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,716 bytes  476,298.40 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA21_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 157 bytes  110.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA21_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,389 bytes  476,167.60 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.fulladder(structure)
# Loading work.halfadder(behaviour)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 9699432 bytes of memory
#          Process time 303.13 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  224.67 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 840 instances of design 'fullAdder'.
  Uniquified 1776 instances of design 'halfAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2936 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 739 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:53   21480.0      1.68     501.4      21.7                          
    0:03:03   15899.9      1.77     477.8      15.2                          
    0:03:06   15857.9      1.72     475.5      15.2                          
    0:03:06   15858.4      1.71     475.7      15.2                          
    0:03:07   15858.9      1.71     475.2      15.2                          
    0:03:07   15860.0      1.69     474.5      15.2                          
    0:03:07   15860.5      1.69     474.5      15.2                          
    0:03:08   15860.0      1.69     474.5      15.2                          
    0:03:08   15860.5      1.69     474.5      15.2                          
    0:03:08   15860.0      1.69     474.5      15.2                          
    0:03:09   15860.5      1.69     474.5      15.2                          
    0:03:09   15860.5      1.69     474.5      15.2                          
    0:03:09   15860.5      1.69     474.5      15.2                          
    0:03:09   15860.5      1.69     474.5      15.2                          
    0:03:09   15863.4      1.69     474.6       0.0                          
    0:03:09   15863.4      1.69     474.6       0.0                          
    0:03:09   15863.4      1.69     474.6       0.0                          
    0:03:09   15863.4      1.69     474.6       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:09   15863.4      1.69     474.6       0.0                          
    0:03:12   15914.8      1.63     470.3       7.3 DP/reg_pipe12/Q_reg[22]/D
    0:03:14   15953.3      1.62     468.6       7.3 DP/reg_pipe12/Q_reg[22]/D
    0:03:17   15988.2      1.60     467.3      10.5 DP/reg_ret0/Q_reg[23]/D  
    0:03:19   16037.9      1.59     466.1      17.8 DP/reg_pipe12/Q_reg[22]/D
    0:03:21   16060.0      1.58     464.8       7.3 DP/reg_ret1/Q_reg[20]/D  
    0:03:23   16095.9      1.58     464.0       7.3 DP/reg_pipe11/Q_reg[23]/D
    0:03:25   16118.8      1.57     463.4      14.6 DP/reg_pipe11/Q_reg[14]/D
    0:03:27   16156.6      1.57     462.7      28.8 DP/reg_ret0/Q_reg[23]/D  
    0:03:29   16181.6      1.56     461.9      28.8 DP/reg_pipe12/Q_reg[22]/D
    0:03:31   16203.9      1.56     461.3      41.2 DP/reg_ret0/Q_reg[23]/D  
    0:03:33   16228.4      1.55     461.0      41.2 DP/reg_pipe11/Q_reg[16]/D
    0:03:36   16199.1      1.55     461.0      41.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:36   16199.1      1.55     461.0      41.2                          
    0:03:38   16213.2      1.55     460.8       0.0 DP/reg_ret0/Q_reg[23]/D  
    0:03:40   16236.4      1.55     460.4       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:03:41   16250.7      1.54     460.2       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:03:43   16258.7      1.54     460.2       0.0                          
    0:03:45   16280.5      1.54     459.7       0.0                          
    0:03:47   16294.9      1.54     459.2       0.0                          
    0:03:49   16304.2      1.54     458.7       0.0                          
    0:03:51   16311.9      1.54     458.3       0.0                          
    0:03:53   16329.5      1.54     457.8       0.0                          
    0:03:54   16333.2      1.54     457.5       0.0                          
    0:03:56   16338.5      1.54     457.3       0.0                          
    0:03:58   16338.5      1.54     457.0       0.0                          
    0:03:59   16340.6      1.54     456.8       0.0                          
    0:04:01   16355.8      1.54     456.3       0.0                          
    0:04:01   16357.9      1.54     455.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:01   16357.9      1.54     455.9       0.0                          
    0:04:01   16357.9      1.54     455.9       0.0                          
    0:04:03   16152.8      1.55     455.9       0.0                          
    0:04:04   16103.1      1.54     455.7       0.0                          
    0:04:04   16092.5      1.54     455.7       0.0                          
    0:04:04   16092.5      1.54     455.7       0.0                          
    0:04:04   16092.5      1.54     455.7       0.0                          
    0:04:04   16092.5      1.54     455.7       0.0                          
    0:04:05   16092.5      1.54     455.7       0.0                          
    0:04:05   16076.0      1.54     455.8       0.0                          
    0:04:05   16075.7      1.54     455.8       0.0                          
    0:04:05   16075.7      1.54     455.8       0.0                          
    0:04:05   16075.7      1.54     455.8       0.0                          
    0:04:05   16075.7      1.54     455.8       0.0                          
    0:04:05   16075.7      1.54     455.8       0.0                          
    0:04:05   16075.7      1.54     455.8       0.0                          
    0:04:07   16096.5      1.53     455.4       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:04:09   16113.5      1.52     455.0       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:04:11   16129.7      1.52     454.7       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:04:13   16156.0      1.51     454.3       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:04:15   16161.1      1.51     454.1       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:04:17   16180.5      1.51     453.7       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:04:19   16200.7      1.50     453.5       0.0 DP/reg_ret1/Q_reg[23]/D  
    0:04:21   16221.5      1.50     453.3       0.0 DP/reg_pipe13/Q_reg[9]/D 
    0:04:23   16244.6      1.50     453.0       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:04:25   16257.4      1.50     452.8       0.0 DP/reg_pipe12/Q_reg[18]/D
    0:04:27   16282.1      1.50     452.6       0.0 DP/reg_ret1/Q_reg[22]/D  
    0:04:28   16295.7      1.49     452.4       0.0 DP/reg_pipe10/Q_reg[22]/D
    0:04:30   16309.8      1.49     452.3       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:04:32   16327.3      1.49     452.2       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:04:33   16343.3      1.49     452.2       0.0 DP/reg_pipe11/Q_reg[23]/D
    0:04:35   16353.7      1.49     452.1       0.0 DP/reg_pipe12/Q_reg[22]/D
    0:04:37   16355.0      1.49     452.1       0.0                          
    0:04:38   16349.7      1.49     452.0       0.0                          
    0:04:40   16357.1      1.49     451.9       0.0                          
    0:04:41   16355.0      1.49     451.8       0.0                          
    0:04:43   16365.9      1.49     451.6       0.0                          
    0:04:45   16369.1      1.49     451.4       0.0                          
    0:04:47   16375.5      1.49     451.3       0.0                          
    0:04:48   16375.2      1.49     451.1       0.0                          
    0:04:50   16384.0      1.49     450.9       0.0                          
    0:04:51   16391.2      1.49     450.8       0.0                          
    0:04:53   16403.4      1.49     450.5       0.0 DP/reg_pipe10/Q_reg[20]/D
    0:04:55   16413.8      1.49     450.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U12080 (CLKBUF_X1)
	U12081 (CLKBUF_X1)
	U12082 (CLKBUF_X1)
	U12083 (CLKBUF_X1)
	U12084 (CLKBUF_X1)
	U12085 (CLKBUF_X1)
	U12086 (CLKBUF_X1)
	U12087 (CLKBUF_X1)
	U12088 (CLKBUF_X1)
	U12089 (CLKBUF_X1)
	U12090 (CLKBUF_X1)
	U12091 (CLKBUF_X1)
	U12092 (CLKBUF_X1)
	U12093 (CLKBUF_X1)
	U12094 (CLKBUF_X1)
	U12095 (CLKBUF_X1)
	U12096 (CLKBUF_X1)
	U12097 (CLKBUF_X1)
	U12098 (CLKBUF_X1)
	U12099 (CLKBUF_X1)
	U12100 (CLKBUF_X1)
	U12101 (CLKBUF_X1)
	U12102 (CLKBUF_X1)
	U12103 (CLKBUF_X1)
	U12104 (CLKBUF_X1)
	U12105 (CLKBUF_X1)
	U12106 (CLKBUF_X1)
	U10702 (BUF_X1)
	U12107 (CLKBUF_X1)
	U10707 (BUF_X1)
	U10706 (BUF_X1)
	U10705 (BUF_X1)
	U10704 (BUF_X1)
	U10703 (BUF_X1)
	U10701 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.18
  Critical path length = 1.18
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 64 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   17178.5      1.47     674.9     424.9                          
    0:00:09   17204.6      1.36     664.9     425.8 DP/MULT_cr0sw0/add_2985/CLOCK_r_REG387_S59/D
    0:00:11   17233.9      1.34     663.3     425.8 DP/MULT_cr0sw0/add_2985/CLOCK_r_REG403_S61/D
    0:00:13   17265.3      1.33     661.2     426.6 DP/MULT_cr0sw0/add_2985/CLOCK_r_REG388_S59/D
    0:00:15   17293.7      1.32     660.9     426.6 DP/MULT_cr0sw0/add_2985/CLOCK_r_REG388_S59/D
    0:00:17   17307.6      1.32     660.7     426.6 DP/MULT_b0p0/add_2985/CLOCK_r_REG131_S12/D
    0:00:20   17312.1      1.32     660.4     425.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20   17312.1      1.32     660.4     425.7                          
    0:00:22   17326.4      1.32     659.9       0.0                          
    0:00:24   17336.8      1.32     659.2       0.0                          
    0:00:26   17332.0      1.32     658.4       0.0                          
    0:00:27   17335.0      1.32     658.0       0.0                          
    0:00:29   17335.2      1.32     657.3       0.0                          
    0:00:31   17340.8      1.32     656.4       0.0                          
    0:00:33   17345.9      1.32     656.1       0.0                          
    0:00:35   17354.4      1.32     655.8       0.0                          
    0:00:36   17351.4      1.32     655.1       0.0                          
    0:00:38   17352.0      1.32     654.8       0.0                          
    0:00:40   17359.7      1.32     654.3       0.0                          
    0:00:42   17370.3      1.32     653.8       0.0                          
    0:00:44   17377.2      1.32     653.4       0.0                          
    0:00:46   17376.4      1.32     653.3       0.0                          
    0:00:47   17386.8      1.32     652.4       0.0                          
    0:00:49   17393.5      1.32     651.8       0.0                          
    0:00:51   17414.2      1.32     650.6       0.0                          
    0:00:53   17423.8      1.32     649.8       0.0                          
    0:00:55   17454.7      1.31     649.9       0.0                          
    0:00:57   17459.7      1.31     649.8       0.0                          
    0:00:59   17463.7      1.31     649.3       0.0                          
    0:01:00   17466.1      1.31     649.2       0.0                          
    0:01:02   17467.4      1.31     648.9       0.0                          
    0:01:04   17475.7      1.31     648.5       0.0                          
    0:01:06   17483.1      1.31     648.3       0.0                          
    0:01:08   17485.8      1.31     647.3       0.0                          
    0:01:09   17503.3      1.31     647.1       0.0                          
    0:01:11   17501.7      1.31     646.9       0.0                          
    0:01:13   17506.3      1.31     646.7       0.0                          
    0:01:14   17511.6      1.31     646.5       0.0                          
    0:01:16   17511.8      1.31     646.3       0.0                          
    0:01:18   17513.2      1.31     646.2       0.0                          
    0:01:20   17516.9      1.31     646.1       0.0                          
    0:01:22   17520.6      1.31     645.8       0.0                          
    0:01:23   17529.9      1.31     645.5       0.0 DP/MULT_b0p0/add_2985/CLOCK_r_REG131_S12/D
    0:01:26   17540.8      1.30     645.6       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 17 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA21_iir_filter_area.txt

sent 30 bytes  received 446 bytes  952.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA21_iir_filter_timing.txt

sent 30 bytes  received 981 bytes  674.00 bytes/sec
total size is 3,636  speedup is 3.60
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA21_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA21_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,980 bytes  317,340.00 bytes/sec
total size is 1,148,591  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA21_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 146 bytes  308.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

      oooooooooohffffffffh                    
        oooooooooffffffffo                    
          oooooooohfffffoo                    
            oooooohfffffoo                    
              ooooofffffoo                    
                oooooooooo                    
                  oooooooo                    
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffff                    
oooooooohfffffffffffffffff                    
  ooooooofffffffffffffffff                    
    oooooohffffffffffffffh                    
      oooohffffffffffffffh                    
        oooffffffffffffffo                    
          oohfffffffffffho                    
            hfffffffffffho                    
             fffffffffffoo                    




oooohfffffffffffffffffffff                    
oooohfffffffffffffffffffff                    
  ooofffffffffffffffffffff                    
    oohfffffffffffffffffho                    
      hfffffffffffffffffho                    
       fffffffffffffffffoo                    




oohffffffffffffffffffffffh                    
oohffffffffffffffffffffffh                    
  offffffffffffffffffffffo                    
   ooooooooooooooooooooooo                    




hffffffffffffffffffffffffh                    
hffffffffffffffffffffffffh                    
 ffffffffffffffffffffffffo                    




oooooooooooooohfffffffffff                    
oooooooooooooohfffffffffff                    
  ooooooooooooofffffffffff                    
    oooooooooooohffffffffh                    
      oooooooooohffffffffh                    
        oooooooooffffffffo                    
          oooooooohfffffoo                    
            oooooohfffffoo                    
              ooooofffffoo                    
                oooooooooo                    
                  oooooooo                    
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffff                    
oooooooohfffffffffffffffff                    
  ooooooofffffffffffffffff                    
    oooooohffffffffffffffh                    
      oooohffffffffffffffh                    
        oooffffffffffffffo                    
          oohfffffffffffho                    
            hfffffffffffho                    
             fffffffffffoo                    




oooohfffffffffffffffffffff                    
oooohfffffffffffffffffffff                    
  ooofffffffffffffffffffff                    
    oohfffffffffffffffffho                    
      hfffffffffffffffffho                    
       fffffffffffffffffoo                    




oohffffffffffffffffffffffh                    
oohffffffffffffffffffffffh                    
  offffffffffffffffffffffo                    
   ooooooooooooooooooooooo                    




hffffffffffffffffffffffffh                    
hffffffffffffffffffffffffh                    
 ffffffffffffffffffffffffo                    


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with 21 LSBs of the tree which won't be elaborated.



oooooooooooooohffffffffff                     
oooooooooooooohffffffffff                     
  oooooooooooooffffffffff                     
    oooooooooooohfffffffo                     
      oooooooooohfffffffo                     
        ooooooooofffffffo                     
          oooooooohffffho                     
            oooooohffffho                     
              oooooffffoo                     
                ooooooooo                     
                  ooooooo                     
                   ooooo                      
                       o                      




oooooooohffffffffffffffff                     
oooooooohffffffffffffffff                     
  oooooooffffffffffffffff                     
    oooooohfffffffffffffh                     
      oooohfffffffffffffh                     
        ooofffffffffffffo                     
          oohffffffffffho                     
            hffffffffffho                     
             ffffffffffoo                     




oooohffffffffffffffffffff                     
oooohffffffffffffffffffff                     
  oooffffffffffffffffffff                     
    oohffffffffffffffffho                     
      hffffffffffffffffho                     
       ffffffffffffffffoo                     




oohfffffffffffffffffffffh                     
oohfffffffffffffffffffffh                     
  offfffffffffffffffffffo                     
   oooooooooooooooooooooo                     




hfffffffffffffffffffffffh                     
hfffffffffffffffffffffffh                     
 fffffffffffffffffffffffo                     




oooooooooooooohffffffffff                     
oooooooooooooohffffffffff                     
  oooooooooooooffffffffff                     
    oooooooooooohfffffffo                     
      oooooooooohfffffffo                     
        ooooooooofffffffo                     
          oooooooohffffho                     
            oooooohffffho                     
              oooooffffoo                     
                ooooooooo                     
                  ooooooo                     
                   ooooo                      
                       o                      




oooooooohffffffffffffffff                     
oooooooohffffffffffffffff                     
  oooooooffffffffffffffff                     
    oooooohfffffffffffffh                     
      oooohfffffffffffffh                     
        ooofffffffffffffo                     
          oohffffffffffho                     
            hffffffffffho                     
             ffffffffffoo                     




oooohffffffffffffffffffff                     
oooohffffffffffffffffffff                     
  oooffffffffffffffffffff                     
    oohffffffffffffffffho                     
      hffffffffffffffffho                     
       ffffffffffffffffoo                     




oohfffffffffffffffffffffh                     
oohfffffffffffffffffffffh                     
  offfffffffffffffffffffo                     
   oooooooooooooooooooooo                     




hfffffffffffffffffffffffh                     
hfffffffffffffffffffffffh                     
 fffffffffffffffffffffffo                     


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

Creating the multipliers with a compression level of 0. The binding is begun from right



oooooooooooooohfffffffffffffhhoooooooooooooooo
oooooooooooooohfffffffffffffhhoooooooooooooo o
  ooooooooooooofffffffffffffoooooooooooooo o  
    oooooooooooohfffffffffhhoooooooooooo o    
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        sending incremental file list
mbeDadda_mult.vhd

sent 5,385 bytes  received 616 bytes  4,000.67 bytes/sec
total size is 89,841  speedup is 14.97
sending incremental file list
mbeDadda_mult_wRegs.vhd

sent 5,620 bytes  received 622 bytes  12,484.00 bytes/sec
total size is 90,349  speedup is 14.47

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-mult.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# vsim work.mbeDadda_mult_wRegsTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.multv3_pkg
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.mbedadda_mult_wregstb(beh)#1
# Loading work.mbedadda_mult_wregs(structure)#1
# Loading work.reg(behavior)#1
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
VSIM 2> 	    mv mbeDadda_mult_wRegs_back.saif ../version3
# invalid command name "mv"
VSIM 3> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate mbeDadda_mult_wRegs -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N24'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 3 instances of design 'reg_N24'.
  Uniquified 12 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 11 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 496 instances of design 'halfAdder'.
  Uniquified 231 instances of design 'fullAdder'.
  Uniquified 24 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'mbeDadda_mult_wRegs'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (779 designs)             /home/isa22/lab2/syn/mbeDadda_mult_wRegs.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{p[23] p[22] p[21] p[20] p[19] p[18] p[17] p[16] p[15] p[14] p[13] p[12] p[11] p[10] p[9] p[8] p[7] p[6] p[5] p[4] p[3] p[2] p[1] p[0]}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mbeDadda_mult_wRegs'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mbeDadda_mult_wRegs_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42    4548.6      1.64      84.7       0.0                          
    0:00:44    3690.5      1.64      84.0       0.0                          
    0:00:45    3685.7      1.64      84.0       0.0                          
    0:00:45    3686.0      1.64      84.0       0.0                          
    0:00:45    3685.7      1.64      84.0       0.0                          
    0:00:46    3686.0      1.64      84.0       0.0                          
    0:00:46    3685.7      1.64      84.0       0.0                          
    0:00:46    3686.0      1.64      84.0       0.0                          
    0:00:46    3685.7      1.64      84.0       0.0                          
    0:00:46    3686.0      1.64      84.0       0.0                          
    0:00:46    3685.7      1.64      84.0       0.0                          
    0:00:46    3685.7      1.64      84.0       0.0                          
    0:00:46    3685.7      1.64      84.0       0.0                          
    0:00:46    3685.7      1.64      84.0       0.0                          
    0:00:47    3685.7      1.64      84.0       0.0                          
    0:00:47    3685.7      1.64      84.0       0.0                          
    0:00:47    3685.7      1.64      84.0       0.0                          
    0:00:47    3690.0      1.64      83.9       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47    3690.0      1.64      83.9       0.0                          
    0:00:49    3718.1      1.59      83.2       0.0 p_reg_out/Q_reg[14]/D    
    0:00:51    3735.7      1.57      82.7       0.0 p_reg_out/Q_reg[14]/D    
    0:00:54    3746.1      1.56      82.5       0.0 p_reg_out/Q_reg[14]/D    
    0:00:55    3759.1      1.55      82.2       0.0 p_reg_out/Q_reg[14]/D    
    0:00:57    3779.9      1.54      82.0       0.0 p_reg_out/Q_reg[14]/D    
    0:00:59    3789.7      1.53      81.8       0.0 p_reg_out/Q_reg[14]/D    
    0:01:01    3806.2      1.52      81.6       0.0 p_reg_out/Q_reg[14]/D    
    0:01:04    3801.4      1.52      81.6       0.0 p_reg_out/Q_reg[14]/D    
    0:01:06    3817.9      1.52      81.4       0.0 p_reg_out/Q_reg[14]/D    
    0:01:08    3832.5      1.51      81.4       0.0 p_reg_out/Q_reg[14]/D    
    0:01:10    3836.5      1.51      81.3       0.0 p_reg_out/Q_reg[14]/D    
    0:01:12    3839.2      1.51      81.3       0.0                          
    0:01:14    3844.0      1.51      81.2       0.0                          
    0:01:14    3846.9      1.51      81.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:14    3846.9      1.51      81.2       0.0                          
    0:01:14    3846.9      1.51      81.2       0.0                          
    0:01:15    3808.6      1.51      81.2       0.0                          
    0:01:15    3802.2      1.51      81.2       0.0                          
    0:01:15    3799.8      1.51      81.2       0.0                          
    0:01:15    3799.8      1.51      81.2       0.0                          
    0:01:15    3799.8      1.51      81.2       0.0                          
    0:01:15    3799.8      1.51      81.2       0.0                          
    0:01:15    3799.8      1.51      81.2       0.0                          
    0:01:15    3793.2      1.51      81.2       0.0                          
    0:01:15    3792.1      1.51      81.2       0.0                          
    0:01:15    3792.1      1.51      81.2       0.0                          
    0:01:15    3792.1      1.51      81.2       0.0                          
    0:01:15    3792.1      1.51      81.2       0.0                          
    0:01:15    3792.1      1.51      81.2       0.0                          
    0:01:15    3792.1      1.51      81.2       0.0                          
    0:01:17    3801.4      1.50      81.1       0.0 p_reg_out/Q_reg[14]/D    
    0:01:19    3771.6      1.50      81.3       0.0                          
    0:01:20    3776.4      1.50      81.2       0.0 p_reg_out/Q_reg[14]/D    
    0:01:22    3787.8      1.50      81.2       0.0 p_reg_out/Q_reg[14]/D    
    0:01:25    3801.1      1.50      81.1       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'mbeDadda_mult_wRegs'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming mbeDadda_mult_wRegs
Warning: No movable flip-flops in design. Nothing to retime. (RTDC-10)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

  Aborting retiming of mbeDadda_mult_wRegs

  Retiming complete
  -----------------
1
# reports gen
report_timing > /home/isa22/lab2/common/mbeDadda_mult_wRegs_timing.txt
report_area > /home/isa22/lab2/common/mbeDadda_mult_wRegs_area.txt
change_names -hierarchy -rules verilog
1
write_sdf /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v
Writing verilog file '/home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.v'.
Warning: Verilog writer has added 22 nets to module mbeDadda_mult_wRegs using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/mbeDadda_mult_wRegs.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  48.67 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  150.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  160.00 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  1,788.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA0_mbeDadda_mult_wRegs_area.txt

sent 30 bytes  received 458 bytes  325.33 bytes/sec
total size is 677  speedup is 1.39
receiving incremental file list
C0DrightA0_mbeDadda_mult_wRegs_timing.txt

sent 30 bytes  received 1,047 bytes  2,154.00 bytes/sec
total size is 4,215  speedup is 3.91
receiving incremental file list
C0DrightA0_mbeDadda_mult_wRegs_mult_HW-output.txt

sent 30 bytes  received 1,190,388 bytes  340,119.43 bytes/sec
total size is 6,250,000  speedup is 5.25
mv: cannot stat `/home/isa22/lab2/common/filter_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA0_mbeDadda_mult_wRegs_filter_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 156 bytes  328.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA0_mbeDadda_mult_wRegs_mult_SW-output.txt

sent 30 bytes  received 1,190,388 bytes  476,167.20 bytes/sec
total size is 6,250,000  speedup is 5.25
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  152.00 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  52.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

Initializing environment...


The tool can be started with the command 'vsim'

Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do sim-filter.tcl 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package multv3_pkg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package filter_pkg
# -- Compiling package body filter_pkg
# -- Loading package filter_pkg
# -- Loading package filter_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity iir_filtercu
# -- Compiling architecture behavior of iir_filtercu
# -- Compiling entity iir_filterdp
# -- Compiling architecture behavior of iir_filterdp
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity approx_comp_4to2
# -- Compiling architecture structure of approx_comp_4to2
# -- Compiling entity bitwiseinv
# -- Compiling architecture behaviour of bitwiseinv
# -- Compiling entity fulladder
# -- Compiling architecture structure of fulladder
# -- Compiling entity halfadder
# -- Compiling architecture behaviour of halfadder
# -- Loading package numeric_std
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult
# -- Compiling architecture structure of mbedadda_mult
# -- Compiling entity mbedadda_mult_wregs
# -- Compiling architecture structure of mbedadda_mult_wregs
# -- Compiling package multv3_pkg
# -- Compiling entity mux2
# -- Compiling architecture behaviour of mux2
# -- Compiling entity r4mbepp_preprocessing
# -- Compiling architecture behaviour of r4mbepp_preprocessing
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity approx_comptb
# -- Compiling architecture behavior of approx_comptb
# -- Compiling entity clk_gen
# -- Compiling architecture behavior of clk_gen
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package math_real
# -- Loading package filter_pkg
# -- Compiling entity data_maker
# -- Compiling architecture behavior of data_maker
# -- Compiling entity data_sink
# -- Compiling architecture behavior of data_sink
# -- Loading package multv3_pkg
# -- Compiling entity mbedadda_mult_wregstb
# -- Compiling architecture beh of mbedadda_mult_wregstb
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filterTB
# 
# Top level modules:
# 	iir_filterTB
# vsim work.iir_filterTB 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-419.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.iir_filterTB(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading work.clk_gen(behavior)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.filter_pkg(body)
# Loading work.data_maker(behavior)
# Loading work.iir_filter(structure)#1
# Loading work.iir_filterdp(behavior)#1
# Loading work.reg(behavior)#1
# Loading work.reg(behavior)#2
# Loading work.multv3_pkg
# Loading work.mbedadda_mult(structure)
# Loading work.r4mbepp_preprocessing(behaviour)#1
# Loading work.mux2(behaviour)#1
# Loading work.bitwiseinv(behaviour)#1
# Loading work.bitwiseinv(behaviour)#2
# Loading work.halfadder(behaviour)
# Loading work.fulladder(structure)
# Loading work.iir_filtercu(behavior)
# Loading work.reg(behavior)#3
# Loading work.data_sink(behavior)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /iir_filterTB/UUT/dp
# ** Note: Data structure takes 11141224 bytes of memory
#          Process time 388.79 seconds
#          $stop    : /home/isa22/lab2/tb/iir_filterTB.v(72)
#    Time: 2500121 ns  Iteration: 1  Instance: /iir_filterTB
# Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# Stopped at /home/isa22/lab2/tb/iir_filterTB.v line 72 
# Simulation Breakpoint: Break at /home/isa22/lab2/tb/iir_filterTB.v line 72
# MACRO ./sim-filter.tcl PAUSED at line 18
VSIM(paused)> 	    mv iir_filter_back.saif ../version3
# invalid command name "mv"
VSIM(paused)> # 
# <EOF> 
sending incremental file list
.synopsys_dc.setup

sent 303 bytes  received 34 bytes  674.00 bytes/sec
total size is 361  speedup is 1.07

                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP1 for linux -- Apr 19, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
# there will be a compile ultra command later
set_ultra_optimization False
Information: DC ultra optimization mode successfully reset. (UIO-74)
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/filter_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration FILTER_PKG
Compiling Package Body FILTER_PKG
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/multV3_pkg.vhd
Running PRESTO HDLC
Compiling Package Declaration MULTV3_PKG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/reg.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIOR of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterCU.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERCU
Compiling Architecture BEHAVIOR of IIR_FILTERCU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filter.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture STRUCTURE of IIR_FILTER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/src/iir_filterDP.vhd
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTERDP
Compiling Architecture BEHAVIOR of IIR_FILTERDP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/approx_comp_4to2.vhd
Running PRESTO HDLC
Compiling Entity Declaration APPROX_COMP_4TO2
Compiling Architecture STRUCTURE of APPROX_COMP_4TO2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/halfAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALFADDER
Compiling Architecture BEHAVIOUR of HALFADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult_wRegs.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT_WREGS
Compiling Architecture STRUCTURE of MBEDADDA_MULT_WREGS
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/fullAdder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULLADDER
Compiling Architecture STRUCTURE of FULLADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mbeDadda_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBEDADDA_MULT
Compiling Architecture STRUCTURE of MBEDADDA_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/mux2.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2
Compiling Architecture BEHAVIOUR of MUX2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/r4mbePP_preprocessing.vhd
Running PRESTO HDLC
Compiling Entity Declaration R4MBEPP_PREPROCESSING
Compiling Architecture BEHAVIOUR of R4MBEPP_PREPROCESSING
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK /home/isa22/lab2/version3/bitwiseInv.vhd
Running PRESTO HDLC
Compiling Entity Declaration BITWISEINV
Compiling Architecture BEHAVIOUR of BITWISEINV
Presto compilation completed successfully.
1
# preserve RTL names
set power_preserve_rtl_hier_names true
true
# elaborate design
elaborate iir_filter -arch structure -lib WORK > ./logs/elaborate-log.txt
uniquify
Removing uniquified design 'reg_N2'.
Removing uniquified design 'reg_N12'.
Removing uniquified design 'reg_N24'.
Removing uniquified design 'mbeDadda_mult'.
Removing uniquified design 'r4mbePP_preprocessing_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit24'.
Removing uniquified design 'bitwiseInv_n_bit25'.
Removing uniquified design 'halfAdder'.
Removing uniquified design 'fullAdder'.
Removing uniquified design 'mux2_n_bit25'.
  Uniquified 2 instances of design 'reg_N2'.
  Uniquified 2 instances of design 'reg_N12'.
  Uniquified 19 instances of design 'reg_N24'.
  Uniquified 6 instances of design 'mbeDadda_mult'.
  Uniquified 72 instances of design 'r4mbePP_preprocessing_n_bit24'.
  Uniquified 6 instances of design 'bitwiseInv_n_bit24'.
  Uniquified 66 instances of design 'bitwiseInv_n_bit25'.
  Uniquified 2976 instances of design 'halfAdder'.
  Uniquified 1386 instances of design 'fullAdder'.
  Uniquified 144 instances of design 'mux2_n_bit25'.
1
link

  Linking design 'iir_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4682 designs)            /home/isa22/lab2/syn/iir_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current/libraries/syn/dw_foundation.sldb

1
# create symbolic clock signal
create_clock -name CLOCK -period 0 clk
1
set_dont_touch_network CLOCK
1
set_clock_uncertainty 0.07 [get_clocks CLOCK]
1
# set input/output delays
set_input_delay 0.5 -max -clock CLOCK [remove_from_collection [all_inputs] CLOCK]
Warning: Nothing implicitly matched 'CLOCK' (SEL-003)
1
set_output_delay 0.5 -max -clock CLOCK [all_outputs]
1
# set output load capacitance
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set $OLOAD [all_outputs]
{dOut[11] dOut[10] dOut[9] dOut[8] dOut[7] dOut[6] dOut[5] dOut[4] dOut[3] dOut[2] dOut[1] dOut[0] vOut}
# flatten hierarchy
ungroup -all -flatten
Information: Updating design information... (UID-85)
1
# start synthesis
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0704 |    *     |
| Licensed DW Building Blocks             | Z-2007.03-DWBB_0704 |    *     |
============================================================================


Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_5'
  Mapping 'iir_filter_DW_cmp_0'
  Mapping 'iir_filter_DW_cmp_1'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_8'
  Processing 'iir_filter_DW01_sub_0'
  Processing 'iir_filter_DW01_add_9'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'iir_filter'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:23   35159.1      1.90     545.8     121.1                          
    0:04:41   24414.8      1.90     500.8      12.5                          
    0:04:46   24342.5      1.89     500.4      12.5                          
    0:04:47   24340.1      1.86     499.1      12.5                          
    0:04:48   24340.1      1.86     499.1      12.5                          
    0:04:49   24339.8      1.86     499.1      12.5                          
    0:04:49   24340.1      1.86     499.1      12.5                          
    0:04:50   24339.8      1.86     499.1      12.5                          
    0:04:51   24340.1      1.86     499.1      12.5                          
    0:04:52   24339.8      1.86     499.1      12.5                          
    0:04:52   24340.1      1.86     499.1      12.5                          
    0:04:53   24340.1      1.86     499.1      12.5                          
    0:04:53   24340.1      1.86     499.1      12.5                          
    0:04:53   24340.1      1.86     499.1      12.5                          
    0:04:53   24341.1      1.86     499.1       0.0                          
    0:04:53   24341.1      1.86     499.1       0.0                          
    0:04:53   24341.1      1.86     499.1       0.0                          
    0:04:53   24341.1      1.86     499.1       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:54   24341.1      1.86     499.1       0.0                          
    0:04:58   24400.4      1.74     490.3       0.0 DP/reg_pipe10/Q_reg[19]/D
    0:05:01   24441.7      1.72     488.5      13.8 DP/reg_pipe13/Q_reg[13]/D
    0:05:03   24484.8      1.71     486.8       6.0 DP/reg_pipe11/Q_reg[10]/D
    0:05:06   24522.5      1.70     485.8       6.0 DP/reg_ret0/Q_reg[21]/D  
    0:05:08   24539.8      1.69     484.8       6.0 DP/reg_ret1/Q_reg[13]/D  
    0:05:10   24572.5      1.69     484.0       4.2 DP/reg_ret1/Q_reg[13]/D  
    0:05:12   24591.7      1.68     482.8       4.2 DP/reg_ret0/Q_reg[19]/D  
    0:05:15   24623.9      1.67     482.1       4.2 DP/reg_ret1/Q_reg[13]/D  
    0:05:17   24655.0      1.67     481.3       4.2 DP/reg_pipe13/Q_reg[13]/D
    0:05:19   24689.1      1.66     480.6       4.2 DP/reg_ret0/Q_reg[14]/D  
    0:05:21   24725.2      1.66     480.0       4.2 DP/reg_pipe10/Q_reg[22]/D
    0:05:23   24751.3      1.65     479.5       4.2 DP/reg_pipe13/Q_reg[13]/D
    0:05:25   24780.0      1.65     479.0       4.2 DP/reg_ret0/Q_reg[21]/D  
    0:05:27   24806.1      1.64     478.6       4.2 DP/reg_ret0/Q_reg[20]/D  
    0:05:29   24811.4      1.64     478.1       4.2 DP/reg_pipe10/Q_reg[22]/D
    0:05:31   24837.2      1.64     477.9       4.2 DP/reg_pipe12/Q_reg[17]/D
    0:05:33   24859.6      1.64     477.7       2.1 DP/reg_pipe11/Q_reg[10]/D
    0:05:35   24869.4      1.64     477.6       2.1 DP/reg_pipe12/Q_reg[17]/D
    0:05:37   24887.0      1.63     477.2       2.1 DP/reg_ret1/Q_reg[12]/D  
    0:05:39   24904.5      1.63     476.9       2.1 DP/reg_pipe10/Q_reg[22]/D
    0:05:41   24920.5      1.63     476.6       2.1 DP/reg_pipe11/Q_reg[10]/D
    0:05:43   24934.0      1.63     476.1       2.1 DP/reg_pipe13/Q_reg[18]/D
    0:05:45   24949.5      1.63     475.9       2.1 DP/reg_pipe11/Q_reg[10]/D
    0:05:48   24948.1      1.62     475.8       2.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:48   24948.1      1.62     475.8       2.1                          
    0:05:50   24966.8      1.62     475.6       0.0 DP/reg_ret1/Q_reg[12]/D  
    0:05:52   24987.5      1.62     475.4       4.0 DP/reg_pipe10/Q_reg[22]/D
    0:05:53   24998.4      1.62     475.3       4.0 DP/reg_ret0/Q_reg[20]/D  
    0:05:56   25003.5      1.62     475.1       0.0                          
    0:05:58   25003.2      1.62     475.1       0.0                          
    0:06:00   25002.4      1.62     474.9       0.0                          
    0:06:02   24995.5      1.62     474.6       0.0                          
    0:06:04   25001.1      1.62     474.3       0.0                          
    0:06:06   25003.7      1.62     474.0       0.0                          
    0:06:08   25004.5      1.62     473.8       0.0                          
    0:06:10   25018.1      1.62     473.4       0.0                          
    0:06:11   25021.3      1.62     473.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:11   25021.3      1.62     473.2       0.0                          
    0:06:11   25021.3      1.62     473.2       0.0                          
    0:06:15   24685.1      1.62     473.1       0.0                          
    0:06:17   24588.0      1.62     472.8       0.0                          
    0:06:17   24573.9      1.62     472.6       0.0                          
    0:06:17   24573.3      1.62     472.6       0.0                          
    0:06:17   24573.3      1.62     472.6       0.0                          
    0:06:18   24573.3      1.62     472.6       0.0                          
    0:06:18   24573.3      1.62     472.6       0.0                          
    0:06:18   24531.6      1.62     472.7       0.0                          
    0:06:19   24527.6      1.62     472.7       0.0                          
    0:06:19   24527.6      1.62     472.7       0.0                          
    0:06:19   24527.6      1.62     472.7       0.0                          
    0:06:19   24527.6      1.62     472.7       0.0                          
    0:06:19   24527.6      1.62     472.7       0.0                          
    0:06:19   24527.6      1.62     472.7       0.0                          
    0:06:21   24555.5      1.61     472.2       0.0 DP/reg_ret1/Q_reg[13]/D  
    0:06:23   24572.0      1.60     472.0       0.0                          
    0:06:25   24555.5      1.60     471.9       0.0                          
    0:06:27   24569.1      1.60     471.6       0.0                          
    0:06:29   24576.3      1.60     471.4       0.0                          
    0:06:31   24582.7      1.60     470.8       0.0                          
    0:06:33   24594.6      1.60     470.6       0.0                          
    0:06:34   24596.0      1.60     470.3       0.0                          
    0:06:36   24603.4      1.60     470.0       0.0                          
    0:06:38   24608.5      1.60     469.8       0.0                          
    0:06:40   24619.9      1.60     469.7       0.0 DP/reg_ret1/Q_reg[13]/D  
    0:06:42   24644.1      1.60     469.7       0.0 DP/reg_ret0/Q_reg[19]/D  
    0:06:44   24663.0      1.60     469.5       0.0 DP/reg_pipe12/Q_reg[17]/D
    0:06:47   24665.4      1.59     469.5       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# apply retiming to design
set_dont_touch *reg_in*
1
set_dont_touch *reg_coeff_fb_i_*
1
set_dont_touch *reg_b_i_*
1
set_dont_touch *reg_out*
1
optimize_registers
  Loading design 'iir_filter'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming iir_filter
  Preferred flip-flop is DFFRS_X1 with setup = 0.04

Warning: The following cells only drive
	asynchronous pins of sequential cells which have no
	timing constraint. Therefore retiming will not optimize
	delay through them:
	U19546 (CLKBUF_X1)
	U19547 (CLKBUF_X1)
	U19548 (CLKBUF_X1)
	U19549 (CLKBUF_X1)
	U19550 (CLKBUF_X1)
	U19551 (CLKBUF_X1)
	U19552 (CLKBUF_X1)
	U19553 (CLKBUF_X1)
	U19554 (CLKBUF_X1)
	U19555 (CLKBUF_X1)
	U19556 (CLKBUF_X1)
	U19557 (CLKBUF_X1)
	U19558 (CLKBUF_X1)
	U19559 (CLKBUF_X1)
	U19560 (CLKBUF_X1)
	U19561 (CLKBUF_X1)
	U19562 (CLKBUF_X1)
	U19563 (CLKBUF_X1)
	U19564 (CLKBUF_X1)
	U19565 (CLKBUF_X1)
	U19566 (CLKBUF_X1)
	U19567 (CLKBUF_X1)
	U19568 (CLKBUF_X1)
	U19569 (CLKBUF_X1)
	U19570 (CLKBUF_X1)
	U19571 (CLKBUF_X1)
	U19572 (CLKBUF_X1)
	U19573 (CLKBUF_X1)
	U19574 (CLKBUF_X1)
	U19575 (CLKBUF_X1)
	U19576 (CLKBUF_X1)
	U19577 (CLKBUF_X1)
	U19578 (CLKBUF_X1)
	U19579 (CLKBUF_X1)
	U19580 (CLKBUF_X1)
	U19581 (CLKBUF_X1)
	U19582 (CLKBUF_X1)
	U19583 (CLKBUF_X1)
	U19584 (CLKBUF_X1)
	U19585 (CLKBUF_X1)
	U19586 (CLKBUF_X1)
	U18515 (BUF_X1)
	U18514 (BUF_X1)
	U18513 (BUF_X1)
	U18512 (BUF_X1)
	U18511 (BUF_X1)
	U18510 (BUF_X1)
	U18509 (BUF_X1)

 (RTDC-115)

  Retiming base-clock CLOCK, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.25
  Critical path length = 1.25
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)

  Retiming complete
  -----------------

Information: There are 196 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'iir_filter_DW01_add_7'
  Processing 'iir_filter_DW01_add_6'
  Processing 'iir_filter_DW01_add_10'
  Processing 'iir_filter_DW01_add_5'
  Processing 'iir_filter_DW01_add_9'
  Processing 'iir_filter_DW01_add_4'
  Processing 'iir_filter_DW01_add_0'
  Processing 'iir_filter_DW01_sub_1'
  Processing 'iir_filter_DW01_add_3'
  Processing 'iir_filter_DW01_add_1'
  Processing 'iir_filter_DW01_add_2'
  Processing 'iir_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   25391.0      1.53     680.4     478.1                          
    0:00:11   25418.4      1.43     674.7     478.1 DP/MULT_cr0sw0/add_4071/CLOCK_r_REG365_S60/D
    0:00:15   25440.5      1.39     670.2     478.8 DP/MULT_b0p0/add_4071/CLOCK_r_REG3_S3/D
    0:00:18   25465.8      1.38     669.3     478.0 DP/reg_out/Q_reg[10]/D   
    0:00:20   25491.3      1.38     668.7     478.0 DP/MULT_b0p0/add_4071/CLOCK_r_REG3_S3/D
    0:00:23   25496.4      1.37     668.5     478.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   25496.4      1.37     668.5     478.0                          
    0:00:26   25505.7      1.37     668.2       0.0                          
    0:00:28   25518.2      1.37     667.0       0.0                          
    0:00:30   25524.8      1.37     666.1       0.0                          
    0:00:33   25536.0      1.37     665.4       0.0                          
    0:00:36   25540.5      1.37     664.5       0.0                          
    0:00:38   25544.2      1.37     663.8       0.0                          
    0:00:40   25560.7      1.37     662.6       0.0                          
    0:00:42   25567.4      1.37     661.1       0.0                          
    0:00:44   25575.1      1.37     660.6       0.0                          
    0:00:47   25577.5      1.37     660.1       0.0                          
    0:00:49   25584.1      1.37     659.5       0.0                          
    0:00:51   25577.0      1.37     658.6       0.0                          
    0:00:52   25580.4      1.37     658.4       0.0                          
    0:00:54   25582.3      1.37     658.0       0.0                          
    0:00:56   25585.7      1.37     657.5       0.0                          
    0:00:58   25597.4      1.37     657.2       0.0                          
    0:01:00   25607.3      1.37     656.6       0.0                          
    0:01:01   25611.3      1.37     656.1       0.0                          
    0:01:03   25625.9      1.37     655.2       0.0                          
    0:01:05   25641.9      1.37     654.4       0.0                          
    0:01:07   25658.4      1.36     654.6       0.0                          
    0:01:10   25662.1      1.36     654.2       0.0                          
    0:01:12   25670.1      1.36     654.0       0.0                          
    0:01:14   25676.4      1.36     653.7       0.0                          
    0:01:16   25686.0      1.36     653.4       0.0                          
    0:01:18   25692.7      1.36     653.2       0.0                          
    0:01:20   25706.5      1.36     652.9       0.0                          
    0:01:22   25705.2      1.36     652.6       0.0                          
    0:01:24   25707.0      1.36     652.5       0.0                          
    0:01:26   25706.0      1.36     652.4       0.0                          
    0:01:28   25707.3      1.36     652.3       0.0                          
    0:01:30   25708.1      1.36     652.0       0.0                          
    0:01:32   25709.7      1.36     651.9       0.0                          
    0:01:34   25714.8      1.36     651.8       0.0                          
    0:01:36   25716.1      1.36     651.7       0.0                          
    0:01:37   25719.0      1.36     651.4       0.0                          
    0:01:39   25725.7      1.36     651.2       0.0                          
    0:01:41   25742.9      1.36     652.1       0.0 DP/MULT_cp3p3/add_4071/CLOCK_r_REG17_S6/D
    0:01:43   25756.0      1.36     652.0       0.0 DP/MULT_cp3p3/add_4071/CLOCK_r_REG17_S6/D
    0:01:46   25770.3      1.35     651.7       0.0 DP/MULT_cp1p1/add_4071/CLOCK_r_REG126_S16/D
    0:01:49   25778.1      1.35     651.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
# reports gen
report_timing > /home/isa22/lab2/common/iir_filter_timing.txt
report_area > /home/isa22/lab2/common/iir_filter_area.txt
change_names -hierarchy -rules verilog
Warning: In the design iir_filter_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
1
write_sdf /home/isa22/lab2/syn/netlist/iir_filter.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/lab2/syn/netlist/iir_filter.sdf'. (WT-3)
1
write -f verilog -hierarchy -output /home/isa22/lab2/syn/netlist/iir_filter.v
Writing verilog file '/home/isa22/lab2/syn/netlist/iir_filter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 143 nets to module iir_filter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc /home/isa22/lab2/syn/netlist/iir_filter.sdc
1
				quitInformation: Defining new variable 'OLOAD'. (CMD-041)
Information: Defining new variable '3.40189'. (CMD-041)

Thank you...
mv: cannot stat `saif/NangateOpenCellLibrary.saif': No such file or directory
sending incremental file list

sent 62 bytes  received 11 bytes  146.00 bytes/sec
total size is 492  speedup is 6.74
sending incremental file list

sent 64 bytes  received 11 bytes  50.00 bytes/sec
total size is 622  speedup is 8.29
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 694  speedup is 8.90
sending incremental file list

sent 69 bytes  received 11 bytes  53.33 bytes/sec
total size is 734  speedup is 9.18
sending incremental file list
synth-mult.tcl

sent 844 bytes  received 34 bytes  1,756.00 bytes/sec
total size is 2,321  speedup is 2.64
sending incremental file list
synth-filter.tcl

sent 860 bytes  received 34 bytes  596.00 bytes/sec
total size is 2,334  speedup is 2.61
receiving incremental file list
C0DrightA0_iir_filter_area.txt

sent 30 bytes  received 445 bytes  950.00 bytes/sec
total size is 670  speedup is 1.41
receiving incremental file list
C0DrightA0_iir_filter_timing.txt

sent 30 bytes  received 1,002 bytes  688.00 bytes/sec
total size is 3,841  speedup is 3.72
mv: cannot stat `/home/isa22/lab2/common/mult_HW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA0_iir_filter_mult_HW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  102.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
receiving incremental file list
C0DrightA0_iir_filter_filter_HW-output.txt

sent 30 bytes  received 475,960 bytes  317,326.67 bytes/sec
total size is 1,148,590  speedup is 2.41
mv: cannot stat `/home/isa22/lab2/common/mult_SW-output.txt': No such file or directory
receiving incremental file list
rsync: link_stat "/home/isa22/lab2/common/C0DrightA0_iir_filter_mult_SW-output.txt" failed: No such file or directory (2)

sent 8 bytes  received 145 bytes  306.00 bytes/sec
total size is 0  speedup is 0.00
rsync error: some files/attrs were not transferred (see previous errors) (code 23) at main.c(1655) [Receiver=3.1.1]
sending incremental file list
multSample.txt

sent 2,540,316 bytes  received 34 bytes  103,687.76 bytes/sec
total size is 12,750,000  speedup is 5.02
sending incremental file list
filterSamples.txt

sent 503,330 bytes  received 34 bytes  91,520.73 bytes/sec
total size is 1,239,706  speedup is 2.46
sending incremental file list

sent 65 bytes  received 11 bytes  50.67 bytes/sec
total size is 12,750,000  speedup is 167,763.16
sending incremental file list

sent 67 bytes  received 11 bytes  156.00 bytes/sec
total size is 1,239,706  speedup is 15,893.67

          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoooooooooo
oooooooohfffffffffffffffffffffffffhhoooooooo o
  ooooooofffffffffffffffffffffffffoooooooo o  
    oooooohfffffffffffffffffffffhhoooooo o    
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhhoooooo
oooohfffffffffffffffffffffffffffffffffhhoooo o
  ooofffffffffffffffffffffffffffffffffoooo o  
    oohfffffffffffffffffffffffffffffhhoo o    
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  




oooooooooooooohfffffffffffffhhoooooooooooooooo
oooooooooooooohfffffffffffffhhoooooooooooooo o
  ooooooooooooofffffffffffffoooooooooooooo o  
    oooooooooooohfffffffffhhoooooooooooo o    
      oooooooooohfffffffffhhoooooooooo o      
        ooooooooofffffffffoooooooooo o        
          ooooooooffffffhhoooooooo o          
            ooooooffffffhhoooooo o            
              ooooffffffoooooo o              
                ooohhhhhoooo o                
                  ohhhhhoo o                  
                   ooooo o                    
                       o                      




oooooooohfffffffffffffffffffffffffhhoooooooooo
oooooooohfffffffffffffffffffffffffhhoooooooo o
  ooooooofffffffffffffffffffffffffoooooooo o  
    oooooohfffffffffffffffffffffhhoooooo o    
      oooohfffffffffffffffffffffhhoooo o      
        ooofffffffffffffffffffffoooo o        
          oohfffffffffffffffffhhoo o          
            hfffffffffffffffffhh o            
             fffffffffffffffff o              




oooohfffffffffffffffffffffffffffffffffhhoooooo
oooohfffffffffffffffffffffffffffffffffhhoooo o
  ooofffffffffffffffffffffffffffffffffoooo o  
    oohfffffffffffffffffffffffffffffhhoo o    
      hfffffffffffffffffffffffffffffhh o      
       fffffffffffffffffffffffffffff o        




oohfffffffffffffffffffffffffffffffffffffhhoooo
oohfffffffffffffffffffffffffffffffffffffhhoo o
  offfffffffffffffffffffffffffffffffffffoo o  
   ooooooooooooooooooooooooooooooooooooo o    




hfffffffffffffffffffffffffffffffffffffffffhhoo
hfffffffffffffffffffffffffffffffffffffffffhh o
 fffffffffffffffffffffffffffffffffffffffff o  


Uploading all the multiplier related files...

Ok Houston, no problems.

Renaming the multiplier file...

It was a breeze.

Starting the simulation of the mult, baby!

It's important to keep these brittle results in a safe place.

Starting the synthesis of the mult, roar!

Synthesized.

Let's take back what belongs to us.

It would have been impossible for someone. But here we are.

Starting the simulation of the filter, baby!

It's important to keep these delicate results in a safe place.

Starting the synthesis of the filter, baby!

Synthesized.

Finished a loop step: cleaning common and re-uploading the same Samples

Let's go on!

The hard part has been over, relax. It's time to analyze the results.

Exit request sent.

Close connection.
