

================================================================
== Vitis HLS Report for 'combineVOLEs'
================================================================
* Date:           Mon Nov 17 18:41:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2993|     2993|  14.965 us|  14.965 us|  2993|  2993|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_gf128_multiply_fu_59  |gf128_multiply  |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
        |grp_gf128_multiply_fu_65  |gf128_multiply  |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
        +--------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_1  |     2992|     2992|        11|          -|          -|   272|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%power = alloca i32 1" [gatebygate.cpp:55]   --->   Operation 13 'alloca' 'power' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [gatebygate.cpp:52]   --->   Operation 14 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gatebygate.cpp:57]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln57 = store i9 0, i9 %i" [gatebygate.cpp:57]   --->   Operation 16 'store' 'store_ln57' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln52 = store i128 0, i128 %acc" [gatebygate.cpp:52]   --->   Operation 17 'store' 'store_ln52' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln55 = store i128 1, i128 %power" [gatebygate.cpp:55]   --->   Operation 18 'store' 'store_ln55' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [gatebygate.cpp:57]   --->   Operation 19 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_14 = load i9 %i" [gatebygate.cpp:57]   --->   Operation 20 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.71ns)   --->   "%icmp_ln57 = icmp_eq  i9 %i_14, i9 272" [gatebygate.cpp:57]   --->   Operation 21 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.71ns)   --->   "%add_ln57 = add i9 %i_14, i9 1" [gatebygate.cpp:57]   --->   Operation 22 'add' 'add_ln57' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc.split, void %for.end" [gatebygate.cpp:57]   --->   Operation 23 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %i_14" [gatebygate.cpp:57]   --->   Operation 24 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%vals_addr = getelementptr i128 %vals, i64 0, i64 %zext_ln57" [gatebygate.cpp:59]   --->   Operation 25 'getelementptr' 'vals_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.20ns)   --->   "%vals_load = load i9 %vals_addr" [gatebygate.cpp:59]   --->   Operation 26 'load' 'vals_load' <Predicate = (!icmp_ln57)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 272> <RAM>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln57 = store i9 %add_ln57, i9 %i" [gatebygate.cpp:57]   --->   Operation 27 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%acc_load_1 = load i128 %acc" [gatebygate.cpp:63]   --->   Operation 28 'load' 'acc_load_1' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i128 %acc_load_1" [gatebygate.cpp:63]   --->   Operation 29 'ret' 'ret_ln63' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 30 [1/2] ( I:1.20ns O:1.20ns )   --->   "%vals_load = load i9 %vals_addr" [gatebygate.cpp:59]   --->   Operation 30 'load' 'vals_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 272> <RAM>

State 4 <SV = 3> <Delay = 3.97>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%power_load = load i128 %power" [gatebygate.cpp:60]   --->   Operation 31 'load' 'power_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [9/9] (3.97ns)   --->   "%ref_tmp = call i128 @gf128_multiply, i128 %vals_load, i128 %power_load" [gatebygate.cpp:59]   --->   Operation 32 'call' 'ref_tmp' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 33 [9/9] (3.97ns)   --->   "%power_1 = call i128 @gf128_multiply, i128 %power_load, i128 2" [gatebygate.cpp:60]   --->   Operation 33 'call' 'power_1' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.97>
ST_5 : Operation 34 [8/9] (4.97ns)   --->   "%ref_tmp = call i128 @gf128_multiply, i128 %vals_load, i128 %power_load" [gatebygate.cpp:59]   --->   Operation 34 'call' 'ref_tmp' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 35 [8/9] (4.97ns)   --->   "%power_1 = call i128 @gf128_multiply, i128 %power_load, i128 2" [gatebygate.cpp:60]   --->   Operation 35 'call' 'power_1' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.97>
ST_6 : Operation 36 [7/9] (4.97ns)   --->   "%ref_tmp = call i128 @gf128_multiply, i128 %vals_load, i128 %power_load" [gatebygate.cpp:59]   --->   Operation 36 'call' 'ref_tmp' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 37 [7/9] (4.97ns)   --->   "%power_1 = call i128 @gf128_multiply, i128 %power_load, i128 2" [gatebygate.cpp:60]   --->   Operation 37 'call' 'power_1' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 4.97>
ST_7 : Operation 38 [6/9] (4.97ns)   --->   "%ref_tmp = call i128 @gf128_multiply, i128 %vals_load, i128 %power_load" [gatebygate.cpp:59]   --->   Operation 38 'call' 'ref_tmp' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 39 [6/9] (4.97ns)   --->   "%power_1 = call i128 @gf128_multiply, i128 %power_load, i128 2" [gatebygate.cpp:60]   --->   Operation 39 'call' 'power_1' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 4.97>
ST_8 : Operation 40 [5/9] (4.97ns)   --->   "%ref_tmp = call i128 @gf128_multiply, i128 %vals_load, i128 %power_load" [gatebygate.cpp:59]   --->   Operation 40 'call' 'ref_tmp' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 41 [5/9] (4.97ns)   --->   "%power_1 = call i128 @gf128_multiply, i128 %power_load, i128 2" [gatebygate.cpp:60]   --->   Operation 41 'call' 'power_1' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 4.97>
ST_9 : Operation 42 [4/9] (4.97ns)   --->   "%ref_tmp = call i128 @gf128_multiply, i128 %vals_load, i128 %power_load" [gatebygate.cpp:59]   --->   Operation 42 'call' 'ref_tmp' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 43 [4/9] (4.97ns)   --->   "%power_1 = call i128 @gf128_multiply, i128 %power_load, i128 2" [gatebygate.cpp:60]   --->   Operation 43 'call' 'power_1' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 4.97>
ST_10 : Operation 44 [3/9] (4.97ns)   --->   "%ref_tmp = call i128 @gf128_multiply, i128 %vals_load, i128 %power_load" [gatebygate.cpp:59]   --->   Operation 44 'call' 'ref_tmp' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 45 [3/9] (4.97ns)   --->   "%power_1 = call i128 @gf128_multiply, i128 %power_load, i128 2" [gatebygate.cpp:60]   --->   Operation 45 'call' 'power_1' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 4.97>
ST_11 : Operation 46 [2/9] (4.97ns)   --->   "%ref_tmp = call i128 @gf128_multiply, i128 %vals_load, i128 %power_load" [gatebygate.cpp:59]   --->   Operation 46 'call' 'ref_tmp' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 47 [2/9] (4.97ns)   --->   "%power_1 = call i128 @gf128_multiply, i128 %power_load, i128 2" [gatebygate.cpp:60]   --->   Operation 47 'call' 'power_1' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 1.28>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%acc_load = load i128 %acc" [gatebygate.cpp:59]   --->   Operation 48 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_34" [gatebygate.cpp:58]   --->   Operation 49 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 272, i64 272, i64 272" [gatebygate.cpp:55]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [gatebygate.cpp:57]   --->   Operation 51 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/9] (0.60ns)   --->   "%ref_tmp = call i128 @gf128_multiply, i128 %vals_load, i128 %power_load" [gatebygate.cpp:59]   --->   Operation 52 'call' 'ref_tmp' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 53 [1/1] (0.30ns)   --->   "%acc_1 = xor i128 %ref_tmp, i128 %acc_load" [gatebygate.cpp:59]   --->   Operation 53 'xor' 'acc_1' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 54 [1/9] (0.60ns)   --->   "%power_1 = call i128 @gf128_multiply, i128 %power_load, i128 2" [gatebygate.cpp:60]   --->   Operation 54 'call' 'power_1' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln52 = store i128 %acc_1, i128 %acc" [gatebygate.cpp:52]   --->   Operation 55 'store' 'store_ln52' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln55 = store i128 %power_1, i128 %power" [gatebygate.cpp:55]   --->   Operation 56 'store' 'store_ln55' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [gatebygate.cpp:57]   --->   Operation 57 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vals]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
power                  (alloca           ) [ 0111111111111]
acc                    (alloca           ) [ 0111111111111]
i                      (alloca           ) [ 0111111111111]
store_ln57             (store            ) [ 0000000000000]
store_ln52             (store            ) [ 0000000000000]
store_ln55             (store            ) [ 0000000000000]
br_ln57                (br               ) [ 0000000000000]
i_14                   (load             ) [ 0000000000000]
icmp_ln57              (icmp             ) [ 0011111111111]
add_ln57               (add              ) [ 0000000000000]
br_ln57                (br               ) [ 0000000000000]
zext_ln57              (zext             ) [ 0000000000000]
vals_addr              (getelementptr    ) [ 0001000000000]
store_ln57             (store            ) [ 0000000000000]
acc_load_1             (load             ) [ 0000000000000]
ret_ln63               (ret              ) [ 0000000000000]
vals_load              (load             ) [ 0000111111111]
power_load             (load             ) [ 0000011111111]
acc_load               (load             ) [ 0000000000000]
specpipeline_ln58      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln55 (speclooptripcount) [ 0000000000000]
specloopname_ln57      (specloopname     ) [ 0000000000000]
ref_tmp                (call             ) [ 0000000000000]
acc_1                  (xor              ) [ 0000000000000]
power_1                (call             ) [ 0000000000000]
store_ln52             (store            ) [ 0000000000000]
store_ln55             (store            ) [ 0000000000000]
br_ln57                (br               ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vals">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vals"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gf128_multiply"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="power_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="power/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="acc_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="vals_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="128" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="9" slack="0"/>
<pin id="50" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vals_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="9" slack="0"/>
<pin id="55" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vals_load/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_gf128_multiply_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="128" slack="0"/>
<pin id="61" dir="0" index="1" bw="128" slack="1"/>
<pin id="62" dir="0" index="2" bw="128" slack="0"/>
<pin id="63" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ref_tmp/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_gf128_multiply_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="128" slack="0"/>
<pin id="67" dir="0" index="1" bw="128" slack="0"/>
<pin id="68" dir="0" index="2" bw="3" slack="0"/>
<pin id="69" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="power_1/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="1"/>
<pin id="74" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/2 acc_load/12 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln57_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="9" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln52_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="128" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln55_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="128" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_14_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="1"/>
<pin id="92" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln57_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="0"/>
<pin id="95" dir="0" index="1" bw="9" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln57_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln57_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln57_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="1"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="power_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="128" slack="3"/>
<pin id="117" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="power_load/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="acc_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="128" slack="0"/>
<pin id="122" dir="0" index="1" bw="128" slack="0"/>
<pin id="123" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="acc_1/12 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln52_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="11"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/12 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln55_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="128" slack="0"/>
<pin id="133" dir="0" index="1" bw="128" slack="11"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/12 "/>
</bind>
</comp>

<comp id="136" class="1005" name="power_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="0"/>
<pin id="138" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="power "/>
</bind>
</comp>

<comp id="143" class="1005" name="acc_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="128" slack="0"/>
<pin id="145" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="160" class="1005" name="vals_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="vals_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="vals_load_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="128" slack="1"/>
<pin id="167" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="vals_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="114"><net_src comp="99" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="115" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="124"><net_src comp="59" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="72" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="65" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="34" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="146"><net_src comp="38" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="153"><net_src comp="42" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="163"><net_src comp="46" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="168"><net_src comp="53" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="59" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: combineVOLEs : vals | {2 3 }
  - Chain level:
	State 1
		store_ln57 : 1
		store_ln52 : 1
		store_ln55 : 1
	State 2
		icmp_ln57 : 1
		add_ln57 : 1
		br_ln57 : 2
		zext_ln57 : 1
		vals_addr : 2
		vals_load : 3
		store_ln57 : 2
		ret_ln63 : 1
	State 3
	State 4
		ref_tmp : 1
		power_1 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		acc_1 : 1
		store_ln52 : 1
		store_ln55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   | grp_gf128_multiply_fu_59 |  0.774  |   3906  |  59219  |
|          | grp_gf128_multiply_fu_65 |  0.774  |   3906  |  59219  |
|----------|--------------------------|---------|---------|---------|
|    xor   |       acc_1_fu_120       |    0    |    0    |   128   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |      icmp_ln57_fu_93     |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|    add   |      add_ln57_fu_99      |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln57_fu_105     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  1.548  |   7812  |  118598 |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   acc_reg_143   |   128  |
|    i_reg_150    |    9   |
|  power_reg_136  |   128  |
|vals_addr_reg_160|    9   |
|vals_load_reg_165|   128  |
+-----------------+--------+
|      Total      |   402  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   18   ||  0.387  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |  7812  | 118598 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   402  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  8214  | 118607 |
+-----------+--------+--------+--------+
