#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 29 12:35:02 2020
# Process ID: 6080
# Current directory: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/soln_v2/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/FFT/xsim_script.tcl}
# Log file: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/soln_v2/sim/verilog/xsim.log
# Journal file: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/soln_v2/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/FFT/xsim_script.tcl
# xsim {FFT} -autoloadwcfg -tclbatch {FFT.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source FFT.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set data_IN__data_IN__data_OUT__data_OUT__return_group [add_wave_group data_IN__data_IN__data_OUT__data_OUT__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/interrupt -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_BRESP -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_BREADY -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_BVALID -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_RRESP -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_RDATA -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_RREADY -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_RVALID -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_ARREADY -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_ARVALID -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_ARADDR -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_WSTRB -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_WDATA -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_WREADY -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_WVALID -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_AWREADY -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_AWVALID -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_AWADDR -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_done -into $blocksiggroup
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_idle -into $blocksiggroup
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_ready -into $blocksiggroup
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_FFT_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_FFT_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_FFT_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_FFT_top/LENGTH_data_IN_M_real -into $tb_portdepth_group -radix hex
## add_wave /apatb_FFT_top/LENGTH_data_IN_M_imag -into $tb_portdepth_group -radix hex
## add_wave /apatb_FFT_top/LENGTH_data_OUT_M_real -into $tb_portdepth_group -radix hex
## add_wave /apatb_FFT_top/LENGTH_data_OUT_M_imag -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_data_IN__data_IN__data_OUT__data_OUT__return_group [add_wave_group data_IN__data_IN__data_OUT__data_OUT__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_FFT_top/AXILiteS_INTERRUPT -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_BRESP -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AXILiteS_BREADY -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_BVALID -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_RRESP -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AXILiteS_RDATA -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AXILiteS_RREADY -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_RVALID -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_ARREADY -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_ARVALID -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_ARADDR -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AXILiteS_WSTRB -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AXILiteS_WDATA -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## add_wave /apatb_FFT_top/AXILiteS_WREADY -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_WVALID -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_AWREADY -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_AWVALID -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AXILiteS_AWADDR -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex
## save_wave_config FFT.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fadd_32ns_32ncud_U76/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fadd_32ns_32ncud_U75/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fsub_32ns_32nbkb_U74/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fsub_32ns_32nbkb_U73/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fadd_32ns_32ncud_U72/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fsub_32ns_32nbkb_U71/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fadd_32ns_32ncud_U62/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fsub_32ns_32nbkb_U60/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fsub_32ns_32nbkb_U57/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fadd_32ns_32ncud_U48/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fadd_32ns_32ncud_U47/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fsub_32ns_32nbkb_U46/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fsub_32ns_32nbkb_U45/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fadd_32ns_32ncud_U44/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fsub_32ns_32nbkb_U43/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fadd_32ns_32ncud_U34/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fadd_32ns_32ncud_U33/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fsub_32ns_32nbkb_U32/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fadd_32ns_32ncud_U30/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fsub_32ns_32nbkb_U29/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fadd_32ns_32ncud_U15/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fadd_32ns_32ncud_U14/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fsub_32ns_32nbkb_U13/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fsub_32ns_32nbkb_U12/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fadd_32ns_32ncud_U11/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fsub_32ns_32nbkb_U10/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [257.56%] @ "16425000"
// RTL Simulation : 2 / 2 [100.00%] @ "32715000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 32755 ns : File "/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/soln_v2/sim/verilog/FFT.autotb.v" Line 287
run: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.926 ; gain = 0.000 ; free physical = 384 ; free virtual = 1982
## quit
INFO: [Common 17-206] Exiting xsim at Tue Dec 29 12:35:50 2020...
