// Automatically generated from sdk22/lpc54608.h by make-stmconst.py

{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC0), (mp_obj_t)&mpz_400a0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ASYNC_SYSCON), (mp_obj_t)&mpz_40040000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CAN0), (mp_obj_t)&mpz_4009d000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CAN1), (mp_obj_t)&mpz_4009e000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CRC_ENGINE), (mp_obj_t)&mpz_40095000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CTIMER0), (mp_obj_t)&mpz_40008000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CTIMER1), (mp_obj_t)&mpz_40009000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CTIMER2), (mp_obj_t)&mpz_40028000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CTIMER3), (mp_obj_t)&mpz_40048000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CTIMER4), (mp_obj_t)&mpz_40049000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA0), (mp_obj_t)&mpz_40082000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMIC0), (mp_obj_t)&mpz_40090000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_EEPROM), (mp_obj_t)&mpz_40014000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_EMC), (mp_obj_t)&mpz_40081000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENET), (mp_obj_t)&mpz_40092000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXCOMM0), (mp_obj_t)&mpz_40086000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXCOMM1), (mp_obj_t)&mpz_40087000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXCOMM2), (mp_obj_t)&mpz_40088000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXCOMM3), (mp_obj_t)&mpz_40089000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXCOMM4), (mp_obj_t)&mpz_4008a000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXCOMM5), (mp_obj_t)&mpz_40096000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXCOMM6), (mp_obj_t)&mpz_40097000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXCOMM7), (mp_obj_t)&mpz_40098000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXCOMM8), (mp_obj_t)&mpz_40099000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXCOMM9), (mp_obj_t)&mpz_4009a000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FMC), (mp_obj_t)&mpz_40034000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GINT0), (mp_obj_t)&mpz_40002000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GINT1), (mp_obj_t)&mpz_40003000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO), (mp_obj_t)&mpz_4008c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C0), (mp_obj_t)&mpz_40086000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C1), (mp_obj_t)&mpz_40087000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C2), (mp_obj_t)&mpz_40088000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C3), (mp_obj_t)&mpz_40089000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C4), (mp_obj_t)&mpz_4008a000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C5), (mp_obj_t)&mpz_40096000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C6), (mp_obj_t)&mpz_40097000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C7), (mp_obj_t)&mpz_40098000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C8), (mp_obj_t)&mpz_40099000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C9), (mp_obj_t)&mpz_4009a000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2S0), (mp_obj_t)&mpz_40097000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2S1), (mp_obj_t)&mpz_40098000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_INPUTMUX), (mp_obj_t)&mpz_40005000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_IOCON), (mp_obj_t)&mpz_40001000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LCD), (mp_obj_t)&mpz_40083000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_MRT0), (mp_obj_t)&mpz_4000d000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_OTPC), (mp_obj_t)&mpz_40015000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PINT), (mp_obj_t)&mpz_40004000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_RIT), (mp_obj_t)&mpz_4002d000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC), (mp_obj_t)&mpz_4002c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SCT0), (mp_obj_t)&mpz_40085000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SDIF), (mp_obj_t)&mpz_4009b000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SMARTCARD0), (mp_obj_t)&mpz_40036000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SMARTCARD1), (mp_obj_t)&mpz_40037000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI0), (mp_obj_t)&mpz_40086000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI1), (mp_obj_t)&mpz_40087000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI2), (mp_obj_t)&mpz_40088000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI3), (mp_obj_t)&mpz_40089000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI4), (mp_obj_t)&mpz_4008a000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI5), (mp_obj_t)&mpz_40096000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI6), (mp_obj_t)&mpz_40097000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI7), (mp_obj_t)&mpz_40098000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI8), (mp_obj_t)&mpz_40099000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI9), (mp_obj_t)&mpz_4009a000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPIFI0), (mp_obj_t)&mpz_40080000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SYSCON), (mp_obj_t)&mpz_40000000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART0), (mp_obj_t)&mpz_40086000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART1), (mp_obj_t)&mpz_40087000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART2), (mp_obj_t)&mpz_40088000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART3), (mp_obj_t)&mpz_40089000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART4), (mp_obj_t)&mpz_4008a000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART5), (mp_obj_t)&mpz_40096000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART6), (mp_obj_t)&mpz_40097000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART7), (mp_obj_t)&mpz_40098000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART8), (mp_obj_t)&mpz_40099000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART9), (mp_obj_t)&mpz_4009a000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USB0), (mp_obj_t)&mpz_40084000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBFSH), (mp_obj_t)&mpz_400a2000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBHSD), (mp_obj_t)&mpz_40094000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBHSH), (mp_obj_t)&mpz_400a3000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_UTICK0), (mp_obj_t)&mpz_4000e000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_WWDT), (mp_obj_t)&mpz_4000c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_CTRL), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, ADC Control register. Contains the clock divide value, resolution selection, sampling time selection, and mode controls
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_INSEL), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, Input Select. Allows selection of the temperature sensor as an alternate input to ADC channel 0
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_SEQ_CTRL0), MP_OBJ_NEW_SMALL_INT(0x8) }, // 32-bits, ADC Conversion Sequence-n control register: Controls triggering and channel selection for conversion sequence-n. Also specifies interrupt mode for sequence-n
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_SEQ_CTRL1), MP_OBJ_NEW_SMALL_INT(0xc) }, // 32-bits, ADC Conversion Sequence-n control register: Controls triggering and channel selection for conversion sequence-n. Also specifies interrupt mode for sequence-n
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_SEQ_GDAT0), MP_OBJ_NEW_SMALL_INT(0x10) }, // 32-bits, ADC Sequence-n Global Data register. This register contains the result of the most recent ADC conversion performed under sequence-n
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_SEQ_GDAT1), MP_OBJ_NEW_SMALL_INT(0x14) }, // 32-bits, ADC Sequence-n Global Data register. This register contains the result of the most recent ADC conversion performed under sequence-n
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_THR0_LOW), MP_OBJ_NEW_SMALL_INT(0x50) }, // 32-bits, ADC Low Compare Threshold register 0: Contains the lower threshold level for automatic threshold comparison for any channels linked to threshold pair 0
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_THR1_LOW), MP_OBJ_NEW_SMALL_INT(0x54) }, // 32-bits, ADC Low Compare Threshold register 1: Contains the lower threshold level for automatic threshold comparison for any channels linked to threshold pair 1
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_THR0_HIGH), MP_OBJ_NEW_SMALL_INT(0x58) }, // 32-bits, ADC High Compare Threshold register 0: Contains the upper threshold level for automatic threshold comparison for any channels linked to threshold pair 0
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_THR1_HIGH), MP_OBJ_NEW_SMALL_INT(0x5c) }, // 32-bits, ADC High Compare Threshold register 1: Contains the upper threshold level for automatic threshold comparison for any channels linked to threshold pair 1
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_CHAN_THRSEL), MP_OBJ_NEW_SMALL_INT(0x60) }, // 32-bits, ADC Channel-Threshold Select register. Specifies which set of threshold compare registers are to be used for each channe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_INTEN), MP_OBJ_NEW_SMALL_INT(0x64) }, // 32-bits, ADC Interrupt Enable register. This register contains enable bits that enable the sequence-A, sequence-B, threshold compare and data overrun interrupts to be generated
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_FLAGS), MP_OBJ_NEW_SMALL_INT(0x68) }, // 32-bits, ADC Flags register. Contains the four interrupt/DMA trigger flags and the individual component overrun and threshold-compare flags. (The overrun bits replicate information stored in the result registers)
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_STARTUP), MP_OBJ_NEW_SMALL_INT(0x6c) }, // 32-bits, ADC Startup register
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_CALIB), MP_OBJ_NEW_SMALL_INT(0x70) }, // 32-bits, ADC Calibration register
{ MP_OBJ_NEW_QSTR(MP_QSTR_CRC_MODE), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, CRC mode registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_CRC_SEED), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, CRC seed registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_CRC_SUM), MP_OBJ_NEW_SMALL_INT(0x8) }, // 32-bits, CRC checksum registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_CRC_WR_DATA), MP_OBJ_NEW_SMALL_INT(0x8) }, // 32-bits, CRC data registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CTRL), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, DMA control
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_INTSTAT), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, Interrupt status
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_SRAMBASE), MP_OBJ_NEW_SMALL_INT(0x8) }, // 32-bits, SRAM address of the channel configuration table
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_ENABLESET), MP_OBJ_NEW_SMALL_INT(0x20) }, // 32-bits, Channel Enable read and Set for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_ENABLECLR), MP_OBJ_NEW_SMALL_INT(0x28) }, // 32-bits, Channel Enable Clear for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_ACTIVE), MP_OBJ_NEW_SMALL_INT(0x30) }, // 32-bits, Channel Active status for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_BUSY), MP_OBJ_NEW_SMALL_INT(0x38) }, // 32-bits, Channel Busy status for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_ERRINT), MP_OBJ_NEW_SMALL_INT(0x40) }, // 32-bits, Error Interrupt status for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_INTENSET), MP_OBJ_NEW_SMALL_INT(0x48) }, // 32-bits, Interrupt Enable read and Set for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_INTENCLR), MP_OBJ_NEW_SMALL_INT(0x50) }, // 32-bits, Interrupt Enable Clear for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_INTA), MP_OBJ_NEW_SMALL_INT(0x58) }, // 32-bits, Interrupt A status for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_INTB), MP_OBJ_NEW_SMALL_INT(0x60) }, // 32-bits, Interrupt B status for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_SETVALID), MP_OBJ_NEW_SMALL_INT(0x68) }, // 32-bits, Set ValidPending control bits for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_SETTRIG), MP_OBJ_NEW_SMALL_INT(0x70) }, // 32-bits, Set Trigger control bits for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_ABORT), MP_OBJ_NEW_SMALL_INT(0x78) }, // 32-bits, Channel Abort control for all DMA channels
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CFG), MP_OBJ_NEW_SMALL_INT(0x400) }, // 32-bits, Configuration register for DMA channel 
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CTLSTAT), MP_OBJ_NEW_SMALL_INT(0x404) }, // 32-bits, Control and status register for DMA channel 
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_XFERCFG), MP_OBJ_NEW_SMALL_INT(0x408) }, // 32-bits, Transfer configuration register for DMA channel 
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIR0), MP_OBJ_NEW_SMALL_INT(0x2000) }, // 32-bits, Direction register
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIR1), MP_OBJ_NEW_SMALL_INT(0x2004) }, // 32-bits, Direction register
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIR2), MP_OBJ_NEW_SMALL_INT(0x2008) }, // 32-bits, Direction register
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIR3), MP_OBJ_NEW_SMALL_INT(0x200c) }, // 32-bits, Direction register
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIR4), MP_OBJ_NEW_SMALL_INT(0x2010) }, // 32-bits, Direction register
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIR5), MP_OBJ_NEW_SMALL_INT(0x2014) }, // 32-bits, Direction register
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MASK0), MP_OBJ_NEW_SMALL_INT(0x2080) }, // 32-bits, Mask registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MASK1), MP_OBJ_NEW_SMALL_INT(0x2084) }, // 32-bits, Mask registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MASK2), MP_OBJ_NEW_SMALL_INT(0x2088) }, // 32-bits, Mask registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MASK3), MP_OBJ_NEW_SMALL_INT(0x208c) }, // 32-bits, Mask registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MASK4), MP_OBJ_NEW_SMALL_INT(0x2090) }, // 32-bits, Mask registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MASK5), MP_OBJ_NEW_SMALL_INT(0x2094) }, // 32-bits, Mask registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_PIN0), MP_OBJ_NEW_SMALL_INT(0x2100) }, // 32-bits, Port pin registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_PIN1), MP_OBJ_NEW_SMALL_INT(0x2104) }, // 32-bits, Port pin registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_PIN2), MP_OBJ_NEW_SMALL_INT(0x2108) }, // 32-bits, Port pin registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_PIN3), MP_OBJ_NEW_SMALL_INT(0x210c) }, // 32-bits, Port pin registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_PIN4), MP_OBJ_NEW_SMALL_INT(0x2110) }, // 32-bits, Port pin registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_PIN5), MP_OBJ_NEW_SMALL_INT(0x2114) }, // 32-bits, Port pin registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MPIN0), MP_OBJ_NEW_SMALL_INT(0x2180) }, // 32-bits, Masked port registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MPIN1), MP_OBJ_NEW_SMALL_INT(0x2184) }, // 32-bits, Masked port registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MPIN2), MP_OBJ_NEW_SMALL_INT(0x2188) }, // 32-bits, Masked port registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MPIN3), MP_OBJ_NEW_SMALL_INT(0x218c) }, // 32-bits, Masked port registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MPIN4), MP_OBJ_NEW_SMALL_INT(0x2190) }, // 32-bits, Masked port registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_MPIN5), MP_OBJ_NEW_SMALL_INT(0x2194) }, // 32-bits, Masked port registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_SET0), MP_OBJ_NEW_SMALL_INT(0x2200) }, // 32-bits, Write: Set register for port Read: output bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_SET1), MP_OBJ_NEW_SMALL_INT(0x2204) }, // 32-bits, Write: Set register for port Read: output bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_SET2), MP_OBJ_NEW_SMALL_INT(0x2208) }, // 32-bits, Write: Set register for port Read: output bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_SET3), MP_OBJ_NEW_SMALL_INT(0x220c) }, // 32-bits, Write: Set register for port Read: output bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_SET4), MP_OBJ_NEW_SMALL_INT(0x2210) }, // 32-bits, Write: Set register for port Read: output bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_SET5), MP_OBJ_NEW_SMALL_INT(0x2214) }, // 32-bits, Write: Set register for port Read: output bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_CLR0), MP_OBJ_NEW_SMALL_INT(0x2280) }, // 32-bits, Clear por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_CLR1), MP_OBJ_NEW_SMALL_INT(0x2284) }, // 32-bits, Clear por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_CLR2), MP_OBJ_NEW_SMALL_INT(0x2288) }, // 32-bits, Clear por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_CLR3), MP_OBJ_NEW_SMALL_INT(0x228c) }, // 32-bits, Clear por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_CLR4), MP_OBJ_NEW_SMALL_INT(0x2290) }, // 32-bits, Clear por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_CLR5), MP_OBJ_NEW_SMALL_INT(0x2294) }, // 32-bits, Clear por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_NOT0), MP_OBJ_NEW_SMALL_INT(0x2300) }, // 32-bits, Toggle por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_NOT1), MP_OBJ_NEW_SMALL_INT(0x2304) }, // 32-bits, Toggle por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_NOT2), MP_OBJ_NEW_SMALL_INT(0x2308) }, // 32-bits, Toggle por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_NOT3), MP_OBJ_NEW_SMALL_INT(0x230c) }, // 32-bits, Toggle por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_NOT4), MP_OBJ_NEW_SMALL_INT(0x2310) }, // 32-bits, Toggle por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_NOT5), MP_OBJ_NEW_SMALL_INT(0x2314) }, // 32-bits, Toggle por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRSET0), MP_OBJ_NEW_SMALL_INT(0x2380) }, // 32-bits, Set pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRSET1), MP_OBJ_NEW_SMALL_INT(0x2384) }, // 32-bits, Set pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRSET2), MP_OBJ_NEW_SMALL_INT(0x2388) }, // 32-bits, Set pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRSET3), MP_OBJ_NEW_SMALL_INT(0x238c) }, // 32-bits, Set pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRSET4), MP_OBJ_NEW_SMALL_INT(0x2390) }, // 32-bits, Set pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRSET5), MP_OBJ_NEW_SMALL_INT(0x2394) }, // 32-bits, Set pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRCLR0), MP_OBJ_NEW_SMALL_INT(0x2400) }, // 32-bits, Clear pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRCLR1), MP_OBJ_NEW_SMALL_INT(0x2404) }, // 32-bits, Clear pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRCLR2), MP_OBJ_NEW_SMALL_INT(0x2408) }, // 32-bits, Clear pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRCLR3), MP_OBJ_NEW_SMALL_INT(0x240c) }, // 32-bits, Clear pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRCLR4), MP_OBJ_NEW_SMALL_INT(0x2410) }, // 32-bits, Clear pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRCLR5), MP_OBJ_NEW_SMALL_INT(0x2414) }, // 32-bits, Clear pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRNOT0), MP_OBJ_NEW_SMALL_INT(0x2480) }, // 32-bits, Toggle pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRNOT1), MP_OBJ_NEW_SMALL_INT(0x2484) }, // 32-bits, Toggle pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRNOT2), MP_OBJ_NEW_SMALL_INT(0x2488) }, // 32-bits, Toggle pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRNOT3), MP_OBJ_NEW_SMALL_INT(0x248c) }, // 32-bits, Toggle pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRNOT4), MP_OBJ_NEW_SMALL_INT(0x2490) }, // 32-bits, Toggle pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DIRNOT5), MP_OBJ_NEW_SMALL_INT(0x2494) }, // 32-bits, Toggle pin direction bits for por
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_CFG), MP_OBJ_NEW_SMALL_INT(0x800) }, // 32-bits, Configuration for shared functions
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_STAT), MP_OBJ_NEW_SMALL_INT(0x804) }, // 32-bits, Status register for Master, Slave, and Monitor functions
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_INTENSET), MP_OBJ_NEW_SMALL_INT(0x808) }, // 32-bits, Interrupt Enable Set and read register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_INTENCLR), MP_OBJ_NEW_SMALL_INT(0x80c) }, // 32-bits, Interrupt Enable Clear register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_TIMEOUT), MP_OBJ_NEW_SMALL_INT(0x810) }, // 32-bits, Time-out value register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_CLKDIV), MP_OBJ_NEW_SMALL_INT(0x814) }, // 32-bits, Clock pre-divider for the entire I2C interface. This determines what time increments are used for the MSTTIME register, and controls some timing of the Slave function
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_INTSTAT), MP_OBJ_NEW_SMALL_INT(0x818) }, // 32-bits, Interrupt Status register for Master, Slave, and Monitor functions
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_MSTCTL), MP_OBJ_NEW_SMALL_INT(0x820) }, // 32-bits, Master control register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_MSTTIME), MP_OBJ_NEW_SMALL_INT(0x824) }, // 32-bits, Master timing configuration
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_MSTDAT), MP_OBJ_NEW_SMALL_INT(0x828) }, // 32-bits, Combined Master receiver and transmitter data register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_SLVCTL), MP_OBJ_NEW_SMALL_INT(0x840) }, // 32-bits, Slave control register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_SLVDAT), MP_OBJ_NEW_SMALL_INT(0x844) }, // 32-bits, Combined Slave receiver and transmitter data register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_SLVADR0), MP_OBJ_NEW_SMALL_INT(0x848) }, // 32-bits, Slave address register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_SLVADR1), MP_OBJ_NEW_SMALL_INT(0x84c) }, // 32-bits, Slave address register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_SLVADR2), MP_OBJ_NEW_SMALL_INT(0x850) }, // 32-bits, Slave address register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_SLVADR3), MP_OBJ_NEW_SMALL_INT(0x854) }, // 32-bits, Slave address register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_SLVQUAL0), MP_OBJ_NEW_SMALL_INT(0x858) }, // 32-bits, Slave Qualification for address 0
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_MONRXDAT), MP_OBJ_NEW_SMALL_INT(0x880) }, // 32-bits, Monitor receiver data register
{ MP_OBJ_NEW_QSTR(MP_QSTR_I2C_ID), MP_OBJ_NEW_SMALL_INT(0xffc) }, // 32-bits, Peripheral identification register
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_CTRL), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, RTC control registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_MATCH), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, RTC match registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_COUNT), MP_OBJ_NEW_SMALL_INT(0x8) }, // 32-bits, RTC counter registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_WAKE), MP_OBJ_NEW_SMALL_INT(0xc) }, // 32-bits, High-resolution/wake-up timer control registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_GPREG0), MP_OBJ_NEW_SMALL_INT(0x40) }, // 32-bits, General Purpose registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_GPREG1), MP_OBJ_NEW_SMALL_INT(0x44) }, // 32-bits, General Purpose registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_GPREG2), MP_OBJ_NEW_SMALL_INT(0x48) }, // 32-bits, General Purpose registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_GPREG3), MP_OBJ_NEW_SMALL_INT(0x4c) }, // 32-bits, General Purpose registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_GPREG4), MP_OBJ_NEW_SMALL_INT(0x50) }, // 32-bits, General Purpose registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_GPREG5), MP_OBJ_NEW_SMALL_INT(0x54) }, // 32-bits, General Purpose registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_GPREG6), MP_OBJ_NEW_SMALL_INT(0x58) }, // 32-bits, General Purpose registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTC_GPREG7), MP_OBJ_NEW_SMALL_INT(0x5c) }, // 32-bits, General Purpose registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_CFG), MP_OBJ_NEW_SMALL_INT(0x400) }, // 32-bits, SPI Configuration registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_DLY), MP_OBJ_NEW_SMALL_INT(0x404) }, // 32-bits, SPI Delay registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_STAT), MP_OBJ_NEW_SMALL_INT(0x408) }, // 32-bits, SPI Status. Some status flags can be cleared by writing a 1 to that bit position
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_INTENSET), MP_OBJ_NEW_SMALL_INT(0x40c) }, // 32-bits, SPI Interrupt Enable read and Set. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_INTENCLR), MP_OBJ_NEW_SMALL_INT(0x410) }, // 32-bits, SPI Interrupt Enable Clear. Writing a 1 to any implemented bit position causes the corresponding bit in INTENSET to be cleared
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_DIV), MP_OBJ_NEW_SMALL_INT(0x424) }, // 32-bits, SPI clock Divide
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_INTSTAT), MP_OBJ_NEW_SMALL_INT(0x428) }, // 32-bits, SPI Interrupt Statu
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_FIFOCFG), MP_OBJ_NEW_SMALL_INT(0xe00) }, // 32-bits, FIFO configuration and enable register
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_FIFOSTAT), MP_OBJ_NEW_SMALL_INT(0xe04) }, // 32-bits, FIFO status register
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_FIFOTRIG), MP_OBJ_NEW_SMALL_INT(0xe08) }, // 32-bits, FIFO trigger settings for interrupt and DMA request
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_FIFOINTENSET), MP_OBJ_NEW_SMALL_INT(0xe10) }, // 32-bits, FIFO interrupt enable set (enable) and read register
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_FIFOINTENCLR), MP_OBJ_NEW_SMALL_INT(0xe14) }, // 32-bits, FIFO interrupt enable clear (disable) and read register
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_FIFOINTSTAT), MP_OBJ_NEW_SMALL_INT(0xe18) }, // 32-bits, FIFO interrupt status register
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_FIFOWR), MP_OBJ_NEW_SMALL_INT(0xe20) }, // 32-bits, FIFO write data
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_FIFORD), MP_OBJ_NEW_SMALL_INT(0xe30) }, // 32-bits, FIFO read data
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_FIFORDNOPOP), MP_OBJ_NEW_SMALL_INT(0xe40) }, // 32-bits, FIFO data read with no FIFO pop
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPI_ID), MP_OBJ_NEW_SMALL_INT(0xffc) }, // 32-bits, Peripheral identification register
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_CFG), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, USART Configuration register. Basic USART configuration settings that typically are not changed during operation
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_CTL), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, USART Control register. USART control settings that are more likely to change during operation
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_STAT), MP_OBJ_NEW_SMALL_INT(0x8) }, // 32-bits, USART Status register. The complete status value can be read here. Writing ones clears some bits in the register. Some bits can be cleared by writing a 1 to them
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_INTENSET), MP_OBJ_NEW_SMALL_INT(0xc) }, // 32-bits, Interrupt Enable read and Set register for USART (not FIFO) status. Contains individual interrupt enable bits for each potential USART interrupt. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_INTENCLR), MP_OBJ_NEW_SMALL_INT(0x10) }, // 32-bits, Interrupt Enable Clear register. Allows clearing any combination of bits in the INTENSET register. Writing a 1 to any implemented bit position causes the corresponding bit to be cleared
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_BRG), MP_OBJ_NEW_SMALL_INT(0x20) }, // 32-bits, Baud Rate Generator register. 16-bit integer baud rate divisor value
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_INTSTAT), MP_OBJ_NEW_SMALL_INT(0x24) }, // 32-bits, Interrupt status register. Reflects interrupts that are currently enabled
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_OSR), MP_OBJ_NEW_SMALL_INT(0x28) }, // 32-bits, Oversample selection register for asynchronous communication
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_ADDR), MP_OBJ_NEW_SMALL_INT(0x2c) }, // 32-bits, Address register for automatic address matching
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_FIFOCFG), MP_OBJ_NEW_SMALL_INT(0xe00) }, // 32-bits, FIFO configuration and enable register
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_FIFOSTAT), MP_OBJ_NEW_SMALL_INT(0xe04) }, // 32-bits, FIFO status register
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_FIFOTRIG), MP_OBJ_NEW_SMALL_INT(0xe08) }, // 32-bits, FIFO trigger settings for interrupt and DMA request
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_FIFOINTENSET), MP_OBJ_NEW_SMALL_INT(0xe10) }, // 32-bits, FIFO interrupt enable set (enable) and read register
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_FIFOINTENCLR), MP_OBJ_NEW_SMALL_INT(0xe14) }, // 32-bits, FIFO interrupt enable clear (disable) and read register
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_FIFOINTSTAT), MP_OBJ_NEW_SMALL_INT(0xe18) }, // 32-bits, FIFO interrupt status register
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_FIFOWR), MP_OBJ_NEW_SMALL_INT(0xe20) }, // 32-bits, FIFO write data
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_FIFORD), MP_OBJ_NEW_SMALL_INT(0xe30) }, // 32-bits, FIFO read data
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_FIFORDNOPOP), MP_OBJ_NEW_SMALL_INT(0xe40) }, // 32-bits, FIFO data read with no FIFO pop
{ MP_OBJ_NEW_QSTR(MP_QSTR_USART_ID), MP_OBJ_NEW_SMALL_INT(0xffc) }, // 32-bits, Peripheral identification register

