// Seed: 1678786787
module module_0 ();
  tri1 id_1, id_2;
  assign id_2 = -1;
  id_3 :
  assert property (@(posedge -1) id_3) $signed(83);
  ;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout reg id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_6;
  always id_4 <= -1;
  assign id_3 = id_6;
  wire id_7 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  bit id_8 = 1, id_9 = -1, id_10 = id_7;
  always id_10 <= id_4;
endmodule
