Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_jtagcosim_top.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "jtagcosim_top.ngc"
Output Format                      : NGC
Target Device                      : xc5vsx50t-1ff1136

---- Source Options
Entity Name                        : jtagcosim_top
Top Module Name                    : jtagcosim_top
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" in Library work.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <xlslicer> compiled.
Entity <xlslicer> (Architecture <behavior>) compiled.
Entity <xland2> compiled.
Entity <xland2> (Architecture <behavior>) compiled.
Entity <xlreqgrantmanager> compiled.
Entity <xlreqgrantmanager> (Architecture <structural>) compiled.
Entity <xlmemmap> compiled.
Entity <xlmemmap> (Architecture <behavioral>) compiled.
Entity <sysgen_hw_cosim_interface> compiled.
Entity <sysgen_hw_cosim_interface> (Architecture <structural>) compiled.
Entity <xliobuf> compiled.
Entity <xliobuf> (Architecture <structural>) compiled.
Entity <xlibuf> compiled.
Entity <xlibuf> (Architecture <structural>) compiled.
Entity <xlobuf> compiled.
Entity <xlobuf> (Architecture <structural>) compiled.
Entity <xlibufds> compiled.
Entity <xlibufds> (Architecture <structural>) compiled.
Entity <xlobufds> compiled.
Entity <xlobufds> (Architecture <structural>) compiled.
Entity <xlclockgen> compiled.
Entity <xlclockgen> (Architecture <structural>) compiled.
Entity <jtagcosim_top> compiled.
Entity <jtagcosim_top> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <jtagcosim_top> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclockgen> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sysgen_hw_cosim_interface> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlmemmap> in library <work> (architecture <behavioral>) with generics.
	data_width = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <jtagcosim_top> in library <work> (Architecture <structural>).
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2350: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2356: Instantiating black box module <BUFGMUX>.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2364: Instantiating black box module <BUFGMUX>.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2379: Instantiating black box module <IBUFGDS>.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2386: Instantiating black box module <jtagcosim_iface_virtex5>.
Entity <jtagcosim_top> analyzed. Unit <jtagcosim_top> generated.

Analyzing Entity <xlclockgen> in library <work> (Architecture <structural>).
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2237: Instantiating black box module <BUFGCE>.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2244: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2250: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2250: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2250: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2250: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2250: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2250: Unconnected output port 'CLKFX' of component 'DCM'.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2250: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2250: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:753 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2250: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 2250: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <dcm_inst> in unit <xlclockgen>.
    Set user-defined property "CLKIN_PERIOD =  5.0000000000000000" for instance <dcm_inst> in unit <xlclockgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dcm_inst> in unit <xlclockgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dcm_inst> in unit <xlclockgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  HIGH" for instance <dcm_inst> in unit <xlclockgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dcm_inst> in unit <xlclockgen>.
Entity <xlclockgen> analyzed. Unit <xlclockgen> generated.

Analyzing Entity <sysgen_hw_cosim_interface> in library <work> (Architecture <structural>).
    Set property "syn_keep = TRUE" for signal <clk_x1>.
    Set user-defined property "KEEP =  TRUE" for signal <clk_x1> (previous value was "KEEP soft").
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_keep = TRUE" for signal <pci_clk_x0>.
    Set user-defined property "KEEP =  TRUE" for signal <pci_clk_x0> (previous value was "KEEP soft").
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
    Set property "buffer_type = none" for signal <pci_clk_x0>.
WARNING:Xst:2211 - "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd" line 1952: Instantiating black box module <sift_cw>.
Entity <sysgen_hw_cosim_interface> analyzed. Unit <sysgen_hw_cosim_interface> generated.

Analyzing generic Entity <xlmemmap> in library <work> (Architecture <behavioral>).
	data_width = 32
Entity <xlmemmap> analyzed. Unit <xlmemmap> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <xlmemmap>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd".
WARNING:Xst:647 - Input <data_in<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <re> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <data_out_mm>.
    Found 8-bit register for signal <int_mm_gateway_in>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <xlmemmap> synthesized.


Synthesizing Unit <xlclockgen>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd".
Unit <xlclockgen> synthesized.


Synthesizing Unit <sysgen_hw_cosim_interface>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd".
WARNING:Xst:1780 - Signal <clk_x0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <sysgen_hw_cosim_interface> synthesized.


Synthesizing Unit <jtagcosim_top>.
    Related source file is "E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/SIFT-SYSGEN/netlist/synth_wrapper/jtagcosim_top.vhd".
Unit <jtagcosim_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 32-bit register                                       : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <data_out_mm<31:8>> (without init value) have a constant value of 0 in block <xlmemmap>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance bufgmux_comp1 in unit jtagcosim_top of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance bufgmux_comp2 in unit jtagcosim_top of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance clkgen/dcm_inst in unit jtagcosim_top of type DCM has been replaced by DCM_ADV
INFO:Xst:1901 - Instance clkgen/buf_dcm_clk in unit jtagcosim_top of type BUFGCE has been replaced by BUFGCTRL

Optimizing unit <jtagcosim_top> ...

Optimizing unit <xlmemmap> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : jtagcosim_top.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 11
#      GND                         : 1
#      INV                         : 1
#      LUT4                        : 1
#      LUT5                        : 1
#      LUT6                        : 6
#      VCC                         : 1
# FlipFlops/Latches                : 16
#      FDE                         : 16
# Clock Buffers                    : 5
#      BUFG                        : 2
#      BUFGCTRL                    : 3
# IO Buffers                       : 1
#      IBUFGDS                     : 1
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# Others                           : 2
#      jtagcosim_iface_virtex5     : 1
#      sift_cw                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of  32640     0%  
 Number of Slice LUTs:                    9  out of  32640     0%  
    Number used as Logic:                 9  out of  32640     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     21
   Number with an unused Flip Flop:       5  out of     21    23%  
   Number with an unused LUT:            12  out of     21    57%  
   Number of fully used LUT-FF pairs:     4  out of     21    19%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    480     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  
 Number of DCM_ADVs:                      1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
sys_clk_p                          | clkgen/dcm_inst:CLKDV+BUFGCTRL| 16    |
-----------------------------------+-------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: 3.801ns
   Maximum output required time after clock: 0.471ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_p'
  Total number of paths / destination ports: 544 / 32
-------------------------------------------------------------------------
Offset:              3.801ns (Levels of Logic = 3)
  Source:            jtag_iface:addr(4) (PAD)
  Destination:       sysgen_hwcosim_iface/memory_map/data_out_mm_7 (FF)
  Destination Clock: sys_clk_p rising 0.5X

  Data Path: jtag_iface:addr(4) to sysgen_hwcosim_iface/memory_map/data_out_mm_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    jtagcosim_iface_virtex5:addr(4)    1   0.000   1.069  jtag_iface (jtag_iface_addr(4))
     LUT6:I0->O            1   0.094   0.789  sysgen_hwcosim_iface/memory_map/data_out_mm_and000135 (sysgen_hwcosim_iface/memory_map/data_out_mm_and000135)
     LUT4:I0->O            2   0.094   1.074  sysgen_hwcosim_iface/memory_map/data_out_mm_and0001188 (sysgen_hwcosim_iface/memory_map/data_out_mm_and0001)
     LUT6:I0->O            8   0.094   0.374  sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_not0001 (sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_not0001)
     FDE:CE                    0.213          sysgen_hwcosim_iface/memory_map/int_mm_gateway_in_0
    ----------------------------------------
    Total                      3.801ns (0.495ns logic, 3.306ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_p'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            sysgen_hwcosim_iface/memory_map/data_out_mm_7 (FF)
  Destination:       jtag_iface:data_out(7) (PAD)
  Source Clock:      sys_clk_p rising 0.5X

  Data Path: sysgen_hwcosim_iface/memory_map/data_out_mm_7 to jtag_iface:data_out(7)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  sysgen_hwcosim_iface/memory_map/data_out_mm_7 (sysgen_hwcosim_iface/memory_map/data_out_mm_7)
    jtagcosim_iface_virtex5:data_out(7)        0.000          jtag_iface
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.79 secs
 
--> 

Total memory usage is 4596632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    4 (   0 filtered)

