{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641579799390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641579799391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 08 05:23:19 2022 " "Processing started: Sat Jan 08 05:23:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641579799391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641579799391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decimal_to_bcd -c decimal_to_bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off decimal_to_bcd -c decimal_to_bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641579799391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641579799710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641579799710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_bcd " "Found entity 1: decimal_to_bcd" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641579806048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641579806048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_bcd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_bcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_bcd_TB " "Found entity 1: decimal_to_bcd_TB" {  } { { "decimal_to_bcd_TB.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641579806050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641579806050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decimal_to_bcd " "Elaborating entity \"decimal_to_bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641579806074 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "msb_index decimal_to_bcd.v(22) " "Verilog HDL Always Construct warning at decimal_to_bcd.v(22): variable \"msb_index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1641579806075 "|decimal_to_bcd"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "decimal_to_bcd.v(22) " "Verilog HDL warning at decimal_to_bcd.v(22): converting signed shift amount to unsigned" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 22 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1641579806076 "|decimal_to_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 decimal_to_bcd.v(28) " "Verilog HDL assignment warning at decimal_to_bcd.v(28): truncated value with size 16 to match size of target (5)" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641579806076 "|decimal_to_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 decimal_to_bcd.v(33) " "Verilog HDL assignment warning at decimal_to_bcd.v(33): truncated value with size 16 to match size of target (5)" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641579806076 "|decimal_to_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 decimal_to_bcd.v(38) " "Verilog HDL assignment warning at decimal_to_bcd.v(38): truncated value with size 16 to match size of target (5)" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641579806076 "|decimal_to_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 decimal_to_bcd.v(43) " "Verilog HDL assignment warning at decimal_to_bcd.v(43): truncated value with size 16 to match size of target (5)" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641579806076 "|decimal_to_bcd"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[0\] GND " "Pin \"bcd\[0\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[1\] GND " "Pin \"bcd\[1\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[2\] GND " "Pin \"bcd\[2\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[3\] GND " "Pin \"bcd\[3\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[4\] GND " "Pin \"bcd\[4\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[5\] GND " "Pin \"bcd\[5\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[6\] GND " "Pin \"bcd\[6\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[7\] GND " "Pin \"bcd\[7\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[8\] GND " "Pin \"bcd\[8\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[9\] GND " "Pin \"bcd\[9\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[10\] GND " "Pin \"bcd\[10\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[11\] GND " "Pin \"bcd\[11\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[12\] GND " "Pin \"bcd\[12\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[13\] GND " "Pin \"bcd\[13\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[14\] GND " "Pin \"bcd\[14\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[15\] GND " "Pin \"bcd\[15\]\" is stuck at GND" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641579806363 "|decimal_to_bcd|bcd[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641579806363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641579806472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641579806472 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[15\] " "No output dependent on input pin \"decimal\[15\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[14\] " "No output dependent on input pin \"decimal\[14\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[13\] " "No output dependent on input pin \"decimal\[13\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[12\] " "No output dependent on input pin \"decimal\[12\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[11\] " "No output dependent on input pin \"decimal\[11\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[10\] " "No output dependent on input pin \"decimal\[10\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[9\] " "No output dependent on input pin \"decimal\[9\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[8\] " "No output dependent on input pin \"decimal\[8\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[7\] " "No output dependent on input pin \"decimal\[7\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[6\] " "No output dependent on input pin \"decimal\[6\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[5\] " "No output dependent on input pin \"decimal\[5\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[4\] " "No output dependent on input pin \"decimal\[4\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[3\] " "No output dependent on input pin \"decimal\[3\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[2\] " "No output dependent on input pin \"decimal\[2\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[1\] " "No output dependent on input pin \"decimal\[1\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decimal\[0\] " "No output dependent on input pin \"decimal\[0\]\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/decimal_to_bcd/decimal_to_bcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641579806510 "|decimal_to_bcd|decimal[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641579806510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641579806510 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641579806510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641579806510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641579806530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 08 05:23:26 2022 " "Processing ended: Sat Jan 08 05:23:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641579806530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641579806530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641579806530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641579806530 ""}
