--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h.orig	2017-02-14 22:47:19.000000000 +0200
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h	2017-02-16 23:41:47.371843257 +0200
@@ -1192,4 +1192,15 @@
 #define QCA955X_ETH_CFG_TXE_DELAY_MASK	0x3
 #define QCA955X_ETH_CFG_TXE_DELAY_SHIFT	20
 
+/*
+ * QCA956X GMAC Interface
+ */
+#define QCA956X_GMAC_REG_ETH_CFG                0x00
+
+#define QCA956X_ETH_CFG_SW_ONLY_MODE            BIT(7)
+#define QCA956X_ETH_CFG_SW_PHY_SWAP                 BIT(8)
+#define QCA956X_ETH_CFG_SW_PHY_ADDR_SWAP        BIT(9)
+#define QCA956X_ETH_CFG_SW_APB_ACCESS           BIT(10)
+#define QCA956X_ETH_CFG_SW_ACC_MSB_FIRST        BIT(13)
+
 #endif /* __ASM_MACH_AR71XX_REGS_H */
