#-----------------------------------------------------------
# Vivado v2015.4.1 (64-bit)
# SW Build 1431336 on Fri Dec 11 14:52:39 MST 2015
# IP Build 1427053 on Mon Dec  7 12:56:29 MST 2015
# Start of session at: Mon Sep 11 08:59:48 2017
# Process ID: 21226
# Current directory: /nethome/wsutton8/ECE6276/ECE6276/HW1/lab_1/vivado_run/project_1/project_1.runs/impl_1
# Command line: vivado -log barrel_shifter.vdi -applog -messageDb vivado.pb -mode batch -source barrel_shifter.tcl -notrace
# Log file: /nethome/wsutton8/ECE6276/ECE6276/HW1/lab_1/vivado_run/project_1/project_1.runs/impl_1/barrel_shifter.vdi
# Journal file: /nethome/wsutton8/ECE6276/ECE6276/HW1/lab_1/vivado_run/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source barrel_shifter.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.1
INFO: [Device 21-403] Loading part xcku115-flva2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1640.875 ; gain = 631.555 ; free physical = 45711 ; free virtual = 129596
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -499 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1738.910 ; gain = 87.031 ; free physical = 45703 ; free virtual = 129588
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
INFO: [Mig 66-107] No memory instances. Ignoring
Implement Debug Cores | Checksum: c4d17f79

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c4d17f79

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2059.660 ; gain = 0.000 ; free physical = 45379 ; free virtual = 129264

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: c4d17f79

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2059.660 ; gain = 0.000 ; free physical = 45379 ; free virtual = 129264

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: c4d17f79

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2059.660 ; gain = 0.000 ; free physical = 45379 ; free virtual = 129264

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.660 ; gain = 0.000 ; free physical = 45379 ; free virtual = 129264
Ending Logic Optimization Task | Checksum: c4d17f79

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2059.660 ; gain = 0.000 ; free physical = 45379 ; free virtual = 129264

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c4d17f79

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2059.660 ; gain = 0.000 ; free physical = 45379 ; free virtual = 129264
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2059.660 ; gain = 418.785 ; free physical = 45379 ; free virtual = 129264
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nethome/wsutton8/ECE6276/ECE6276/HW1/lab_1/vivado_run/project_1/project_1.runs/impl_1/barrel_shifter_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -499 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.691 ; gain = 0.000 ; free physical = 45411 ; free virtual = 129296
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.691 ; gain = 0.000 ; free physical = 45411 ; free virtual = 129296

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2139.691 ; gain = 0.000 ; free physical = 45411 ; free virtual = 129296

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45406 ; free virtual = 129291

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45406 ; free virtual = 129291

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 0e05c8d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45406 ; free virtual = 129291
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 44347df0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45406 ; free virtual = 129291

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 13b5f4bd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45406 ; free virtual = 129291
Phase 1.2 Build Placer Netlist Model | Checksum: 13b5f4bd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45406 ; free virtual = 129291

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 13b5f4bd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45406 ; free virtual = 129291
Phase 1.3 Constrain Clocks/Macros | Checksum: 13b5f4bd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45406 ; free virtual = 129291
Phase 1 Placer Initialization | Checksum: 13b5f4bd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45406 ; free virtual = 129291

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 141068cc0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45324 ; free virtual = 129209

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 141068cc0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45324 ; free virtual = 129209

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 141068cc0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45323 ; free virtual = 129208

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e1561f4c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2159.699 ; gain = 20.008 ; free physical = 45323 ; free virtual = 129208

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration

Phase 3.4.1.1.1 Commit Slice Clusters
Phase 3.4.1.1.1 Commit Slice Clusters | Checksum: 1566673ec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2208.707 ; gain = 69.016 ; free physical = 45274 ; free virtual = 129159
Phase 3.4.1.1 Small Shape HALF_LEGAL_FULL_SLICE iteration | Checksum: 1566673ec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2208.707 ; gain = 69.016 ; free physical = 45274 ; free virtual = 129159
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 1566673ec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2208.707 ; gain = 69.016 ; free physical = 45274 ; free virtual = 129159

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1566673ec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45180 ; free virtual = 129065
Phase 3.4 Small Shape Detail Placement | Checksum: 1566673ec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45180 ; free virtual = 129065

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1566673ec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45178 ; free virtual = 129063
Phase 3 Detail Placement | Checksum: 1566673ec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45178 ; free virtual = 129063

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 15b29b09e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45181 ; free virtual = 129066

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 15b29b09e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45187 ; free virtual = 129072

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 15b29b09e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45187 ; free virtual = 129072

Phase 4.4 Deposit Clock Routing
Phase 4.4 Deposit Clock Routing | Checksum: 15b29b09e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45216 ; free virtual = 129101

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 15b29b09e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45216 ; free virtual = 129101

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 15b29b09e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45216 ; free virtual = 129101
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15b29b09e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45216 ; free virtual = 129101
Ending Placer Task | Checksum: 12a7db7ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45216 ; free virtual = 129101
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.043 ; gain = 130.352 ; free physical = 45216 ; free virtual = 129101
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2310.059 ; gain = 0.000 ; free physical = 45214 ; free virtual = 129101
report_io: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:01 . Memory (MB): peak = 2310.059 ; gain = 0.000 ; free physical = 45213 ; free virtual = 129099
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2310.059 ; gain = 0.000 ; free physical = 45211 ; free virtual = 129097
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2310.059 ; gain = 0.000 ; free physical = 45211 ; free virtual = 129097
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -499 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f44f028f ConstDB: 0 ShapeSum: 362eb51f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5f4eaa04

Time (s): cpu = 00:04:43 ; elapsed = 00:03:52 . Memory (MB): peak = 2808.688 ; gain = 458.613 ; free physical = 44743 ; free virtual = 128629

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 5f4eaa04

Time (s): cpu = 00:04:43 ; elapsed = 00:03:52 . Memory (MB): peak = 2819.305 ; gain = 469.230 ; free physical = 44692 ; free virtual = 128578

Phase 2.2 Global Clock Net Routing
Phase 2.2 Global Clock Net Routing | Checksum: 5f4eaa04

Time (s): cpu = 00:04:53 ; elapsed = 00:04:02 . Memory (MB): peak = 2952.234 ; gain = 602.160 ; free physical = 44601 ; free virtual = 128487
Phase 2 Router Initialization | Checksum: 5f4eaa04

Time (s): cpu = 00:04:53 ; elapsed = 00:04:02 . Memory (MB): peak = 2952.234 ; gain = 602.160 ; free physical = 44601 ; free virtual = 128487

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 137fd7dae

Time (s): cpu = 00:05:04 ; elapsed = 00:04:05 . Memory (MB): peak = 2958.234 ; gain = 608.160 ; free physical = 44596 ; free virtual = 128482

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1864cc78a

Time (s): cpu = 00:05:04 ; elapsed = 00:04:05 . Memory (MB): peak = 2958.234 ; gain = 608.160 ; free physical = 44595 ; free virtual = 128481
Phase 4 Rip-up And Reroute | Checksum: 1864cc78a

Time (s): cpu = 00:05:04 ; elapsed = 00:04:06 . Memory (MB): peak = 2958.234 ; gain = 608.160 ; free physical = 44595 ; free virtual = 128481

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1864cc78a

Time (s): cpu = 00:05:04 ; elapsed = 00:04:06 . Memory (MB): peak = 2958.234 ; gain = 608.160 ; free physical = 44595 ; free virtual = 128481

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 1864cc78a

Time (s): cpu = 00:05:04 ; elapsed = 00:04:06 . Memory (MB): peak = 2958.234 ; gain = 608.160 ; free physical = 44595 ; free virtual = 128481

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00132705 %
  Global Horizontal Routing Utilization  = 3.39029e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 12.2363%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 6.75105%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------

Phase 7 Route finalize | Checksum: 1864cc78a

Time (s): cpu = 00:05:12 ; elapsed = 00:04:07 . Memory (MB): peak = 2961.234 ; gain = 611.160 ; free physical = 44591 ; free virtual = 128477

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1864cc78a

Time (s): cpu = 00:05:12 ; elapsed = 00:04:07 . Memory (MB): peak = 2963.992 ; gain = 613.918 ; free physical = 44589 ; free virtual = 128475

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1864cc78a

Time (s): cpu = 00:05:12 ; elapsed = 00:04:07 . Memory (MB): peak = 2966.750 ; gain = 616.676 ; free physical = 44589 ; free virtual = 128475
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:12 ; elapsed = 00:04:07 . Memory (MB): peak = 2966.750 ; gain = 616.676 ; free physical = 44589 ; free virtual = 128475

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:14 ; elapsed = 00:04:08 . Memory (MB): peak = 2966.750 ; gain = 656.691 ; free physical = 44589 ; free virtual = 128475
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2976.754 ; gain = 0.000 ; free physical = 44587 ; free virtual = 128475
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nethome/wsutton8/ECE6276/ECE6276/HW1/lab_1/vivado_run/project_1/project_1.runs/impl_1/barrel_shifter_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3514.750 ; gain = 497.980 ; free physical = 44027 ; free virtual = 127914
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 09:05:13 2017...
