

================================================================
== Vivado HLS Report for 'firConvolutionAXI'
================================================================
* Date:           Wed May  8 09:30:09 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fir_filter
* Solution:       AXISolution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     14|       0|    380|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    171|
|Register         |        0|      -|     767|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     14|     767|    583|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |p_s_fu_176_p2                                 |     *    |      2|  0|  20|          32|           6|
    |tmp_7_2_fu_218_p2                             |     *    |      2|  0|  20|          32|           8|
    |tmp_7_4_fu_244_p2                             |     *    |      2|  0|  20|          32|           9|
    |tmp_7_5_fu_260_p2                             |     *    |      2|  0|  20|          32|           9|
    |tmp_7_6_fu_276_p2                             |     *    |      2|  0|  20|          32|           9|
    |tmp_7_8_fu_160_p2                             |     *    |      2|  0|  20|          32|           8|
    |tmp_7_fu_192_p2                               |     *    |      2|  0|  20|          32|           6|
    |tmp1_fu_305_p2                                |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_301_p2                                |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_314_p2                                |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_310_p2                                |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_297_p2                                |     +    |      0|  0|  39|          32|          32|
    |tmp_data_V_fu_319_p2                          |     +    |      0|  0|  32|          32|          32|
    |empty_n_nbread_fu_96_p8_0                     |    and   |      0|  0|   2|           1|           0|
    |outputStreamFilter_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outputStreamFilter_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outputStreamFilter_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outputStreamFilter_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outputStreamFilter_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outputStreamFilter_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                               |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                 |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                       |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                         |          |     14|  0| 380|         430|         258|
    +----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |outputStreamFilter_TDATA_blk_n          |   9|          2|    1|          2|
    |outputStreamFilter_V_data_V_1_data_out  |   9|          2|   32|         64|
    |outputStreamFilter_V_data_V_1_state     |  15|          3|    2|          6|
    |outputStreamFilter_V_dest_V_1_state     |  15|          3|    2|          6|
    |outputStreamFilter_V_id_V_1_state       |  15|          3|    2|          6|
    |outputStreamFilter_V_keep_V_1_state     |  15|          3|    2|          6|
    |outputStreamFilter_V_last_V_1_data_out  |   9|          2|    1|          2|
    |outputStreamFilter_V_last_V_1_state     |  15|          3|    2|          6|
    |outputStreamFilter_V_strb_V_1_state     |  15|          3|    2|          6|
    |outputStreamFilter_V_user_V_1_state     |  15|          3|    2|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 171|         35|   51|        118|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |outputStreamFilter_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |outputStreamFilter_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |outputStreamFilter_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |outputStreamFilter_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |outputStreamFilter_V_data_V_1_state      |   2|   0|    2|          0|
    |outputStreamFilter_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |outputStreamFilter_V_dest_V_1_state      |   2|   0|    2|          0|
    |outputStreamFilter_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |outputStreamFilter_V_id_V_1_state        |   2|   0|    2|          0|
    |outputStreamFilter_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |outputStreamFilter_V_keep_V_1_state      |   2|   0|    2|          0|
    |outputStreamFilter_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |outputStreamFilter_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |outputStreamFilter_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |outputStreamFilter_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |outputStreamFilter_V_last_V_1_state      |   2|   0|    2|          0|
    |outputStreamFilter_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |outputStreamFilter_V_strb_V_1_state      |   2|   0|    2|          0|
    |outputStreamFilter_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |outputStreamFilter_V_user_V_1_state      |   2|   0|    2|          0|
    |p_s_reg_344                              |  32|   0|   32|          0|
    |shiftRegister_0                          |  32|   0|   32|          0|
    |shiftRegister_1                          |  32|   0|   32|          0|
    |shiftRegister_1_load_reg_334             |  32|   0|   32|          0|
    |shiftRegister_2                          |  32|   0|   32|          0|
    |shiftRegister_3                          |  32|   0|   32|          0|
    |shiftRegister_4                          |  32|   0|   32|          0|
    |shiftRegister_5                          |  32|   0|   32|          0|
    |shiftRegister_6                          |  32|   0|   32|          0|
    |shiftRegister_7                          |  32|   0|   32|          0|
    |shiftRegister_8                          |  32|   0|   32|          0|
    |shiftRegister_9                          |  32|   0|   32|          0|
    |tmp5_reg_374                             |  32|   0|   32|          0|
    |tmp_7_2_reg_354                          |  32|   0|   32|          0|
    |tmp_7_4_reg_359                          |  32|   0|   32|          0|
    |tmp_7_5_reg_364                          |  30|   0|   32|          2|
    |tmp_7_6_reg_369                          |  32|   0|   32|          0|
    |tmp_7_8_reg_339                          |  32|   0|   32|          0|
    |tmp_7_reg_349                            |  32|   0|   32|          0|
    |tmp_last_V_reg_329                       |   1|   0|    1|          0|
    |tmp_last_V_reg_329                       |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 767|  32|  706|          2|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+--------------+-----------------------------+--------------+
|         RTL Ports         | Dir | Bits|   Protocol   |        Source Object        |    C Type    |
+---------------------------+-----+-----+--------------+-----------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_none |      firConvolutionAXI      | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_none |      firConvolutionAXI      | return value |
|inputStreamFilter_TDATA    |  in |   32|     axis     |  inputStreamFilter_V_data_V |    pointer   |
|inputStreamFilter_TVALID   |  in |    1|     axis     |  inputStreamFilter_V_dest_V |    pointer   |
|inputStreamFilter_TREADY   | out |    1|     axis     |  inputStreamFilter_V_dest_V |    pointer   |
|inputStreamFilter_TDEST    |  in |    6|     axis     |  inputStreamFilter_V_dest_V |    pointer   |
|inputStreamFilter_TKEEP    |  in |    4|     axis     |  inputStreamFilter_V_keep_V |    pointer   |
|inputStreamFilter_TSTRB    |  in |    4|     axis     |  inputStreamFilter_V_strb_V |    pointer   |
|inputStreamFilter_TUSER    |  in |    2|     axis     |  inputStreamFilter_V_user_V |    pointer   |
|inputStreamFilter_TLAST    |  in |    1|     axis     |  inputStreamFilter_V_last_V |    pointer   |
|inputStreamFilter_TID      |  in |    5|     axis     |   inputStreamFilter_V_id_V  |    pointer   |
|outputStreamFilter_TDATA   | out |   32|     axis     | outputStreamFilter_V_data_V |    pointer   |
|outputStreamFilter_TREADY  |  in |    1|     axis     | outputStreamFilter_V_data_V |    pointer   |
|outputStreamFilter_TVALID  | out |    1|     axis     | outputStreamFilter_V_dest_V |    pointer   |
|outputStreamFilter_TDEST   | out |    6|     axis     | outputStreamFilter_V_dest_V |    pointer   |
|outputStreamFilter_TKEEP   | out |    4|     axis     | outputStreamFilter_V_keep_V |    pointer   |
|outputStreamFilter_TSTRB   | out |    4|     axis     | outputStreamFilter_V_strb_V |    pointer   |
|outputStreamFilter_TUSER   | out |    2|     axis     | outputStreamFilter_V_user_V |    pointer   |
|outputStreamFilter_TLAST   | out |    1|     axis     | outputStreamFilter_V_last_V |    pointer   |
|outputStreamFilter_TID     | out |    5|     axis     |  outputStreamFilter_V_id_V  |    pointer   |
+---------------------------+-----+-----+--------------+-----------------------------+--------------+

