{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 10:03:03 2020 " "Info: Processing started: Fri Sep 25 10:03:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off F1 -c F1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off F1 -c F1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_2hz/diviseur_50m_2hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_2hz/diviseur_50m_2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diviseur_50M_2hz-div " "Info: Found design unit 1: Diviseur_50M_2hz-div" {  } { { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Diviseur_50M_2hz " "Info: Found entity 1: Diviseur_50M_2hz" {  } { { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/raf_anemo/raf_anemo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/raf_anemo/raf_anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raf_anemo-arch " "Info: Found design unit 1: raf_anemo-arch" {  } { { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 raf_anemo " "Info: Found entity 1: raf_anemo" {  } { { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_1hz/diviseur_50m_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_1hz/diviseur_50m_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diviseur_50M_1hz-div " "Info: Found design unit 1: Diviseur_50M_1hz-div" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Diviseur_50M_1hz " "Info: Found entity 1: Diviseur_50M_1hz" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/compteur/compteur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/compteur/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compteur-arch " "Info: Found design unit 1: Compteur-arch" {  } { { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Compteur " "Info: Found entity 1: Compteur" {  } { { "../Components/Compteur/Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Compteur/Compteur.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1-ar " "Info: Found design unit 1: F1-ar" {  } { { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1 " "Info: Found entity 1: F1" {  } { { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "F1 " "Info: Elaborating entity \"F1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diviseur_50M_1hz Diviseur_50M_1hz:udiv1hz " "Info: Elaborating entity \"Diviseur_50M_1hz\" for hierarchy \"Diviseur_50M_1hz:udiv1hz\"" {  } { { "F1.vhd" "udiv1hz" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diviseur_50M_2hz Diviseur_50M_2hz:udiv2hz " "Info: Elaborating entity \"Diviseur_50M_2hz\" for hierarchy \"Diviseur_50M_2hz:udiv2hz\"" {  } { { "F1.vhd" "udiv2hz" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compteur Compteur:ucpt " "Info: Elaborating entity \"Compteur\" for hierarchy \"Compteur:ucpt\"" {  } { { "F1.vhd" "ucpt" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raf_anemo raf_anemo:uraf " "Info: Elaborating entity \"raf_anemo\" for hierarchy \"raf_anemo:uraf\"" {  } { { "F1.vhd" "uraf" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "data_anemometre\[0\] GND " "Warning (13410): Pin \"data_anemometre\[0\]\" is stuck at GND" {  } { { "F1.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F1/F1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Info: Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Info: Implemented 150 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 25 10:03:05 2020 " "Info: Processing ended: Fri Sep 25 10:03:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
