

Implementation tool: Xilinx Vivado v.2019.2
Project:             HLS_CircleFilter_Minized
Solution:            solution1
Device target:       xc7z007s-clg225-1
Report date:         Tue May 12 16:58:25 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:          431
LUT:            931
FF:            1337
DSP:             26
BRAM:             5
SRL:              6
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    9.187
CP achieved post-implementation:    9.519
Timing met
