Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VGA.v" in library work
Compiling verilog file "Paddle.v" in library work
Module <VGA> compiled
Compiling verilog file "clk_divider.v" in library work
Module <Paddle> compiled
Compiling verilog file "ball.v" in library work
Module <clk_divider> compiled
Compiling verilog file "Main.v" in library work
Module <ball> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000001001100010010110100000"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000001001100010010110100"

Analyzing hierarchy for module <Paddle> in library <work>.

Analyzing hierarchy for module <ball> in library <work> with parameters.
	BALL_SIZE = "00000000000000000000000000000111"
	BLOCK_HEIGHT = "0000011110"
	BLOCK_SPACING_X = "0000101000"
	BLOCK_SPACING_Y = "0000010100"
	BLOCK_WIDTH = "0001010000"
	FIFTH_ROW_Y = "0011110000"
	FIRST_ROW_Y = "0000101000"
	FOURTH_ROW_Y = "0010111110"
	SCREEN_H = "00000000000000000000000111100000"
	SCREEN_W = "00000000000000000000001010000000"
	SECOND_ROW_Y = "0001011010"
	THIRD_ROW_Y = "0010001100"

Analyzing hierarchy for module <VGA> in library <work> with parameters.
	BALL_SIZE = "00000000000000000000000000000111"
	BLOCK_HEIGHT = "0000011110"
	BLOCK_SPACING_X = "0000101000"
	BLOCK_WIDTH = "0001010000"
	FIFTH_ROW_Y = "0011110000"
	FIRST_ROW_Y = "0000101000"
	FOURTH_ROW_Y = "0010111110"
	SECOND_ROW_Y = "0001011010"
	THIRD_ROW_Y = "0010001100"

WARNING:Xst:2591 - "Main.v" line 35: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Main.v" line 35: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
WARNING:Xst:863 - "Main.v" line 5: Name conflict (<rgb> and <RGB>, renaming rgb as rgb_rnm0).
Module <Main> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
Analyzing module <clk_divider.1> in library <work>.
	limit = 32'b00000000001001100010010110100000
Module <clk_divider.1> is correct for synthesis.
 
Analyzing module <clk_divider.2> in library <work>.
	limit = 32'b00000000000001001100010010110100
Module <clk_divider.2> is correct for synthesis.
 
Analyzing module <Paddle> in library <work>.
Module <Paddle> is correct for synthesis.
 
Analyzing module <ball> in library <work>.
	BALL_SIZE = 32'sb00000000000000000000000000000111
	BLOCK_HEIGHT = 10'b0000011110
	BLOCK_SPACING_X = 10'b0000101000
	BLOCK_SPACING_Y = 10'b0000010100
	BLOCK_WIDTH = 10'b0001010000
	FIFTH_ROW_Y = 10'b0011110000
	FIRST_ROW_Y = 10'b0000101000
	FOURTH_ROW_Y = 10'b0010111110
	SCREEN_H = 32'sb00000000000000000000000111100000
	SCREEN_W = 32'sb00000000000000000000001010000000
	SECOND_ROW_Y = 10'b0001011010
	THIRD_ROW_Y = 10'b0010001100
Module <ball> is correct for synthesis.
 
Analyzing module <VGA> in library <work>.
	BALL_SIZE = 32'sb00000000000000000000000000000111
	BLOCK_HEIGHT = 10'b0000011110
	BLOCK_SPACING_X = 10'b0000101000
	BLOCK_WIDTH = 10'b0001010000
	FIFTH_ROW_Y = 10'b0011110000
	FIRST_ROW_Y = 10'b0000101000
	FOURTH_ROW_Y = 10'b0010111110
	SECOND_ROW_Y = 10'b0001011010
	THIRD_ROW_Y = 10'b0010001100
Module <VGA> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <ball> has a constant value of 001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<0>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<1>> in unit <VGA> has a constant value of 0010100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<2>> in unit <VGA> has a constant value of 0100011000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<3>> in unit <VGA> has a constant value of 0110010000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<4>> in unit <VGA> has a constant value of 1000001000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<5>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<6>> in unit <VGA> has a constant value of 0010100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<7>> in unit <VGA> has a constant value of 0100011000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<8>> in unit <VGA> has a constant value of 0110010000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<9>> in unit <VGA> has a constant value of 1000001000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<0>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<1>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<2>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<3>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<4>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<5>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<6>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<7>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<8>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<9>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.

Synthesizing Unit <clk_divider_1>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_1$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_1> synthesized.


Synthesizing Unit <clk_divider_2>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_2$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_2> synthesized.


Synthesizing Unit <Paddle>.
    Related source file is "Paddle.v".
    Found 10-bit register for signal <position>.
    Found 10-bit comparator greater for signal <position$cmp_gt0000> created at line 19.
    Found 10-bit comparator less for signal <position$cmp_lt0000> created at line 22.
    Found 10-bit addsub for signal <position$share0000>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <Paddle> synthesized.


Synthesizing Unit <ball>.
    Related source file is "ball.v".
WARNING:Xst:646 - Signal <win> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <p_sound> equivalent to <erase_e> has been removed
WARNING:Xst:643 - "ball.v" line 89: The result of a 4x7-bit multiplication is partially used. Only the 10 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "ball.v" line 93: The result of a 5x8-bit multiplication is partially used. Only the 10 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <play_sound2>.
    Found 12-bit subtractor for signal <$sub0000> created at line 97.
    Found 12-bit subtractor for signal <$sub0001> created at line 110.
    Found 20-bit register for signal <active>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 97.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 110.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 97.
    Found 10-bit adder carry out for signal <add0003$addsub0000> created at line 110.
    Found 10-bit adder carry out for signal <add0004$addsub0000> created at line 131.
    Found 4-bit register for signal <address>.
    Found 10-bit register for signal <ball_dx>.
    Found 10-bit register for signal <ball_dy>.
    Found 10-bit up accumulator for signal <ball_x>.
    Found 10-bit up accumulator for signal <ball_y>.
    Found 2-bit adder carry out for signal <COND_12$addsub0000>.
    Found 2-bit adder carry out for signal <COND_9$addsub0000>.
    Found 1-bit register for signal <erase_e>.
    Found 6-bit register for signal <erase_pos>.
    Found 10-bit comparator greatequal for signal <erase_pos$cmp_ge0000> created at line 97.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0001> created at line 97.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0002> created at line 97.
    Found 10-bit comparator greatequal for signal <erase_pos$cmp_ge0003> created at line 110.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0004> created at line 110.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0005> created at line 110.
    Found 2-bit comparator greatequal for signal <erase_pos$cmp_ge0006> created at line 96.
    Found 10-bit comparator lessequal for signal <erase_pos$cmp_le0000> created at line 97.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0001> created at line 97.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0002> created at line 97.
    Found 10-bit comparator lessequal for signal <erase_pos$cmp_le0003> created at line 110.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0004> created at line 110.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0005> created at line 110.
    Found 10-bit adder for signal <mux0000$add0000> created at line 97.
    Found 10-bit comparator greater for signal <mux0000$cmp_gt0000> created at line 97.
    Found 11-bit comparator greater for signal <mux0000$cmp_gt0001> created at line 97.
    Found 11-bit comparator greater for signal <mux0000$cmp_gt0002> created at line 97.
    Found 10-bit comparator less for signal <mux0000$cmp_lt0000> created at line 97.
    Found 12-bit comparator less for signal <mux0000$cmp_lt0001> created at line 97.
    Found 12-bit comparator less for signal <mux0000$cmp_lt0002> created at line 97.
    Found 10-bit adder for signal <mux0010$add0000> created at line 110.
    Found 10-bit comparator greater for signal <mux0010$cmp_gt0000> created at line 110.
    Found 11-bit comparator greater for signal <mux0010$cmp_gt0001> created at line 110.
    Found 11-bit comparator greater for signal <mux0010$cmp_gt0002> created at line 110.
    Found 2-bit comparator less for signal <mux0010$cmp_lt0000> created at line 96.
    Found 10-bit comparator less for signal <mux0010$cmp_lt0001> created at line 110.
    Found 12-bit comparator less for signal <mux0010$cmp_lt0002> created at line 110.
    Found 12-bit comparator less for signal <mux0010$cmp_lt0003> created at line 110.
    Found 4-bit adder for signal <old_address_4$addsub0000> created at line 81.
    Found 4-bit comparator greatequal for signal <old_address_4$cmp_ge0000> created at line 77.
    Found 10-bit adder for signal <old_ball_dx_16$addsub0000>.
    Found 10-bit adder for signal <old_ball_dx_8$addsub0000>.
    Found 10-bit comparator greatequal for signal <old_ball_dx_8$cmp_ge0000> created at line 58.
    Found 10-bit comparator lessequal for signal <old_ball_dx_8$cmp_le0000> created at line 58.
    Found 10-bit adder for signal <old_ball_dy_10$addsub0000>.
    Found 10-bit comparator greater for signal <old_ball_dy_10$cmp_gt0000> created at line 70.
    Found 10-bit comparator lessequal for signal <old_ball_dy_10$cmp_le0000> created at line 63.
    Found 10-bit adder for signal <old_ball_dy_14$addsub0000>.
    Found 10-bit adder for signal <old_ball_dy_17$addsub0000>.
    Found 11-bit comparator greatequal for signal <old_ball_dy_17$cmp_ge0000> created at line 131.
    Found 11-bit comparator greater for signal <old_ball_dy_17$cmp_gt0000> created at line 131.
    Found 10-bit comparator greater for signal <old_ball_dy_17$cmp_gt0001> created at line 131.
    Found 11-bit comparator less for signal <old_ball_dy_17$cmp_lt0000> created at line 131.
    Found 12-bit comparator less for signal <old_ball_dy_17$cmp_lt0001> created at line 131.
    Found 4-bit comparator less for signal <old_temp1_6$cmp_lt0000> created at line 87.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0000> created at line 125.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0001> created at line 125.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0002> created at line 125.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0003> created at line 125.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0004> created at line 125.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0005> created at line 125.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0006> created at line 125.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0007> created at line 125.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0008> created at line 125.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0009> created at line 125.
    Found 11-bit comparator greatequal for signal <play_sound2$cmp_ge0000> created at line 131.
    Found 11-bit comparator less for signal <play_sound2$cmp_lt0000> created at line 131.
    Found 5-bit subtractor for signal <temp2$addsub0000> created at line 93.
    Found 4x7-bit multiplier for signal <temp2$mult0002> created at line 89.
    Found 5x8-bit multiplier for signal <temp2$mult0003> created at line 93.
    Summary:
	inferred   2 Accumulator(s).
	inferred  52 D-type flip-flop(s).
	inferred  19 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  49 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <ball> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "VGA.v".
WARNING:Xst:647 - Input <erase_pos<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rgb_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <vsync>.
    Found 3-bit register for signal <RGB>.
    Found 1-bit register for signal <hsync>.
    Found 20-bit register for signal <active>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 92.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 88.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 88.
    Found 2-bit adder carry out for signal <COND_19$addsub0000>.
    Found 10-bit register for signal <hcount>.
    Found 10-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 78.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 78.
    Found 10-bit adder for signal <old_hcount_21$addsub0000> created at line 68.
    Found 10-bit adder for signal <old_vcount_20$addsub0000> created at line 64.
    Found 10-bit adder for signal <RGB$addsub0000> created at line 108.
    Found 10-bit adder for signal <RGB$addsub0001> created at line 108.
    Found 10-bit adder for signal <RGB$addsub0002> created at line 108.
    Found 10-bit adder for signal <RGB$addsub0003> created at line 108.
    Found 10-bit adder for signal <RGB$addsub0004> created at line 108.
    Found 10-bit adder for signal <RGB$addsub0005> created at line 108.
    Found 10-bit adder for signal <RGB$addsub0006> created at line 108.
    Found 10-bit adder for signal <RGB$addsub0007> created at line 108.
    Found 10-bit adder for signal <RGB$addsub0008> created at line 108.
    Found 10-bit adder for signal <RGB$addsub0009> created at line 108.
    Found 10-bit adder for signal <RGB$addsub0010> created at line 100.
    Found 10-bit adder for signal <RGB$addsub0011> created at line 100.
    Found 10-bit adder for signal <RGB$addsub0012> created at line 100.
    Found 10-bit adder for signal <RGB$addsub0013> created at line 100.
    Found 10-bit adder for signal <RGB$addsub0014> created at line 100.
    Found 10-bit adder for signal <RGB$addsub0015> created at line 100.
    Found 10-bit adder for signal <RGB$addsub0016> created at line 100.
    Found 10-bit adder for signal <RGB$addsub0017> created at line 100.
    Found 10-bit adder for signal <RGB$addsub0018> created at line 100.
    Found 10-bit adder for signal <RGB$addsub0019> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0000> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0001> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0002> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0003> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0004> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0005> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0006> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0007> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0008> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0009> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0010> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0011> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0012> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0013> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0014> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0015> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0016> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0017> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0018> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0019> created at line 100.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0020> created at line 88.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0021> created at line 88.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0000> created at line 92.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0001> created at line 92.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0000> created at line 108.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0001> created at line 108.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0002> created at line 108.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0003> created at line 108.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0004> created at line 108.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0005> created at line 108.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0006> created at line 108.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0007> created at line 108.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0008> created at line 108.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0009> created at line 108.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0010> created at line 100.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0011> created at line 100.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0012> created at line 100.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0013> created at line 100.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0014> created at line 100.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0015> created at line 100.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0016> created at line 100.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0017> created at line 100.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0018> created at line 100.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0019> created at line 100.
    Found 11-bit comparator lessequal for signal <RGB$cmp_le0020> created at line 88.
    Found 11-bit comparator lessequal for signal <RGB$cmp_le0021> created at line 88.
    Found 10-bit comparator less for signal <RGB$cmp_lt0000> created at line 85.
    Found 10-bit comparator less for signal <RGB$cmp_lt0001> created at line 85.
    Found 10-bit comparator less for signal <RGB$cmp_lt0002> created at line 92.
    Found 11-bit comparator less for signal <RGB$cmp_lt0003> created at line 92.
    Found 10-bit register for signal <vcount>.
    Found 10-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 71.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 71.
    Summary:
	inferred  45 D-type flip-flop(s).
	inferred  26 Adder/Subtractor(s).
	inferred  54 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VGA> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:647 - Input <clk_audio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mi_nota> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <vcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <play_sound2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <play_sound1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <data> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:1780 - Signal <address_vga> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 4x7-bit multiplier                                    : 1
 5x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 48
 10-bit adder                                          : 30
 10-bit adder carry out                                : 8
 10-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 2-bit adder carry out                                 : 3
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Accumulators                                         : 2
 10-bit up accumulator                                 : 2
# Registers                                            : 34
 1-bit register                                        : 6
 10-bit register                                       : 5
 2-bit register                                        : 20
 3-bit register                                        : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 105
 10-bit comparator greatequal                          : 27
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 24
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 5
 11-bit comparator less                                : 3
 11-bit comparator lessequal                           : 6
 12-bit comparator greatequal                          : 4
 12-bit comparator less                                : 5
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 11
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 3
 2-bit 10-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <erase_pos_4> in Unit <bola> is equivalent to the following FF/Latch, which will be removed : <erase_pos_5> 
WARNING:Xst:2677 - Node <erase_pos_4> of sequential type is unconnected in block <bola>.
WARNING:Xst:2404 -  FFs/Latches <erase_pos<5:4>> (without init value) have a constant value of 0 in block <ball>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 4x7-bit multiplier                                    : 1
 5x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 48
 10-bit adder                                          : 30
 10-bit adder carry out                                : 8
 10-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 2-bit adder carry out                                 : 3
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Accumulators                                         : 2
 10-bit up accumulator                                 : 2
# Registers                                            : 107
 Flip-Flops                                            : 107
# Comparators                                          : 105
 10-bit comparator greatequal                          : 27
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 24
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 5
 11-bit comparator less                                : 3
 11-bit comparator lessequal                           : 6
 12-bit comparator greatequal                          : 4
 12-bit comparator less                                : 5
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 11
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 4
 1-bit 10-to-1 multiplexer                             : 2
 2-bit 10-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance vga_clock_dcm in unit Main of type DCM has been replaced by DCM_SP

Optimizing unit <Main> ...

Optimizing unit <Paddle> ...

Optimizing unit <ball> ...

Optimizing unit <VGA> ...
WARNING:Xst:2677 - Node <bola/play_sound2> of sequential type is unconnected in block <Main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 11.
FlipFlop bola/address_1 has been replicated 1 time(s)
FlipFlop bola/address_2 has been replicated 1 time(s)
FlipFlop bola/address_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 193
 Flip-Flops                                            : 193

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 1834
#      GND                         : 1
#      INV                         : 71
#      LUT1                        : 184
#      LUT2                        : 146
#      LUT2_D                      : 1
#      LUT3                        : 137
#      LUT3_D                      : 11
#      LUT4                        : 390
#      LUT4_D                      : 35
#      LUT4_L                      : 20
#      MULT_AND                    : 7
#      MUXCY                       : 505
#      MUXF5                       : 28
#      MUXF6                       : 6
#      VCC                         : 1
#      XORCY                       : 291
# FlipFlops/Latches                : 193
#      FD                          : 31
#      FDE                         : 6
#      FDR                         : 107
#      FDRE                        : 20
#      FDRS                        : 1
#      FDS                         : 28
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 9
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                      515  out of   4656    11%  
 Number of Slice Flip Flops:            193  out of   9312     2%  
 Number of 4 input LUTs:                995  out of   9312    10%  
 Number of IOs:                          11
 Number of bonded IOBs:                   9  out of    190     4%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50mhz                           | IBUFG+BUFG             | 66    |
clk_paddle_p/clk_buf               | NONE(pd/position_9)    | 10    |
clk_ball_divider/clk_buf1          | BUFG                   | 72    |
clk50mhz                           | vga_clock_dcm:CLKFX    | 45    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 25.762ns (Maximum Frequency: 38.817MHz)
   Minimum input arrival time before clock: 12.828ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50mhz'
  Clock period: 7.833ns (frequency: 127.663MHz)
  Total number of paths / destination ports: 74942 / 181
-------------------------------------------------------------------------
Delay:               7.833ns (Levels of Logic = 33)
  Source:            clk_paddle_p/counter_1 (FF)
  Destination:       clk_paddle_p/counter_0 (FF)
  Source Clock:      clk50mhz rising
  Destination Clock: clk50mhz rising

  Data Path: clk_paddle_p/counter_1 to clk_paddle_p/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  clk_paddle_p/counter_1 (clk_paddle_p/counter_1)
     LUT1:I0->O            1   0.612   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<1>_rt (clk_paddle_p/Madd_old_counter_1_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<1> (clk_paddle_p/Madd_old_counter_1_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<2> (clk_paddle_p/Madd_old_counter_1_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<3> (clk_paddle_p/Madd_old_counter_1_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<4> (clk_paddle_p/Madd_old_counter_1_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<5> (clk_paddle_p/Madd_old_counter_1_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<6> (clk_paddle_p/Madd_old_counter_1_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<7> (clk_paddle_p/Madd_old_counter_1_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<8> (clk_paddle_p/Madd_old_counter_1_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<9> (clk_paddle_p/Madd_old_counter_1_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<10> (clk_paddle_p/Madd_old_counter_1_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<11> (clk_paddle_p/Madd_old_counter_1_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<12> (clk_paddle_p/Madd_old_counter_1_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<13> (clk_paddle_p/Madd_old_counter_1_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<14> (clk_paddle_p/Madd_old_counter_1_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<15> (clk_paddle_p/Madd_old_counter_1_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<16> (clk_paddle_p/Madd_old_counter_1_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<17> (clk_paddle_p/Madd_old_counter_1_add0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<18> (clk_paddle_p/Madd_old_counter_1_add0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<19> (clk_paddle_p/Madd_old_counter_1_add0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<20> (clk_paddle_p/Madd_old_counter_1_add0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<21> (clk_paddle_p/Madd_old_counter_1_add0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<22> (clk_paddle_p/Madd_old_counter_1_add0000_cy<22>)
     XORCY:CI->O           1   0.699   0.509  clk_paddle_p/Madd_old_counter_1_add0000_xor<23> (clk_paddle_p/old_counter_1_add0000<23>)
     LUT4:I0->O            1   0.612   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_lut<0> (clk_paddle_p/clk_buf_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<0> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<1> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<2> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<3> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<4> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<5> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<6> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<6>)
     MUXCY:CI->O          33   0.289   1.073  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<7> (clk_paddle_p/clk_buf_cmp_eq0000)
     FDR:R                     0.795          clk_paddle_p/counter_0
    ----------------------------------------
    Total                      7.833ns (5.719ns logic, 2.114ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_paddle_p/clk_buf'
  Clock period: 7.641ns (frequency: 130.881MHz)
  Total number of paths / destination ports: 950 / 10
-------------------------------------------------------------------------
Delay:               7.641ns (Levels of Logic = 15)
  Source:            pd/position_7 (FF)
  Destination:       pd/position_9 (FF)
  Source Clock:      clk_paddle_p/clk_buf rising
  Destination Clock: clk_paddle_p/clk_buf rising

  Data Path: pd/position_7 to pd/position_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.514   0.902  pd/position_7 (pd/position_7)
     LUT4:I0->O            1   0.612   0.000  pd/position_cmp_gt0000291 (pd/position_cmp_gt0000291)
     MUXF5:I0->O           1   0.278   0.387  pd/position_cmp_gt000029_f5 (pd/position_cmp_gt000029)
     LUT4:I2->O           12   0.612   0.969  pd/position_cmp_gt0000234 (pd/position_cmp_gt0000)
     LUT4:I0->O            1   0.612   0.000  pd/Maddsub_position_share0000_lut<0> (pd/Maddsub_position_share0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  pd/Maddsub_position_share0000_cy<0> (pd/Maddsub_position_share0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<1> (pd/Maddsub_position_share0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<2> (pd/Maddsub_position_share0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<3> (pd/Maddsub_position_share0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<4> (pd/Maddsub_position_share0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<5> (pd/Maddsub_position_share0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<6> (pd/Maddsub_position_share0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<7> (pd/Maddsub_position_share0000_cy<7>)
     MUXCY:CI->O           0   0.051   0.000  pd/Maddsub_position_share0000_cy<8> (pd/Maddsub_position_share0000_cy<8>)
     XORCY:CI->O           1   0.699   0.360  pd/Maddsub_position_share0000_xor<9> (pd/position_share0000<9>)
     LUT4:I3->O            1   0.612   0.000  pd/position_mux0000<9>1 (pd/position_mux0000<9>)
     FD:D                      0.268          pd/position_9
    ----------------------------------------
    Total                      7.641ns (5.023ns logic, 2.618ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_ball_divider/clk_buf1'
  Clock period: 25.762ns (frequency: 38.817MHz)
  Total number of paths / destination ports: 695506239 / 83
-------------------------------------------------------------------------
Delay:               25.762ns (Levels of Logic = 36)
  Source:            bola/address_0 (FF)
  Destination:       bola/ball_y_9 (FF)
  Source Clock:      clk_ball_divider/clk_buf1 rising
  Destination Clock: clk_ball_divider/clk_buf1 rising

  Data Path: bola/address_0 to bola/ball_y_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.514   0.911  bola/address_0 (bola/address_0)
     LUT4:I3->O           18   0.612   0.908  bola/_old_address_4<1>1 (bola/_old_address_4<1>)
     MULT18X18SIO:A1->P6    8   3.632   0.646  bola/Mmult_temp2_mult0002 (bola/temp2_mult0002<6>)
     LUT4:I3->O            1   0.612   0.000  bola/Madd__old_temp2_7_cy<6>11_G (N286)
     MUXF5:I1->O          11   0.278   0.796  bola/Madd__old_temp2_7_cy<6>11 (bola/Madd__old_temp2_7_cy<6>)
     LUT4:I3->O            5   0.612   0.541  bola/Madd__old_temp2_7_xor<7>11 (bola/Madd_add0000_addsub0000_lut<7>)
     LUT4:I3->O            3   0.612   0.454  bola/Madd_add0000_addsub0000_cy<7>1 (bola/Madd_add0000_addsub0000_cy<7>)
     LUT4:I3->O            1   0.612   0.000  bola/Mcompar_mux0000_cmp_lt0002_lut<8> (bola/Mcompar_mux0000_cmp_lt0002_lut<8>)
     MUXCY:S->O            1   0.404   0.000  bola/Mcompar_mux0000_cmp_lt0002_cy<8> (bola/Mcompar_mux0000_cmp_lt0002_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  bola/Mcompar_mux0000_cmp_lt0002_cy<9> (bola/Mcompar_mux0000_cmp_lt0002_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  bola/Mcompar_mux0000_cmp_lt0002_cy<10> (bola/Mcompar_mux0000_cmp_lt0002_cy<10>)
     MUXCY:CI->O           3   0.399   0.481  bola/Mcompar_mux0000_cmp_lt0002_cy<11> (bola/Mcompar_mux0000_cmp_lt0002_cy<11>)
     LUT4_D:I2->O          9   0.612   0.700  bola/mux0000_and0002_1 (bola/mux0000_and00021)
     LUT4_D:I3->O          1   0.612   0.426  bola/_mux0004<0>1 (bola/_mux0004<0>)
     LUT3:I1->O            1   0.612   0.000  bola/Mmux__COND_11_81 (bola/Mmux__COND_11_81)
     MUXF5:I1->O           1   0.278   0.000  bola/Mmux__COND_11_7_f5 (bola/Mmux__COND_11_7_f5)
     MUXF6:I0->O           2   0.451   0.383  bola/Mmux__COND_11_5_f6 (bola/Mmux__COND_11_5_f6)
     LUT4_D:I3->O          9   0.612   0.700  bola/_mux0010<0>11 (bola/N4)
     LUT4:I3->O            2   0.612   0.532  bola/_mux0016<0> (bola/_mux0016<0>)
     LUT4:I0->O            1   0.612   0.000  bola/_old_win_15_wg_lut<0> (bola/_old_win_15_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  bola/_old_win_15_wg_cy<0> (bola/_old_win_15_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  bola/_old_win_15_wg_cy<1> (bola/_old_win_15_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  bola/_old_win_15_wg_cy<2> (bola/_old_win_15_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  bola/_old_win_15_wg_cy<3> (bola/_old_win_15_wg_cy<3>)
     MUXCY:CI->O          38   0.399   1.077  bola/_old_win_15_wg_cy<4> (bola/_old_win_15)
     LUT4:I3->O            2   0.612   0.449  bola/_old_ball_dx_16<0> (bola/_old_ball_dx_16<0>)
     LUT2:I1->O            1   0.612   0.000  bola/Maccum_ball_x_lut<0> (bola/Maccum_ball_x_lut<0>)
     MUXCY:S->O            1   0.404   0.000  bola/Maccum_ball_x_cy<0> (bola/Maccum_ball_x_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  bola/Maccum_ball_x_cy<1> (bola/Maccum_ball_x_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  bola/Maccum_ball_x_cy<2> (bola/Maccum_ball_x_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  bola/Maccum_ball_x_cy<3> (bola/Maccum_ball_x_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  bola/Maccum_ball_x_cy<4> (bola/Maccum_ball_x_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  bola/Maccum_ball_x_cy<5> (bola/Maccum_ball_x_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  bola/Maccum_ball_x_cy<6> (bola/Maccum_ball_x_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  bola/Maccum_ball_x_cy<7> (bola/Maccum_ball_x_cy<7>)
     MUXCY:CI->O           0   0.051   0.000  bola/Maccum_ball_x_cy<8> (bola/Maccum_ball_x_cy<8>)
     XORCY:CI->O           1   0.699   0.000  bola/Maccum_ball_x_xor<9> (bola/Result<9>)
     FDR:D                     0.268          bola/ball_x_9
    ----------------------------------------
    Total                     25.762ns (16.757ns logic, 9.005ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_paddle_p/clk_buf'
  Total number of paths / destination ports: 320 / 10
-------------------------------------------------------------------------
Offset:              7.824ns (Levels of Logic = 6)
  Source:            reset_button (PAD)
  Destination:       pd/position_9 (FF)
  Destination Clock: clk_paddle_p/clk_buf rising

  Data Path: reset_button to pd/position_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           124   1.106   1.250  reset_button_IBUF (reset_button_IBUF)
     LUT2:I0->O            1   0.612   0.426  pd/_old_position_3<1>1 (pd/_old_position_3<1>)
     LUT4:I1->O            1   0.612   0.426  pd/position_mux0000<0>118 (pd/position_mux0000<0>118)
     LUT4:I1->O            1   0.612   0.387  pd/position_mux0000<0>166 (pd/position_mux0000<0>166)
     LUT3:I2->O           10   0.612   0.902  pd/position_mux0000<0>181 (pd/N01)
     LUT4:I0->O            1   0.612   0.000  pd/position_mux0000<0>1 (pd/position_mux0000<0>)
     FD:D                      0.268          pd/position_0
    ----------------------------------------
    Total                      7.824ns (4.434ns logic, 3.390ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ball_divider/clk_buf1'
  Total number of paths / destination ports: 60 / 60
-------------------------------------------------------------------------
Offset:              2.999ns (Levels of Logic = 1)
  Source:            reset_button (PAD)
  Destination:       bola/ball_y_9 (FF)
  Destination Clock: clk_ball_divider/clk_buf1 rising

  Data Path: reset_button to bola/ball_y_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           124   1.106   1.098  reset_button_IBUF (reset_button_IBUF)
     FDS:S                     0.795          bola/ball_dy_0
    ----------------------------------------
    Total                      2.999ns (1.901ns logic, 1.098ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50mhz'
  Total number of paths / destination ports: 2424 / 49
-------------------------------------------------------------------------
Offset:              12.828ns (Levels of Logic = 11)
  Source:            reset_button (PAD)
  Destination:       vga/RGB_2 (FF)
  Destination Clock: clk50mhz rising 0.5X

  Data Path: reset_button to vga/RGB_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           124   1.106   1.167  reset_button_IBUF (reset_button_IBUF)
     LUT2:I1->O            1   0.612   0.000  vga/_old_vcount_20<0>2491 (vga/_old_vcount_20<0>249)
     MUXF5:I1->O          10   0.278   0.753  vga/_old_vcount_20<0>249_f5 (vga/N14)
     LUT4:I3->O            9   0.612   0.849  vga/_old_vcount_20<6>1 (vga/_old_vcount_20<6>)
     LUT4:I0->O            1   0.612   0.360  vga/RGB_and0007263_SW0 (N301)
     LUT4:I3->O            1   0.612   0.426  vga/RGB_and0007263 (vga/RGB_and0007263)
     LUT4:I1->O            5   0.612   0.690  vga/RGB_and0007273 (vga/N69)
     LUT4:I0->O            2   0.612   0.532  vga/RGB_and001149 (vga/RGB_and0011)
     LUT3:I0->O            1   0.612   0.360  vga/RGB_mux0000<2>1128_SW0 (N303)
     LUT4:I3->O            2   0.612   0.532  vga/RGB_mux0000<2>1128 (vga/N60)
     LUT3:I0->O            1   0.612   0.000  vga/RGB_mux0000<0>11 (vga/RGB_mux0000<0>1)
     FDR:D                     0.268          vga/RGB_2
    ----------------------------------------
    Total                     12.828ns (7.160ns logic, 5.668ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50mhz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            vga/vsync (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk50mhz rising 0.5X

  Data Path: vga/vsync to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  vga/vsync (vga/vsync)
     OBUF:I->O                 3.169          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.49 secs
 
--> 

Total memory usage is 219008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :   25 (   0 filtered)

