Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Fri Jun 14 16:04:40 2024
| Host             : np-desktop running 64-bit Pop!_OS 22.04 LTS
| Command          : report_power -file out/post_synth_power.rpt
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.705        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.579        |
| Device Static (W)        | 0.126        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.3         |
| Junction Temperature (C) | 44.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.033 |       15 |       --- |             --- |
| Slice Logic             |     0.014 |    10400 |       --- |             --- |
|   LUT as Logic          |     0.013 |     4140 |     17600 |           23.52 |
|   CARRY4                |     0.001 |      427 |      4400 |            9.70 |
|   Register              |    <0.001 |     3839 |     35200 |           10.91 |
|   F7/F8 Muxes           |    <0.001 |      160 |     17600 |            0.91 |
|   LUT as Shift Register |    <0.001 |       51 |      6000 |            0.85 |
|   Others                |     0.000 |      228 |       --- |             --- |
|   BUFG                  |     0.000 |        2 |        32 |            6.25 |
| Signals                 |     0.017 |     7441 |       --- |             --- |
| Block RAM               |     0.038 |       14 |        60 |           23.33 |
| PLL                     |     0.097 |        1 |         2 |           50.00 |
| I/O                     |     0.083 |       75 |       100 |           75.00 |
| XADC                    |     0.004 |        1 |       --- |             --- |
| PS7                     |     1.292 |        1 |       --- |             --- |
| Static Power            |     0.126 |          |           |                 |
| Total                   |     1.704 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.115 |       0.107 |      0.008 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.062 |       0.054 |      0.008 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.024 |       0.023 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.708 |       0.678 |      0.030 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+-----------------------------------------------------------------------+-----------------+
| Clock          | Domain                                                                | Constraint (ns) |
+----------------+-----------------------------------------------------------------------+-----------------+
| adc_clk        | adc_clk_p_i                                                           |             8.0 |
| clk_fb         | pll/clk_fb                                                            |             8.0 |
| clk_fpga_0     | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[0] |             8.0 |
| clk_fpga_1     | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[1] |             4.0 |
| clk_fpga_2     | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[2] |            20.0 |
| clk_fpga_3     | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3] |             5.0 |
| pll_adc_clk    | pll/clk_adc                                                           |             8.0 |
| pll_dac_clk_1x | pll/clk_dac_1x                                                        |             8.0 |
| pll_dac_clk_2p | pll/clk_dac_2p                                                        |             4.0 |
| pll_dac_clk_2x | pll/clk_dac_2x                                                        |             4.0 |
| pll_pwm_clk    | pll/clk_pwm                                                           |             4.0 |
| pll_ser_clk    | pll/clk_ser                                                           |             4.0 |
+----------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| red_pitaya_top    |     1.578 |
|   i_fads          |     0.024 |
|   i_hk            |     0.001 |
|   i_ps            |     1.319 |
|     axi_slave_gp0 |     0.001 |
|     system_i      |     1.315 |
|       system_i    |     1.315 |
|   i_scope         |     0.048 |
|   pll             |     0.097 |
+-------------------+-----------+


