# Hi there, I'm Manikprabhu! üëã

## üöÄ About Me
I'm a **VLSI Design and Verification Engineer** who recently graduated with a **PG Diploma in VLSI Design (PG-DVLSI)** from **ACTS C-DAC Pune** With strong foundations in digital electronics, RTL design, and verification methodologies, I'm eager to apply my skills in challenging VLSI roles and contribute to cutting-edge semiconductor projects.

- üå± I'm currently learning **Advanced UVM methodologies and Low-Power Design techniques**
- üëØ I'm looking to collaborate on **RTL Design, Verification IP development, and open-source EDA tools**
- üì´ How to reach me: **merumanikprabhu15@gmail.com**


## üíº Professional Summary
VLSI Design and Verification Engineer with expertise in RTL design, functional verification, and testbench development using industry-standard methodologies. Experienced in developing verification environments using UVM and implementing coverage-driven verification strategies. Strong background in digital electronics, VLSI design, and scripting for automation.

## üéì Education

**PG Diploma in VLSI Design (PG-DVLSI)** | Grade: A  
*Center for Development of Advanced Computing (CDAC)*, Pune, India | 2025 - 2026

**Bachelor of Technology - Electronics And Telecommunication** | GPA: 7.77  
*Shri Guru Gobind Singhji Institute of Engineering and Technology (SGGSIET)*, Nanded, India | 2020 - 2024

**Higher Secondary - Maharashtra State Board** | Percentage: 73.54  
*Milind Junior College*, Latur, India | 2019 - 2020

## üõ†Ô∏è Technical Skills

### Subject Expertise
- **Digital Electronics** | **Digital VLSI** | **Analog & Mixed Signal VLSI** | **Network Theory**

### Hardware Description Languages (HDL)
![Verilog](https://img.shields.io/badge/-Verilog-blue?style=flat-square&logo=v&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-8B4513?style=flat-square&logo=v&logoColor=white)

### Verification Methodologies
- **Constraint Random Coverage Driven Verification (CRV)**
- **Assertion Based Verification (ABV) - SystemVerilog Assertions (SVA)**
- **Universal Verification Methodology (UVM)**

### EDA Tools
![Synopsys VCS](https://img.shields.io/badge/-Synopsys%20VCS-0078D7?style=flat-square)
![QuestaSim](https://img.shields.io/badge/-Mentor%20QuestaSim-FF6C37?style=flat-square)
![Xilinx ISE](https://img.shields.io/badge/-Xilinx%20ISE-E01F27?style=flat-square&logo=xilinx&logoColor=white)
![Vivado](https://img.shields.io/badge/-Xilinx%20Vivado-E01F27?style=flat-square&logo=xilinx&logoColor=white)
![ModelSim](https://img.shields.io/badge/-ModelSim-FF6C37?style=flat-square)

### Scripting & Programming
![Perl](https://img.shields.io/badge/-Perl-39457E?style=flat-square&logo=perl&logoColor=white)
![Linux](https://img.shields.io/badge/-Linux-FCC624?style=flat-square&logo=linux&logoColor=black)
![Windows](https://img.shields.io/badge/-Windows-0078D6?style=flat-square&logo=windows&logoColor=white)

### Core Competencies
```
‚úì RTL Design and Coding              ‚úì FSM Design and Implementation
‚úì Code Coverage Analysis             ‚úì Functional Coverage Development
‚úì Assertion Based Verification       ‚úì Testbench Architecture (UVM)
‚úì Digital Circuit Design             ‚úì Protocol Verification              
```

## üèÜ Certifications
- **Advanced VLSI Design and Verification** - *Maven Silicon* | Nov 2023 - Aug 2024

## üìö Featured Projects

### 1Ô∏è‚É£ [CORDIC Sine-Cosine Generator](link-to-repo)

Designed and implemented a fixed-point CORDIC sine/cosine generator for efficient FPGA/ASIC deployment. Developed complete RTL using iterative shift-add operations to compute precise trigonometric functions without floating-point units. Created a comprehensive verification environment with testbenches covering angle range validation and accuracy analysis.

**Key Achievements:**
- ‚úÖ Fixed-point arithmetic implementation
- ‚úÖ Comprehensive UVM testbench development
- ‚úÖ Accuracy validation across full angle range

---

### 2Ô∏è‚É£ [Router 1x3 ‚Äì RTL Design and Verification](link-to-repo)

Developed a sophisticated Router 1x3 solution utilizing OSI layer 3 routing principles to efficiently direct data packets between computer networks. Implemented address-based routing algorithms to channel incoming packets to designated output channels, optimizing network performance.

**Key Achievements:**
- ‚úÖ Address-based packet routing implementation
- ‚úÖ Multi-channel data distribution logic

---

### 3Ô∏è‚É£ [AHB2APB Bridge IP Core Verification](link-to-repo)

Designed and implemented an AHB to APB bridge in Verilog with pipelining for efficient transaction conversion and support for burst transfers. Developed and verified RTL blocks for single and burst READ/WRITE operations, utilizing UVM for comprehensive verification and achieving RTL design sign-off and synthesis.

**Key Achievements:**
- ‚úÖ AMBA protocol implementation (AHB/APB)
- ‚úÖ Burst transfer support with pipelining

---

### 4Ô∏è‚É£ [E-Cycle Controller - RTL Design](link-to-repo)

Designed and implemented a comprehensive SystemVerilog testbench to verify an e-cycle motor controller. The project includes a finite state machine (FSM) controller with pedal and throttle priority modes. Developed reusable components: driver, monitor, scoreboard, and environment to automate stimulus generation and functional checking.

**Key Achievements:**
- ‚úÖ FSM-based controller design
- ‚úÖ 64 test cases with full coverage
- ‚úÖ Reusable verification components

---

## üåê Connect with Me

[![LinkedIn](https://img.shields.io/badge/-LinkedIn-0077B5?style=flat-square&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/manikprabhu-meru-321688218)
[![Email](https://img.shields.io/badge/-Email-D14836?style=flat-square&logo=gmail&logoColor=white)](mailto:merumanikprabhu15@gmail.com)


## üìà Profile Views
![Visitor Count](https://profile-counter.glitch.me/Manikprabhu15/count.svg)

---

‚≠êÔ∏è From [Manikprabhu15](https://github.com/Manikprabhu15)
