# AES-128 Formal Verification

---

## ğŸ“š Project Overview

This project focuses on the formal verification of an AES-128 encryption core using SystemVerilog Assertions (SVA) and Cadence JasperGold Formal Verification Platform.

The goal was to verify critical functional properties of the AES design such as key expansion integrity, encryption rounds correctness, and final ciphertext validity using formal proof methods, achieving full assertion coverage.

---

## ğŸ› ï¸ Verification Strategy

- Developed SystemVerilog Assertions to capture:
  - Correctness of the key scheduling process.
  - Accuracy of S-box substitution and round transformations.
  - Proper final ciphertext generation.
- Used JasperGold to formally prove the assertions without needing exhaustive simulation.
- Focused on detecting corner cases and design bugs that are difficult to catch through traditional simulation-based verification.

---

## ğŸ“¦ Project Structure

AES128_Formal_Verification/ â”œâ”€â”€ src/ â”‚ â”œâ”€â”€ rtl/ â”‚ â”‚ â””â”€â”€ (AES-128 RTL design files: aes_core.sv, aes_round.sv, key_expand.sv, etc.) â”‚ â”œâ”€â”€ sva/ â”‚ â”‚ â””â”€â”€ (SystemVerilog Assertion files: aes_assertions.sv, aes_properties.sv, etc.) â”‚ â”œâ”€â”€ scripts/ â”‚ â”‚ â””â”€â”€ (JasperGold setup scripts, if any) â”œâ”€â”€ report/ â”‚ â””â”€â”€ (Formal verification report - to be added) â”œâ”€â”€ README.md

yaml
Copy
Edit

---

## ğŸ” Key Formal Properties Verified

- Correct round key expansion from initial key input.
- Correct encryption transformations across all rounds (SubBytes, ShiftRows, MixColumns).
- Correct final ciphertext output after 10 rounds.
- No deadlock or stuck states in the encryption process.

---

## ğŸ“ˆ Results Summary

- All formal assertions were proven without counterexamples.
- Full functional coverage was achieved for the critical encryption paths.
- Formal verification provided exhaustive proof of correctness, complementing traditional simulation efforts.

---

## ğŸ§  Key Learnings

- Gained hands-on experience in writing and structuring SystemVerilog Assertions (SVA).
- Understood how to set up and run formal verification using Cadence JasperGold.
- Learned how to debug failing properties and refine assertions to match functional intent.
- Realized the power of formal tools in finding corner-case design issues efficiently.

---
