Classic Timing Analyzer report for dataPath
Tue Dec 08 16:58:15 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                             ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.809 ns                         ; Sub                                                                                              ; dp3:DP3|register:regA|Output[6] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.629 ns                        ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; ProdSub[4]                      ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 15.608 ns                        ; Sub                                                                                              ; ProdSub[4]                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.290 ns                        ; JMPmux                                                                                           ; dp1:DP1|register:PC|Output[1]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 140.29 MHz ( period = 7.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[6] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                  ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                             ; To                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 140.29 MHz ( period = 7.128 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.812 ns                ;
; N/A   ; 140.29 MHz ( period = 7.128 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.812 ns                ;
; N/A   ; 140.29 MHz ( period = 7.128 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.812 ns                ;
; N/A   ; 140.29 MHz ( period = 7.128 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.812 ns                ;
; N/A   ; 140.29 MHz ( period = 7.128 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.812 ns                ;
; N/A   ; 141.78 MHz ( period = 7.053 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.737 ns                ;
; N/A   ; 141.78 MHz ( period = 7.053 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.737 ns                ;
; N/A   ; 141.78 MHz ( period = 7.053 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.737 ns                ;
; N/A   ; 141.78 MHz ( period = 7.053 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.737 ns                ;
; N/A   ; 141.78 MHz ( period = 7.053 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.737 ns                ;
; N/A   ; 143.97 MHz ( period = 6.946 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.630 ns                ;
; N/A   ; 143.97 MHz ( period = 6.946 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.630 ns                ;
; N/A   ; 143.97 MHz ( period = 6.946 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.630 ns                ;
; N/A   ; 143.97 MHz ( period = 6.946 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.630 ns                ;
; N/A   ; 143.97 MHz ( period = 6.946 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.630 ns                ;
; N/A   ; 146.93 MHz ( period = 6.806 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.489 ns                ;
; N/A   ; 146.93 MHz ( period = 6.806 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.489 ns                ;
; N/A   ; 146.93 MHz ( period = 6.806 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.489 ns                ;
; N/A   ; 146.93 MHz ( period = 6.806 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.489 ns                ;
; N/A   ; 146.93 MHz ( period = 6.806 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.489 ns                ;
; N/A   ; 148.68 MHz ( period = 6.726 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.409 ns                ;
; N/A   ; 148.68 MHz ( period = 6.726 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.409 ns                ;
; N/A   ; 148.68 MHz ( period = 6.726 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.409 ns                ;
; N/A   ; 148.68 MHz ( period = 6.726 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.409 ns                ;
; N/A   ; 148.68 MHz ( period = 6.726 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.409 ns                ;
; N/A   ; 150.47 MHz ( period = 6.646 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.329 ns                ;
; N/A   ; 150.47 MHz ( period = 6.646 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.329 ns                ;
; N/A   ; 150.47 MHz ( period = 6.646 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.329 ns                ;
; N/A   ; 150.47 MHz ( period = 6.646 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.329 ns                ;
; N/A   ; 150.47 MHz ( period = 6.646 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.329 ns                ;
; N/A   ; 154.49 MHz ( period = 6.473 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.156 ns                ;
; N/A   ; 154.49 MHz ( period = 6.473 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.156 ns                ;
; N/A   ; 154.49 MHz ( period = 6.473 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.156 ns                ;
; N/A   ; 154.49 MHz ( period = 6.473 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.156 ns                ;
; N/A   ; 154.49 MHz ( period = 6.473 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 6.156 ns                ;
; N/A   ; 154.85 MHz ( period = 6.458 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 6.131 ns                ;
; N/A   ; 154.85 MHz ( period = 6.458 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 6.131 ns                ;
; N/A   ; 154.85 MHz ( period = 6.458 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 6.131 ns                ;
; N/A   ; 154.85 MHz ( period = 6.458 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 6.131 ns                ;
; N/A   ; 154.85 MHz ( period = 6.458 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 6.131 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.933 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.933 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.933 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.933 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.933 ns                ;
; N/A   ; 162.79 MHz ( period = 6.143 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.816 ns                ;
; N/A   ; 162.79 MHz ( period = 6.143 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.816 ns                ;
; N/A   ; 162.79 MHz ( period = 6.143 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.816 ns                ;
; N/A   ; 162.79 MHz ( period = 6.143 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.816 ns                ;
; N/A   ; 162.79 MHz ( period = 6.143 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.816 ns                ;
; N/A   ; 165.67 MHz ( period = 6.036 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 165.67 MHz ( period = 6.036 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 165.67 MHz ( period = 6.036 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 165.67 MHz ( period = 6.036 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 165.67 MHz ( period = 6.036 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 178.28 MHz ( period = 5.609 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.292 ns                ;
; N/A   ; 178.28 MHz ( period = 5.609 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.292 ns                ;
; N/A   ; 178.28 MHz ( period = 5.609 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.292 ns                ;
; N/A   ; 178.28 MHz ( period = 5.609 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.292 ns                ;
; N/A   ; 178.28 MHz ( period = 5.609 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 5.292 ns                ;
; N/A   ; 203.46 MHz ( period = 4.915 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.598 ns                ;
; N/A   ; 203.46 MHz ( period = 4.915 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.598 ns                ;
; N/A   ; 203.46 MHz ( period = 4.915 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.598 ns                ;
; N/A   ; 203.46 MHz ( period = 4.915 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.598 ns                ;
; N/A   ; 203.46 MHz ( period = 4.915 ns )               ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; dp1:DP1|register:IR|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 4.598 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.943 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.943 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.583 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.583 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 3.464 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 300.39 MHz ( period = 3.329 ns )               ; dp1:DP1|register:IR|Output[4]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 3.080 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns )               ; dp3:DP3|register:regA|Output[6]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[3]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.038 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.979 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[1]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.979 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[2]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg0  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg1  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg2  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg3  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg4  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; 326.48 MHz ( period = 3.063 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.825 ns                ;
; N/A   ; 329.06 MHz ( period = 3.039 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.800 ns                ;
; N/A   ; 330.14 MHz ( period = 3.029 ns )               ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.791 ns                ;
; N/A   ; 331.56 MHz ( period = 3.016 ns )               ; dp1:DP1|register:IR|Output[0]                                                                    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 2.767 ns                ;
; N/A   ; 334.67 MHz ( period = 2.988 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 335.35 MHz ( period = 2.982 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.744 ns                ;
; N/A   ; 335.91 MHz ( period = 2.977 ns )               ; dp3:DP3|register:regA|Output[6]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 337.95 MHz ( period = 2.959 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.719 ns                ;
; N/A   ; 338.52 MHz ( period = 2.954 ns )               ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.716 ns                ;
; N/A   ; 344.00 MHz ( period = 2.907 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 347.34 MHz ( period = 2.879 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.640 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.639 ns                ;
; N/A   ; 349.28 MHz ( period = 2.863 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.625 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; 352.24 MHz ( period = 2.839 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.562 ns                ;
; N/A   ; 357.40 MHz ( period = 2.798 ns )               ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.559 ns                ;
; N/A   ; 358.68 MHz ( period = 2.788 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.550 ns                ;
; N/A   ; 359.32 MHz ( period = 2.783 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.545 ns                ;
; N/A   ; 362.45 MHz ( period = 2.759 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.520 ns                ;
; N/A   ; 362.45 MHz ( period = 2.759 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.520 ns                ;
; N/A   ; 369.28 MHz ( period = 2.708 ns )               ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.470 ns                ;
; N/A   ; 369.55 MHz ( period = 2.706 ns )               ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 373.00 MHz ( period = 2.681 ns )               ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.443 ns                ;
; N/A   ; 377.07 MHz ( period = 2.652 ns )               ; dp3:DP3|register:regA|Output[4]                                                                  ; dp3:DP3|register:regA|Output[4]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.363 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[5]                                                                  ; dp3:DP3|register:regA|Output[6]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[5]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[3]                                                                  ; dp3:DP3|register:regA|Output[3]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.089 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[2]                                                                  ; dp3:DP3|register:regA|Output[2]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.083 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[1]                                                                  ; dp3:DP3|register:regA|Output[1]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[0]                                                                  ; dp3:DP3|register:regA|Output[0]                                                                  ; clock      ; clock    ; None                        ; None                      ; 2.034 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.831 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[3]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[5]                                                                  ; dp3:DP3|register:regA|Output[5]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.637 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[0]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp1:DP1|register:IR|Output[4]                                                                    ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[2]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.472 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp3:DP3|register:regA|Output[7]                                                                  ; dp3:DP3|register:regA|Output[7]                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[3]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.316 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[3]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[0]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.156 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[2]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[4]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 1.150 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; dp3:DP3|register:regA|Output[1]                                                                  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:IR|Output[1]                                                                    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:IR|Output[2]                                                                    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.984 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:IR|Output[3]                                                                    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[0]                                                                    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[1]                                                                    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; dp1:DP1|register:PC|Output[4]                                                                    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock      ; clock    ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                         ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                               ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.809 ns   ; Sub       ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 6.785 ns   ; Sub       ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 6.734 ns   ; Sub       ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 6.705 ns   ; Sub       ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 6.689 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 6.653 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A   ; None         ; 6.629 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 6.627 ns   ; Sub       ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 6.625 ns   ; Sub       ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 6.593 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 6.561 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 6.525 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A   ; None         ; 6.452 ns   ; Sub       ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 6.015 ns   ; Sub       ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 5.663 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 5.588 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 5.550 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 5.545 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 5.507 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 5.404 ns   ; IRload    ; dp1:DP1|register:IR|Output[0]                                                                    ; clock    ;
; N/A   ; None         ; 5.404 ns   ; IRload    ; dp1:DP1|register:IR|Output[4]                                                                    ; clock    ;
; N/A   ; None         ; 5.323 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 5.311 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 5.287 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 5.275 ns   ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A   ; None         ; 5.243 ns   ; Minput[0] ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 5.219 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 5.207 ns   ; Minput[1] ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 4.944 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 4.891 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 4.891 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 4.890 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 4.890 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 4.890 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A   ; None         ; 4.890 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A   ; None         ; 4.890 ns   ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A   ; None         ; 4.843 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 4.787 ns   ; Minput[2] ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 4.770 ns   ; Minput[7] ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 4.745 ns   ; Minput[3] ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 4.673 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 4.639 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 4.638 ns   ; Asel[0]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 4.604 ns   ; Minput[4] ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 4.532 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 4.454 ns   ; Aload     ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 4.454 ns   ; Aload     ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 4.454 ns   ; Aload     ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 4.438 ns   ; Aload     ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A   ; None         ; 4.438 ns   ; Aload     ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A   ; None         ; 4.438 ns   ; Aload     ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A   ; None         ; 4.438 ns   ; Aload     ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A   ; None         ; 4.438 ns   ; Aload     ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A   ; None         ; 4.340 ns   ; IRload    ; dp1:DP1|register:IR|Output[1]                                                                    ; clock    ;
; N/A   ; None         ; 4.340 ns   ; IRload    ; dp1:DP1|register:IR|Output[2]                                                                    ; clock    ;
; N/A   ; None         ; 4.340 ns   ; IRload    ; dp1:DP1|register:IR|Output[3]                                                                    ; clock    ;
; N/A   ; None         ; 4.272 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 4.271 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 4.263 ns   ; Minput[6] ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A   ; None         ; 4.123 ns   ; Asel[1]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A   ; None         ; 3.975 ns   ; Minput[5] ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A   ; None         ; 3.939 ns   ; PCload    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A   ; None         ; 3.939 ns   ; PCload    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A   ; None         ; 3.939 ns   ; PCload    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A   ; None         ; 3.939 ns   ; PCload    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A   ; None         ; 3.939 ns   ; PCload    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A   ; None         ; 3.925 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A   ; None         ; 3.923 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A   ; None         ; 3.896 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A   ; None         ; 3.893 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A   ; None         ; 3.538 ns   ; JMPmux    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                             ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 15.629 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; ProdSub[4] ; clock      ;
; N/A                                     ; None                                                ; 15.629 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; ProdSub[4] ; clock      ;
; N/A                                     ; None                                                ; 15.629 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; ProdSub[4] ; clock      ;
; N/A                                     ; None                                                ; 15.629 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; ProdSub[4] ; clock      ;
; N/A                                     ; None                                                ; 15.629 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; ProdSub[4] ; clock      ;
; N/A                                     ; None                                                ; 15.012 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; OutAsel[3] ; clock      ;
; N/A                                     ; None                                                ; 15.012 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; OutAsel[3] ; clock      ;
; N/A                                     ; None                                                ; 15.012 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; OutAsel[3] ; clock      ;
; N/A                                     ; None                                                ; 15.012 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; OutAsel[3] ; clock      ;
; N/A                                     ; None                                                ; 15.012 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; OutAsel[3] ; clock      ;
; N/A                                     ; None                                                ; 14.953 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 14.953 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 14.953 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 14.953 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 14.953 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 14.743 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 14.743 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 14.743 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 14.743 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 14.743 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 14.583 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 14.583 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 14.583 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 14.583 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 14.583 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 14.459 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; OutAsel[2] ; clock      ;
; N/A                                     ; None                                                ; 14.459 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; OutAsel[2] ; clock      ;
; N/A                                     ; None                                                ; 14.459 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; OutAsel[2] ; clock      ;
; N/A                                     ; None                                                ; 14.459 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; OutAsel[2] ; clock      ;
; N/A                                     ; None                                                ; 14.459 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; OutAsel[2] ; clock      ;
; N/A                                     ; None                                                ; 14.439 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 14.439 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 14.439 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 14.439 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 14.439 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 14.364 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; OutAsel[4] ; clock      ;
; N/A                                     ; None                                                ; 14.364 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; OutAsel[4] ; clock      ;
; N/A                                     ; None                                                ; 14.364 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; OutAsel[4] ; clock      ;
; N/A                                     ; None                                                ; 14.364 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; OutAsel[4] ; clock      ;
; N/A                                     ; None                                                ; 14.364 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; OutAsel[4] ; clock      ;
; N/A                                     ; None                                                ; 14.341 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; OutAsel[1] ; clock      ;
; N/A                                     ; None                                                ; 14.341 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; OutAsel[1] ; clock      ;
; N/A                                     ; None                                                ; 14.341 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; OutAsel[1] ; clock      ;
; N/A                                     ; None                                                ; 14.341 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; OutAsel[1] ; clock      ;
; N/A                                     ; None                                                ; 14.341 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; OutAsel[1] ; clock      ;
; N/A                                     ; None                                                ; 14.169 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 14.169 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 14.169 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 14.169 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 14.169 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 13.912 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 13.912 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 13.912 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 13.912 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 13.912 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 13.693 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; ProdSub[2] ; clock      ;
; N/A                                     ; None                                                ; 13.693 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; ProdSub[2] ; clock      ;
; N/A                                     ; None                                                ; 13.693 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; ProdSub[2] ; clock      ;
; N/A                                     ; None                                                ; 13.693 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; ProdSub[2] ; clock      ;
; N/A                                     ; None                                                ; 13.693 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; ProdSub[2] ; clock      ;
; N/A                                     ; None                                                ; 13.617 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; ProdSub[1] ; clock      ;
; N/A                                     ; None                                                ; 13.617 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; ProdSub[1] ; clock      ;
; N/A                                     ; None                                                ; 13.617 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; ProdSub[1] ; clock      ;
; N/A                                     ; None                                                ; 13.617 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; ProdSub[1] ; clock      ;
; N/A                                     ; None                                                ; 13.617 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; ProdSub[1] ; clock      ;
; N/A                                     ; None                                                ; 13.612 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; OutAsel[0] ; clock      ;
; N/A                                     ; None                                                ; 13.612 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; OutAsel[0] ; clock      ;
; N/A                                     ; None                                                ; 13.612 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; OutAsel[0] ; clock      ;
; N/A                                     ; None                                                ; 13.612 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; OutAsel[0] ; clock      ;
; N/A                                     ; None                                                ; 13.612 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; OutAsel[0] ; clock      ;
; N/A                                     ; None                                                ; 13.430 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; ProdSub[3] ; clock      ;
; N/A                                     ; None                                                ; 13.430 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; ProdSub[3] ; clock      ;
; N/A                                     ; None                                                ; 13.430 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; ProdSub[3] ; clock      ;
; N/A                                     ; None                                                ; 13.430 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; ProdSub[3] ; clock      ;
; N/A                                     ; None                                                ; 13.430 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; ProdSub[3] ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; ProdSub[0] ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; ProdSub[0] ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; ProdSub[0] ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; ProdSub[0] ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; ProdSub[0] ; clock      ;
; N/A                                     ; None                                                ; 11.933 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[2] ; clock      ;
; N/A                                     ; None                                                ; 11.933 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[2] ; clock      ;
; N/A                                     ; None                                                ; 11.933 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[2] ; clock      ;
; N/A                                     ; None                                                ; 11.933 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[2] ; clock      ;
; N/A                                     ; None                                                ; 11.933 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[2] ; clock      ;
; N/A                                     ; None                                                ; 11.864 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[1] ; clock      ;
; N/A                                     ; None                                                ; 11.864 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[1] ; clock      ;
; N/A                                     ; None                                                ; 11.864 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[1] ; clock      ;
; N/A                                     ; None                                                ; 11.864 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[1] ; clock      ;
; N/A                                     ; None                                                ; 11.864 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[1] ; clock      ;
; N/A                                     ; None                                                ; 11.862 ns  ; dp3:DP3|register:regA|Output[0]                                                                  ; ProdSub[4] ; clock      ;
; N/A                                     ; None                                                ; 11.781 ns  ; dp3:DP3|register:regA|Output[1]                                                                  ; ProdSub[4] ; clock      ;
; N/A                                     ; None                                                ; 11.706 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[3] ; clock      ;
; N/A                                     ; None                                                ; 11.706 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[3] ; clock      ;
; N/A                                     ; None                                                ; 11.706 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[3] ; clock      ;
; N/A                                     ; None                                                ; 11.706 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[3] ; clock      ;
; N/A                                     ; None                                                ; 11.706 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[3] ; clock      ;
; N/A                                     ; None                                                ; 11.662 ns  ; dp3:DP3|register:regA|Output[2]                                                                  ; ProdSub[4] ; clock      ;
; N/A                                     ; None                                                ; 11.636 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[0] ; clock      ;
; N/A                                     ; None                                                ; 11.636 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[0] ; clock      ;
; N/A                                     ; None                                                ; 11.636 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[0] ; clock      ;
; N/A                                     ; None                                                ; 11.636 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[0] ; clock      ;
; N/A                                     ; None                                                ; 11.636 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[0] ; clock      ;
; N/A                                     ; None                                                ; 11.582 ns  ; dp3:DP3|register:regA|Output[3]                                                                  ; ProdSub[4] ; clock      ;
; N/A                                     ; None                                                ; 11.493 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamToIR[4] ; clock      ;
; N/A                                     ; None                                                ; 11.493 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamToIR[4] ; clock      ;
; N/A                                     ; None                                                ; 11.493 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamToIR[4] ; clock      ;
; N/A                                     ; None                                                ; 11.493 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamToIR[4] ; clock      ;
; N/A                                     ; None                                                ; 11.493 ns  ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamToIR[4] ; clock      ;
; N/A                                     ; None                                                ; 11.475 ns  ; dp3:DP3|register:regA|Output[4]                                                                  ; ProdSub[4] ; clock      ;
; N/A                                     ; None                                                ; 11.245 ns  ; dp3:DP3|register:regA|Output[0]                                                                  ; OutAsel[3] ; clock      ;
; N/A                                     ; None                                                ; 11.164 ns  ; dp3:DP3|register:regA|Output[1]                                                                  ; OutAsel[3] ; clock      ;
; N/A                                     ; None                                                ; 11.155 ns  ; dp3:DP3|register:regA|Output[6]                                                                  ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 11.045 ns  ; dp3:DP3|register:regA|Output[2]                                                                  ; OutAsel[3] ; clock      ;
; N/A                                     ; None                                                ; 10.888 ns  ; dp3:DP3|register:regA|Output[0]                                                                  ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 10.854 ns  ; dp3:DP3|register:regA|Output[4]                                                                  ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 10.807 ns  ; dp3:DP3|register:regA|Output[1]                                                                  ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 10.692 ns  ; dp3:DP3|register:regA|Output[0]                                                                  ; OutAsel[2] ; clock      ;
; N/A                                     ; None                                                ; 10.688 ns  ; dp3:DP3|register:regA|Output[2]                                                                  ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 10.678 ns  ; dp3:DP3|register:regA|Output[0]                                                                  ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 10.656 ns  ; dp1:DP1|register:PC|Output[0]                                                                    ; Address[0] ; clock      ;
; N/A                                     ; None                                                ; 10.644 ns  ; dp3:DP3|register:regA|Output[4]                                                                  ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 10.614 ns  ; dp3:DP3|register:regA|Output[3]                                                                  ; OutAsel[3] ; clock      ;
; N/A                                     ; None                                                ; 10.611 ns  ; dp3:DP3|register:regA|Output[1]                                                                  ; OutAsel[2] ; clock      ;
; N/A                                     ; None                                                ; 10.608 ns  ; dp3:DP3|register:regA|Output[3]                                                                  ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 10.597 ns  ; dp3:DP3|register:regA|Output[1]                                                                  ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 10.597 ns  ; dp3:DP3|register:regA|Output[0]                                                                  ; OutAsel[4] ; clock      ;
; N/A                                     ; None                                                ; 10.592 ns  ; dp3:DP3|register:regA|Output[6]                                                                  ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 10.574 ns  ; dp3:DP3|register:regA|Output[0]                                                                  ; OutAsel[1] ; clock      ;
; N/A                                     ; None                                                ; 10.548 ns  ; dp1:DP1|register:PC|Output[4]                                                                    ; Address[4] ; clock      ;
; N/A                                     ; None                                                ; 10.518 ns  ; dp3:DP3|register:regA|Output[0]                                                                  ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 10.516 ns  ; dp3:DP3|register:regA|Output[1]                                                                  ; OutAsel[4] ; clock      ;
; N/A                                     ; None                                                ; 10.484 ns  ; dp3:DP3|register:regA|Output[4]                                                                  ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 10.478 ns  ; dp3:DP3|register:regA|Output[2]                                                                  ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 10.447 ns  ; dp3:DP3|register:regA|Output[7]                                                                  ; Aeq0       ; clock      ;
; N/A                                     ; None                                                ; 10.437 ns  ; dp3:DP3|register:regA|Output[1]                                                                  ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 10.398 ns  ; dp3:DP3|register:regA|Output[3]                                                                  ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 10.397 ns  ; dp3:DP3|register:regA|Output[2]                                                                  ; OutAsel[4] ; clock      ;
; N/A                                     ; None                                                ; 10.374 ns  ; dp3:DP3|register:regA|Output[0]                                                                  ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 10.371 ns  ; dp3:DP3|register:regA|Output[6]                                                                  ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 10.340 ns  ; dp3:DP3|register:regA|Output[4]                                                                  ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 10.318 ns  ; dp3:DP3|register:regA|Output[2]                                                                  ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 10.317 ns  ; dp3:DP3|register:regA|Output[3]                                                                  ; OutAsel[4] ; clock      ;
; N/A                                     ; None                                                ; 10.293 ns  ; dp3:DP3|register:regA|Output[1]                                                                  ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 10.288 ns  ; dp3:DP3|register:regA|Output[6]                                                                  ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 10.259 ns  ; dp3:DP3|register:regA|Output[5]                                                                  ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 10.238 ns  ; dp3:DP3|register:regA|Output[3]                                                                  ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 10.210 ns  ; dp3:DP3|register:regA|Output[4]                                                                  ; OutAsel[4] ; clock      ;
; N/A                                     ; None                                                ; 10.201 ns  ; dp1:DP1|register:IR|Output[0]                                                                    ; OutJMP[0]  ; clock      ;
; N/A                                     ; None                                                ; 10.174 ns  ; dp3:DP3|register:regA|Output[2]                                                                  ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 10.142 ns  ; dp3:DP3|register:regA|Output[1]                                                                  ; OutAsel[1] ; clock      ;
; N/A                                     ; None                                                ; 10.135 ns  ; dp3:DP3|register:regA|Output[2]                                                                  ; OutAsel[2] ; clock      ;
; N/A                                     ; None                                                ; 10.115 ns  ; dp3:DP3|register:regA|Output[5]                                                                  ; Aeq0       ; clock      ;
; N/A                                     ; None                                                ; 10.104 ns  ; dp3:DP3|register:regA|Output[0]                                                                  ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 10.094 ns  ; dp3:DP3|register:regA|Output[3]                                                                  ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 10.070 ns  ; dp3:DP3|register:regA|Output[4]                                                                  ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 10.049 ns  ; dp3:DP3|register:regA|Output[5]                                                                  ; OutAsel[6] ; clock      ;
; N/A                                     ; None                                                ; 10.023 ns  ; dp3:DP3|register:regA|Output[1]                                                                  ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 9.926 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; ProdSub[2] ; clock      ;
; N/A                                     ; None                                                ; 9.904 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 9.861 ns   ; dp1:DP1|register:IR|Output[4]                                                                    ; OutJMP[4]  ; clock      ;
; N/A                                     ; None                                                ; 9.857 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; Aeq0       ; clock      ;
; N/A                                     ; None                                                ; 9.850 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; ProdSub[1] ; clock      ;
; N/A                                     ; None                                                ; 9.849 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; OutAsel[0] ; clock      ;
; N/A                                     ; None                                                ; 9.847 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 9.845 ns   ; dp3:DP3|register:regA|Output[1]                                                                  ; ProdSub[2] ; clock      ;
; N/A                                     ; None                                                ; 9.824 ns   ; dp3:DP3|register:regA|Output[3]                                                                  ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 9.813 ns   ; dp3:DP3|register:regA|Output[4]                                                                  ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 9.766 ns   ; dp3:DP3|register:regA|Output[1]                                                                  ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 9.749 ns   ; dp3:DP3|register:regA|Output[6]                                                                  ; Aeq0       ; clock      ;
; N/A                                     ; None                                                ; 9.745 ns   ; dp3:DP3|register:regA|Output[5]                                                                  ; ProdSub[6] ; clock      ;
; N/A                                     ; None                                                ; 9.663 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; ProdSub[3] ; clock      ;
; N/A                                     ; None                                                ; 9.647 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 9.619 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; Aeq0       ; clock      ;
; N/A                                     ; None                                                ; 9.599 ns   ; dp3:DP3|register:regA|Output[7]                                                                  ; OutAsel[7] ; clock      ;
; N/A                                     ; None                                                ; 9.582 ns   ; dp3:DP3|register:regA|Output[1]                                                                  ; ProdSub[3] ; clock      ;
; N/A                                     ; None                                                ; 9.579 ns   ; dp3:DP3|register:regA|Output[3]                                                                  ; Aeq0       ; clock      ;
; N/A                                     ; None                                                ; 9.567 ns   ; dp3:DP3|register:regA|Output[3]                                                                  ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 9.529 ns   ; dp3:DP3|register:regA|Output[5]                                                                  ; OutAsel[5] ; clock      ;
; N/A                                     ; None                                                ; 9.475 ns   ; dp3:DP3|register:regA|Output[5]                                                                  ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 9.463 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; ProdSub[3] ; clock      ;
; N/A                                     ; None                                                ; 9.418 ns   ; dp3:DP3|register:regA|Output[1]                                                                  ; ProdSub[1] ; clock      ;
; N/A                                     ; None                                                ; 9.382 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; ProdSub[0] ; clock      ;
; N/A                                     ; None                                                ; 9.369 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; ProdSub[2] ; clock      ;
; N/A                                     ; None                                                ; 9.342 ns   ; dp3:DP3|register:regA|Output[4]                                                                  ; Aeq0       ; clock      ;
; N/A                                     ; None                                                ; 9.229 ns   ; dp3:DP3|register:regA|Output[1]                                                                  ; Aeq0       ; clock      ;
; N/A                                     ; None                                                ; 9.119 ns   ; dp3:DP3|register:regA|Output[3]                                                                  ; A[3]       ; clock      ;
; N/A                                     ; None                                                ; 9.119 ns   ; dp3:DP3|register:regA|Output[3]                                                                  ; Moutput[3] ; clock      ;
; N/A                                     ; None                                                ; 9.035 ns   ; dp1:DP1|register:PC|Output[4]                                                                    ; PC40[4]    ; clock      ;
; N/A                                     ; None                                                ; 9.033 ns   ; dp1:DP1|register:IR|Output[4]                                                                    ; IR40[4]    ; clock      ;
; N/A                                     ; None                                                ; 9.032 ns   ; dp3:DP3|register:regA|Output[3]                                                                  ; ProdSub[3] ; clock      ;
; N/A                                     ; None                                                ; 8.858 ns   ; dp3:DP3|register:regA|Output[5]                                                                  ; ProdSub[5] ; clock      ;
; N/A                                     ; None                                                ; 8.815 ns   ; dp3:DP3|register:regA|Output[7]                                                                  ; ProdSub[7] ; clock      ;
; N/A                                     ; None                                                ; 8.785 ns   ; dp1:DP1|register:IR|Output[0]                                                                    ; IR40[0]    ; clock      ;
; N/A                                     ; None                                                ; 8.625 ns   ; dp1:DP1|register:PC|Output[1]                                                                    ; OutJMP[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.587 ns   ; dp3:DP3|register:regA|Output[0]                                                                  ; A[0]       ; clock      ;
; N/A                                     ; None                                                ; 8.571 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; Moutput[2] ; clock      ;
; N/A                                     ; None                                                ; 8.566 ns   ; dp1:DP1|register:PC|Output[2]                                                                    ; OutJMP[3]  ; clock      ;
; N/A                                     ; None                                                ; 8.561 ns   ; dp3:DP3|register:regA|Output[2]                                                                  ; A[2]       ; clock      ;
; N/A                                     ; None                                                ; 8.550 ns   ; dp1:DP1|register:PC|Output[2]                                                                    ; Address[2] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                  ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To         ;
+-------+-------------------+-----------------+-----------+------------+
; N/A   ; None              ; 15.608 ns       ; Sub       ; ProdSub[4] ;
; N/A   ; None              ; 14.991 ns       ; Sub       ; OutAsel[3] ;
; N/A   ; None              ; 14.634 ns       ; Sub       ; OutAsel[7] ;
; N/A   ; None              ; 14.438 ns       ; Sub       ; OutAsel[2] ;
; N/A   ; None              ; 14.424 ns       ; Sub       ; OutAsel[6] ;
; N/A   ; None              ; 14.343 ns       ; Sub       ; OutAsel[4] ;
; N/A   ; None              ; 14.320 ns       ; Sub       ; OutAsel[1] ;
; N/A   ; None              ; 14.264 ns       ; Sub       ; OutAsel[5] ;
; N/A   ; None              ; 14.120 ns       ; Sub       ; ProdSub[6] ;
; N/A   ; None              ; 13.850 ns       ; Sub       ; ProdSub[7] ;
; N/A   ; None              ; 13.831 ns       ; Asel[0]   ; OutAsel[3] ;
; N/A   ; None              ; 13.672 ns       ; Sub       ; ProdSub[2] ;
; N/A   ; None              ; 13.596 ns       ; Sub       ; ProdSub[1] ;
; N/A   ; None              ; 13.593 ns       ; Sub       ; ProdSub[5] ;
; N/A   ; None              ; 13.591 ns       ; Sub       ; OutAsel[0] ;
; N/A   ; None              ; 13.409 ns       ; Sub       ; ProdSub[3] ;
; N/A   ; None              ; 13.375 ns       ; Asel[0]   ; OutAsel[1] ;
; N/A   ; None              ; 13.363 ns       ; Asel[0]   ; OutAsel[2] ;
; N/A   ; None              ; 13.239 ns       ; Asel[0]   ; OutAsel[0] ;
; N/A   ; None              ; 13.146 ns       ; Asel[0]   ; OutAsel[4] ;
; N/A   ; None              ; 13.124 ns       ; Sub       ; ProdSub[0] ;
; N/A   ; None              ; 13.087 ns       ; Asel[1]   ; OutAsel[1] ;
; N/A   ; None              ; 13.075 ns       ; Minput[1] ; OutAsel[1] ;
; N/A   ; None              ; 13.031 ns       ; Minput[3] ; OutAsel[3] ;
; N/A   ; None              ; 12.819 ns       ; Minput[0] ; OutAsel[0] ;
; N/A   ; None              ; 12.818 ns       ; Asel[1]   ; OutAsel[3] ;
; N/A   ; None              ; 12.670 ns       ; Minput[7] ; OutAsel[7] ;
; N/A   ; None              ; 12.656 ns       ; Asel[1]   ; OutAsel[2] ;
; N/A   ; None              ; 12.600 ns       ; Minput[2] ; OutAsel[2] ;
; N/A   ; None              ; 12.573 ns       ; Asel[0]   ; OutAsel[7] ;
; N/A   ; None              ; 12.520 ns       ; Asel[1]   ; OutAsel[0] ;
; N/A   ; None              ; 12.449 ns       ; Asel[1]   ; OutAsel[4] ;
; N/A   ; None              ; 12.276 ns       ; Asel[0]   ; OutAsel[5] ;
; N/A   ; None              ; 12.253 ns       ; Asel[0]   ; OutAsel[6] ;
; N/A   ; None              ; 12.162 ns       ; Minput[4] ; OutAsel[4] ;
; N/A   ; None              ; 12.023 ns       ; Asel[1]   ; OutAsel[7] ;
; N/A   ; None              ; 11.908 ns       ; Asel[1]   ; OutAsel[5] ;
; N/A   ; None              ; 11.887 ns       ; Asel[1]   ; OutAsel[6] ;
; N/A   ; None              ; 11.878 ns       ; Minput[6] ; OutAsel[6] ;
; N/A   ; None              ; 11.814 ns       ; Meminst   ; Address[0] ;
; N/A   ; None              ; 11.669 ns       ; Meminst   ; Address[4] ;
; N/A   ; None              ; 11.612 ns       ; Minput[5] ; OutAsel[5] ;
; N/A   ; None              ; 11.425 ns       ; Meminst   ; Address[2] ;
; N/A   ; None              ; 11.081 ns       ; JMPmux    ; OutJMP[0]  ;
; N/A   ; None              ; 10.880 ns       ; Meminst   ; Address[3] ;
; N/A   ; None              ; 10.860 ns       ; Meminst   ; Address[1] ;
; N/A   ; None              ; 10.457 ns       ; JMPmux    ; OutJMP[4]  ;
; N/A   ; None              ; 10.417 ns       ; JMPmux    ; OutJMP[2]  ;
; N/A   ; None              ; 10.389 ns       ; JMPmux    ; OutJMP[3]  ;
; N/A   ; None              ; 10.252 ns       ; JMPmux    ; OutJMP[1]  ;
+-------+-------------------+-----------------+-----------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                               ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.290 ns ; JMPmux    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A           ; None        ; -3.645 ns ; JMPmux    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A           ; None        ; -3.648 ns ; JMPmux    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A           ; None        ; -3.675 ns ; JMPmux    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A           ; None        ; -3.677 ns ; JMPmux    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A           ; None        ; -3.691 ns ; PCload    ; dp1:DP1|register:PC|Output[0]                                                                    ; clock    ;
; N/A           ; None        ; -3.691 ns ; PCload    ; dp1:DP1|register:PC|Output[1]                                                                    ; clock    ;
; N/A           ; None        ; -3.691 ns ; PCload    ; dp1:DP1|register:PC|Output[2]                                                                    ; clock    ;
; N/A           ; None        ; -3.691 ns ; PCload    ; dp1:DP1|register:PC|Output[3]                                                                    ; clock    ;
; N/A           ; None        ; -3.691 ns ; PCload    ; dp1:DP1|register:PC|Output[4]                                                                    ; clock    ;
; N/A           ; None        ; -3.727 ns ; Minput[5] ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -3.875 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -4.015 ns ; Minput[6] ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.023 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.024 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.092 ns ; IRload    ; dp1:DP1|register:IR|Output[1]                                                                    ; clock    ;
; N/A           ; None        ; -4.092 ns ; IRload    ; dp1:DP1|register:IR|Output[2]                                                                    ; clock    ;
; N/A           ; None        ; -4.092 ns ; IRload    ; dp1:DP1|register:IR|Output[3]                                                                    ; clock    ;
; N/A           ; None        ; -4.122 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.124 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.126 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.159 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.190 ns ; Aload     ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.190 ns ; Aload     ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.190 ns ; Aload     ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.190 ns ; Aload     ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.190 ns ; Aload     ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.206 ns ; Aload     ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.206 ns ; Aload     ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.206 ns ; Aload     ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -4.240 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -4.306 ns ; Sub       ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -4.356 ns ; Minput[4] ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.390 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.391 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.425 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -4.438 ns ; Asel[1]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.497 ns ; Minput[3] ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.522 ns ; Minput[7] ; dp3:DP3|register:regA|Output[7]                                                                  ; clock    ;
; N/A           ; None        ; -4.539 ns ; Minput[2] ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.600 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -4.600 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -4.600 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A           ; None        ; -4.600 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A           ; None        ; -4.600 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A           ; None        ; -4.601 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -4.601 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -4.601 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -4.601 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -4.601 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -4.601 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -4.601 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -4.601 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -4.601 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -4.601 ns ; MemWr     ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -4.800 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -4.801 ns ; Sub       ; dp3:DP3|register:regA|Output[6]                                                                  ; clock    ;
; N/A           ; None        ; -4.801 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -4.802 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -4.809 ns ; Sub       ; dp3:DP3|register:regA|Output[5]                                                                  ; clock    ;
; N/A           ; None        ; -4.820 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.826 ns ; Asel[0]   ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.959 ns ; Minput[1] ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -4.985 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A           ; None        ; -4.995 ns ; Minput[0] ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -4.997 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -5.021 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -5.033 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -5.156 ns ; IRload    ; dp1:DP1|register:IR|Output[0]                                                                    ; clock    ;
; N/A           ; None        ; -5.156 ns ; IRload    ; dp1:DP1|register:IR|Output[4]                                                                    ; clock    ;
; N/A           ; None        ; -5.389 ns ; Sub       ; dp3:DP3|register:regA|Output[0]                                                                  ; clock    ;
; N/A           ; None        ; -5.469 ns ; Sub       ; dp3:DP3|register:regA|Output[1]                                                                  ; clock    ;
; N/A           ; None        ; -5.642 ns ; Sub       ; dp3:DP3|register:regA|Output[2]                                                                  ; clock    ;
; N/A           ; None        ; -5.722 ns ; Sub       ; dp3:DP3|register:regA|Output[3]                                                                  ; clock    ;
; N/A           ; None        ; -5.802 ns ; Sub       ; dp3:DP3|register:regA|Output[4]                                                                  ; clock    ;
; N/A           ; None        ; -6.235 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A           ; None        ; -6.271 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -6.303 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -6.339 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -6.363 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A           ; None        ; -6.399 ns ; Meminst   ; ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 08 16:58:15 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 140.29 MHz between source memory "ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "dp3:DP3|register:regA|Output[6]" (period= 7.128 ns)
    Info: + Longest memory to register delay is 6.812 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 5; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y13; Fanout = 4; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a4'
        Info: 3: + IC(0.867 ns) + CELL(0.178 ns) = 4.419 ns; Loc. = LCCOMB_X15_Y13_N18; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~15'
        Info: 4: + IC(0.538 ns) + CELL(0.495 ns) = 5.452 ns; Loc. = LCCOMB_X16_Y13_N12; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~17'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 5.626 ns; Loc. = LCCOMB_X16_Y13_N14; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~19'
        Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 6.084 ns; Loc. = LCCOMB_X16_Y13_N16; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~20'
        Info: 7: + IC(0.310 ns) + CELL(0.322 ns) = 6.716 ns; Loc. = LCCOMB_X16_Y13_N28; Fanout = 2; COMB Node = 'dp3:DP3|outAsel[6]~11'
        Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.812 ns; Loc. = LCFF_X16_Y13_N29; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[6]'
        Info: Total cell delay = 5.097 ns ( 74.82 % )
        Info: Total interconnect delay = 1.715 ns ( 25.18 % )
    Info: - Smallest clock skew is -0.120 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.855 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X16_Y13_N29; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[6]'
            Info: Total cell delay = 1.628 ns ( 57.02 % )
            Info: Total interconnect delay = 1.227 ns ( 42.98 % )
        Info: - Longest clock path from clock "clock" to source memory is 2.975 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.928 ns) + CELL(0.783 ns) = 2.975 ns; Loc. = M4K_X17_Y13; Fanout = 5; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 60.81 % )
            Info: Total interconnect delay = 1.166 ns ( 39.19 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "dp3:DP3|register:regA|Output[6]" (data pin = "Sub", clock pin = "clock") is 6.809 ns
    Info: + Longest pin to register delay is 9.702 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T11; Fanout = 11; PIN Node = 'Sub'
        Info: 2: + IC(5.869 ns) + CELL(0.521 ns) = 7.233 ns; Loc. = LCCOMB_X16_Y13_N0; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~1'
        Info: 3: + IC(0.294 ns) + CELL(0.495 ns) = 8.022 ns; Loc. = LCCOMB_X16_Y13_N4; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.102 ns; Loc. = LCCOMB_X16_Y13_N6; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~8'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.182 ns; Loc. = LCCOMB_X16_Y13_N8; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~11'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.262 ns; Loc. = LCCOMB_X16_Y13_N10; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~14'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.342 ns; Loc. = LCCOMB_X16_Y13_N12; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~17'
        Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 8.516 ns; Loc. = LCCOMB_X16_Y13_N14; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~19'
        Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 8.974 ns; Loc. = LCCOMB_X16_Y13_N16; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~20'
        Info: 10: + IC(0.310 ns) + CELL(0.322 ns) = 9.606 ns; Loc. = LCCOMB_X16_Y13_N28; Fanout = 2; COMB Node = 'dp3:DP3|outAsel[6]~11'
        Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 9.702 ns; Loc. = LCFF_X16_Y13_N29; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[6]'
        Info: Total cell delay = 3.229 ns ( 33.28 % )
        Info: Total interconnect delay = 6.473 ns ( 66.72 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X16_Y13_N29; Fanout = 5; REG Node = 'dp3:DP3|register:regA|Output[6]'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
Info: tco from clock "clock" to destination pin "ProdSub[4]" through memory "ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0" is 15.629 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.975 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.928 ns) + CELL(0.783 ns) = 2.975 ns; Loc. = M4K_X17_Y13; Fanout = 5; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.809 ns ( 60.81 % )
        Info: Total interconnect delay = 1.166 ns ( 39.19 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 12.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 5; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y13; Fanout = 4; MEM Node = 'ram:RAM|altsyncram:register_rtl_0|altsyncram_ihd1:auto_generated|ram_block1a0'
        Info: 3: + IC(0.493 ns) + CELL(0.178 ns) = 4.045 ns; Loc. = LCCOMB_X16_Y13_N0; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~1'
        Info: 4: + IC(0.294 ns) + CELL(0.495 ns) = 4.834 ns; Loc. = LCCOMB_X16_Y13_N4; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 4.914 ns; Loc. = LCCOMB_X16_Y13_N6; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~8'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 4.994 ns; Loc. = LCCOMB_X16_Y13_N8; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~11'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.074 ns; Loc. = LCCOMB_X16_Y13_N10; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~14'
        Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 5.532 ns; Loc. = LCCOMB_X16_Y13_N12; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~16'
        Info: 9: + IC(4.048 ns) + CELL(2.840 ns) = 12.420 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'ProdSub[4]'
        Info: Total cell delay = 7.585 ns ( 61.07 % )
        Info: Total interconnect delay = 4.835 ns ( 38.93 % )
Info: Longest tpd from source pin "Sub" to destination pin "ProdSub[4]" is 15.608 ns
    Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T11; Fanout = 11; PIN Node = 'Sub'
    Info: 2: + IC(5.869 ns) + CELL(0.521 ns) = 7.233 ns; Loc. = LCCOMB_X16_Y13_N0; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~1'
    Info: 3: + IC(0.294 ns) + CELL(0.495 ns) = 8.022 ns; Loc. = LCCOMB_X16_Y13_N4; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~5'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.102 ns; Loc. = LCCOMB_X16_Y13_N6; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~8'
    Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.182 ns; Loc. = LCCOMB_X16_Y13_N8; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~11'
    Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.262 ns; Loc. = LCCOMB_X16_Y13_N10; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~14'
    Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 8.720 ns; Loc. = LCCOMB_X16_Y13_N12; Fanout = 2; COMB Node = 'dp3:DP3|addSub:addSubtractor|Add0~16'
    Info: 8: + IC(4.048 ns) + CELL(2.840 ns) = 15.608 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'ProdSub[4]'
    Info: Total cell delay = 5.397 ns ( 34.58 % )
    Info: Total interconnect delay = 10.211 ns ( 65.42 % )
Info: th for register "dp1:DP1|register:PC|Output[1]" (data pin = "JMPmux", clock pin = "clock") is -3.290 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N13; Fanout = 7; REG Node = 'dp1:DP1|register:PC|Output[1]'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_C2; Fanout = 5; PIN Node = 'JMPmux'
        Info: 2: + IC(5.262 ns) + CELL(0.178 ns) = 6.324 ns; Loc. = LCCOMB_X1_Y19_N12; Fanout = 2; COMB Node = 'dp1:DP1|outJMP[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.420 ns; Loc. = LCFF_X1_Y19_N13; Fanout = 7; REG Node = 'dp1:DP1|register:PC|Output[1]'
        Info: Total cell delay = 1.158 ns ( 18.04 % )
        Info: Total interconnect delay = 5.262 ns ( 81.96 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Tue Dec 08 16:58:16 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


