git clone --depth 1 --no-tags https://github.com/NavyaVernekar/Verilog-Mini-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703372726
git clone --depth 1 --no-tags https://github.com/anlit75/tt05-rule110.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701623879
git clone --depth 1 --no-tags https://github.com/mohamed16hosam/ITI-Digital-IC-Design-Internship-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706209337
git clone --depth 1 --no-tags https://github.com/W-Muniz/FPGA-Digital-Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707374219
git clone --depth 1 --no-tags https://github.com/Ciftcierenv/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704993729
git clone --depth 1 --no-tags https://github.com/VAIBHAV-VLSI/Temperature-Activated-Fan-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700960968
git clone --depth 1 --no-tags https://github.com/yuli821/Xilinx-PCIe-modified-app-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705828499
git clone --depth 1 --no-tags https://github.com/mtsfreitas/electronic-voting-machine-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702215815
git clone --depth 1 --no-tags https://github.com/AryaMilli/2023eyrc_astrotinker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702021437
git clone --depth 1 --no-tags https://github.com/udayM-design/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702148400
git clone --depth 1 --no-tags https://github.com/nespar7/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704917115
git clone --depth 1 --no-tags https://github.com/mizurek/ws2812_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704652751
git clone --depth 1 --no-tags https://github.com/Hammersamatom/rca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704728468
git clone --depth 1 --no-tags https://github.com/Andy-Ko-0620/SoC-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705967621
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/singleCycleRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704098161
git clone --depth 1 --no-tags https://github.com/ALEENA-KT/Automatic_washing_machine_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704536041
git clone --depth 1 --no-tags https://github.com/TtoLee/UCAS_COD-Lijinming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704625702
git clone --depth 1 --no-tags https://github.com/Edthedeveloper2000/TP-ISL-4-Bit-encoder-with-7-segments-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701579380
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_8_Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705132374
git clone --depth 1 --no-tags https://github.com/ferdirizaldi/CPU-Simulation-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707788545
git clone --depth 1 --no-tags https://github.com/leoheisler/maquina_estados_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707817805
git clone --depth 1 --no-tags https://github.com/elesonchuang/SOC_LAB_FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707264538
git clone --depth 1 --no-tags https://github.com/CalvinHsu0901/Soc_design_Lab3_FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707799045
git clone --depth 1 --no-tags https://github.com/Harshit4712/Verilog_code_for-different-applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707598871
git clone --depth 1 --no-tags https://github.com/urish/tt05-text-scroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706548386
git clone --depth 1 --no-tags https://github.com/liyuan-chang/SoC-Lab-FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706703347
git clone --depth 1 --no-tags https://github.com/rad68/sdcard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707015119
git clone --depth 1 --no-tags https://github.com/danielradu10/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707233695
git clone --depth 1 --no-tags https://github.com/yuhungtsai0816/Soc_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707325350
git clone --depth 1 --no-tags https://github.com/AryanThosariwal/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703103519
git clone --depth 1 --no-tags https://github.com/davkin0203/ECE128-FPGA-Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703189552
git clone --depth 1 --no-tags https://github.com/SmrithiGanesh-git/PowerOptimizationRepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706447172
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/uart_pmod1553.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706442150
git clone --depth 1 --no-tags https://github.com/mohamed16hosam/4-taps-FFE-Equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706227837
git clone --depth 1 --no-tags https://github.com/M11107004/SOC_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706763534
git clone --depth 1 --no-tags https://github.com/yuchengliu0519/2023-Fall-NTU-Soc-Design-Laboratory-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706992510
git clone --depth 1 --no-tags https://github.com/vedadux/quantile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705159595
git clone --depth 1 --no-tags https://github.com/no1jiangjiang/ds1302.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705667259
git clone --depth 1 --no-tags https://github.com/V-Pranathi/Automatic_Roof_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700244627
git clone --depth 1 --no-tags https://github.com/himanshu5-prog/tt_um_mac_impl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700670157
git clone --depth 1 --no-tags https://github.com/karimmahmoud22/Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700798037
git clone --depth 1 --no-tags https://github.com/chuncheyang1130/Systolic_Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703444345
git clone --depth 1 --no-tags https://github.com/KoustubhJain/4-bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703903491
git clone --depth 1 --no-tags https://github.com/indigolxy/Vector-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707736359
git clone --depth 1 --no-tags https://github.com/GU-Student-Projects/CPEN230L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705968141
git clone --depth 1 --no-tags https://github.com/shem-snow/Computer_Design_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701567795
git clone --depth 1 --no-tags https://github.com/afkisch/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703205147
git clone --depth 1 --no-tags https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706060493
git clone --depth 1 --no-tags https://github.com/LeoLiangjianbin/qingnianhu_soc_v0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705961074
git clone --depth 1 --no-tags https://github.com/llorenzana/Traffic_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705832675
git clone --depth 1 --no-tags https://github.com/ssshetty11/FFVD_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706512430
git clone --depth 1 --no-tags https://github.com/mopplayer/Cyclone-III-NIOS-II-Kit-Starter-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700864412
git clone --depth 1 --no-tags https://github.com/Sindhurae/100_days_of_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704863330
git clone --depth 1 --no-tags https://github.com/Tapas-Services/TSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703941509
git clone --depth 1 --no-tags https://github.com/khb84341/simple_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704496401
git clone --depth 1 --no-tags https://github.com/mtsfreitas/morse-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702233434
git clone --depth 1 --no-tags https://github.com/WongChaoya/Bin2Gray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703298005
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703185570
git clone --depth 1 --no-tags https://github.com/chahaktyagi/599_public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703848077
git clone --depth 1 --no-tags https://github.com/MoustafaDarsh/fixed-point-sigmoid-and-tanh-using-PWL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703838899
git clone --depth 1 --no-tags https://github.com/snevindsouza/FPGA_Matrix_Keypad_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705689762
git clone --depth 1 --no-tags https://github.com/fpganow/ip_export_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705651371
git clone --depth 1 --no-tags https://github.com/jackeryli/verilog-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706426191
git clone --depth 1 --no-tags https://github.com/rjkly98/r11943107_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707246085
git clone --depth 1 --no-tags https://github.com/Ananddodiya/git-clone-your-github-repo-URL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707052893
git clone --depth 1 --no-tags https://github.com/IRiDecenT/Computer_Organization_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705936312
git clone --depth 1 --no-tags https://github.com/mohamed16hosam/32-bit-Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706246364
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Modular-Inverse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707747979
git clone --depth 1 --no-tags https://github.com/JerryLin0810/VLSI_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700757871
git clone --depth 1 --no-tags https://github.com/sameekshya1999/-Seven-segment-display-using-ripple-counter-and-de-10-nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700448614
git clone --depth 1 --no-tags https://github.com/nishit0072e/Register_PIPO_PISO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701287218
git clone --depth 1 --no-tags https://github.com/kigerliu/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702053114
git clone --depth 1 --no-tags https://github.com/wizardoflogic/lostin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702134105
git clone --depth 1 --no-tags https://github.com/ZarcoDCarlos/ECE3300_Digital_Circuit_Design_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701982786
git clone --depth 1 --no-tags https://github.com/OjasviSingh/Task_11.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701986259
git clone --depth 1 --no-tags https://github.com/SaxonRah/OpenAndromeda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701174839
git clone --depth 1 --no-tags https://github.com/AdityaDeepak55/Single-Cycle_32-bit_RISC_V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702989910
git clone --depth 1 --no-tags https://github.com/PratikshaTapkeer/8-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700199773
git clone --depth 1 --no-tags https://github.com/fantaocn8/ahb-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707005765
git clone --depth 1 --no-tags https://github.com/manav4code/AMBA-AXI-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706923170
git clone --depth 1 --no-tags https://github.com/urish/tt05-simon-game-openlane2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704409814
git clone --depth 1 --no-tags https://github.com/Shivangi2207/Fire_detector_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700506899
git clone --depth 1 --no-tags https://github.com/pooyaaf/Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705748450
git clone --depth 1 --no-tags https://github.com/ShwetaKiranTotla/Micro-processor-Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705116454
git clone --depth 1 --no-tags https://github.com/whr-a/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702069561
git clone --depth 1 --no-tags https://github.com/idrak28/100days_of_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705789478
git clone --depth 1 --no-tags https://github.com/OrientalHorizon/Tomasulo-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701778337
git clone --depth 1 --no-tags https://github.com/jxes993409/2023-Fall-SoC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707242590
git clone --depth 1 --no-tags https://github.com/4i4urin/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701688465
git clone --depth 1 --no-tags https://github.com/JuniMay/nku-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701648049
git clone --depth 1 --no-tags https://github.com/himanshu5-prog/tt_um_mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700669090
git clone --depth 1 --no-tags https://github.com/AnimeshJhawar/Digital-Circuit-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704448481
git clone --depth 1 --no-tags https://github.com/mahikagup10/Digital-Design-and-Computer-Organization-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703532568
git clone --depth 1 --no-tags https://github.com/snevindsouza/Counter_using_clock_divider_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701578941
git clone --depth 1 --no-tags https://github.com/gme-cefet/pmu-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701580755
git clone --depth 1 --no-tags https://github.com/dangkhoaln/sap1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701922996
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-41.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701011907
git clone --depth 1 --no-tags https://github.com/hitshuangwei/E203_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700738907
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2021_Geofence-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701168700
git clone --depth 1 --no-tags https://github.com/ead0601/gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704333687
git clone --depth 1 --no-tags https://github.com/larasobral/FFT_Version.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703081274
git clone --depth 1 --no-tags https://github.com/Garenbbbb/5-stage-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705358256
git clone --depth 1 --no-tags https://github.com/IslamAdam/JESD204_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707656473
git clone --depth 1 --no-tags https://github.com/dlau-xilinx/qdma_git_explore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707811411
git clone --depth 1 --no-tags https://github.com/go1dmenFPGA/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704083913
git clone --depth 1 --no-tags https://github.com/b3nsonchang/SoC_lab3_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707110184
git clone --depth 1 --no-tags https://github.com/Subha175/SPI-Based-Temperature-Sens.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707044861
git clone --depth 1 --no-tags https://github.com/BitsByToader/RISC_V_PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700474326
git clone --depth 1 --no-tags https://github.com/ishaan2307/pir_motion_1st_try-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700836921
git clone --depth 1 --no-tags https://github.com/djkabutar/lvds_loopback.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701328381
git clone --depth 1 --no-tags https://github.com/hhe07/ecen2350-tone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701839146
git clone --depth 1 --no-tags https://github.com/Ellibola/EDAi2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706926633
git clone --depth 1 --no-tags https://github.com/roboticvedant/CLA_4bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706900850
git clone --depth 1 --no-tags https://github.com/TKAndyLiang/SoC-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706673268
git clone --depth 1 --no-tags https://github.com/PrashantGupta21/Y86_64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706264599
git clone --depth 1 --no-tags https://github.com/ammulashiva/RISCV_ASIC_2_player_arcade_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701150275
git clone --depth 1 --no-tags https://github.com/IswaryaIlanchezhiyan/RISC-V-Digital-Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700400268
git clone --depth 1 --no-tags https://github.com/RugenKunkka/ArquitecturaTP3MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701925368
git clone --depth 1 --no-tags https://github.com/Ner027/VeSPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705282623
git clone --depth 1 --no-tags https://github.com/csyer/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703042872
git clone --depth 1 --no-tags https://github.com/zyx11451/CPU-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701994706
git clone --depth 1 --no-tags https://github.com/zsq259/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702051088
git clone --depth 1 --no-tags https://github.com/komorebilzy/RISC_V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701936828
git clone --depth 1 --no-tags https://github.com/Dario-Fajardo/Practicas-EDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703477277
git clone --depth 1 --no-tags https://github.com/vladimir-vasyuk/I2C-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703386492
git clone --depth 1 --no-tags https://github.com/VirgoLeo1723/Thesis_Fish_Box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702014010
git clone --depth 1 --no-tags https://github.com/pangyou00/mydesign_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702022088
git clone --depth 1 --no-tags https://github.com/Preethigrace-7/3bit_bus_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701434350
git clone --depth 1 --no-tags https://github.com/Preethigrace-7/4bit_Rippercarryadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701436016
git clone --depth 1 --no-tags https://github.com/sameekshya1999/Adventure-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704186546
git clone --depth 1 --no-tags https://github.com/rudra-101/4-byte-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700382727
git clone --depth 1 --no-tags https://github.com/polatztrk/multiplexer_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701231272
git clone --depth 1 --no-tags https://github.com/algofoogle/tt05-vga-spi-rom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702261487
git clone --depth 1 --no-tags https://github.com/Cutexbx/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702509682
git clone --depth 1 --no-tags https://github.com/amrmagdi777/Viterbi_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703732662
git clone --depth 1 --no-tags https://github.com/MoustafaDarsh/floating-point-sigmoid-and-tanh-using-PWL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703841540
git clone --depth 1 --no-tags https://github.com/stevej/tt05-minipit-stevej.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706444662
git clone --depth 1 --no-tags https://github.com/zhenhegao/Electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706595463
git clone --depth 1 --no-tags https://github.com/MohdAbdulKhadeer/ASIC-Flow-Implementation-on-RV32I-Microarchitecture-using-EDA-Tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706086752
git clone --depth 1 --no-tags https://github.com/AdrikaMohanty/pes_pipeline_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706753476
git clone --depth 1 --no-tags https://github.com/Guoz7/tpu-mine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705538291
git clone --depth 1 --no-tags https://github.com/rpirayadi/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705359149
git clone --depth 1 --no-tags https://github.com/Abner2111/GreayToDecimal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700643932
git clone --depth 1 --no-tags https://github.com/Benisonpin/USB_C_Industrial_Camera_FPGA_USB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701613998
git clone --depth 1 --no-tags https://github.com/hanerdemhan/Comminication_with_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702867170
git clone --depth 1 --no-tags https://github.com/Josue-Marin/SNTRUP677.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702612430
git clone --depth 1 --no-tags https://github.com/Navya-tayi/pes_rr_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706825356
git clone --depth 1 --no-tags https://github.com/mercurius-rl/RISCBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706774985
git clone --depth 1 --no-tags https://github.com/Shashanksharma280201/pes_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706834670
git clone --depth 1 --no-tags https://github.com/GuanZhe0707/hdl2023fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706989459
git clone --depth 1 --no-tags https://github.com/williamchang0825/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707847842
git clone --depth 1 --no-tags https://github.com/emareeeb/ddco-iverilogChallenges.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707532952
git clone --depth 1 --no-tags https://github.com/ani171/pes_vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707789780
git clone --depth 1 --no-tags https://github.com/rasin1999/RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705178521
git clone --depth 1 --no-tags https://github.com/AdiPadi2703/End-To-End-Encrypted-Communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702162000
git clone --depth 1 --no-tags https://github.com/cp024s/AXI-stream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707032369
git clone --depth 1 --no-tags https://github.com/BitC3t/CS215_DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701042936
git clone --depth 1 --no-tags https://github.com/BK1031/ece154a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701591100
git clone --depth 1 --no-tags https://github.com/JPShen-UWM/Amadeus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707329956
git clone --depth 1 --no-tags https://github.com/gabrielruggie/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701829368
git clone --depth 1 --no-tags https://github.com/zizi0123/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702317283
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tt05-ringosc-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705217667
git clone --depth 1 --no-tags https://github.com/Vishnu5789/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705736561
git clone --depth 1 --no-tags https://github.com/briancook247/SWE450.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705508893
git clone --depth 1 --no-tags https://github.com/NinjaKnight1/ComputerSystemerCellDetection2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700336967
git clone --depth 1 --no-tags https://github.com/V3D4NTH/von-Neumann.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701726698
git clone --depth 1 --no-tags https://github.com/AlbertoLagoFdez/EstructuraComputadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706850995
git clone --depth 1 --no-tags https://github.com/mohamedtarek54/CORDIC_vectoring-rotation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704039058
git clone --depth 1 --no-tags https://github.com/Divya23-star/SDLX_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704074822
git clone --depth 1 --no-tags https://github.com/AhmadAlzhrani/Digital-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703785877
git clone --depth 1 --no-tags https://github.com/mattvenn/caravel_user_project_mpw9e.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700441144
git clone --depth 1 --no-tags https://github.com/ryanjuniox/criptografia-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702525591
git clone --depth 1 --no-tags https://github.com/JZ-Ping/TrafficLight_Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702333568
git clone --depth 1 --no-tags https://github.com/birdyberth/usb4tinyfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702609337
git clone --depth 1 --no-tags https://github.com/dlmosfet/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705127007
git clone --depth 1 --no-tags https://github.com/Ritvik123487/ECE241-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705029186
git clone --depth 1 --no-tags https://github.com/saitejagln/16-bit-risc-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704853363
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_6_HalfAndFullSubtractor_ParallelSubtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703619193
git clone --depth 1 --no-tags https://github.com/googleguru/vlsi-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703419380
git clone --depth 1 --no-tags https://github.com/codesiena/caca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706018349
git clone --depth 1 --no-tags https://github.com/Raymonna/fir_axilite_axistream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707028019
git clone --depth 1 --no-tags https://github.com/Tkulishyhan/gsensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707012877
git clone --depth 1 --no-tags https://github.com/Mariela1051/DISPLAYYYYYYYYYYYYYYYYY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707870398
git clone --depth 1 --no-tags https://github.com/aniket-mtr/LED-Chaser-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707662255
git clone --depth 1 --no-tags https://github.com/Shashanksharma280201/pes_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706829461
git clone --depth 1 --no-tags https://github.com/Nada-Salheen/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700750774
git clone --depth 1 --no-tags https://github.com/ENVY271204/Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701549128
git clone --depth 1 --no-tags https://github.com/Khaled-taher/Chipions_Tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701887589
git clone --depth 1 --no-tags https://github.com/BigNixon/caravel_uniccass_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705798553
git clone --depth 1 --no-tags https://github.com/MonisRaza123/dual_dice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701213421
git clone --depth 1 --no-tags https://github.com/Conless/tiramisu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703818504
git clone --depth 1 --no-tags https://github.com/akhiiasati/Touch_Bell_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700860415
git clone --depth 1 --no-tags https://github.com/malobimukherjee/RISCV-based-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700511583
git clone --depth 1 --no-tags https://github.com/coolboyvaibhav/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701430184
git clone --depth 1 --no-tags https://github.com/KIK313/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701775270
git clone --depth 1 --no-tags https://github.com/time-inter-space/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701977907
git clone --depth 1 --no-tags https://github.com/rajat21186/ProjectViv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704461251
git clone --depth 1 --no-tags https://github.com/sicajc/IC_LAB_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706026190
git clone --depth 1 --no-tags https://github.com/jiqian1984/soc_work_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707583686
git clone --depth 1 --no-tags https://github.com/nutritions/NiuMoWang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701997470
git clone --depth 1 --no-tags https://github.com/ANDYLBOOF/unnamedcourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700447986
git clone --depth 1 --no-tags https://github.com/KrishnaBhargavN/Uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704649854
git clone --depth 1 --no-tags https://github.com/BarryJu1999/SOC_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706589944
git clone --depth 1 --no-tags https://github.com/amith-bharadwaj/Hall_sensor_based_Door_Alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700510836
git clone --depth 1 --no-tags https://github.com/Namita0007/30-days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703358659
git clone --depth 1 --no-tags https://github.com/takeshiho0531/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705923449
git clone --depth 1 --no-tags https://github.com/FabrizioC01/Architetture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704149291
git clone --depth 1 --no-tags https://github.com/eunice-chen/logic-design-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701754834
git clone --depth 1 --no-tags https://github.com/alumpish/CA-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701294556
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_9_BCDAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705778205
git clone --depth 1 --no-tags https://github.com/jorgeav55/Integer_issueque.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705449716
git clone --depth 1 --no-tags https://github.com/Josephood7/SoC-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707284750
git clone --depth 1 --no-tags https://github.com/abcntuee207/SoC-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707273074
git clone --depth 1 --no-tags https://github.com/povik/yug3_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707165688
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Basic_Combinational_Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702131061
git clone --depth 1 --no-tags https://github.com/anshjoseph/Verilog_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701927155
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-chipyard-b1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703024077
git clone --depth 1 --no-tags https://github.com/YZZZZZ2333/MIPS_RIJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705159752
git clone --depth 1 --no-tags https://github.com/snevindsouza/FPGA_DipSwitchControl_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705133423
git clone --depth 1 --no-tags https://github.com/gene5487/2023-Fall-NTU-Soc-Design-Laboratory-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706291663
git clone --depth 1 --no-tags https://github.com/DonghanTsai/SoC_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706568177
git clone --depth 1 --no-tags https://github.com/scar027/basic-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702193997
git clone --depth 1 --no-tags https://github.com/urielcho/ITA23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702253356
git clone --depth 1 --no-tags https://github.com/jjv224/ECE128-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703213186
git clone --depth 1 --no-tags https://github.com/jaidenk23/CS3710.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705019610
git clone --depth 1 --no-tags https://github.com/khaja7289/digital_clock_alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704896761
git clone --depth 1 --no-tags https://github.com/probablyyw/verilog_learing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703449937
git clone --depth 1 --no-tags https://github.com/Muhammed-Hamzaa/rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702971950
git clone --depth 1 --no-tags https://github.com/niiichtsy/ankka-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702984108
git clone --depth 1 --no-tags https://github.com/ricardocutzh/data_chipignite_2034c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700608311
git clone --depth 1 --no-tags https://github.com/zyw02/CS902.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700647067
git clone --depth 1 --no-tags https://github.com/andykofman/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703497422
git clone --depth 1 --no-tags https://github.com/emm312/cpu-in-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703419649
git clone --depth 1 --no-tags https://github.com/ShubhamGitHub528/Home-Automation-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701169574
git clone --depth 1 --no-tags https://github.com/SahilSira/ASIC_Project_Automatic_Stopping_Car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702433777
git clone --depth 1 --no-tags https://github.com/emmanuel-valentin/embebidos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702825516
git clone --depth 1 --no-tags https://github.com/harshfromnow/Logic-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706126410
git clone --depth 1 --no-tags https://github.com/ax0080/Accelerator-Architectures-for-Machine-Learning-GPU-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700133322
git clone --depth 1 --no-tags https://github.com/Ranko1911/Estructuras-de-Computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702466631
git clone --depth 1 --no-tags https://github.com/KishorKumar0/100Day_RTL_Coding_Challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700889224
git clone --depth 1 --no-tags https://github.com/charline0404/IC-contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700208414
git clone --depth 1 --no-tags https://github.com/edabk-hust/edabk_brain_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711387118
git clone --depth 1 --no-tags https://github.com/maswx/vu13p_corundum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711798032
git clone --depth 1 --no-tags https://github.com/Casperqian/RISC-V-32-pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715362198
git clone --depth 1 --no-tags https://github.com/splinedrive/KianV_rv32ia_uLinux_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708189378
git clone --depth 1 --no-tags https://github.com/asimkhan8107/AXI-Stream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710440734
git clone --depth 1 --no-tags https://github.com/jon011235/MARVIN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709511819
git clone --depth 1 --no-tags https://github.com/emilgoh/pwm-caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712432388
git clone --depth 1 --no-tags https://github.com/rh-codes-lab/DISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708870450
git clone --depth 1 --no-tags https://github.com/JamesTimothyMeech/RNG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711290922
git clone --depth 1 --no-tags https://github.com/Quizas605/ACOB-Analog-Circuit-Optimization-Benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710108565
git clone --depth 1 --no-tags https://github.com/lgziyan/Modelsim_Tcl_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714282978
git clone --depth 1 --no-tags https://github.com/dngvmnh/Cryptography.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709877379
git clone --depth 1 --no-tags https://github.com/openXC7/primitive-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711684528
git clone --depth 1 --no-tags https://github.com/haihaunguyen/Stupid_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715731429
git clone --depth 1 --no-tags https://github.com/c3df321a/QUT-digital-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715398294
git clone --depth 1 --no-tags https://github.com/Dark-be/2023_FPGA_MES50HP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710936506
git clone --depth 1 --no-tags https://github.com/zephray/vb-gfmpw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711626125
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/multiCycleRISCV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712435309
git clone --depth 1 --no-tags https://github.com/ReaperWLLLLL/Fundamental_Electronics_Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709156522
git clone --depth 1 --no-tags https://github.com/alwyn-t/Retro-Graphics-and-Games-on-De1-SoC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715402262
git clone --depth 1 --no-tags https://github.com/os-fpga/Validation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715742501
git clone --depth 1 --no-tags https://github.com/stepbystepcode/VivadoFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714500724
git clone --depth 1 --no-tags https://github.com/wangyuxiao2000/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710842086
git clone --depth 1 --no-tags https://github.com/Bromine035/SOC-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708552635
git clone --depth 1 --no-tags https://github.com/ANSHVIVEKMALHOTRA/Miniproject-HEATWATCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709215586
git clone --depth 1 --no-tags https://github.com/Qglddd111/eyeriss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710340585
git clone --depth 1 --no-tags https://github.com/soulblast/Tetris_EE2026_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708347493
git clone --depth 1 --no-tags https://github.com/Lasya-G/RISC-V_FLOATPOINT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714626648
git clone --depth 1 --no-tags https://github.com/fluctlight001/Nova164A_RV_I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714945279
git clone --depth 1 --no-tags https://github.com/TX-Leo/Hamming-FSK-PCM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715006142
git clone --depth 1 --no-tags https://github.com/s095339/SOC_lab_caravel_fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711534137
git clone --depth 1 --no-tags https://github.com/wangyuxiao2000/interleaver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710269303
git clone --depth 1 --no-tags https://github.com/VyoJ/DDCO_MiniProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713169853
git clone --depth 1 --no-tags https://github.com/SungChul-CHA/Uart_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711365020
git clone --depth 1 --no-tags https://github.com/Ahmed-Waseem77/riscv_cpus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714401136
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-30-4-BIT-Binary-Code-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708298283
git clone --depth 1 --no-tags https://github.com/neel2571/Image-Processing-and-Communication-Protocols-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708038165
git clone --depth 1 --no-tags https://github.com/DyllonDunton1/riscv-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708095197
git clone --depth 1 --no-tags https://github.com/crolfes/airisc_gfmpw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714691580
