`timescale 1ns/1ps
module bram_memory (
    input clk,
    input we,             // Write enable
    input [7:0] din,      // Data input (8 bits)
    input [7:0] addr,     // Address (using 8 bits allows up to 256 locations)
    output reg [7:0] dout // Data output
);
    // Inferred block RAM that Vivado will map to FPGA BRAM resources.
    reg [7:0] mem [0:255];

    always @(posedge clk) begin
        if (we)
            mem[addr] <= din;
        dout <= mem[addr];
    end
endmodule
