{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 05 16:16:53 2014 " "Info: Processing started: Thu Jun 05 16:16:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx " "Info: Found entity 1: Rx" {  } { { "Rx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Rx.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Info: Found entity 1: Tx" {  } { { "Tx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Tx.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data Control.v(5) " "Info (10281): Verilog HDL Declaration information at Control.v(5): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(68) " "Warning (10230): Verilog HDL assignment warning at main.v(68): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX main.v(16) " "Warning (10034): Output port \"UART_TX\" at main.v(16) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[4\] main.v(18) " "Warning (10034): Output port \"GPIO\[4\]\" at main.v(18) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[3\] main.v(18) " "Warning (10034): Output port \"GPIO\[3\]\" at main.v(18) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[2\] main.v(18) " "Warning (10034): Output port \"GPIO\[2\]\" at main.v(18) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[1\] main.v(18) " "Warning (10034): Output port \"GPIO\[1\]\" at main.v(18) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx Rx:r " "Info: Elaborating entity \"Rx\" for hierarchy \"Rx:r\"" {  } { { "main.v" "r" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Rx.v(22) " "Warning (10230): Verilog HDL assignment warning at Rx.v(22): truncated value with size 32 to match size of target (5)" {  } { { "Rx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Rx.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Rx.v(39) " "Warning (10230): Verilog HDL assignment warning at Rx.v(39): truncated value with size 32 to match size of target (3)" {  } { { "Rx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Rx.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Rx.v(47) " "Warning (10230): Verilog HDL assignment warning at Rx.v(47): truncated value with size 32 to match size of target (5)" {  } { { "Rx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Rx.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c " "Info: Elaborating entity \"control\" for hierarchy \"control:c\"" {  } { { "main.v" "c" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control.v(27) " "Warning (10230): Verilog HDL assignment warning at Control.v(27): truncated value with size 32 to match size of target (4)" {  } { { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx Tx:t " "Info: Elaborating entity \"Tx\" for hierarchy \"Tx:t\"" {  } { { "main.v" "t" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Tx.v(28) " "Warning (10230): Verilog HDL assignment warning at Tx.v(28): truncated value with size 32 to match size of target (4)" {  } { { "Tx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Tx.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Tx.v(40) " "Warning (10230): Verilog HDL assignment warning at Tx.v(40): truncated value with size 32 to match size of target (4)" {  } { { "Tx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Tx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "control:c\|Data\[7\] data_in GND " "Warning (14130): Reduced register \"control:c\|Data\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 20 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Tx:t\|data\[7\] data_in GND " "Warning (14130): Reduced register \"Tx:t\|data\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Tx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Tx.v" 19 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Tx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Tx.v" 4 -1 0 } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 20 -1 0 } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 20 -1 0 } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 20 -1 0 } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[0\] VCC " "Warning (13410): Pin \"H0\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[1\] VCC " "Warning (13410): Pin \"H0\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[2\] VCC " "Warning (13410): Pin \"H0\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[3\] VCC " "Warning (13410): Pin \"H0\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[4\] VCC " "Warning (13410): Pin \"H0\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[5\] VCC " "Warning (13410): Pin \"H0\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[6\] VCC " "Warning (13410): Pin \"H0\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[0\] VCC " "Warning (13410): Pin \"H1\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[1\] VCC " "Warning (13410): Pin \"H1\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[2\] VCC " "Warning (13410): Pin \"H1\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[3\] VCC " "Warning (13410): Pin \"H1\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[4\] VCC " "Warning (13410): Pin \"H1\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[5\] VCC " "Warning (13410): Pin \"H1\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[6\] VCC " "Warning (13410): Pin \"H1\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[0\] VCC " "Warning (13410): Pin \"H2\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[1\] VCC " "Warning (13410): Pin \"H2\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[2\] VCC " "Warning (13410): Pin \"H2\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[3\] VCC " "Warning (13410): Pin \"H2\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[4\] VCC " "Warning (13410): Pin \"H2\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[5\] VCC " "Warning (13410): Pin \"H2\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[6\] VCC " "Warning (13410): Pin \"H2\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[0\] VCC " "Warning (13410): Pin \"H3\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[1\] VCC " "Warning (13410): Pin \"H3\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[2\] VCC " "Warning (13410): Pin \"H3\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[3\] VCC " "Warning (13410): Pin \"H3\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[4\] VCC " "Warning (13410): Pin \"H3\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[5\] VCC " "Warning (13410): Pin \"H3\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[6\] VCC " "Warning (13410): Pin \"H3\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[0\] VCC " "Warning (13410): Pin \"H4\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[1\] VCC " "Warning (13410): Pin \"H4\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[2\] VCC " "Warning (13410): Pin \"H4\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[3\] VCC " "Warning (13410): Pin \"H4\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[4\] VCC " "Warning (13410): Pin \"H4\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[5\] VCC " "Warning (13410): Pin \"H4\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[6\] VCC " "Warning (13410): Pin \"H4\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[0\] VCC " "Warning (13410): Pin \"H5\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[1\] VCC " "Warning (13410): Pin \"H5\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[2\] VCC " "Warning (13410): Pin \"H5\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[3\] VCC " "Warning (13410): Pin \"H5\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[4\] VCC " "Warning (13410): Pin \"H5\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[5\] VCC " "Warning (13410): Pin \"H5\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[6\] VCC " "Warning (13410): Pin \"H5\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[0\] VCC " "Warning (13410): Pin \"H6\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[1\] VCC " "Warning (13410): Pin \"H6\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[2\] VCC " "Warning (13410): Pin \"H6\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[3\] VCC " "Warning (13410): Pin \"H6\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[4\] VCC " "Warning (13410): Pin \"H6\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[5\] VCC " "Warning (13410): Pin \"H6\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[6\] VCC " "Warning (13410): Pin \"H6\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[0\] VCC " "Warning (13410): Pin \"H7\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[1\] VCC " "Warning (13410): Pin \"H7\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[2\] VCC " "Warning (13410): Pin \"H7\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[3\] VCC " "Warning (13410): Pin \"H7\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[4\] VCC " "Warning (13410): Pin \"H7\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[5\] VCC " "Warning (13410): Pin \"H7\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[6\] VCC " "Warning (13410): Pin \"H7\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[15\] GND " "Warning (13410): Pin \"LED\[15\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TX GND " "Warning (13410): Pin \"UART_TX\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO\[0\] GND " "Warning (13410): Pin \"GPIO\[0\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO\[1\] GND " "Warning (13410): Pin \"GPIO\[1\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO\[2\] GND " "Warning (13410): Pin \"GPIO\[2\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO\[3\] GND " "Warning (13410): Pin \"GPIO\[3\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO\[4\] GND " "Warning (13410): Pin \"GPIO\[4\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.map.smsg " "Info: Generated suppressed messages file C:/Users/Jason/Documents/Github/Verilog/Ex10/main.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Warning: Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "Warning (15610): No output dependent on input pin \"UART_RX\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Info: Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Info: Implemented 81 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Info: Implemented 96 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Allocated 201 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 05 16:16:54 2014 " "Info: Processing ended: Thu Jun 05 16:16:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
