# VHDL
This project involved designing and testing a 16-bit single-cycle processor to run ARMv8 assembly code using VHDL. This was done using the Vivado Design Suite

<img width="555" alt="Screen Shot 2023-04-25 at 11 13 30 AM" src="https://user-images.githubusercontent.com/99049949/234956506-036bb954-cd57-4a2a-a338-a964c6d386a3.png">

Diagram from: https://stackoverflow.com/questions/54726371/mips-single-cycle-why-are-memread-and-memtoreg-separate
