
*** Running vivado
    with args -log manageScene.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source manageScene.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source manageScene.tcl -notrace
Command: synth_design -top manageScene -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16312 
WARNING: [Synth 8-2611] redeclaration of ansi port state is not allowed [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/receiver.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port nextstate is not allowed [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/receiver.v:36]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 391.508 ; gain = 113.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'manageScene' [F:/HWLAB/FinalProject/FinalProject.srcs/sources_1/new/manageScene.v:23]
INFO: [Synth 8-6157] synthesizing module 'afterTurnScene' [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:22]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [F:/HWLAB/Lab2/Lab2.srcs/sources_1/new/CLockDivider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (1#1) [F:/HWLAB/Lab2/Lab2.srcs/sources_1/new/CLockDivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_sync.v:23]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (2#1) [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_sync.v:23]
INFO: [Synth 8-6157] synthesizing module 'receiver' [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/receiver.v:23]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter div_sample bound to: 4 - type: integer 
	Parameter div_counter bound to: 2604 - type: integer 
	Parameter mid_sample bound to: 2 - type: integer 
	Parameter div_bit bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/receiver.v:82]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (3#1) [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-226] default block is never used [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/transmitter.v:77]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (4#1) [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'afterTurnScene' (5#1) [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:22]
INFO: [Synth 8-6155] done synthesizing module 'manageScene' (6#1) [F:/HWLAB/FinalProject/FinalProject.srcs/sources_1/new/manageScene.v:23]
WARNING: [Synth 8-3331] design vga_sync has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 427.660 ; gain = 149.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 427.660 ; gain = 149.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 427.660 ; gain = 149.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:275]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:275]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Clk'. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:276]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:276]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Data'. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:277]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:277]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Data'. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:278]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:278]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2Data'. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/HWLAB/Lab6/Lab6.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/manageScene_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/manageScene_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.148 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.156 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 770.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 770.156 ; gain = 491.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 770.156 ; gain = 491.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 770.156 ; gain = 491.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_bitcounter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "direc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TxData" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "direc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TxData" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 770.156 ; gain = 491.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 40    
+---Multipliers : 
	                32x32  Multipliers := 10    
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 15    
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ClockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module afterTurnScene 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 10    
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "ats/receiver_unit/shift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:208]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:208]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:206]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:206]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:114]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:114]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:112]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:112]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:110]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [F:/HWLAB/Lab6/Lab6.srcs/sources_1/new/vga_test.v:110]
DSP Report: Generating DSP ats/hitEnemy22, operation Mode is: A*B.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: Generating DSP ats/hitEnemy22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: Generating DSP ats/hitEnemy22, operation Mode is: A*B.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: Generating DSP ats/hitEnemy22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: Generating DSP ats/hitEnemy22, operation Mode is: A*B.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: Generating DSP ats/hitEnemy22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: Generating DSP ats/hitEnemy22, operation Mode is: A*B.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: Generating DSP ats/hitEnemy22, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: operator ats/hitEnemy22 is absorbed into DSP ats/hitEnemy22.
DSP Report: Generating DSP ats/hitEnemy12, operation Mode is: A*B.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: Generating DSP ats/hitEnemy12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: Generating DSP ats/hitEnemy12, operation Mode is: A*B.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: Generating DSP ats/hitEnemy12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: Generating DSP ats/hitEnemy12, operation Mode is: A*B.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: Generating DSP ats/hitEnemy12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: Generating DSP ats/hitEnemy12, operation Mode is: A*B.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: Generating DSP ats/hitEnemy12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: operator ats/hitEnemy12 is absorbed into DSP ats/hitEnemy12.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: Generating DSP ats/rgb_reg4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
DSP Report: operator ats/rgb_reg4 is absorbed into DSP ats/rgb_reg4.
INFO: [Synth 8-3886] merging instance 'ats/TxData_reg[5]' (FDE) to 'ats/TxData_reg[3]'
INFO: [Synth 8-3886] merging instance 'ats/TxData_reg[4]' (FDE) to 'ats/TxData_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ats/TxData_reg[3] )
INFO: [Synth 8-3886] merging instance 'ats/rgb_reg_reg[0]' (FDC) to 'ats/rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ats/rgb_reg_reg[1]' (FDC) to 'ats/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ats/rgb_reg_reg[2]' (FDC) to 'ats/rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ats/rgb_reg_reg[3]' (FDC) to 'ats/rgb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ats/rgb_reg_reg[4]' (FDC) to 'ats/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ats/rgb_reg_reg[5]' (FDC) to 'ats/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ats/rgb_reg_reg[6]' (FDC) to 'ats/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'ats/rgb_reg_reg[8]' (FDP) to 'ats/rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'ats/rgb_reg_reg[9]' (FDP) to 'ats/rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'ats/rgb_reg_reg[10]' (FDP) to 'ats/rgb_reg_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.156 ; gain = 491.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|manageScene | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manageScene | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 806.383 ; gain = 527.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 841.133 ; gain = 562.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 851.773 ; gain = 573.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 851.773 ; gain = 573.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 851.773 ; gain = 573.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 851.773 ; gain = 573.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 851.773 ; gain = 573.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 851.773 ; gain = 573.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 851.773 ; gain = 573.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   116|
|3     |DSP48E1 |    30|
|4     |LUT1    |    40|
|5     |LUT2    |   406|
|6     |LUT3    |    43|
|7     |LUT4    |    64|
|8     |LUT5    |    44|
|9     |LUT6    |   104|
|10    |FDCE    |     1|
|11    |FDPE    |     1|
|12    |FDRE    |   180|
|13    |FDSE    |     1|
|14    |IBUF    |     3|
|15    |OBUF    |    15|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |  1049|
|2     |  ats                  |afterTurnScene  |  1030|
|3     |    fdivTarget         |ClockDivider    |     2|
|4     |    \genblk1[0].fdiv   |ClockDivider_0  |     2|
|5     |    \genblk1[10].fdiv  |ClockDivider_1  |     2|
|6     |    \genblk1[11].fdiv  |ClockDivider_2  |     2|
|7     |    \genblk1[12].fdiv  |ClockDivider_3  |     2|
|8     |    \genblk1[13].fdiv  |ClockDivider_4  |     2|
|9     |    \genblk1[14].fdiv  |ClockDivider_5  |     2|
|10    |    \genblk1[15].fdiv  |ClockDivider_6  |     2|
|11    |    \genblk1[16].fdiv  |ClockDivider_7  |     2|
|12    |    \genblk1[17].fdiv  |ClockDivider_8  |     2|
|13    |    \genblk1[1].fdiv   |ClockDivider_9  |     2|
|14    |    \genblk1[2].fdiv   |ClockDivider_10 |     2|
|15    |    \genblk1[3].fdiv   |ClockDivider_11 |     2|
|16    |    \genblk1[4].fdiv   |ClockDivider_12 |     2|
|17    |    \genblk1[5].fdiv   |ClockDivider_13 |     2|
|18    |    \genblk1[6].fdiv   |ClockDivider_14 |     2|
|19    |    \genblk1[7].fdiv   |ClockDivider_15 |     2|
|20    |    \genblk1[8].fdiv   |ClockDivider_16 |     2|
|21    |    \genblk1[9].fdiv   |ClockDivider_17 |     2|
|22    |    nolabel_line67     |transmitter     |    63|
|23    |    receiver_unit      |receiver        |    74|
|24    |    vga_sync_unit      |vga_sync        |   155|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 851.773 ; gain = 573.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 851.773 ; gain = 230.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 851.773 ; gain = 573.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 851.773 ; gain = 586.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 851.773 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/HWLAB/FinalProject/FinalProject.runs/synth_1/manageScene.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file manageScene_utilization_synth.rpt -pb manageScene_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 15 22:32:20 2020...
