

================================================================
== Vitis HLS Report for 'aes_round_Pipeline_VITIS_LOOP_276_1'
================================================================
* Date:           Wed Apr 17 16:02:27 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_276_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|      18|     61|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |expandKey_Pipeline_expandKeyLoop_sbox_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                   |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln276_fu_79_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln276_fu_73_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          11|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|    5|         10|
    |i_fu_30                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_30                           |  5|   0|    5|          0|
    |state_addr_reg_111                |  4|   0|    4|          0|
    |state_addr_reg_111_pp0_iter1_reg  |  4|   0|    4|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 18|   0|   18|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  aes_round_Pipeline_VITIS_LOOP_276_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  aes_round_Pipeline_VITIS_LOOP_276_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  aes_round_Pipeline_VITIS_LOOP_276_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  aes_round_Pipeline_VITIS_LOOP_276_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  aes_round_Pipeline_VITIS_LOOP_276_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  aes_round_Pipeline_VITIS_LOOP_276_1|  return value|
|state_address0  |  out|    4|   ap_memory|                                state|         array|
|state_ce0       |  out|    1|   ap_memory|                                state|         array|
|state_we0       |  out|    1|   ap_memory|                                state|         array|
|state_d0        |  out|    8|   ap_memory|                                state|         array|
|state_address1  |  out|    4|   ap_memory|                                state|         array|
|state_ce1       |  out|    1|   ap_memory|                                state|         array|
|state_q1        |   in|    8|   ap_memory|                                state|         array|
+----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_4 = load i5 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276]   --->   Operation 9 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln276 = icmp_eq  i5 %i_4, i5 16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276]   --->   Operation 11 'icmp' 'icmp_ln276' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%add_ln276 = add i5 %i_4, i5 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276]   --->   Operation 13 'add' 'add_ln276' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %icmp_ln276, void %for.inc.i.split, void %for.inc.i2.preheader.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276]   --->   Operation 14 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276]   --->   Operation 15 'zext' 'i_cast' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %i_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:277]   --->   Operation 16 'getelementptr' 'state_addr' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%state_load_3 = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:277]   --->   Operation 17 'load' 'state_load_3' <Predicate = (!icmp_ln276)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln276 = store i5 %add_ln276, i5 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276]   --->   Operation 18 'store' 'store_ln276' <Predicate = (!icmp_ln276)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%state_load_3 = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:277]   --->   Operation 19 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %state_load_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 20 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln135" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 21 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%sbox_load = load i8 %sbox_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 22 'load' 'sbox_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln276)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:271]   --->   Operation 23 'specloopname' 'specloopname_ln271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%sbox_load = load i8 %sbox_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:135]   --->   Operation 24 'load' 'sbox_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 25 [1/1] (2.32ns)   --->   "%store_ln277 = store i8 %sbox_load, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:277]   --->   Operation 25 'store' 'store_ln277' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln276 = br void %for.inc.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:276]   --->   Operation 26 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_4                (load             ) [ 0000]
specpipeline_ln0   (specpipeline     ) [ 0000]
icmp_ln276         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
add_ln276          (add              ) [ 0000]
br_ln276           (br               ) [ 0000]
i_cast             (zext             ) [ 0000]
state_addr         (getelementptr    ) [ 0111]
store_ln276        (store            ) [ 0000]
state_load_3       (load             ) [ 0000]
zext_ln135         (zext             ) [ 0000]
sbox_addr          (getelementptr    ) [ 0101]
specloopname_ln271 (specloopname     ) [ 0000]
sbox_load          (load             ) [ 0000]
store_ln277        (store            ) [ 0000]
br_ln276           (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sbox">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="i_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="state_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="5" slack="0"/>
<pin id="38" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="4" slack="2"/>
<pin id="43" dir="0" index="1" bw="8" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="0"/>
<pin id="46" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="47" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="48" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="49" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load_3/1 store_ln277/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="sbox_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="8" slack="0"/>
<pin id="55" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_addr/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sbox_load/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln0_store_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="5" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_4_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln276_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="5" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln276/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="add_ln276_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln276/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln276_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln276/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln135_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="107" class="1005" name="icmp_ln276_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln276 "/>
</bind>
</comp>

<comp id="111" class="1005" name="state_addr_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="1"/>
<pin id="113" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="117" class="1005" name="sbox_addr_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="1"/>
<pin id="119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="24" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="50"><net_src comp="34" pin="3"/><net_sink comp="41" pin=2"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="58" pin="3"/><net_sink comp="41" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="70" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="70" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="70" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="94"><net_src comp="79" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="41" pin="7"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="103"><net_src comp="30" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="106"><net_src comp="100" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="110"><net_src comp="73" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="34" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="120"><net_src comp="51" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="58" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {3 }
	Port: sbox | {}
 - Input state : 
	Port: aes_round_Pipeline_VITIS_LOOP_276_1 : state | {1 2 }
	Port: aes_round_Pipeline_VITIS_LOOP_276_1 : sbox | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_4 : 1
		icmp_ln276 : 2
		add_ln276 : 2
		br_ln276 : 3
		i_cast : 2
		state_addr : 3
		state_load_3 : 4
		store_ln276 : 3
	State 2
		zext_ln135 : 1
		sbox_addr : 2
		sbox_load : 3
	State 3
		store_ln277 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln276_fu_79 |    0    |    13   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln276_fu_73 |    0    |    9    |
|----------|------------------|---------|---------|
|   zext   |   i_cast_fu_85   |    0    |    0    |
|          | zext_ln135_fu_95 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    22   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_100    |    5   |
|icmp_ln276_reg_107|    1   |
| sbox_addr_reg_117|    8   |
|state_addr_reg_111|    4   |
+------------------+--------+
|       Total      |   18   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_58 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   18   |   40   |
+-----------+--------+--------+--------+
