{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688143266831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688143266831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 22:11:06 2023 " "Processing started: Fri Jun 30 22:11:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688143266831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1688143266831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ATM_Controller_Testbench -c ATM_Controller_Testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ATM_Controller_Testbench -c ATM_Controller_Testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1688143266831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1688143267396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1688143267396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atm_controller_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file atm_controller_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ATM_Controller_Testbench " "Found entity 1: ATM_Controller_Testbench" {  } { { "ATM_Controller_Testbench.v" "" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688143278513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1688143278513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ATM_Controller_Testbench " "Elaborating entity \"ATM_Controller_Testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1688143278533 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test case 1: ATM_Controller_Testbench.v(67) " "Verilog HDL Display System Task info at ATM_Controller_Testbench.v(67): Test case 1:" {  } { { "ATM_Controller_Testbench.v" "" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 67 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1688143278548 "|ATM_Controller_Testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "card_eject = ., transaction = ...., withdrawal_completed = ., deposit_completed = ., old_balance =      0, new_balance =      0, mini_statement =      0 ATM_Controller_Testbench.v(68) " "Verilog HDL Display System Task info at ATM_Controller_Testbench.v(68): card_eject = ., transaction = ...., withdrawal_completed = ., deposit_completed = ., old_balance =      0, new_balance =      0, mini_statement =      0" {  } { { "ATM_Controller_Testbench.v" "" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1688143278548 "|ATM_Controller_Testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test case 2: ATM_Controller_Testbench.v(83) " "Verilog HDL Display System Task info at ATM_Controller_Testbench.v(83): Test case 2:" {  } { { "ATM_Controller_Testbench.v" "" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 83 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1688143278548 "|ATM_Controller_Testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "card_eject = ., transaction = ...., withdrawal_completed = ., deposit_completed = ., old_balance =      0, new_balance =      0, mini_statement =      0 ATM_Controller_Testbench.v(84) " "Verilog HDL Display System Task info at ATM_Controller_Testbench.v(84): card_eject = ., transaction = ...., withdrawal_completed = ., deposit_completed = ., old_balance =      0, new_balance =      0, mini_statement =      0" {  } { { "ATM_Controller_Testbench.v" "" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1688143278548 "|ATM_Controller_Testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test case 3: ATM_Controller_Testbench.v(99) " "Verilog HDL Display System Task info at ATM_Controller_Testbench.v(99): Test case 3:" {  } { { "ATM_Controller_Testbench.v" "" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 99 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1688143278548 "|ATM_Controller_Testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "card_eject = ., transaction = ...., withdrawal_completed = ., deposit_completed = ., old_balance =      0, new_balance =      0, mini_statement =      0 ATM_Controller_Testbench.v(100) " "Verilog HDL Display System Task info at ATM_Controller_Testbench.v(100): card_eject = ., transaction = ...., withdrawal_completed = ., deposit_completed = ., old_balance =      0, new_balance =      0, mini_statement =      0" {  } { { "ATM_Controller_Testbench.v" "" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 100 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1688143278548 "|ATM_Controller_Testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ATM_Controller_Testbench.v(105) " "Verilog HDL warning at ATM_Controller_Testbench.v(105): ignoring unsupported system task" {  } { { "ATM_Controller_Testbench.v" "" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 105 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1688143278548 "|ATM_Controller_Testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk ATM_Controller_Testbench.v(109) " "Verilog HDL warning at ATM_Controller_Testbench.v(109): assignments to clk create a combinational loop" {  } { { "ATM_Controller_Testbench.v" "" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 109 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1688143278548 "|ATM_Controller_Testbench"}
{ "Warning" "WSGN_SEARCH_FILE" "atm_controller.v 1 1 " "Using design file atm_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ATM_Controller " "Found entity 1: ATM_Controller" {  } { { "atm_controller.v" "" { Text "C:/intel_unnati/atm_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688143278564 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1688143278564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ATM_Controller ATM_Controller:atm_controller " "Elaborating entity \"ATM_Controller\" for hierarchy \"ATM_Controller:atm_controller\"" {  } { { "ATM_Controller_Testbench.v" "atm_controller" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1688143278564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 atm_controller.v(62) " "Verilog HDL assignment warning at atm_controller.v(62): truncated value with size 32 to match size of target (3)" {  } { { "atm_controller.v" "" { Text "C:/intel_unnati/atm_controller.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1688143278564 "|ATM_Controller_Testbench|ATM_Controller:atm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 atm_controller.v(79) " "Verilog HDL assignment warning at atm_controller.v(79): truncated value with size 32 to match size of target (3)" {  } { { "atm_controller.v" "" { Text "C:/intel_unnati/atm_controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1688143278564 "|ATM_Controller_Testbench|ATM_Controller:atm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 atm_controller.v(89) " "Verilog HDL assignment warning at atm_controller.v(89): truncated value with size 32 to match size of target (4)" {  } { { "atm_controller.v" "" { Text "C:/intel_unnati/atm_controller.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1688143278564 "|ATM_Controller_Testbench|ATM_Controller:atm_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm_controller.v(123) " "Verilog HDL Case Statement information at atm_controller.v(123): all case item expressions in this case statement are onehot" {  } { { "atm_controller.v" "" { Text "C:/intel_unnati/atm_controller.v" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1688143278564 "|ATM_Controller_Testbench|ATM_Controller:atm_controller"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "ATM_Controller_Testbench.v" "clk" { Text "C:/intel_unnati/ATM_Controller_Testbench.v" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1688143278596 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1688143278596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688143278627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 22:11:18 2023 " "Processing ended: Fri Jun 30 22:11:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688143278627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688143278627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688143278627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1688143278627 ""}
