<def f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='824' ll='826' type='bool llvm::MVT::bitsLE(llvm::MVT VT) const'/>
<doc f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='823'>/// Return true if this has no more bits than VT.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1281' u='c' c='_ZNK4llvm16SITargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22010' u='c' c='_ZL11getMaskNodeN4llvm7SDValueENS_3MVTERKNS_12X86SubtargetERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24965' u='c' c='_ZL24LowerScalarVariableShiftN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
