============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:41:48 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1          14   32.851    gscl45nm 
AOI21X1         18   50.684    gscl45nm 
BUFX2           46  107.939    gscl45nm 
DFFSR           27  278.764    gscl45nm 
FAX1             1    8.917    gscl45nm 
HAX1            44  206.492    gscl45nm 
INVX1           90  126.711    gscl45nm 
MUX2X1          20   75.088    gscl45nm 
NAND3X1          3    7.039    gscl45nm 
NOR3X1           1    2.816    gscl45nm 
OAI21X1          9   25.342    gscl45nm 
OR2X1            1    2.346    gscl45nm 
XOR2X1           7   32.851    gscl45nm 
----------------------------------------
total          281  957.841             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        27 278.764   29.1 
inverter          90 126.711   13.2 
buffer            46 107.939   11.3 
logic            118 444.427   46.4 
------------------------------------
total            281 957.841  100.0 

