{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 15:51:35 2018 " "Info: Processing started: Mon Jun 04 15:51:35 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off test -c test " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off test -c test" {  } {  } 0}
{ "Warning" "WQSYN_FAMILY_EXCALIBUR_NOT_RECOMMENDED" "" "Warning: This product family is not recommended for new designs. Altera provides newer product families with better cost & performance attributes than ARM-Based Excalibur devices" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "D:/test/test.v" 2 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 random " "Info: Found entity 2: random" {  } { { "test.v" "" { Text "D:/test/test.v" 206 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "3 display " "Info: Found entity 3: display" {  } { { "test.v" "" { Text "D:/test/test.v" 274 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "4 SEG_DEC " "Info: Found entity 4: SEG_DEC" {  } { { "test.v" "" { Text "D:/test/test.v" 342 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "5 change " "Info: Found entity 5: change" {  } { { "test.v" "" { Text "D:/test/test.v" 363 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 test.v(50) " "Warning: Verilog HDL assignment warning at test.v(50): truncated value with size 9 to match size of target (7)" {  } { { "test.v" "" { Text "D:/test/test.v" 50 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 test.v(66) " "Warning: Verilog HDL assignment warning at test.v(66): truncated value with size 9 to match size of target (8)" {  } { { "test.v" "" { Text "D:/test/test.v" 66 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 test.v(80) " "Warning: Verilog HDL assignment warning at test.v(80): truncated value with size 7 to match size of target (6)" {  } { { "test.v" "" { Text "D:/test/test.v" 80 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "answer test.v(138) " "Warning: Verilog HDL Always Construct warning at test.v(138): variable \"answer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "D:/test/test.v" 138 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 test.v(145) " "Warning: Verilog HDL assignment warning at test.v(145): truncated value with size 6 to match size of target (5)" {  } { { "test.v" "" { Text "D:/test/test.v" 145 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "piezo_cnt test.v(149) " "Warning: Verilog HDL Always Construct warning at test.v(149): variable piezo_cnt may not be assigned a new value in every possible path through the Always Construct.  Variable piezo_cnt holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "test.v" "" { Text "D:/test/test.v" 149 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 test.v(196) " "Warning: Verilog HDL assignment warning at test.v(196): truncated value with size 11 to match size of target (10)" {  } { { "test.v" "" { Text "D:/test/test.v" 196 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 test.v(315) " "Warning: Verilog HDL assignment warning at test.v(315): truncated value with size 15 to match size of target (14)" {  } { { "test.v" "" { Text "D:/test/test.v" 315 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 test.v(319) " "Warning: Verilog HDL assignment warning at test.v(319): truncated value with size 3 to match size of target (2)" {  } { { "test.v" "" { Text "D:/test/test.v" 319 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "out test.v(368) " "Warning: Verilog HDL Always Construct warning at test.v(368): variable out may not be assigned a new value in every possible path through the Always Construct.  Variable out holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "test.v" "" { Text "D:/test/test.v" 368 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "SEG_DEC test.v(347) " "Warning: Verilog HDL Always Construct warning at test.v(347): variable SEG_DEC may not be assigned a new value in every possible path through the Always Construct.  Variable SEG_DEC holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "test.v" "" { Text "D:/test/test.v" 347 0 0 } }  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "cnt\[0\]~21 10 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: \"cnt\[0\]~21\"" {  } { { "test.v" "cnt\[0\]~21" { Text "D:/test/test.v" 187 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "display:u1\|counts\[0\]~28 14 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=14) from the following logic: \"display:u1\|counts\[0\]~28\"" {  } { { "test.v" "counts\[0\]~28" { Text "D:/test/test.v" 313 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "note\[0\]~10 5 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=5) from the following logic: \"note\[0\]~10\"" {  } { { "test.v" "note\[0\]~10" { Text "D:/test/test.v" 147 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "countt\[0\]~12 6 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: \"countt\[0\]~12\"" {  } { { "test.v" "countt\[0\]~12" { Text "D:/test/test.v" 80 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" 227 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_counter " "Info: Found entity 1: alt_synch_counter" {  } { { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf" 457 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_divide.tdf" 121 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/sign_div_unsign.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/sign_div_unsign.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign " "Info: Found entity 1: sign_div_unsign" {  } { { "sign_div_unsign.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/sign_div_unsign.tdf" 85 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/alt_u_div.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/alt_u_div.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div " "Info: Found entity 1: alt_u_div" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/alt_u_div.tdf" 94 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_add_sub.tdf" 106 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/altshift.tdf" 34 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_mult.tdf" 280 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/multcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/multcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 multcore " "Info: Found entity 1: multcore" {  } { { "multcore.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/multcore.tdf" 181 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/mpar_add.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/mpar_add.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mpar_add " "Info: Found entity 1: mpar_add" {  } { { "mpar_add.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/mpar_add.tdf" 60 1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1 " "Info: Ignored 1 SOFT buffer(s)" {  } {  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "piezo_cnt\[6\] " "Info: Duplicate LATCH primitives merged into single LATCH primitive \"piezo_cnt\[6\]\"" {  } { { "test.v" "" { Text "D:/test/test.v" 150 -1 0 } }  } 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "piezo_cnt\[9\] " "Info: Duplicate LATCH primitives merged into single LATCH primitive \"piezo_cnt\[9\]\"" {  } { { "test.v" "" { Text "D:/test/test.v" 150 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "test.v" "" { Text "D:/test/test.v" 313 -1 0 } } { "test.v" "" { Text "D:/test/test.v" 236 -1 0 } } { "test.v" "" { Text "D:/test/test.v" 236 -1 0 } } { "test.v" "" { Text "D:/test/test.v" 236 -1 0 } } { "test.v" "" { Text "D:/test/test.v" 236 -1 0 } } { "test.v" "" { Text "D:/test/test.v" 236 -1 0 } } { "test.v" "" { Text "D:/test/test.v" 236 -1 0 } } { "test.v" "" { Text "D:/test/test.v" 236 -1 0 } } { "test.v" "" { Text "D:/test/test.v" 236 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_sel\[6\] VCC " "Warning: Pin \"seg_sel\[6\]\" stuck at VCC" {  } { { "test.v" "" { Text "D:/test/test.v" 9 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_sel\[4\] VCC " "Warning: Pin \"seg_sel\[4\]\" stuck at VCC" {  } { { "test.v" "" { Text "D:/test/test.v" 9 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_sel\[3\] VCC " "Warning: Pin \"seg_sel\[3\]\" stuck at VCC" {  } { { "test.v" "" { Text "D:/test/test.v" 9 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_sel\[2\] VCC " "Warning: Pin \"seg_sel\[2\]\" stuck at VCC" {  } { { "test.v" "" { Text "D:/test/test.v" 9 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "504 " "Info: Implemented 504 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "470 " "Info: Implemented 470 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 15:51:37 2018 " "Info: Processing ended: Mon Jun 04 15:51:37 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
