$date
	Thu Sep 21 23:09:11 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$var reg 1 ! addr0 $end
$upscope $end
$scope module testMultiplexer $end
$var reg 1 " addr1 $end
$upscope $end
$scope module testMultiplexer $end
$var reg 1 # in0 $end
$upscope $end
$scope module testMultiplexer $end
$var reg 1 $ in1 $end
$upscope $end
$scope module testMultiplexer $end
$var reg 1 % in2 $end
$upscope $end
$scope module testMultiplexer $end
$var reg 1 & in3 $end
$upscope $end
$scope module testMultiplexer $end
$var wire 1 ' out $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
0"
0!
$end
#1000000
0#
#1200000
0'
#2000000
1#
#2200000
1'
#3000000
1!
0$
x#
#3200000
x'
#3250000
0'
#4000000
1$
#4200000
1'
#5000000
1"
0!
0%
x$
#5150000
x'
#5200000
0'
#6000000
1%
#6200000
1'
#7000000
1!
0&
x%
#7200000
x'
#7250000
0'
#8000000
1&
#8200000
1'
#9000000
