 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : TOP
Version: K-2015.06
Date   : Fri Aug 16 06:40:07 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: data_sync/sync_en_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/sync_en_reg/CK (DFFRQX2M)                     0.00       0.00 r
  data_sync/sync_en_reg/Q (DFFRQX2M)                      0.55       0.55 f
  data_sync/sync_en (DATA_SYNC_DATA_WIDTH8_FLOPS2)        0.00       0.55 f
  sys_cntrl/sync_data_valid (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.55 f
  sys_cntrl/U51/Y (INVX2M)                                0.16       0.71 r
  sys_cntrl/U25/Y (NOR2X2M)                               0.07       0.78 f
  sys_cntrl/alu_en (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.78 f
  alu/EN (ALU_OPER_WIDTH8_OUT_WIDTH8)                     0.00       0.78 f
  alu/OUT_VALID_reg/D (DFFRQX2M)                          0.00       0.78 f
  data arrival time                                                  0.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/OUT_VALID_reg/CK (DFFRQX2M)                         0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: rf/mem_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][1]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][1]/Q (DFFRQX2M)                           0.50       0.50 r
  rf/REG1[1] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.50 r
  alu/B[1] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.50 r
  alu/U90/Y (OAI21X2M)                                    0.10       0.60 f
  alu/U37/Y (AOI211X2M)                                   0.14       0.74 r
  alu/U35/Y (AOI31X2M)                                    0.11       0.86 f
  alu/ALU_OUT_reg[1]/D (DFFRQX2M)                         0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: rf/mem_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][0]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][0]/Q (DFFRQX2M)                           0.53       0.53 r
  rf/REG1[0] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.53 r
  alu/B[0] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.53 r
  alu/U86/Y (OAI21X2M)                                    0.11       0.64 f
  alu/U33/Y (AOI211X2M)                                   0.14       0.78 r
  alu/U31/Y (AOI31X2M)                                    0.11       0.89 f
  alu/ALU_OUT_reg[0]/D (DFFRQX2M)                         0.00       0.89 f
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: rf/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][3]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][3]/Q (DFFRQX2M)                           0.49       0.49 r
  rf/REG1[3] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.49 r
  alu/B[3] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.49 r
  alu/U100/Y (OAI222X1M)                                  0.16       0.65 f
  alu/U45/Y (AOI221XLM)                                   0.20       0.84 r
  alu/U43/Y (AOI31X2M)                                    0.12       0.97 f
  alu/ALU_OUT_reg[3]/D (DFFRQX2M)                         0.00       0.97 f
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: rf/mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][2]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][2]/Q (DFFRQX2M)                           0.49       0.49 r
  rf/REG1[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.49 r
  alu/B[2] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.49 r
  alu/U97/Y (OAI222X1M)                                   0.16       0.65 f
  alu/U41/Y (AOI221XLM)                                   0.20       0.84 r
  alu/U39/Y (AOI31X2M)                                    0.12       0.97 f
  alu/ALU_OUT_reg[2]/D (DFFRQX2M)                         0.00       0.97 f
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: rf/mem_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][5]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][5]/Q (DFFRQX2M)                           0.51       0.51 r
  rf/REG1[5] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.51 r
  alu/B[5] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.51 r
  alu/U107/Y (OAI222X1M)                                  0.17       0.67 f
  alu/U57/Y (AOI221XLM)                                   0.20       0.87 r
  alu/U55/Y (AOI31X2M)                                    0.12       0.99 f
  alu/ALU_OUT_reg[5]/D (DFFRQX2M)                         0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: rf/mem_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][4]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][4]/Q (DFFRQX2M)                           0.51       0.51 r
  rf/REG1[4] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.51 r
  alu/B[4] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.51 r
  alu/U103/Y (OAI222X1M)                                  0.17       0.67 f
  alu/U49/Y (AOI221XLM)                                   0.20       0.87 r
  alu/U47/Y (AOI31X2M)                                    0.12       0.99 f
  alu/ALU_OUT_reg[4]/D (DFFRQX2M)                         0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: rf/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][7]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][7]/Q (DFFRQX2M)                           0.52       0.52 r
  rf/REG1[7] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.52 r
  alu/B[7] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.52 r
  alu/U111/Y (OAI222X1M)                                  0.17       0.69 f
  alu/U53/Y (AOI221XLM)                                   0.20       0.89 r
  alu/U51/Y (AOI31X2M)                                    0.12       1.01 f
  alu/ALU_OUT_reg[7]/D (DFFRQX2M)                         0.00       1.01 f
  data arrival time                                                  1.01

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: data_sync/sync_en_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/sync_en_reg/CK (DFFRQX2M)                     0.00       0.00 r
  data_sync/sync_en_reg/Q (DFFRQX2M)                      0.55       0.55 f
  data_sync/sync_en (DATA_SYNC_DATA_WIDTH8_FLOPS2)        0.00       0.55 f
  sys_cntrl/sync_data_valid (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.55 f
  sys_cntrl/U51/Y (INVX2M)                                0.16       0.71 r
  sys_cntrl/U25/Y (NOR2X2M)                               0.07       0.78 f
  sys_cntrl/alu_en (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.78 f
  alu/EN (ALU_OPER_WIDTH8_OUT_WIDTH8)                     0.00       0.78 f
  alu/U30/Y (INVX2M)                                      0.18       0.96 r
  alu/U60/Y (AOI31X2M)                                    0.06       1.02 f
  alu/ALU_OUT_reg[6]/D (DFFRQX2M)                         0.00       1.02 f
  data arrival time                                                  1.02

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/Data_Sampling_TOP/S_DATA (Data_Sampling)
                                                          0.00      54.30 r
  uart/uart_rx/Data_Sampling_TOP/U38/Y (OAI21X1M)         0.10      54.40 f
  uart/uart_rx/Data_Sampling_TOP/U34/Y (CLKINVX1M)        0.06      54.47 r
  uart/uart_rx/Data_Sampling_TOP/U33/Y (MXI2X1M)          0.08      54.54 f
  uart/uart_rx/Data_Sampling_TOP/one_reg[0]/D (DFFRQX2M)
                                                          0.00      54.54 f
  data arrival time                                                 54.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/one_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -54.54
  --------------------------------------------------------------------------
  slack (MET)                                                       54.57


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/curr_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U12/Y (AOI2BB2XLM)                 0.17      54.46 r
  uart/uart_rx/FSM_TOP/U11/Y (OAI32X1M)                   0.09      54.55 f
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/D (DFFRQX2M)     0.00      54.55 f
  data arrival time                                                 54.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -54.55
  --------------------------------------------------------------------------
  slack (MET)                                                       54.58


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/Data_Sampling_TOP/S_DATA (Data_Sampling)
                                                          0.00      54.29 f
  uart/uart_rx/Data_Sampling_TOP/U43/Y (CLKNAND2X2M)      0.07      54.35 r
  uart/uart_rx/Data_Sampling_TOP/U42/Y (CLKINVX1M)        0.08      54.44 f
  uart/uart_rx/Data_Sampling_TOP/U41/Y (NAND3X1M)         0.08      54.52 r
  uart/uart_rx/Data_Sampling_TOP/U36/Y (MXI2X1M)          0.08      54.60 f
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/D (DFFRQX2M)
                                                          0.00      54.60 f
  data arrival time                                                 54.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -54.60
  --------------------------------------------------------------------------
  slack (MET)                                                       54.63


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/Data_Sampling_TOP/S_DATA (Data_Sampling)
                                                          0.00      54.29 f
  uart/uart_rx/Data_Sampling_TOP/U43/Y (CLKNAND2X2M)      0.07      54.35 r
  uart/uart_rx/Data_Sampling_TOP/U32/Y (CLKNAND2X2M)      0.09      54.45 f
  uart/uart_rx/Data_Sampling_TOP/U27/Y (AOI21X1M)         0.09      54.54 r
  uart/uart_rx/Data_Sampling_TOP/U26/Y (MXI2X1M)          0.08      54.62 f
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/D (DFFRQX2M)
                                                          0.00      54.62 f
  data arrival time                                                 54.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -54.62
  --------------------------------------------------------------------------
  slack (MET)                                                       54.65


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/Data_Sampling_TOP/S_DATA (Data_Sampling)
                                                          0.00      54.29 f
  uart/uart_rx/Data_Sampling_TOP/U43/Y (CLKNAND2X2M)      0.07      54.35 r
  uart/uart_rx/Data_Sampling_TOP/U32/Y (CLKNAND2X2M)      0.09      54.45 f
  uart/uart_rx/Data_Sampling_TOP/U31/Y (CLKINVX1M)        0.12      54.57 r
  uart/uart_rx/Data_Sampling_TOP/U29/Y (MXI2X1M)          0.10      54.66 f
  uart/uart_rx/Data_Sampling_TOP/zero_reg[0]/D (DFFRQX2M)
                                                          0.00      54.66 f
  data arrival time                                                 54.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/zero_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -54.66
  --------------------------------------------------------------------------
  slack (MET)                                                       54.69


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/DAT_SAMPL_EN (RX_FSM)              0.00      54.59 f
  uart/uart_rx/Data_Sampling_TOP/DAT_SAMPL_EN (Data_Sampling)
                                                          0.00      54.59 f
  uart/uart_rx/Data_Sampling_TOP/U49/Y (CLKMX2X2M)        0.17      54.76 f
  uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg/D (DFFRQX2M)
                                                          0.00      54.76 f
  data arrival time                                                 54.76

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -54.76
  --------------------------------------------------------------------------
  slack (MET)                                                       54.79


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.13      54.72 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U17/Y (NOR2X2M)       0.06      54.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/D (DFFRQX2M)
                                                          0.00      54.77 f
  data arrival time                                                 54.77

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.77
  --------------------------------------------------------------------------
  slack (MET)                                                       54.79


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.13      54.72 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U20/Y (NOR2X2M)       0.06      54.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]/D (DFFRQX2M)
                                                          0.00      54.77 f
  data arrival time                                                 54.77

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.77
  --------------------------------------------------------------------------
  slack (MET)                                                       54.79


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.13      54.72 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U10/Y (OAI32X1M)      0.09      54.81 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]/D (DFFRQX2M)
                                                          0.00      54.81 f
  data arrival time                                                 54.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.81
  --------------------------------------------------------------------------
  slack (MET)                                                       54.83


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.13      54.72 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U11/Y (OAI22X1M)      0.10      54.82 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]/D (DFFRQX2M)
                                                          0.00      54.82 f
  data arrival time                                                 54.82

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.82
  --------------------------------------------------------------------------
  slack (MET)                                                       54.84


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/DAT_SAMPL_EN (RX_FSM)              0.00      54.59 f
  uart/uart_rx/Data_Sampling_TOP/DAT_SAMPL_EN (Data_Sampling)
                                                          0.00      54.59 f
  uart/uart_rx/Data_Sampling_TOP/U45/Y (CLKINVX1M)        0.10      54.69 r
  uart/uart_rx/Data_Sampling_TOP/U44/Y (NOR4BX1M)         0.08      54.77 f
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/E (EDFFX1M)
                                                          0.00      54.77 f
  data arrival time                                                 54.77

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/CK (EDFFX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                -54.77
  --------------------------------------------------------------------------
  slack (MET)                                                       54.99


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.13      54.72 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.07      54.78 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.17      54.95 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U14/Y (NOR2X2M)       0.07      55.02 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/D (DFFRQX2M)
                                                          0.00      55.02 f
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                       55.04


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.13      54.72 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.07      54.78 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.17      54.95 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U8/Y (NOR2BX2M)       0.07      55.02 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]/D (DFFRQX2M)
                                                          0.00      55.02 f
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                       55.05


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.13      54.72 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.07      54.78 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.17      54.95 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U7/Y (NOR2BX2M)       0.07      55.02 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]/D (DFFRQX2M)
                                                          0.00      55.02 f
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                       55.05


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.13      54.72 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.07      54.78 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.17      54.95 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U9/Y (NOR2BX2M)       0.07      55.02 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]/D (DFFRQX2M)
                                                          0.00      55.02 f
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                       55.05


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.13      54.72 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.07      54.78 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.17      54.95 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U6/Y (NOR2BX2M)       0.07      55.02 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]/D (DFFRQX2M)
                                                          0.00      55.02 f
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                       55.05


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.13      54.72 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.07      54.78 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.17      54.95 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U16/Y (NOR2X2M)       0.07      55.02 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/D (DFFRQX2M)
                                                          0.00      55.02 f
  data arrival time                                                 55.02

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -55.02
  --------------------------------------------------------------------------
  slack (MET)                                                       55.05


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/curr_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U10/Y (NOR3X2M)                    0.14      54.59 r
  uart/uart_rx/FSM_TOP/STR_CHK_EN (RX_FSM)                0.00      54.59 r
  uart/uart_rx/Start_Check_TOP/START_EN (Start_Check)     0.00      54.59 r
  uart/uart_rx/Start_Check_TOP/U2/Y (AND3X2M)             0.22      54.81 r
  uart/uart_rx/Start_Check_TOP/START_ERR (Start_Check)
                                                          0.00      54.81 r
  uart/uart_rx/FSM_TOP/START_GLSH (RX_FSM)                0.00      54.81 r
  uart/uart_rx/FSM_TOP/U9/Y (INVX2M)                      0.05      54.86 f
  uart/uart_rx/FSM_TOP/U8/Y (AOI31X2M)                    0.14      55.00 r
  uart/uart_rx/FSM_TOP/U7/Y (OAI22X1M)                    0.08      55.08 f
  uart/uart_rx/FSM_TOP/curr_state_reg[1]/D (DFFRQX2M)     0.00      55.08 f
  data arrival time                                                 55.08

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -55.08
  --------------------------------------------------------------------------
  slack (MET)                                                       55.11


  Startpoint: rst_sync_1/shift_reg_reg[1]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: rst_sync_1/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst_sync_1/shift_reg_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  rst_sync_1/shift_reg_reg[1]/Q (DFFRQX2M)                0.46       0.46 f
  rst_sync_1/shift_reg_reg[0]/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rst_sync_1/shift_reg_reg[0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: fifo/R2W_SYNC/flop1_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/R2W_SYNC/Out_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/R2W_SYNC/flop1_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/R2W_SYNC/flop1_reg[1]/Q (DFFRQX2M)                 0.46       0.46 f
  fifo/R2W_SYNC/Out_reg[1]/D (DFFRQX2M)                   0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  fifo/R2W_SYNC/Out_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: fifo/R2W_SYNC/flop1_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/R2W_SYNC/Out_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/R2W_SYNC/flop1_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/R2W_SYNC/flop1_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  fifo/R2W_SYNC/Out_reg[0]/D (DFFRQX2M)                   0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  fifo/R2W_SYNC/Out_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: fifo/R2W_SYNC/flop1_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/R2W_SYNC/Out_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/R2W_SYNC/flop1_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/R2W_SYNC/flop1_reg[3]/Q (DFFRQX2M)                 0.46       0.46 f
  fifo/R2W_SYNC/Out_reg[3]/D (DFFRQX2M)                   0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  fifo/R2W_SYNC/Out_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: fifo/R2W_SYNC/flop1_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/R2W_SYNC/Out_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/R2W_SYNC/flop1_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/R2W_SYNC/flop1_reg[2]/Q (DFFRQX2M)                 0.46       0.46 f
  fifo/R2W_SYNC/Out_reg[2]/D (DFFRQX2M)                   0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  fifo/R2W_SYNC/Out_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: data_sync/shift_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: data_sync/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/shift_reg_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  data_sync/shift_reg_reg[1]/Q (DFFRQX2M)                 0.46       0.46 f
  data_sync/shift_reg_reg[0]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/shift_reg_reg[0]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: data_sync/PG/ff_out_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: data_sync/sync_en_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/PG/ff_out_reg/CK (DFFRQX2M)                   0.00       0.00 r
  data_sync/PG/ff_out_reg/Q (DFFRQX2M)                    0.37       0.37 r
  data_sync/PG/U3/Y (NOR2BX2M)                            0.08       0.46 f
  data_sync/PG/out (PULSE_GEN_1)                          0.00       0.46 f
  data_sync/sync_en_reg/D (DFFRQX2M)                      0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/sync_en_reg/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: data_sync/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: data_sync/PG/ff_out_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/shift_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  data_sync/shift_reg_reg[0]/Q (DFFRQX2M)                 0.47       0.47 f
  data_sync/PG/in (PULSE_GEN_1)                           0.00       0.47 f
  data_sync/PG/ff_out_reg/D (DFFRQX2M)                    0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  data_sync/PG/ff_out_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: alu/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_cntrl/cur_state_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/OUT_VALID_reg/CK (DFFRQX2M)                         0.00       0.00 r
  alu/OUT_VALID_reg/Q (DFFRQX2M)                          0.37       0.37 r
  alu/OUT_VALID (ALU_OPER_WIDTH8_OUT_WIDTH8)              0.00       0.37 r
  sys_cntrl/alu_out_valid (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.37 r
  sys_cntrl/U73/Y (OAI221X1M)                             0.11       0.47 f
  sys_cntrl/cur_state_reg[3]/D (DFFRQX2M)                 0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/wr/WR_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)       0.45       0.45 r
  fifo/wr/U7/Y (XNOR2X2M)                  0.06       0.51 f
  fifo/wr/WR_PTR_reg[2]/D (DFFRQX2M)       0.00       0.51 f
  data arrival time                                   0.51

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: fifo/mem/MEM_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[2][7]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[2][7]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U75/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[2][7]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[2][7]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[2][6]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[2][6]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U74/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[2][6]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[2][6]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[2][5]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[2][5]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U73/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[2][5]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[2][5]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[2][4]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[2][4]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U72/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[2][4]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[2][4]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[2][3]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[2][3]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U71/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[2][3]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[2][3]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[2][2]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[2][2]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U70/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[2][2]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[2][2]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[2][1]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[2][1]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U69/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[2][1]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[2][1]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[2][0]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[2][0]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U68/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[2][0]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[2][0]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[6][7]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[6][7]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U59/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[6][7]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[6][7]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[6][6]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[6][6]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U58/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[6][6]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[6][6]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[6][5]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[6][5]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U57/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[6][5]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[6][5]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[6][4]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[6][4]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U56/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[6][4]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[6][4]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[6][3]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[6][3]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U55/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[6][3]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[6][3]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[6][2]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[6][2]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U54/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[6][2]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[6][2]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[6][1]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[6][1]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U53/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[6][1]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[6][1]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[6][0]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[6][0]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U52/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[6][0]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[6][0]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[1][7]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[1][7]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U83/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[1][7]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[1][7]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[1][6]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[1][6]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U82/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[1][6]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[1][6]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[1][5]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[1][5]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U81/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[1][5]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[1][5]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[1][4]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[1][4]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U80/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[1][4]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[1][4]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[1][3]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[1][3]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U79/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[1][3]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[1][3]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[1][2]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[1][2]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U78/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[1][2]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[1][2]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[1][1]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[1][1]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U77/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[1][1]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[1][1]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[1][0]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[1][0]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U76/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[1][0]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[1][0]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[5][7]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[5][7]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U27/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[5][7]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[5][7]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[5][6]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[5][6]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U26/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[5][6]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[5][6]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[5][5]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[5][5]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U25/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[5][5]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[5][5]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[5][4]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[5][4]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U24/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[5][4]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[5][4]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[5][3]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[5][3]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U23/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[5][3]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[5][3]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[5][2]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[5][2]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U22/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[5][2]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[5][2]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[5][1]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[5][1]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U21/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[5][1]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[5][1]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[5][0]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[5][0]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U20/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[5][0]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[5][0]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[3][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[3][7]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[3][7]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U67/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[3][7]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[3][7]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[3][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[3][6]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[3][6]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U66/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[3][6]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[3][6]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[3][5]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[3][5]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U65/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[3][5]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[3][5]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[3][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[3][4]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[3][4]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U64/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[3][4]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[3][4]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[3][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[3][3]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[3][3]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U63/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[3][3]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[3][3]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[3][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[3][2]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[3][2]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U62/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[3][2]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[3][2]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[3][1]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[3][1]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U61/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[3][1]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[3][1]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[3][0]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[3][0]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U60/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[3][0]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[3][0]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[7][7]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[7][7]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U19/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[7][7]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[7][7]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[7][6]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[7][6]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U18/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[7][6]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[7][6]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[7][5]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[7][5]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U17/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[7][5]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[7][5]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[7][4]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[7][4]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U16/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[7][4]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[7][4]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[7][3]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[7][3]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U15/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[7][3]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[7][3]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[7][2]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[7][2]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U14/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[7][2]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[7][2]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[7][1]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[7][1]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U13/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[7][1]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[7][1]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[7][0]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[7][0]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U12/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[7][0]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[7][0]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[0][7]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[0][7]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U35/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[0][7]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[0][7]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[0][6]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[0][6]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U34/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[0][6]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[0][6]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[0][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[0][5]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[0][5]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U33/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[0][5]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[0][5]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[0][4]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[0][4]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U32/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[0][4]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[0][4]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[0][3]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[0][3]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U31/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[0][3]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[0][3]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[0][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[0][2]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[0][2]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U30/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[0][2]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[0][2]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[0][1]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[0][1]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U29/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[0][1]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[0][1]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[0][0]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[0][0]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U28/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[0][0]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[0][0]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[4][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[4][7]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[4][7]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U43/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[4][7]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[4][7]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[4][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[4][6]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[4][6]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U42/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[4][6]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[4][6]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[4][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[4][5]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[4][5]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U41/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[4][5]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[4][5]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[4][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[4][4]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[4][4]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U40/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[4][4]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[4][4]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[4][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[4][3]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[4][3]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U39/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[4][3]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[4][3]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[4][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[4][2]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[4][2]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U38/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[4][2]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[4][2]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[4][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[4][1]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[4][1]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U37/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[4][1]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[4][1]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/mem/MEM_reg[4][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/mem/MEM_reg[4][0]/CK (DFFQX2M)      0.00       0.00 r
  fifo/mem/MEM_reg[4][0]/Q (DFFQX2M)       0.33       0.33 r
  fifo/mem/U36/Y (OAI2BB2X1M)              0.15       0.48 r
  fifo/mem/MEM_reg[4][0]/D (DFFQX2M)       0.00       0.48 r
  data arrival time                                   0.48

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/mem/MEM_reg[4][0]/CK (DFFQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: fifo/wr/WR_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/wr/WR_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/wr/WR_PTR_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  fifo/wr/WR_PTR_reg[0]/Q (DFFRQX2M)       0.49       0.49 r
  fifo/wr/U8/Y (XNOR2X2M)                  0.07       0.56 f
  fifo/wr/WR_PTR_reg[0]/D (DFFRQX2M)       0.00       0.56 f
  data arrival time                                   0.56

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/wr/WR_PTR_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: data_sync/sync_en_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: sys_cntrl/cur_state_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/sync_en_reg/CK (DFFRQX2M)                     0.00       0.00 r
  data_sync/sync_en_reg/Q (DFFRQX2M)                      0.49       0.49 r
  data_sync/sync_en (DATA_SYNC_DATA_WIDTH8_FLOPS2)        0.00       0.49 r
  sys_cntrl/sync_data_valid (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.49 r
  sys_cntrl/U47/Y (OAI211X2M)                             0.12       0.61 f
  sys_cntrl/cur_state_reg[2]/D (DFFRQX2M)                 0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/cur_state_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: rf/RdDataValid_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdDataValid_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/RdDataValid_reg/CK (DFFRQX2M)         0.00       0.00 r
  rf/RdDataValid_reg/Q (DFFRQX2M)          0.47       0.47 f
  rf/U135/Y (OAI2BB1X2M)                   0.15       0.62 f
  rf/RdDataValid_reg/D (DFFRQX2M)          0.00       0.62 f
  data arrival time                                   0.62

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/RdDataValid_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: alu/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_cntrl/fifo_wr_data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00       0.00 r
  alu/ALU_OUT_reg[7]/Q (DFFRQX2M)                         0.35       0.35 r
  alu/ALU_OUT[7] (ALU_OPER_WIDTH8_OUT_WIDTH8)             0.00       0.35 r
  sys_cntrl/alu_out[7] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.35 r
  sys_cntrl/U95/Y (AO22X1M)                               0.13       0.48 r
  sys_cntrl/fifo_wr_data_reg_reg[7]/D (DFFRQX2M)          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/fifo_wr_data_reg_reg[7]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alu/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_cntrl/fifo_wr_data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00       0.00 r
  alu/ALU_OUT_reg[6]/Q (DFFRQX2M)                         0.35       0.35 r
  alu/ALU_OUT[6] (ALU_OPER_WIDTH8_OUT_WIDTH8)             0.00       0.35 r
  sys_cntrl/alu_out[6] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.35 r
  sys_cntrl/U94/Y (AO22X1M)                               0.13       0.48 r
  sys_cntrl/fifo_wr_data_reg_reg[6]/D (DFFRQX2M)          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/fifo_wr_data_reg_reg[6]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alu/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_cntrl/fifo_wr_data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00       0.00 r
  alu/ALU_OUT_reg[5]/Q (DFFRQX2M)                         0.35       0.35 r
  alu/ALU_OUT[5] (ALU_OPER_WIDTH8_OUT_WIDTH8)             0.00       0.35 r
  sys_cntrl/alu_out[5] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.35 r
  sys_cntrl/U93/Y (AO22X1M)                               0.13       0.48 r
  sys_cntrl/fifo_wr_data_reg_reg[5]/D (DFFRQX2M)          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/fifo_wr_data_reg_reg[5]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alu/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_cntrl/fifo_wr_data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00       0.00 r
  alu/ALU_OUT_reg[4]/Q (DFFRQX2M)                         0.35       0.35 r
  alu/ALU_OUT[4] (ALU_OPER_WIDTH8_OUT_WIDTH8)             0.00       0.35 r
  sys_cntrl/alu_out[4] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.35 r
  sys_cntrl/U92/Y (AO22X1M)                               0.13       0.48 r
  sys_cntrl/fifo_wr_data_reg_reg[4]/D (DFFRQX2M)          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/fifo_wr_data_reg_reg[4]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alu/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_cntrl/fifo_wr_data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00       0.00 r
  alu/ALU_OUT_reg[3]/Q (DFFRQX2M)                         0.35       0.35 r
  alu/ALU_OUT[3] (ALU_OPER_WIDTH8_OUT_WIDTH8)             0.00       0.35 r
  sys_cntrl/alu_out[3] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.35 r
  sys_cntrl/U91/Y (AO22X1M)                               0.13       0.48 r
  sys_cntrl/fifo_wr_data_reg_reg[3]/D (DFFRQX2M)          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/fifo_wr_data_reg_reg[3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alu/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_cntrl/fifo_wr_data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00       0.00 r
  alu/ALU_OUT_reg[2]/Q (DFFRQX2M)                         0.35       0.35 r
  alu/ALU_OUT[2] (ALU_OPER_WIDTH8_OUT_WIDTH8)             0.00       0.35 r
  sys_cntrl/alu_out[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.35 r
  sys_cntrl/U90/Y (AO22X1M)                               0.13       0.48 r
  sys_cntrl/fifo_wr_data_reg_reg[2]/D (DFFRQX2M)          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/fifo_wr_data_reg_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alu/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_cntrl/fifo_wr_data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00       0.00 r
  alu/ALU_OUT_reg[1]/Q (DFFRQX2M)                         0.35       0.35 r
  alu/ALU_OUT[1] (ALU_OPER_WIDTH8_OUT_WIDTH8)             0.00       0.35 r
  sys_cntrl/alu_out[1] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.35 r
  sys_cntrl/U89/Y (AO22X1M)                               0.13       0.48 r
  sys_cntrl/fifo_wr_data_reg_reg[1]/D (DFFRQX2M)          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/fifo_wr_data_reg_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: alu/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: sys_cntrl/fifo_wr_data_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00       0.00 r
  alu/ALU_OUT_reg[0]/Q (DFFRQX2M)                         0.35       0.35 r
  alu/ALU_OUT[0] (ALU_OPER_WIDTH8_OUT_WIDTH8)             0.00       0.35 r
  sys_cntrl/alu_out[0] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.35 r
  sys_cntrl/U88/Y (AO22X1M)                               0.13       0.48 r
  sys_cntrl/fifo_wr_data_reg_reg[0]/D (DFFRQX2M)          0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/fifo_wr_data_reg_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: rf/mem_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/mem_reg[2][0]/CK (DFFSQX2M)           0.00       0.00 r
  rf/mem_reg[2][0]/Q (DFFSQX2M)            0.45       0.45 r
  rf/U105/Y (OAI2BB2X1M)                   0.15       0.61 r
  rf/mem_reg[2][0]/D (DFFSQX2M)            0.00       0.61 r
  data arrival time                                   0.61

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/mem_reg[2][0]/CK (DFFSQX2M)           0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: data_sync/sync_data_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: sys_cntrl/addr_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/sync_data_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  data_sync/sync_data_reg[3]/Q (DFFRQX2M)                 0.48       0.48 f
  data_sync/sync_data[3] (DATA_SYNC_DATA_WIDTH8_FLOPS2)
                                                          0.00       0.48 f
  sys_cntrl/sync_data[3] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.48 f
  sys_cntrl/U43/Y (NAND2X2M)                              0.12       0.60 r
  sys_cntrl/U30/Y (NOR2X2M)                               0.05       0.65 f
  sys_cntrl/addr_reg_reg[3]/D (DFFRQX2M)                  0.00       0.65 f
  data arrival time                                                  0.65

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/addr_reg_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: fifo/wr/WR_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/wr/WR_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/wr/WR_PTR_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  fifo/wr/WR_PTR_reg[3]/Q (DFFRQX2M)       0.43       0.43 r
  fifo/wr/U15/Y (CLKXOR2X2M)               0.21       0.65 f
  fifo/wr/WR_PTR_reg[3]/D (DFFRQX2M)       0.00       0.65 f
  data arrival time                                   0.65

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  fifo/wr/WR_PTR_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: rf/mem_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/mem_reg[3][5]/CK (DFFSQX2M)           0.00       0.00 r
  rf/mem_reg[3][5]/Q (DFFSQX2M)            0.47       0.47 r
  rf/U104/Y (OAI2BB2X1M)                   0.16       0.62 r
  rf/mem_reg[3][5]/D (DFFSQX2M)            0.00       0.62 r
  data arrival time                                   0.62

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/mem_reg[3][5]/CK (DFFSQX2M)           0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: rf/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/RdData_reg[7]/CK (DFFRQX2M)           0.00       0.00 r
  rf/RdData_reg[7]/Q (DFFRQX2M)            0.37       0.37 r
  rf/U131/Y (AO22X1M)                      0.14       0.51 r
  rf/RdData_reg[7]/D (DFFRQX2M)            0.00       0.51 r
  data arrival time                                   0.51

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/RdData_reg[7]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: rf/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/RdData_reg[6]/CK (DFFRQX2M)           0.00       0.00 r
  rf/RdData_reg[6]/Q (DFFRQX2M)            0.37       0.37 r
  rf/U127/Y (AO22X1M)                      0.14       0.51 r
  rf/RdData_reg[6]/D (DFFRQX2M)            0.00       0.51 r
  data arrival time                                   0.51

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/RdData_reg[6]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: rf/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/RdData_reg[5]/CK (DFFRQX2M)           0.00       0.00 r
  rf/RdData_reg[5]/Q (DFFRQX2M)            0.37       0.37 r
  rf/U123/Y (AO22X1M)                      0.14       0.51 r
  rf/RdData_reg[5]/D (DFFRQX2M)            0.00       0.51 r
  data arrival time                                   0.51

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/RdData_reg[5]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: rf/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/RdData_reg[4]/CK (DFFRQX2M)           0.00       0.00 r
  rf/RdData_reg[4]/Q (DFFRQX2M)            0.37       0.37 r
  rf/U119/Y (AO22X1M)                      0.14       0.51 r
  rf/RdData_reg[4]/D (DFFRQX2M)            0.00       0.51 r
  data arrival time                                   0.51

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/RdData_reg[4]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: rf/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/RdData_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  rf/RdData_reg[3]/Q (DFFRQX2M)            0.37       0.37 r
  rf/U115/Y (AO22X1M)                      0.14       0.51 r
  rf/RdData_reg[3]/D (DFFRQX2M)            0.00       0.51 r
  data arrival time                                   0.51

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/RdData_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: rf/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/RdData_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  rf/RdData_reg[2]/Q (DFFRQX2M)            0.37       0.37 r
  rf/U111/Y (AO22X1M)                      0.14       0.51 r
  rf/RdData_reg[2]/D (DFFRQX2M)            0.00       0.51 r
  data arrival time                                   0.51

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/RdData_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: rf/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/RdData_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  rf/RdData_reg[1]/Q (DFFRQX2M)            0.37       0.37 r
  rf/U107/Y (AO22X1M)                      0.14       0.51 r
  rf/RdData_reg[1]/D (DFFRQX2M)            0.00       0.51 r
  data arrival time                                   0.51

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/RdData_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: rf/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/RdData_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  rf/RdData_reg[0]/Q (DFFRQX2M)            0.37       0.37 r
  rf/U34/Y (AO22X1M)                       0.14       0.51 r
  rf/RdData_reg[0]/D (DFFRQX2M)            0.00       0.51 r
  data arrival time                                   0.51

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/RdData_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: data_sync/sync_data_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: sys_cntrl/addr_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  data_sync/sync_data_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  data_sync/sync_data_reg[2]/Q (DFFRQX2M)                 0.49       0.49 f
  data_sync/sync_data[2] (DATA_SYNC_DATA_WIDTH8_FLOPS2)
                                                          0.00       0.49 f
  sys_cntrl/sync_data[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       0.49 f
  sys_cntrl/U45/Y (NAND2X2M)                              0.12       0.61 r
  sys_cntrl/U29/Y (NOR2X2M)                               0.05       0.66 f
  sys_cntrl/addr_reg_reg[2]/D (DFFRQX2M)                  0.00       0.66 f
  data arrival time                                                  0.66

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sys_cntrl/addr_reg_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: rf/mem_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/mem_reg[6][1]/CK (DFFRQX2M)           0.00       0.00 r
  rf/mem_reg[6][1]/Q (DFFRQX2M)            0.38       0.38 r
  rf/U60/Y (OAI2BB2X1M)                    0.15       0.53 r
  rf/mem_reg[6][1]/D (DFFRQX2M)            0.00       0.53 r
  data arrival time                                   0.53

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/mem_reg[6][1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: rf/mem_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rf/mem_reg[6][0]/CK (DFFRQX2M)           0.00       0.00 r
  rf/mem_reg[6][0]/Q (DFFRQX2M)            0.38       0.38 r
  rf/U59/Y (OAI2BB2X1M)                    0.15       0.53 r
  rf/mem_reg[6][0]/D (DFFRQX2M)            0.00       0.53 r
  data arrival time                                   0.53

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  rf/mem_reg[6][0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: uart/uart_tx/MUX_TOP/OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/MUX_TOP/OUT_reg/CK (DFFRQX2M)              0.00       0.00 r
  uart/uart_tx/MUX_TOP/OUT_reg/Q (DFFRQX2M)               0.75       0.75 f
  uart/uart_tx/MUX_TOP/OUT (MUX)                          0.00       0.75 f
  uart/uart_tx/SER_OUT_TOP (UART_TX)                      0.00       0.75 f
  uart/TX_OUT (UART_DW8)                                  0.00       0.75 f
  TX_OUT (out)                                            0.00       0.75 f
  data arrival time                                                  0.75

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                       54.90


  Startpoint: uart/uart_rx/Parity_Check_TOP/Parity_Err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: par_err (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/Q (DFFRQX2M)
                                                          0.76       0.76 f
  uart/uart_rx/Parity_Check_TOP/Parity_Err (Parity_Check_DW8)
                                                          0.00       0.76 f
  uart/uart_rx/PARITY_ERR (UART_RX_DW8)                   0.00       0.76 f
  uart/parity_err (UART_DW8)                              0.00       0.76 f
  par_err (out)                                           0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                       54.91


  Startpoint: uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: stp_err (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/Q (DFFRQX2M)
                                                          0.76       0.76 f
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR (STOP_CHECK)       0.00       0.76 f
  uart/uart_rx/STOP_ERR (UART_RX_DW8)                     0.00       0.76 f
  uart/stp_err (UART_DW8)                                 0.00       0.76 f
  stp_err (out)                                           0.00       0.76 f
  data arrival time                                                  0.76

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                       54.92


  Startpoint: uart/uart_rx/Parity_Check_TOP/parity_bit_reg/CK
              (internal path startpoint clocked by RX_CLK)
  Endpoint: uart/uart_rx/Parity_Check_TOP/Parity_Err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  uart/uart_rx/Parity_Check_TOP/parity_bit_reg/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Parity_Check_TOP/parity_bit_reg/Q (EDFFHQX2M)
                                                          0.22       0.22 f
  uart/uart_rx/Parity_Check_TOP/U11/Y (XNOR2X2M)          0.08       0.30 r
  uart/uart_rx/Parity_Check_TOP/U10/Y (OAI2BB2X1M)        0.08       0.38 f
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/D (DFFRQX2M)
                                                          0.00       0.38 f
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  uart/uart_rx/Data_Sampling_TOP/U36/Y (MXI2X1M)          0.06       0.45 f
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  uart/uart_rx/Data_Sampling_TOP/U26/Y (MXI2X1M)          0.06       0.45 f
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/zero_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/zero_reg[0]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  uart/uart_rx/Data_Sampling_TOP/U29/Y (MXI2X1M)          0.06       0.46 f
  uart/uart_rx/Data_Sampling_TOP/zero_reg[0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/zero_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/one_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/one_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  uart/uart_rx/Data_Sampling_TOP/U33/Y (MXI2X1M)          0.07       0.47 f
  uart/uart_rx/Data_Sampling_TOP/one_reg[0]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/one_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: uart/uart_rx/Deserializer_TOP/i_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/i_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/i_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/i_reg[3]/Q (DFFRQX2M)     0.40       0.40 r
  uart/uart_rx/Deserializer_TOP/U12/Y (OAI32X1M)          0.09       0.49 f
  uart/uart_rx/Deserializer_TOP/i_reg[3]/D (DFFRQX2M)     0.00       0.49 f
  data arrival time                                                  0.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/i_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U16/Y (NOR2X2M)       0.06       0.52 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: uart/uart_rx/Deserializer_TOP/i_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/i_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/i_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/i_reg[1]/Q (DFFRQX2M)     0.44       0.44 r
  uart/uart_rx/Deserializer_TOP/U19/Y (OAI2B2X1M)         0.11       0.55 f
  uart/uart_rx/Deserializer_TOP/i_reg[1]/D (DFFRQX2M)     0.00       0.55 f
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/i_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U10/Y (OAI32X1M)      0.11       0.56 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/curr_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[1]/Q (DFFRQX2M)     0.45       0.45 r
  uart/uart_rx/FSM_TOP/U11/Y (OAI32X1M)                   0.12       0.57 f
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/D (DFFRQX2M)     0.00       0.57 f
  data arrival time                                                  0.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  uart/uart_rx/Deserializer_TOP/U16/Y (NAND2X2M)          0.06       0.53 r
  uart/uart_rx/Deserializer_TOP/U15/Y (OAI31X1M)          0.04       0.57 f
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/curr_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.46       0.46 r
  uart/uart_rx/FSM_TOP/U7/Y (OAI22X1M)                    0.10       0.57 f
  uart/uart_rx/FSM_TOP/curr_state_reg[1]/D (DFFRQX2M)     0.00       0.57 f
  data arrival time                                                  0.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/CK (EDFFX1M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/Q (EDFFX1M)
                                                          0.37       0.37 r
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT (Data_Sampling)
                                                          0.00       0.37 r
  uart/uart_rx/STOP_CHECK_TOP/SAMPLED_BIT (STOP_CHECK)
                                                          0.00       0.37 r
  uart/uart_rx/STOP_CHECK_TOP/U4/Y (NAND3BX2M)            0.14       0.52 r
  uart/uart_rx/STOP_CHECK_TOP/U3/Y (NAND2BX2M)            0.06       0.57 f
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: uart/uart_rx/Deserializer_TOP/i_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/i_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/i_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/i_reg[0]/Q (DFFRQX2M)     0.47       0.47 r
  uart/uart_rx/Deserializer_TOP/U11/Y (OAI32X1M)          0.12       0.59 f
  uart/uart_rx/Deserializer_TOP/i_reg[0]/D (DFFRQX2M)     0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/i_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/DATA_VALID_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/Q (DFFRQX2M)     0.43       0.43 r
  uart/uart_rx/FSM_TOP/U21/Y (OR2X2M)                     0.14       0.58 r
  uart/uart_rx/FSM_TOP/U20/Y (NOR4X1M)                    0.06       0.63 f
  uart/uart_rx/FSM_TOP/DATA_VALID_reg/D (DFFRQX2M)        0.00       0.63 f
  data arrival time                                                  0.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/DATA_VALID_reg/CK (DFFRQX2M)       0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U13/Y (INVX2M)        0.08       0.59 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U11/Y (OAI22X1M)      0.05       0.64 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/U37/Y (OAI2BB2X1M)        0.14       0.50 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/U32/Y (OAI2BB2X1M)        0.14       0.50 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/U30/Y (OAI2BB2X1M)        0.14       0.50 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/U28/Y (OAI2BB2X1M)        0.14       0.50 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/U26/Y (OAI2BB2X1M)        0.14       0.50 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/U24/Y (OAI2BB2X1M)        0.14       0.50 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/U22/Y (OAI2BB2X1M)        0.14       0.50 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U31/S (ADDHX1M)       0.11       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U8/Y (NOR2BX2M)       0.12       0.66 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U30/S (ADDHX1M)       0.11       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U7/Y (NOR2BX2M)       0.12       0.66 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U15/Y (XNOR2X2M)      0.19       0.61 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U14/Y (NOR2X2M)       0.05       0.66 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U32/S (ADDHX1M)       0.11       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U9/Y (NOR2BX2M)       0.12       0.66 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U18/Y (CLKXOR2X2M)
                                                          0.23       0.64 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U17/Y (NOR2X2M)       0.04       0.67 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U29/S (ADDHX1M)       0.08       0.54 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U6/Y (NOR2BX2M)       0.13       0.68 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U21/Y (XNOR2X2M)      0.20       0.63 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U20/Y (NOR2X2M)       0.05       0.68 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt[3] (Edge_Bit_Counter)
                                                          0.00       0.49 f
  uart/uart_rx/FSM_TOP/BIT_CNT[3] (RX_FSM)                0.00       0.49 f
  uart/uart_rx/FSM_TOP/U25/Y (NAND4BX1M)                  0.11       0.60 r
  uart/uart_rx/FSM_TOP/U23/Y (NAND3X2M)                   0.08       0.68 f
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/D (DFFRQX2M)     0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  uart/uart_rx/Data_Sampling_TOP/U46/Y (OAI2B1X1M)        0.09       0.48 f
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/D (EDFFX1M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/CK (EDFFX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: uart/uart_rx/Deserializer_TOP/i_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/i_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/i_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/i_reg[1]/Q (DFFRQX2M)     0.52       0.52 f
  uart/uart_rx/Deserializer_TOP/U40/Y (NAND2X2M)          0.09       0.61 r
  uart/uart_rx/Deserializer_TOP/U34/Y (OAI2BB2X1M)        0.08       0.69 f
  uart/uart_rx/Deserializer_TOP/i_reg[2]/D (DFFRQX2M)     0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/i_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg/Q (DFFRQX2M)
                                                          0.55       0.55 f
  uart/uart_rx/Data_Sampling_TOP/U49/Y (CLKMX2X2M)        0.21       0.76 f
  uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg/D (DFFRQX2M)
                                                          0.00       0.76 f
  data arrival time                                                  0.76

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Parity_Check_TOP/check_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt[3] (Edge_Bit_Counter)
                                                          0.00       0.40 r
  uart/uart_rx/Parity_Check_TOP/Bit_Cnt[3] (Parity_Check_DW8)
                                                          0.00       0.40 r
  uart/uart_rx/Parity_Check_TOP/U8/Y (NAND4X2M)           0.14       0.54 f
  uart/uart_rx/Parity_Check_TOP/U2/Y (NOR2BX2M)           0.14       0.68 r
  uart/uart_rx/Parity_Check_TOP/check_reg/E (EDFFHQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Parity_Check_TOP/check_reg/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Parity_Check_TOP/check_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  uart/uart_rx/Deserializer_TOP/P_DATA[4] (Deserializer_DW8)
                                                          0.00       0.37 r
  uart/uart_rx/Parity_Check_TOP/P_Data[4] (Parity_Check_DW8)
                                                          0.00       0.37 r
  uart/uart_rx/Parity_Check_TOP/U5/Y (XOR3XLM)            0.24       0.61 r
  uart/uart_rx/Parity_Check_TOP/U4/Y (CLKXOR2X2M)         0.16       0.77 r
  uart/uart_rx/Parity_Check_TOP/check_reg/D (EDFFHQX2M)
                                                          0.00       0.77 r
  data arrival time                                                  0.77

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Parity_Check_TOP/check_reg/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.11      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt[5] (Edge_Bit_Counter)
                                                          0.00       0.42 r
  uart/uart_rx/Data_Sampling_TOP/EDG_CNT[5] (Data_Sampling)
                                                          0.00       0.42 r
  uart/uart_rx/Data_Sampling_TOP/U58/Y (XNOR2X1M)         0.08       0.50 f
  uart/uart_rx/Data_Sampling_TOP/U51/Y (NAND4X1M)         0.12       0.61 r
  uart/uart_rx/Data_Sampling_TOP/U44/Y (NOR4BX1M)         0.10       0.71 f
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/E (EDFFX1M)
                                                          0.00       0.71 f
  data arrival time                                                  0.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/CK (EDFFX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: uart/uart_tx/FSM_TOP/cur_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/FSM_TOP/cur_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/Q (DFFRQX2M)      0.38       0.38 r
  uart/uart_tx/FSM_TOP/U18/Y (AOI21X2M)                   0.04       0.43 f
  uart/uart_tx/FSM_TOP/cur_state_reg[1]/D (DFFRQX2M)      0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: fifo/W2R_SYNC/flop1_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/W2R_SYNC/Out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/flop1_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/W2R_SYNC/flop1_reg[2]/Q (DFFRQX2M)                 0.45       0.45 f
  fifo/W2R_SYNC/Out_reg[2]/D (DFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/Out_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: fifo/W2R_SYNC/flop1_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/W2R_SYNC/Out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/flop1_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/W2R_SYNC/flop1_reg[1]/Q (DFFRQX2M)                 0.45       0.45 f
  fifo/W2R_SYNC/Out_reg[1]/D (DFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/Out_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: fifo/W2R_SYNC/flop1_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/W2R_SYNC/Out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/flop1_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/W2R_SYNC/flop1_reg[0]/Q (DFFRQX2M)                 0.45       0.45 f
  fifo/W2R_SYNC/Out_reg[0]/D (DFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/Out_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: fifo/W2R_SYNC/flop1_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/W2R_SYNC/Out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/flop1_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/W2R_SYNC/flop1_reg[3]/Q (DFFRQX2M)                 0.45       0.45 f
  fifo/W2R_SYNC/Out_reg[3]/D (DFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/Out_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: uart/uart_tx/Serializer_TOP/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/counter_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/counter_reg[2]/QN (DFFRX1M)
                                                          0.38       0.38 r
  uart/uart_tx/Serializer_TOP/U23/Y (OAI32X1M)            0.08       0.46 f
  uart/uart_tx/Serializer_TOP/counter_reg[2]/D (DFFRX1M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/counter_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: uart/uart_tx/Serializer_TOP/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/counter_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  uart/uart_tx/Serializer_TOP/U26/Y (NOR2X2M)             0.07       0.47 f
  uart/uart_tx/Serializer_TOP/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: uart/uart_tx/Serializer_TOP/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/counter_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  uart/uart_tx/Serializer_TOP/U30/Y (XNOR2X2M)            0.12       0.52 r
  uart/uart_tx/Serializer_TOP/U29/Y (NOR2X2M)             0.05       0.57 f
  uart/uart_tx/Serializer_TOP/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: uart/uart_tx/Serializer_TOP/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/FSM_TOP/cur_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/counter_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/counter_reg[2]/QN (DFFRX1M)
                                                          0.38       0.38 r
  uart/uart_tx/Serializer_TOP/U22/Y (NOR3X2M)             0.09       0.47 f
  uart/uart_tx/Serializer_TOP/SER_DONE (Serializer)       0.00       0.47 f
  uart/uart_tx/FSM_TOP/SER_DONE (TX_FSM)                  0.00       0.47 f
  uart/uart_tx/FSM_TOP/U16/Y (INVX2M)                     0.05       0.53 r
  uart/uart_tx/FSM_TOP/U15/Y (OAI31X1M)                   0.07       0.59 f
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/D (DFFRQX2M)      0.00       0.59 f
  data arrival time                                                  0.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: uart/uart_tx/FSM_TOP/cur_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/ff_out_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  uart/uart_tx/FSM_TOP/cur_state_reg[0]/Q (DFFRQX2M)      0.44       0.44 r
  uart/uart_tx/FSM_TOP/U7/Y (OAI211X2M)                   0.15       0.59 f
  uart/uart_tx/FSM_TOP/BUSY (TX_FSM)                      0.00       0.59 f
  uart/uart_tx/BUSY_TOP (UART_TX)                         0.00       0.59 f
  uart/BUSY (UART_DW8)                                    0.00       0.59 f
  pulse_gen/in (PULSE_GEN_0)                              0.00       0.59 f
  pulse_gen/ff_out_reg/D (DFFRQX2M)                       0.00       0.59 f
  data arrival time                                                  0.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/ff_out_reg/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: uart/uart_tx/Serializer_TOP/data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/data_reg[6]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart/uart_tx/Serializer_TOP/U19/Y (OAI2BB1X2M)          0.15       0.61 f
  uart/uart_tx/Serializer_TOP/data_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: uart/uart_tx/Serializer_TOP/data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/data_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart/uart_tx/Serializer_TOP/U17/Y (OAI2BB1X2M)          0.15       0.61 f
  uart/uart_tx/Serializer_TOP/data_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: uart/uart_tx/Serializer_TOP/data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/data_reg[4]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart/uart_tx/Serializer_TOP/U15/Y (OAI2BB1X2M)          0.15       0.61 f
  uart/uart_tx/Serializer_TOP/data_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: uart/uart_tx/Serializer_TOP/data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/data_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart/uart_tx/Serializer_TOP/U13/Y (OAI2BB1X2M)          0.15       0.61 f
  uart/uart_tx/Serializer_TOP/data_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: uart/uart_tx/Serializer_TOP/data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/data_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart/uart_tx/Serializer_TOP/U11/Y (OAI2BB1X2M)          0.15       0.61 f
  uart/uart_tx/Serializer_TOP/data_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: uart/uart_tx/Serializer_TOP/data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/data_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart/uart_tx/Serializer_TOP/U10/Y (AOI22X1M)            0.10       0.56 r
  uart/uart_tx/Serializer_TOP/U9/Y (OAI2BB1X2M)           0.06       0.62 f
  uart/uart_tx/Serializer_TOP/data_reg[1]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: uart/uart_tx/Serializer_TOP/data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/data_reg[1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart/uart_tx/Serializer_TOP/U8/Y (AOI22X1M)             0.10       0.56 r
  uart/uart_tx/Serializer_TOP/U7/Y (OAI2BB1X2M)           0.06       0.62 f
  uart/uart_tx/Serializer_TOP/data_reg[0]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: uart/uart_tx/Serializer_TOP/data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/MUX_TOP/OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/data_reg[0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart/uart_tx/Serializer_TOP/SER_OUT (Serializer)        0.00       0.46 f
  uart/uart_tx/MUX_TOP/IN2 (MUX)                          0.00       0.46 f
  uart/uart_tx/MUX_TOP/U5/Y (AOI22X1M)                    0.10       0.56 r
  uart/uart_tx/MUX_TOP/U3/Y (OAI2B2X1M)                   0.07       0.62 f
  uart/uart_tx/MUX_TOP/OUT_reg/D (DFFRQX2M)               0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/MUX_TOP/OUT_reg/CK (DFFRQX2M)              0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: uart/uart_tx/FSM_TOP/cur_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/FSM_TOP/cur_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/Q (DFFRQX2M)      0.38       0.38 r
  uart/uart_tx/FSM_TOP/U10/Y (INVX2M)                     0.09       0.47 f
  uart/uart_tx/FSM_TOP/U4/Y (NAND3X2M)                    0.09       0.56 r
  uart/uart_tx/FSM_TOP/U3/Y (OAI211X2M)                   0.06       0.62 f
  uart/uart_tx/FSM_TOP/cur_state_reg[0]/D (DFFRQX2M)      0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: fifo/rd/RD_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/rd/RD_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/rd/RD_PTR_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  fifo/rd/RD_PTR_reg[0]/Q (DFFRQX2M)       0.41       0.41 r
  fifo/rd/U16/Y (CLKXOR2X2M)               0.21       0.63 f
  fifo/rd/RD_PTR_reg[0]/D (DFFRQX2M)       0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/rd/RD_PTR_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: fifo/rd/RD_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/rd/RD_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/rd/RD_PTR_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  fifo/rd/RD_PTR_reg[3]/Q (DFFRQX2M)       0.42       0.42 r
  fifo/rd/U10/Y (CLKXOR2X2M)               0.21       0.63 f
  fifo/rd/RD_PTR_reg[3]/D (DFFRQX2M)       0.00       0.63 f
  data arrival time                                   0.63

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/rd/RD_PTR_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: uart/uart_tx/Serializer_TOP/data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/data_reg[7]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  uart/uart_tx/Serializer_TOP/U21/Y (AO22X1M)             0.14       0.51 r
  uart/uart_tx/Serializer_TOP/data_reg[7]/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: fifo/rd/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/rd/RD_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/rd/RD_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  fifo/rd/RD_PTR_reg[2]/Q (DFFRQX2M)       0.61       0.61 r
  fifo/rd/U3/Y (XNOR2X2M)                  0.08       0.69 f
  fifo/rd/RD_PTR_reg[2]/D (DFFRQX2M)       0.00       0.69 f
  data arrival time                                   0.69

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/rd/RD_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: fifo/rd/RD_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/rd/RD_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/rd/RD_PTR_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  fifo/rd/RD_PTR_reg[0]/Q (DFFRQX2M)       0.41       0.41 r
  fifo/rd/U14/Y (AND2X2M)                  0.16       0.58 r
  fifo/rd/U15/Y (CLKXOR2X2M)               0.28       0.86 f
  fifo/rd/RD_PTR_reg[1]/D (DFFRQX2M)       0.00       0.86 f
  data arrival time                                   0.86

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fifo/rd/RD_PTR_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rst_sync_2/shift_reg_reg[1]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: rst_sync_2/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst_sync_2/shift_reg_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  rst_sync_2/shift_reg_reg[1]/Q (DFFRQX2M)                0.46       0.46 f
  rst_sync_2/shift_reg_reg[0]/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: RX_DIVIDER/clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_DIVIDER/clk_reg/CK (DFFRQX2M)         0.00       0.00 r
  RX_DIVIDER/clk_reg/Q (DFFRQX2M)          0.39       0.39 r
  RX_DIVIDER/U21/Y (CLKXOR2X2M)            0.20       0.59 f
  RX_DIVIDER/clk_reg/D (DFFRQX2M)          0.00       0.59 f
  data arrival time                                   0.59

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX_DIVIDER/clk_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: TX_DIVIDER/clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX_DIVIDER/clk_reg/CK (DFFRQX2M)         0.00       0.00 r
  TX_DIVIDER/clk_reg/Q (DFFRQX2M)          0.39       0.39 r
  TX_DIVIDER/U19/Y (CLKXOR2X2M)            0.20       0.59 f
  TX_DIVIDER/clk_reg/D (DFFRQX2M)          0.00       0.59 f
  data arrival time                                   0.59

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX_DIVIDER/clk_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: RX_DIVIDER/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX_DIVIDER/flag_reg/CK (DFFRQX2M)        0.00       0.00 r
  RX_DIVIDER/flag_reg/Q (DFFRQX2M)         0.40       0.40 r
  RX_DIVIDER/U23/Y (CLKXOR2X2M)            0.20       0.60 f
  RX_DIVIDER/flag_reg/D (DFFRQX2M)         0.00       0.60 f
  data arrival time                                   0.60

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX_DIVIDER/flag_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: TX_DIVIDER/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX_DIVIDER/flag_reg/CK (DFFRQX2M)        0.00       0.00 r
  TX_DIVIDER/flag_reg/Q (DFFRQX2M)         0.40       0.40 r
  TX_DIVIDER/U21/Y (CLKXOR2X2M)            0.20       0.60 f
  TX_DIVIDER/flag_reg/D (DFFRQX2M)         0.00       0.60 f
  data arrival time                                   0.60

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX_DIVIDER/flag_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: RX_DIVIDER/Counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[7]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[7]/Q (DFFRQX2M)                  0.40       0.40 r
  RX_DIVIDER/U12/Y (AO22X1M)                              0.14       0.55 r
  RX_DIVIDER/Counter_reg[7]/D (DFFRQX2M)                  0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_DIVIDER/Counter_reg[7]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: TX_DIVIDER/Counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[7]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[7]/Q (DFFRQX2M)                  0.40       0.40 r
  TX_DIVIDER/U10/Y (AO22X1M)                              0.14       0.55 r
  TX_DIVIDER/Counter_reg[7]/D (DFFRQX2M)                  0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_DIVIDER/Counter_reg[7]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RX_DIVIDER/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[2]/Q (DFFRQX2M)                  0.42       0.42 r
  RX_DIVIDER/U17/Y (AO22X1M)                              0.15       0.56 r
  RX_DIVIDER/Counter_reg[2]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_DIVIDER/Counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX_DIVIDER/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[2]/Q (DFFRQX2M)                  0.42       0.42 r
  TX_DIVIDER/U15/Y (AO22X1M)                              0.15       0.56 r
  TX_DIVIDER/Counter_reg[2]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_DIVIDER/Counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX_DIVIDER/Counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[3]/Q (DFFRQX2M)                  0.42       0.42 r
  RX_DIVIDER/U16/Y (AO22X1M)                              0.15       0.56 r
  RX_DIVIDER/Counter_reg[3]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_DIVIDER/Counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX_DIVIDER/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[4]/Q (DFFRQX2M)                  0.42       0.42 r
  RX_DIVIDER/U15/Y (AO22X1M)                              0.15       0.56 r
  RX_DIVIDER/Counter_reg[4]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_DIVIDER/Counter_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX_DIVIDER/Counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[5]/Q (DFFRQX2M)                  0.42       0.42 r
  RX_DIVIDER/U14/Y (AO22X1M)                              0.15       0.56 r
  RX_DIVIDER/Counter_reg[5]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_DIVIDER/Counter_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX_DIVIDER/Counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[6]/Q (DFFRQX2M)                  0.42       0.42 r
  RX_DIVIDER/U13/Y (AO22X1M)                              0.15       0.56 r
  RX_DIVIDER/Counter_reg[6]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_DIVIDER/Counter_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX_DIVIDER/Counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[3]/Q (DFFRQX2M)                  0.42       0.42 r
  TX_DIVIDER/U14/Y (AO22X1M)                              0.15       0.56 r
  TX_DIVIDER/Counter_reg[3]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_DIVIDER/Counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX_DIVIDER/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[4]/Q (DFFRQX2M)                  0.42       0.42 r
  TX_DIVIDER/U13/Y (AO22X1M)                              0.15       0.56 r
  TX_DIVIDER/Counter_reg[4]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_DIVIDER/Counter_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX_DIVIDER/Counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[5]/Q (DFFRQX2M)                  0.42       0.42 r
  TX_DIVIDER/U12/Y (AO22X1M)                              0.15       0.56 r
  TX_DIVIDER/Counter_reg[5]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_DIVIDER/Counter_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX_DIVIDER/Counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[6]/Q (DFFRQX2M)                  0.42       0.42 r
  TX_DIVIDER/U11/Y (AO22X1M)                              0.15       0.56 r
  TX_DIVIDER/Counter_reg[6]/D (DFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_DIVIDER/Counter_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX_DIVIDER/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[1]/Q (DFFRQX2M)                  0.44       0.44 r
  RX_DIVIDER/U18/Y (AO22X1M)                              0.16       0.59 r
  RX_DIVIDER/Counter_reg[1]/D (DFFRQX2M)                  0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_DIVIDER/Counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: TX_DIVIDER/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[1]/Q (DFFRQX2M)                  0.44       0.44 r
  TX_DIVIDER/U16/Y (AO22X1M)                              0.16       0.59 r
  TX_DIVIDER/Counter_reg[1]/D (DFFRQX2M)                  0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_DIVIDER/Counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.44       0.44 r
  RX_DIVIDER/U19/Y (AO22X1M)                              0.16       0.60 r
  RX_DIVIDER/Counter_reg[0]/D (DFFRQX2M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.44       0.44 r
  TX_DIVIDER/U17/Y (AO22X1M)                              0.16       0.60 r
  TX_DIVIDER/Counter_reg[0]/D (DFFRQX2M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


1
