
---------- Begin Simulation Statistics ----------
simSeconds                                   8.845558                       # Number of seconds simulated (Second)
simTicks                                 8845557677500                       # Number of ticks simulated (Tick)
finalTick                                8845557677500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  18233.17                       # Real time elapsed on the host (Second)
hostTickRate                                485135402                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8757836                       # Number of bytes of host memory used (Byte)
simInsts                                    700000000                       # Number of instructions simulated (Count)
simOps                                     1313119736                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    38392                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      72018                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                      17691115356                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              25.273022                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.039568                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1420146802                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1197                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1420162251                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  32287                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            107028230                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         173438439                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 456                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples         17690913483                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.080276                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.465473                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0               16794740710     94.93%     94.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 687993802      3.89%     98.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  96474491      0.55%     99.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  21408247      0.12%     99.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  38940132      0.22%     99.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  20496879      0.12%     99.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  10926092      0.06%     99.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   8271789      0.05%     99.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  11661341      0.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total           17690913483                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1582039      6.56%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 309253      1.28%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     69      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    58      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   38      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      7.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd           1751918      7.27%     15.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     15.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt           1030519      4.28%     19.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv            103054      0.43%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     19.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  38421      0.16%     19.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               2589000     10.74%     30.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            144361      0.60%     31.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite         16554758     68.68%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2487995      0.18%      0.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     369032266     25.99%     26.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          204      0.00%     26.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          5936      0.00%     26.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     28102514      1.98%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          958      0.00%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         2142      0.00%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     28.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      9899036      0.70%     28.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           24      0.00%     28.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         5778      0.00%     28.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     12371406      0.87%     29.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     29.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     29.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     29.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1800      0.00%     29.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     29.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     29.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     29.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     42053970      2.96%     32.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     32.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     32.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      4122228      0.29%     32.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      9893262      0.70%     33.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     33.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     33008165      2.32%     35.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     35.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     35.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt      1648875      0.12%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     36.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5452948      0.38%     36.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    112107922      7.89%     44.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     45771763      3.22%     47.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite    744193059     52.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1420162251                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.080275                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            24103489                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016972                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads              18607215425                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               489926034                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       452730537                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                1948158335                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites               1037251040                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        923965540                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   457760551                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    984017194                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    206111                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            2674                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          201873                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       50882239                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     856384100                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        12252                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         6273                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1193      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1657072      7.43%      7.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1656980      7.43%     14.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1236      0.01%     14.88% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     17292702     77.58%     92.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        25089      0.11%     92.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     92.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1656092      7.43%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       22290364                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1095      0.07%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         3339      0.21%      0.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3848      0.24%      0.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          629      0.04%      0.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1554370     98.45%     99.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        10320      0.65%     99.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         5312      0.34%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       1578913                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          288      0.22%      0.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           22      0.02%      0.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          926      0.71%      0.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          308      0.24%      1.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       127095     97.31%     98.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          788      0.60%     99.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1176      0.90%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       130603                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           98      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1653733      7.98%      7.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1653132      7.98%     15.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          607      0.00%     15.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     15738332     75.99%     91.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        14769      0.07%     92.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     92.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1650780      7.97%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     20711451                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           98      0.08%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            1      0.00%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          564      0.48%      0.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          268      0.23%      0.79% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       115332     97.96%     98.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          412      0.35%     99.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1063      0.90%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       117738                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      5967195     26.77%     26.77% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     13015380     58.39%     85.16% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1657070      7.43%     92.59% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1650719      7.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     22290364                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        16654     12.84%     12.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       112921     87.03%     99.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           22      0.02%     99.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          151      0.12%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       129748                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          17293895                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     11339504                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            130603                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2336                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        17598                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        113005                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             22290364                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                15804                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                14708914                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.659878                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3378                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1657328                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1650719                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6609                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1193      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1657072      7.43%      7.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1656980      7.43%     14.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1236      0.01%     14.88% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     17292702     77.58%     92.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        25089      0.11%     92.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     92.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1656092      7.43%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     22290364                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          225      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1657004     21.86%     21.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1266      0.02%     21.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1224      0.02%     21.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      4264481     56.25%     78.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1158      0.02%     78.16% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     78.16% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1656092     21.84%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       7581450                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          926      5.86%      5.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      5.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        14090     89.15%     95.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          788      4.99%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        15804                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          926      5.86%      5.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      5.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        14090     89.15%     95.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          788      4.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        15804                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1657328                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1650719                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         6609                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1484                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1658812                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1661555                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1661549                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               7816                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1653733                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1653732                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       105025419                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             741                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            129708                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples  17677371877                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.074283                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.475963                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0     16852219540     95.33%     95.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       649372765      3.67%     99.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        92845990      0.53%     99.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        11655127      0.07%     99.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        22508909      0.13%     99.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         6199851      0.04%     99.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         7235432      0.04%     99.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         4031977      0.02%     99.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        31302286      0.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total  17677371877                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         184                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1653739                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      2479543      0.19%      0.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    346341883     26.38%     26.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          181      0.00%     26.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         5304      0.00%     26.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     28070219      2.14%     28.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     28.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          784      0.00%     28.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     28.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     28.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     28.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     28.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         1584      0.00%     28.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      9896536      0.75%     29.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     29.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         3920      0.00%     29.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     12370316      0.94%     30.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     30.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     30.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     30.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          794      0.00%     30.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     30.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     30.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     30.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     42053930      3.20%     33.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     33.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     33.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      4122219      0.31%     33.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      9893252      0.75%     34.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     34.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     33008024      2.51%     37.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     37.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     37.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt      1648875      0.13%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     37.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4984695      0.38%     37.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    101132722      7.70%     45.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     45686624      3.48%     48.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite    671418307     51.13%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1313119736                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      31302286                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1313119736                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1313119736                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 25.273022                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.039568                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          823222348                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          891214852                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1148894435                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         50671319                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       772551029                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      2479543      0.19%      0.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    346341883     26.38%     26.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          181      0.00%     26.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         5304      0.00%     26.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     28070219      2.14%     28.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     28.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          784      0.00%     28.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     28.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     28.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     28.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     28.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     28.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         1584      0.00%     28.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     28.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      9896536      0.75%     29.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           24      0.00%     29.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         3920      0.00%     29.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     12370316      0.94%     30.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     30.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     30.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     30.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          794      0.00%     30.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     30.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     30.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     30.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     42053930      3.20%     33.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     33.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     33.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      4122219      0.31%     33.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      9893252      0.75%     34.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     34.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     33008024      2.51%     37.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     37.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     37.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt      1648875      0.13%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     37.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4984695      0.38%     37.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    101132722      7.70%     45.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     45686624      3.48%     48.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite    671418307     51.13%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1313119736                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     20711451                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     17406233                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3305120                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     15738332                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      4973021                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1653739                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1653733                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      725173291                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         725173291                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     725173291                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        725173291                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     98215251                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        98215251                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     98215251                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       98215251                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 8222445871971                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 8222445871971                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 8222445871971                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 8222445871971                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    823388542                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     823388542                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    823388542                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    823388542                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.119282                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.119282                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.119282                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.119282                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 83718.626061                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 83718.626061                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 83718.626061                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 83718.626061                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1270581                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          618                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        71048                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      17.883417                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    61.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     96339898                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          96339898                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1318962                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1318962                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1318962                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1318962                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     96896289                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     96896289                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     96896289                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     96896289                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 8029865625471                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 8029865625471                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 8029865625471                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 8029865625471                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.117680                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.117680                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.117680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.117680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 82870.724032                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 82870.724032                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 82870.724032                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 82870.724032                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               96895768                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           92                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           92                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           92                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           92                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       410000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       410000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           92                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           92                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           92                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           92                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     48829823                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        48829823                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2007759                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2007759                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 141059634500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 141059634500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     50837582                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     50837582                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.039494                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.039494                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 70257.254232                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 70257.254232                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      1318951                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      1318951                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       688808                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       688808                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  44687260500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  44687260500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.013549                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.013549                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 64876.221676                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 64876.221676                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    676343468                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      676343468                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     96207492                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     96207492                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 8081386237471                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 8081386237471                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    772550960                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    772550960                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.124532                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.124532                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83999.552108                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 83999.552108                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     96207481                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     96207481                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 7985178364971                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 7985178364971                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.124532                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.124532                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 82999.557643                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 82999.557643                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.998264                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            822069764                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           96896280                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               8.484018                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.998264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          419                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         6684006088                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        6684006088                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 67309452                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles           17431874511                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  70267531                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             119839035                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1622954                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             12395007                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1874                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1432735422                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  8731                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1419956139                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         21547559                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        51218144                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      856238647                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.080264                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       96131702                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     156305653                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads     1108834404                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     209978358                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1253375946                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    313573671                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         907456791                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    971186050                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          465                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           16323169                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                   17593793454                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3249566                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1085                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          8234                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  93837148                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 30277                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples        17690913483                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.084789                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.765394                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0              17441821427     98.59%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 13690519      0.08%     98.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 21848445      0.12%     98.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 15977995      0.09%     98.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 21382805      0.12%     99.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 16398058      0.09%     99.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 17595425      0.10%     99.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 16007879      0.09%     99.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                126190930      0.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total          17690913483                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             795771748                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.044981                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           22290364                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.001260                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     95485877                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       93831221                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          93831221                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      93831221                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         93831221                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5925                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5925                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5925                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5925                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    302525998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    302525998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    302525998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    302525998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     93837146                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      93837146                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     93837146                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     93837146                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000063                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000063                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000063                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000063                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 51059.240169                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 51059.240169                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 51059.240169                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 51059.240169                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         2806                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           29                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      96.758621                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         4422                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              4422                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          982                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           982                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          982                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          982                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         4943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         4943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         4943                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         4943                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    244534498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    244534498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    244534498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    244534498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 49470.867489                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 49470.867489                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 49470.867489                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 49470.867489                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   4422                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     93831221                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        93831221                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5925                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5925                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    302525998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    302525998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     93837146                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     93837146                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000063                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000063                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 51059.240169                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 51059.240169                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          982                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          982                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         4943                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         4943                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    244534498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    244534498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000053                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 49470.867489                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 49470.867489                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.998725                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             93836164                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               4943                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           18983.646369                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.998725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          750702111                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         750702111                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1622954                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   68672022                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles               7950019133                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1420147999                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               138004                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 50882239                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               856384100                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   721                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    826217                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents               7950425363                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            850                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         114677                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        18017                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               132694                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1419554258                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1376696077                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 366204314                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 572676122                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.077819                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.639461                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       17733                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  210913                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  147                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 850                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               83833071                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   35                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  70924                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           50671319                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              8.850825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            31.089730                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               48609416     95.93%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  889      0.00%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               220012      0.43%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                31634      0.06%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                59827      0.12%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3216      0.01%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  428      0.00%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1366      0.00%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2418      0.00%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  547      0.00%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                297      0.00%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               4428      0.01%     96.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              12644      0.02%     96.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1277      0.00%     96.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            1523474      3.01%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              27273      0.05%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7073      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              98935      0.20%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               3087      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                623      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              12418      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               3752      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                384      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                214      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                319      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                147      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                153      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                294      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1556      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1042      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            42176      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1056                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             50671319                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                50861489                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               856238697                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     10808                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                  44338103                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                93838253                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1543                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1622954                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                109165077                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              8020660496                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          13376                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 148098882                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            9411352698                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1422489688                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                6722776                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   5142                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents             9404333743                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           919931087                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  4726145805                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1256019260                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                1110606692                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             870671049                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 49259957                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     559                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 534                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 865477073                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                      19044813065                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2849832331                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1313119736                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   111                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   2305                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 811554                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    813859                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  2305                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                811554                       # number of overall hits (Count)
system.l2.overallHits::total                   813859                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2625                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             96084726                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                96087351                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2625                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            96084726                       # number of overall misses (Count)
system.l2.overallMisses::total               96087351                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       212630500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    7873862255000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       7874074885500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      212630500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   7873862255000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      7874074885500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               4930                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           96896280                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              96901210                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              4930                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          96896280                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             96901210                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.532454                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.991625                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.991601                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.532454                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.991625                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.991601                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81002.095238                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 81947.075074                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81947.049258                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81002.095238                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 81947.075074                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81947.049258                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks             95529294                       # number of writebacks (Count)
system.l2.writebacks::total                  95529294                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2625                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         96084726                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            96087351                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2625                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        96084726                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           96087351                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    186380500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 6913014995000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   6913201375500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    186380500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 6913014995000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  6913201375500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.532454                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.991625                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.991601                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.532454                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.991625                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.991601                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71002.095238                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71947.075074                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71947.049258                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71002.095238                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71947.075074                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71947.049258                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       96083748                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           17                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             17                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            2305                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               2305                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2625                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2625                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    212630500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    212630500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         4930                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           4930                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.532454                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.532454                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81002.095238                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81002.095238                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2625                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2625                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    186380500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    186380500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.532454                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.532454                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71002.095238                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71002.095238                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             678480                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                678480                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data         95528992                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total            95528992                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 7831689538000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   7831689538000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data       96207472                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total          96207472                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.992948                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.992948                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81982.332002                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81982.332002                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data     95528992                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total        95528992                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 6876399618000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 6876399618000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.992948                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.992948                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71982.332002                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71982.332002                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         133074                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            133074                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       555734                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          555734                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  42172717000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  42172717000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       688808                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        688808                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.806805                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.806805                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75886.515851                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75886.515851                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       555734                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       555734                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  36615377000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  36615377000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.806805                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.806805                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 65886.515851                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 65886.515851                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         4416                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             4416                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         4416                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         4416                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     96339898                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         96339898                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     96339898                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     96339898                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.938900                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    193801384                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   96087844                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.016919                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.961633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.094102                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4094.883165                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   74                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  658                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3364                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                 1646499052                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                1646499052                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples  95529238.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2625.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  96084657.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000156460250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds      5962093                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds      5962093                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState           283885734                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState           89675107                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    96087351                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   95529294                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  96087351                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 95529294                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     69                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    56                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              96087351                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6             95529294                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                96048314                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   23790                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   11406                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3753                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  45255                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  45658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                6004425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                5962025                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                5962104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                5962139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                5962134                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                5962538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                5962174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                5962392                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                5963459                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                5962185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                5962137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                5962139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                5962137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                5962115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                5962100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                5962096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples      5962093                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.030607                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.026287                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      1.501431                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127       5962071    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           20      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total       5962093                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples      5962093                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.022764                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.020880                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.260180                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16          5916748     99.24%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               59      0.00%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              208      0.00%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19            45066      0.76%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               11      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total       5962093                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              6149590464                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys           6113874816                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              695217948.73854065                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              691180255.54811037                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  8845557558500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      46162.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       168000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data   6149418048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   6113869440                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 18992.584314647920                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 695198456.920581102371                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 691179647.785412311554                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2625                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     96084726                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     95529294                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     78350250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 2989529637750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 217110561072000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29847.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31113.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2272711.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       168000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data   6149422464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     6149590464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       168000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       168000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks   6113874816                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total   6113874816                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2625                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     96084726                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        96087351                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     95529294                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       95529294                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          18993                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      695198956                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         695217949                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        18993                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         18993                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    691180256                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        691180256                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    691180256                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         18993                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     695198956                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1386398204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             96087282                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            95529210                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      6005057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      6005149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      6005432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      6005411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      6005338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      6005646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      6005469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      6005312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      6005461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      6005701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      6005572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      6005378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      6005267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      6005192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      6006878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      6005019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      5970407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      5970424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      5970539                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      5970554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      5970510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      5970733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      5970531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      5970414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      5970650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      5970766                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      5970651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      5970694                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      5970615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      5970533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      5970651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      5970538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            1187971450500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          480436410000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       2989607988000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12363.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31113.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            80048656                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits           82190368                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            83.31                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     29377467                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   417.444251                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   326.716292                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   252.264777                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      2971559     10.12%     10.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      5159904     17.56%     27.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383      3639378     12.39%     40.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511      7035481     23.95%     64.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639      3198810     10.89%     74.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767      2373817      8.08%     82.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895      3692974     12.57%     95.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       720906      2.45%     98.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       584638      1.99%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     29377467                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead        6149586048                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten     6113869440                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              695.217450                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              691.179648                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.83                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.40                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    104870863440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     55740185820                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   343025691960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  249328664640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 698260542720.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 3483164683380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 463502835840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  5397893467800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   610.237779                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1170538219250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 295372480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 7379646978250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    104884258080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     55747301445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   343037501520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  249333811560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 698260542720.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 3483432776040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 463277073600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  5397973264965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   610.246800                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1169953237500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 295372480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 7380231960000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              558359                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      95529294                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            553433                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq           95528992                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp          95528992                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         558359                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port    288257429                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total    288257429                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               288257429                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port  12263465280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total  12263465280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              12263465280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           96087351                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 96087351    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             96087351                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        576394288500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       510367154000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      192170078                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     96082727                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             693751                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty    191869192                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         4422                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1110324                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                9                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               9                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq          96207472                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp         96207472                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           4943                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        688808                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14295                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    290688346                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              290702641                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       598528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  12367115392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total             12367713920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        96083761                       # Total snoops (Count)
system.tol2bus.snoopTraffic                6113875648                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         192984980                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000006                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.002360                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               192983905    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1075      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           192984980                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 8845557677500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       193245031000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           7414999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy      145344425997                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     193801422                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     96900190                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1045                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1045                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
