t energydriven integr hardwaresoftwar optim use simplepow a emerg plethora embed portabl applic energi dissip join throughput area accuracyprecis major design constraint thu design must concern optim estim energi consumpt circuit architectur softwar research energi optim andor estim focus singl compon system look across interact spectrum hardwar softwar novelti new energi estim framework simplepow evalu energi consid system whole rather sum part concurr support compil architectur experiment present design use simplepow framework includ transitionsensit cycleaccur datapath energi model interfac analyt transit sensit energi model memori bu subsystem respect analyz energi consumpt ten code multidimension array domain domain import embed video signal process system appli differ compil architectur optim experi demonstr earli estim simplepow energi estim framework help identifi system energi hotspot enabl architect compil design focu effort area b introduct current microprocessor go embed system need low power design becom vital even environ limit batteri life power becom major constraint due concern circuit reliabl packag cost increas need low power system motiv larg bodi research low power processor research howev focus reduc energi isol subsystem eg processor core onchip memori etc rather system whole focu research provid insight energi hotspot system evalu implic appli combin architectur softwar optim overal energi consumpt order perform research architecturallevel power estim tool provid fast evalu energi impact variou optim earli design cycl essenti howev prototyp research tool methodolog exist support highlevel estim paper present design architecturallevel energi estim framework simplepow knowl edg first framework capabl evalu integr impact hardwar softwar optim overal system energi contrast coars grain current measurementbas techniqu new tool cycleaccur provid finegrain energi consumpt estim processor core current fivestag pipelin instruct set architectur isa also account energi consum memori bu subsystem simplepow also leverag simplescalar toolset execut integ subset simplescalar isa memori subsystem domin sourc power dissip variou video signal process embed system exist low power work focus address problem design energi effici memori architectur powerawar softwar howev effort studi influenc energi consumpt system compon even fewer consid integr impact hardwar softwar optim import evalu influenc optim overal system energi save power distribut across differ compon system studi help identifi chang dynam energi consum cmo circuit given switch activ line c capacit load v suppli voltag consid impact leakag power system energi hotspot enabl architect compil design focu effort address area studi embark ambiti goal specif tri answer follow question ffl energi consum across differ part system possibl evalu energi distribut fast accur fashion differ applic ffl effect stateoftheart performanceori compil optim overal system energi consumpt individu system compo nent applic optim caus chang energi hotspot system ffl impact power performanceori memori system modif energi consumpt compil optim influenc effect modif ffl impact advanc process technolog energi breakdown system emerg new technolog eg embed dram result major paradigm shift focu architect compil writer knowledg prior effort extens studi issu unifi framework entir system paper set answer question use code drawn multidimension array domain domain import signal video process embed system rest paper organ follow next section present design energi estim frame work simplepow section present distribut energi across differ system compon use set benchmark code influenc performanceori compil optim system energi examin section section investig influenc energyeffici cach architectur system power section studi implic emerg memori technolog system en ergi final section summar contribut work outlin direct futur research simplepoweranenergyestima tion framework answer question pose section requir tool allow architect compil writer estim energi consum system energi estim framework develop purpos sim plepow depict figur purpos work use system consist processor core onchip instruct data cach offchip memori interconnect buse core cach cach offchip memori need framework tool allow us estim energi consum modul system analyt model memori compon use success sever research studi power code energi object file energi io pad memori bu optim modul energi energi energi statist simplepow simplepow execut simplescalar assembl main memori icach dcach cachebu simul power estim interfac v u u tabl simplepow simplescalar gcc simplescalar gld ga simplescalar optim rt level low level compil optim compil high level optim output modul figur simplepow energi estim frame work consist compil framework energi simul captur energi consum fivestag pipelin instruct set archi tectur memori system buse tradeoff differ cachememori configur model attempt captur analyt energi consum memori address decod memori core readwrit circuitri sens amplifi cach tag match logic model also accommod low power cach memori optim cach block buffer cach subbank bitlin segment etc analyt model estim energi consum per access accommod energi differ found sequenc access exampl sinc energi consumpt impact switch activ iti two sequenti memori access may exhibit differ address decod energi consumpt howev simpl analyt energi model memori prove quit reliabl approach use simplepow estim energi consum memori energi consumpt buse depend switch activ bu line interconnect capacit bu line with offchip buse much larger capacit load onchip buse switch activ captur energi model refer techniqu transitionsensit approach in contrast to exampl analyt model use memori sub system energi model use simplepow system buse transitionsensit wide varieti techniqu propos reduc system level interconnect energi rang circuit level optim use lowsw charg recoveri buse architectur level optim use segment buse algorithm level optim use signal encod en code data way reduc switch activ buse technolog scale deep submicron chip size grow multiprocessor chip architectur becom norm system level interconnect structur account larger larger portion chip energi delay paper includ energi consum buse memori system energi unless specifi otherwis final system modul consid processor core support architectur compil optim research pose section energi estim core must transitionsensit point design process order support whatif experiment processor core specifi architecturallevel rtl level howev without structur capacit inform part gatelevel design descript obtain via time consum logic synthesi interconnect capacit inform part physicallevel design descript obtain via time consum vlsi design difficult obtain capacit valu need estim energi consumpt simplepow solv dilemma use predefin transitionsensit model function unit estim energi consumpt datapath approach first propos mehta irwin owen transitionsensit model contain switch capacit function unit input transit obtain vlsi layout extens simul function unit model built reus mani differ architectur configur simplepow is time captur energi consum core datapath develop transitionsensit model control path would extrem difficult one way model control path power would analyt case simplepow processor core energi consum datapath much larger energi consum control logic due rel simpl control logic architectur simul simplepow paper integ isa simplescalar five stage risc pipelin function unit energi model for technolog develop variou unit includ flipflop adder regist file multipli alu barrel shifter multiplex or decod simplepow output energi consum one execut cycl next mine transit sensit energi model provid function unit sum estim energi consum instruct cycl size energi tabl could howev becom larg number input bitdepend function unit increas for unit like regist bit posit switch activ independ thu one small tabl character one flipflop suffici solv tabl size problem partit function unit smaller submodul exampl regist file partit five major submodul five decod wordlin driver write data driver read senseamplifi theta cell array energi tabl construct submodul exampl entri tabl index pair five current five previou regist select address bit develop regist file decod com ponent tabl share five decod regist file sinc write data driver read sens amplifi word line divid array cell bit independ submodul energi tabl quit small theta port regist file power estim approach took much less second input transit oppos second requir circuit level simul use hspice machin run hspice simul simul sun ultra mbyte memori transitionsensit model approach valid accur averag error rate use actual current measur commerci dsp architectur mention earlier simplepow current use combin analyt transitionsensit energi model memori system overal energi memori system given energi consum instruct cach icach data cach dcach edcach evalu use analyt model valid accur within error convent cach system extend model consid energi consum write well also parameter cach model captur differ architectur optimiza tion ebus includ energi consum address data buse icachedcach datap ath evalu monitor switch activ bu line assum capacit load pf per line energi consum io pad extern buse main memori cach epad evalu similarli capacit load pf per line main memori energi emm base model assum per main memori access energi refer em rest paper theta gamma j base data cypress cyc sram chip simplepow framework model influenc clock compon architectur ie assum clock gate implement captur energi consum clock gener clock distribut network exist clock energi estim model requir clock load physic dimens design obtain physic design difficult estim absenc structur infor mation howev realiz import addit compon system energi consumpt plan address futur research energi distribut emerg energi consumpt critic constraint system design essenti identifi energi hotspot system earli design cycl signific work estim optim system power howev mani focus estimat ingoptim specif compon system captur integr impact circuit architectur softwar optim further exist highlevel rtl energi estim techniqu provid coars grain measur result error rel transistor level estim contrast simplepow provid integr cycleaccur energi estim mechan captur energi consum program sourc array input size kb instruct count dcach miss rate dtdtz ap perfect club bmcm wss perfect club psmoo tf perfect eflux tf perfect club amhmtm wss perfect tabl program use experi dcach miss rate k direct map cach line size instruct count dynam instruct count energi consum compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm a regist file pipelin regist arithmet unit energi consum pipelin stage tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b fetch decod execut memori writeback figur energi distribut a major energi consum data path compon b pipelin stage memori pipelin stage energi consumpt includ icach dcach energi consum memori system compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm a buse icach dcach io pad imemori dmemori energi consum memori system compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b buse icach dcach io pad imemori dmemori figur energi distribut memori system a k way dcach b k way dcach imemori dmemori energi consum access main memori instruct data respect origin unoptim optim memori system energi datapath memori system energi energi mj energi mj way way way way mj way way way way tomcatv k k btrix k k mxm k k k k vpenta k k k k adi k k k k dtdtz k k bmcm k k psmoo k k k eflux k k amhmtm k k k k k tabl energi consumpt variou dcach configur case k directmap icach line size writeback polici core base v technolog use differ compon system section present energi characterist ten benchmark code written c languag shown tabl multidimension array domain import characterist code access larg array use nest loop applic run energyconstrain signal video embed process system exhibit similar characterist sinc simplepow current work integ data type float point data access code convert oper integ data particular memori access pattern in term tempor spatial local chang order limit simul time scale input size howev benchmark run complet experiment cach size kk use studi rel small focu resourceconstrain embed system energi consum system divid two part datapath energi memori system energi ma origin code fortran convert c pay particular attent origin data access pattern jor energi consum compon datapath regist file pipelin regist function unit eg alu multipli divid datapath multiplex memori system energi includ energi consum icach dcach address data buse address data pad offchip main memori tabl provid energi consumpt in mj benchmark datapath memori system variou dcach con figur case paper k direct map icach line size byte for dcach icach writeback cach polici core base v technolog use also present singl datapath energi valu differ configur due effici stall power reduct techniqu eg clock gate pipelin regist employ datapath aggress clock gate assum simplepow energi consum stall cycl observ insignific simul exampl tomcatv expend maximum total datapath energi stall cach configur studi observ datapath energi consumpt rang mj mj variou code determin dynam instruct length switch ac energi consum compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm a regist file pipelin regist arithmet unit energi consum pipelin stage tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b fetch decod execut memori writeback figur energi distribut a major energi consum data path compon b pipelin stage appli code transform memori pipelin stage energi consumpt includ icach dcach tiviti datapath compar memori system energi datapath energi order two smaller magnitud result corrobor need extens research optim memori system power next zoomin major energi consum compon datapath observ figur a pipelin regist regist file form energi hotspot datapath contribut overal datapath energi extens use pipelin dsp data path improv perform facilit circuit optim voltag scale exacerb pipelin regist energi consumpt also larger multipleport regist file requir support multipl issu machin increas regist file energi consumpt further core energi distribut also found rel independ code analyz undoubt impact simul integ data op erat energi consum stage pipelin calcul simplepow shown figur b decod stage energi includ control logic energi consumpt sinc model simplepow pipelin regist main contribut energi consum memori stage sinc icach dcach energi consumpt includ execut stage pipelin contain arithmet unit major energi consum entir datapath sinc regist file energi consumpt split decod writeback stage memori system energi consumpt gener reduc decreas capac conflict miss dcach size associ increas see tabl yet thirti seven fifti case move way way dcach memori system energi consumpt in creas similar trend observ fifteen forti case move k k dcach move larger cach size higher associt increas energi consumpt per access howev mani case per access cost amort energi reduct due fewer number access main memori cours number misseshit equal use less sophist cach lead lower energi consumpt figur a show energi distribut memori system compon k way dcach configur main memori energi consumpt domin due larg number dcach miss btrix amhmtm data access per instruct smallest amhmtm major instruct access satisfi icach result signific icach energi consumpt wherea btrix exhibit rel poor instruct cach local the number icach miss time next signific benchmark result increas energi consumpt main memori increas data cach size major data access satifi data cach henc overal contribut icach dcach becom signific observ figur b simplepow provid comprehens framework identifi energi hotspot system help hardwar softwar design focu address bot tleneck rest paper evalu softwar architectur optim target address energi hotspot system name energi consum data access impactofcompileroptim evalu impact compil optim overal energi consumpt use highlevel compil framework base loop iter space data ar ray layout transform studi framework propos enhanc iter space tile loop fusion loop distribut loop unrol scalar re placement thu compil abl appli suitabl combin loop data transform given input code optim select criteria similar present enhanc framework take input code written c appli optim primarili improv tempor spatial data local tile techniqu employ similar one explain select suitabl tile size given code input size cach configur loop unrol algorithm care weigh advantag increas regist reus disadvantag larger loop nest select optim degre unrol similar spirit techniqu discuss energi consum memori system compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm a buse icach dcach io pad imemori dmemori energi consum memori system compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b buse icach dcach io pad imemori dmemori figur energi distribut memori system appli code transform a k way dcach b k way dcach imemori dmemori energi consum access main memori instruct data respect numer studi show effect optim perform eg impact energi consumpt differ part comput system howev remain larg unstudi studi import optim becom popular embed system keep pace increas use highlevel languag compil techniqu system detail analysi energi variat brought techniqu architect see compon energi hotspot develop suitabl architectur solut account influenc optim expect compil optim in particular target improv data local reduc overal energi consum memori subsi tem side effect reduc number offchip data access satisfi major refer cach impact energi consum datapath hand clear observ section energi consum memori subsystem much higher consum datapath might true unoptim code due larg number offchip access would interest see whether still hold localityenhanc compil optim tabl also show result datapath memori system energi consumpt result appli compil transform interest observ optim increas datapath power code except btrix increas due complex loop structur array subscript express result optim sinc optim btrix compil use linear loop transform ie transform contain loop permut loop revers loop skew datapath energi increas next observ reduct memori system energi make datapath power signific ex ampl optim mxm benchmark datapath power constitut overal system energi k way cach configur as compar optim fact datapath power becom larger consum memori system consid energi expend instruct ac cess signific optim target improv data cach perform thu import architect continu look optim datapath energi consumpt rather focu memori system optim compil optim littl effect energi distribut datapath compon pipelin stage shown figur a b howev energi distribut shown figur memori system show distinct differ unoptim origin version see figur optim case rel contribut main memori significantli reduc due data cach hit henc observ contribut icach dcach energi consumpt becom signific optim code use thu energyeffici icach dcach architectur becom import execut compil optim code effect architectur circuit techniqu design energyeffici cach discuss section mention earlier normal compil automat select suitabl set optim given code cach topolog sinc so use heurist guarante arriv optim solut addit automat optim select also implement directivebas optim scheme reli userprovid direct and depend them appli necessari loop data transform next forc compil use compil direct appli eight combin three mainstream loop optim name loop unrol tile linear loop transform mxm benchmark result present figur reveal best compil transform energi perspect vari base cach configur observ present new challeng compil writer embed system aggress optim although may lead minimum execut time necessarili result best code energi point view way way way way way way way way memori energi joul origin loop opt unrol tile loop optunrol loop opttil tiledunrol tiledloop optunrol figur energi distribut memori system with differ dcach configur result differ code transform origin unoptim program loop opt denot code optim use linear loop transform unrol denot version loop unrol use tile version tile appli energi effici cach architectur studi cach energi consumpt rel new optim techniqu broadli classifi circuit architectur main circuit optim includ activ portion cell bit dbl word line reduc bit line swing use puls word line pwl isol sens amplifi ibl charg recycl io buffer applic optim independ code sequenc themselv mani architectur techniqu propos optim memori system mani techniqu introduc new level memori hierarchi cach processor dat apath instanc work kin et al propos access small filter cach access first level cach idea reduc energi consumpt avoid access larger cach techniqu neg impact perform result signific energi save blockbuff bb mechan use similar idea access last access buffer cach line access cach unlik circuit optim effect architectur techniqu influenc applic characterist compil optim use instanc softwar techniqu use improv local cach line group success access data then cach buffer scheme exploit improv local thu increas spatial local within cach line softwar techniqu save energi detail studi interact softwar optim effect energyeffici cach architectur use compil writer hardwar design captur impact circuit optim energi estim framework measur influenc appli differ combin circuit optim use four differ layout kbit sram use hspice simu lation observ energi consum reduc averag compar unoptim sram appli pwlibl pwlibldbl optim conserv util reduct achiev pwlibl scheme captur effici circuit optim analyt model memori system energi refer pwlibl scheme ibl rest paper conveni first studi interact compil optim effect bb mechan order studi interact dcach enhanc includ buffer last access set cach block one block buffer way code exhibit increas spatial tempor local effect exploit buffer defin rel energi save ratio optim code opt unoptim code orig given hardwar optim hopt as rel energi save ratio energi consum due execut optim unoptim code respect without hopt e optcodehopt e orighopt correspond valu hopt measur enabl us evalu effect compil optim exploit hardwar optim techniqu figur show rel energi save ratio bb observ block buffer mechan effect reduc energi optim code except eflux due better spatial tempor local exhibit compil optim code improv local result hit block buffer averag optim code achiev energi save rel origin code use directmap way cach bb reason optim eflux code take better advantag bb unoptim code access tempor local unoptim code better cluster lead increas data reus block buffer next appli combin ibl bb execut optim code find combin effect circuit architectur softwar optim overal memori system energi observ figur dcach energi consumpt reduc directmap way cach configur thu architectur circuit techniqu work togeth reduc energi consumpt even highli optim code sig nificantli bb ibl optim effect reduc energi consum dcach import investig impact overal memori energi reduct found memori system energi reduc use directmap way cach configur see figur also investig influenc bbibl optim dcach due reduct energi per main memori access em result emerg technolog embed dram edram figur show combin bb ibl techniqu reduc memori system energi new futur tech rel energi save optim unoptim code a btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm rel energi save optim unoptim code b btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm figur rel energi save ratio dcach optim code unoptim code use bb a way dcach b way dcach nolog potenti reduc per access energi order magnitud we use emej compar reduct current technolog emej simplepow similarli use evalu influenc new technolog energyeffici techniqu bb energi consum system whole individu compon particular next evalu combin recent use waypredict cach bb mechan waypredict cach use address longer cycl time associ cach compar direct map cach prior effort focuss waypredict cach address perform problem energi effici cach architectur evalu recent inou et al work mru most recent use algorithm predict probe singl way first use predict turn fail remain way access time next cycl refer techniqu mru scheme cach use mru cach must note mru cach could increas cach access cycl time howev work focu energi estim optim rather investig energyperform tradeoff here studi effect combin two differ architectur techniqu optim system energi also evalu impact softwar optim enabl simplepow optim compil mru predict studi energi save obtain use mru cach way associ cach configur observ figur optim code benefit mru scheme obtain save origin code averag increas local optim code increas number success probe predict way mru cach also find use mru scheme reduc dcach energi averag optim code compar use convent k way associ cach see figur a increment addit bb ibl provid addit energi reduct respect figur b show energi save entir memori system mru bb ibl appli increment order rel energi save optim unoptim code btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm figur rel energi save ratio dcach optim code unoptim code use mru way dcach studi section find optim code effici reduc number costli in term energi access main memori also effect exploit energi effici architectur mechan mru cach bb also find increment benefit appli bb scheme mru cach significantli smaller compar use techniqu individu design use similar earli energi estim provid simplepow perform energycostperform tradeoff new energi effici techniqu implicationsofenergyeffici emerg new technolog combin energyeffici circuit architectur compil techniqu reduc memori system energi potenti creat paradigm shift import energi optim memori system datapath unit here consid influenc chang energi consum per main memori access em chang emin due new process technolog reduct physic distanc main memori datapath tabl show memori system energi differ valu em four differ cach organ use two optim code note valu use far paper lowest em valu experi section theta gamma correspond dcach energi consumpt tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm a base dcach energi consumpt tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base figur dcach energi consumpt optim code use bb ibl a way k dcach b way k dcachesmemori system energi consumptionj tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm a base memori system energi consumpt tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base figur memori system energi optim code use bb use a way k dcach b way k dcach memori system tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm a base memori system tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base figur memori system energi optim code use bb use way k dcach a data cach energi consumpt tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm a base mru memori system energi consumpt tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base mru mrubbibl figur energi consumpt combin mru bb ibl techniqu appli k way associ cach configur base a dcach b memori system magnitud energi per firstlevel onchip cach access current technolog recal datapath energi consumpt optim mxm psmoo code mj mj respect see tabl consid fact larg amount main memori storag capac come closer cpu expect see em valu lower futur chang could make energi consum datapath larger energi consum memori exampl k way cach energi valu datapath becom larger memori system mxm conclus need energi effici architectur becom critic ever prolifer embed devic also increas complex emerg system chip paradigm make essenti make good energyconsci decis earli design cycl help defin design paramet elimin incorrect design path studi introduc comprehens framework provid earli energi estim architectur level uniqu framework captur integr impact hardwar softwar optim provid abil studi system whole individu compon isol work tri answer question rais section use framework major find research follow ffl transitionsensit cycleaccur architecturallevel approach use provid fast as compar circuitlevel simul rel accur estim energi consumpt datapath exampl regist file energi estim simul within circuit level simul ffl energi hotspot datapath identifi pipelin regist regist file consum overal datapath energi execut origin unoptim code howev datapath energi found order two magnitud less memori system energi multidimension array code ffl main memori energi consumpt account almost system energi small cach configur execut unoptim code applic highlevel compil optim significantli reduc main memori energi caus dcach icach datapath energi contribut becom signific exam ple contribut datapath energi overal system energi k way dcach increas benchmark mxm optim ffl improv spatial tempor local optim code use reduc access main memori also exploit energyeffici cach architectur better unoptim code optim code save time energi use recent use waypredict cach scheme compar execut unoptim code also save energi use block buffer emerg technolog coupl combin energyeffici circuit architectur compil optim shift energi hotspot found order magnitud reduct main memori energi access made possibl edram technolog datapath energi consumpt becom larger memori system energi execut optim mxm code way dcach work observ compil optim provid signific energi save entir system simplepow framework also use evalu effect highlevel algorithm architec tural compil tradeoff energi also observ energyeffici architectur reduc energi consum even highli optim code significantli and fact much better unoptim code understand interact hardwar softwar optim system energi gain work help architect compil writer develop energyeffici system paper look small subset issu respect studi integr impact hardwaresoftwar optim energi lot issu ripe futur research interact algorithm selec mxm confi memori energi mj gurat k way k way k way k way psmoo confi memori energi mj gurat k way k way k way k way tabl impact differ em valu total memori system energi consumpt optim mxm psmoo tion lowlevel compil optim lowpow memori structur address futur work acknowledg author would like thank anonym review whose commment help improv paper work sponsor part grant nsf mip sun microsystem intel r high perform dsp what hot what not proceedingsin proceed intern symposium low power electron designproceed emerg power manag tool processor design simplescalar tool set predict sequenti associ cach custom memori manag methodolog explor memori organ embed multimedia system design low power digit cmo design clock power issu systemonchip design valid architectur level power analysi techniqu energi issu multimedia system trend lowpow ram circuit technolog analyt energi dissip model low power cach improv local use loop data transform integr framework inexpens implement selfassoci filter cach framework estim minim energi dissip embed hwsw system code gener optim embed digit signal processor power consumpt estim cmo vlsi chip energi character base cluster advanc compil design implement softwar design low power memori explor low power cach design energi effici instruct level power analysi optim softwar combin loop transform consid cach schedul high perform compil parallel comput tr inexpens implement setassoci instruct level power analysi optim softwar energi character base cluster combin loop transform consid cach schedul analyt energi dissip model lowpow cach softwar design low power filter cach unrollandjam use uniformli gener set framework estim minim energi dissip embed hwsw system valid architectur level power analysi techniqu high perform dsp what hot what not emerg power manag tool processor design advanc compil design implement improv local use loop data transform integr framework waypredict setassoci cach high perform low energi consumpt low power digit cmo design mrdintegr dram microprocessor cach design energi effici predict sequenti associ cach clock power issu systemonachip design code gener optim embed digit signal processor ctr g palermo c silvano s valsecchi v zaccaria systemlevel methodolog fast multiobject design space explor proceed th acm great lake symposium vlsi april washington d c usa l salvemini m sami d sciuto c silvano v zaccaria r zafalon methodolog effici architectur explor energydelay tradeoff embed system proceed acm symposium appli comput march melbourn florida n vijaykrishnan mahmut kandemir mari jane irwin hyun suk kim wu ye david duart evalu integr hardwaresoftwar optim use unifi energi estim framework ieee transact comput v n p januari euiyoung chung luca benini giovanni de mich automat sourc code special energi reduct proceed intern symposium low power electron design p august huntington beach california unit state gianluca palermo cristina silvano vittorio zaccaria powerperform systemlevel explor microsparcbas embed architectur proceed confer design autom test europ design forum p march nam sung kim taeho kgil valeria bertacco todd austin trevor mudg microarchitectur power model techniqu deep submicron microprocessor proceed intern symposium low power electron design august newport beach california usa nam sung kim todd austin trevor mudg dirk grunwald challeng architectur level power model power awar comput kluwer academ publish norwel ma jun yang rajiv gupta energyeffici load store reus proceed intern symposium low power electron design p august huntington beach california unit state david m brook pradip bose stanley e schuster han jacobson prabhakar n kudva alper buyuktosunoglu johndavid wellman victor zyuban manish gupta peter w cook powerawar microarchitectur design model challeng nextgener microprocessor ieee micro v n p novemb peter petrov alex orailoglu data cach energi minim programm tag size match applic proceed th intern symposium system synthesi septemb octob montral pq canada david brook pradip bose margaret martonosi powerperform simul design valid strategi acm sigmetr perform evalu review v n p march g esakkimuthu n vijaykrishnan m kandemir m j irwin memori system energi poster session influenc hardwaresoftwar optim proceed intern symposium low power electron design p juli rapallo itali todd austin eric larson dan ernst simplescalar infrastructur comput system model comput v n p februari diana marculescu anoop iyer applicationdriven processor design explor powerperform tradeoff analysi proceed ieeeacm intern confer computeraid design novemb san jose california kang mahmut kandemir narayanan vijaykrishnan mari jane irwin rajarathnam chandramouli studi energi trade off offload computationcompil javaen mobil devic ieee transact parallel distribut system v n p septemb lee shidhartha da valeria bertacco todd austin david blaauw trevor mudg circuitawar architectur simul proceed st annual confer design autom june san diego ca usa weip liao lei he power model reduct vliw processor compil oper system low power kluwer academ publish norwel ma victor zyuban unifi architectur level energyeffici metric proceed th acm great lake symposium vlsi april new york new york usa lui villa michael zhang krste asanovi dynam zero compress cach energi reduct proceed rd annual acmiee intern symposium microarchitectur p decemb monterey california unit state v delaluz m kandemir n vijaykrishnan m j irwin a sivasubramaniam i kolcu compilerdirect array interleav reduc energi multibank memori proceed confer asia south pacif design automationvlsi design p januari gianluca palermo cristina silvano vittorio zaccaria multiobject design space explor embed system journal embed comput v n p august ozgur celebican tajana simun rose vincent j mooney iii energi estim peripher devic embed system proceed th acm great lake symposium vlsi april boston ma usa trevor mudg power firstclass architectur design constraint comput v n p april k ananda vardhan y n srikant transit awar schedul increas continu idleperiod resourc unit proceed nd confer comput frontier may ischia itali yongxin zhu wengfai wong tefan andrei integr perform power model superscalar processor design proceed confer asia south pacif design autom januari shanghai china g chen m kandemir n vijaykrishnan m j irwin w wolf energi save compress embed java environ proceed tenth intern symposium hardwaresoftwar codesign may est park colorado junghi min hojung cha vason p srini dynam power manag dram use access physic address microprocessor microsystem v n p februari todd l cignetti kiril komarov carla schlatter elli energi estim tool palm g chen mahmut t kandemir narayanan vijaykrishnan mari jane irwin mario wolczko adapt garbag collect batteryoper environ proceed nd java virtual machin research technolog symposium p august i kadayif m kandemir m karakoy energi save strategi base adapt loop parallel proceed th confer design autom june new orlean louisiana usa s kim n vijaykrishnan m kandemir m j irwin energyeffici instruct cach use pagebas placement proceed intern confer compil architectur synthesi embed system novemb atlanta georgia usa mahmut kandemir n vijaykrishnan mari jane irwin compil optim low power system power awar comput kluwer academ publish norwel ma giovanni agosta gianluca palermo cristina silvano multiobject coexplor sourc code transform design space architectur lowpow embed system proceed acm symposium appli comput march nicosia cypru i kadayif m kandemir u sezer integ linear program base approach parallel applic onchip multiprocessor proceed th confer design autom june new orlean louisiana usa v delaluz a sivasubramaniam m kandemir n vijaykrishnan m j irwin schedulerbas dram energi manag proceed th confer design autom june new orlean louisiana usa ramon canal antonio gonzlez jame e smith low power pipelin use signific compress proceed rd annual acmiee intern symposium microarchitectur p decemb monterey california unit state i kadayif m kandemir tune insensor data filter reduc energi consumpt wireless sensor network proceed confer design autom test europ p februari russ joseph margaret martonosi runtim power estim high perform microprocessor proceed intern symposium low power electron design p august huntington beach california unit state o ozturk g chen m kandemir m karakoy cach miss cluster bank memori system proceed ieeeacm intern confer computeraid design novemb san jose california gilberto contrera margaret martonosi jinzhan peng roy ju gueiyuan lueh xtrem power simul intel xscale core acm sigplan notic v n juli mahmut kandemir j ramanujam a choudhari exploit share scratch pad memori space embed multiprocessor system proceed th confer design autom june new orlean louisiana usa min zhao bruce childer mari lou soffa predict impact optim embed system acm sigplan notic v n juli mat brorsson mikael collin adapt flexibl dictionari code compress embed applic proceed intern confer compil architectur synthesi embed system octob seoul korea peter grun nikil dutt alex nicolau apex access pattern base memori architectur explor proceed th intern symposium system synthesi septemb octob montral pq canada john s seng eric s tune dean m tullsen reduc power dynam critic path inform proceed th annual acmiee intern symposium microarchitectur decemb austin texa huiyang zhou mark c toburen eric rotenberg thoma m cont adapt mode control staticpowereffici cach design acm transact embed comput system tec v n p august d brook p bose v srinivasan m k gschwind p g emma m g rosenfield new methodolog earlystag microarchitecturelevel powerperform analysi microprocessor ibm journal research develop v n p septemb viji srinivasan david brook michael gschwind pradip bose victor zyuban philip n strenski philip g emma optim pipelin power perform proceed th annual acmiee intern symposium microarchitectur novemb istanbul turkey gilberto contrera margaret martonosi jinzhang peng gueiyuan lueh roy ju xtrem power perform simul intel xscale core design experi acm transact embed comput system tec v n februari lode nachtergael vivek tiwari nikil dutt system architecturelevel power reduct microprocessorbas commun multimedia applic proceed ieeeacm intern confer computeraid design novemb san jose california i kadayif m kandemir n vijaykrishnan m j irwin j ramanujam morphabl cach architectur potenti benefit acm sigplan notic v n p aug yang wayn wolf n vijaykrishnan d n serpano yuan xie power attack resist cryptosystem design dynam voltag frequenc switch approach proceed confer design autom test europ p march gill pokam olivi rochecoust andr seznec franoi bodin specul softwar manag datapathwidth energi optim acm sigplan notic v n juli i kadayif a sivasubramaniam m kandemir g kandiraju g chen gener physic address directli save instruct tlb energi proceed th annual acmiee intern symposium microarchitectur novemb istanbul turkey g chen r shetti m kandemir n vijaykrishnan m j irwin m wolczko tune garbag collect reduc memori system energi embed java environ acm transact embed comput system tec v n p novemb eduardo pinheiro ricardo bianchini enriqu v carrera taliv heath dynam cluster reconfigur power perform compil oper system low power kluwer academ publish norwel ma daniel folegnani antonio gonzlez energyeffect issu logic acm sigarch comput architectur new v n p may michael huang jose renau seungmoon yoo josep torrella framework dynam energi effici temperatur manag proceed rd annual acmiee intern symposium microarchitectur p decemb monterey california unit state i kadayif a sivasubramaniam m kandemir g kandiraju g chen optim instruct tlb energi use softwar hardwar techniqu acm transact design autom electron system toda v n p april j adam butt gurindar s sohi static power model architect proceed rd annual acmiee intern symposium microarchitectur p decemb monterey california unit state peter grun nikil dutt alex nicolau access patternbas memori connect architectur explor acm transact embed comput system tec v n p februari daniel folegnani antonio gonzlez energyeffect issu logic acm sigarch comput architectur new v n p may kathleen bayn chri collin eric fiterman brinda ganesh paul kohout christin smit tieb zhang bruce jacob perform energi consumpt three embed realtim oper system proceed intern confer compil architectur synthesi embed system novemb atlanta georgia usa jason flinn m satyanarayanan manag batteri lifetim energyawar adapt acm transact comput system toc v n p may n vijaykrishnan m kandemir s kim s tomar a sivasubramaniam m j irwin energi behavior java applic memori perspect proceed javatm virtual machin research technolog symposium javatm virtual machin research technolog symposium p april monterey california soonta kim n vijaykrishnan mahmut kandemir anand sivasubramaniam mari jane irwin partit instruct cach architectur energi effici acm transact embed comput system tec v n p may h saputra m kandemir n vijaykrishnan m j irwin j s hu ch hsu u kremer energyconsci compil base voltag scale acm sigplan notic v n juli nikil dutt alex nicolau hiroyuki tomiyama ashok halambi new direct compil technolog embed system embed tutori proceed confer asia south pacif design autom p januari yokohama japan kathleen bayn chri collin eric fiterman brinda ganesh paul kohout christin smit tieb zhang bruce jacob perform energi consumpt embed realtim oper system ieee transact comput v n p novemb victor delaluz mahmut kandemir n vijaykrishnan anand sivasubramaniam mari jane irwin hardwar softwar techniqu control dram power mode ieee transact comput v n p novemb victor de la luz ismail kadayif mahmut kandemir uger sezer access pattern restructur memori energi ieee transact parallel distribut system v n p april a parikh soonta kim m kandemir n vijaykrishnan m j irwin instruct schedul low power journal vlsi signal process system v n p may victor de la luz mahmut kandemir array regroup use compil dataintens embed applic ieee transact comput v n p januari ismail kadayif mahmut kandemir guilin chen ozcan ozturk mustafa karakoy ugur sezer optim arrayintens applic onchip multiprocessor ieee transact parallel distribut system v n p may pin zhou vivek pandey jagadeesan sundaresan anand raghuraman yuanyuan zhou sanjeev kumar dynam track page miss ratio curv memori manag acm sigop oper system review v n decemb i kadayif m kandemir g chen n vijaykrishnan m j irwin a sivasubramaniam compilerdirect highlevel energi estim optim acm transact embed comput system tec v n p novemb ning sudhanva gurumurthi anand sivasubramaniam narayanan vijaykrishnan mahmut kandemir mari jane irwin energyperform tradeoff spatial access method memoryresid data vldb journal intern journal larg data base v n p novemb