{"sha": "a50cfd52a6419578d6010b1a6e4301a308b68017", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTUwY2ZkNTJhNjQxOTU3OGQ2MDEwYjFhNmU0MzAxYTMwOGI2ODAxNw==", "commit": {"author": {"name": "Daniel Egger", "email": "degger@fhm.edu", "date": "2002-02-26T06:50:25Z"}, "committer": {"name": "Aldy Hernandez", "email": "aldyh@gcc.gnu.org", "date": "2002-02-26T06:50:25Z"}, "message": "rs6000.md: Swap define_insn attributes to fix incorrect generation of merge high...\n\n2002-02-26  Daniel Egger  <degger@fhm.edu>\n\n        * config/rs6000/rs6000.md: Swap define_insn attributes to\n        fix incorrect generation of merge high instructions instead\n        of merge low.\n\nFrom-SVN: r50047", "tree": {"sha": "ea4a44ac70ba485ebb4e13b7e3509da91478e1d0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ea4a44ac70ba485ebb4e13b7e3509da91478e1d0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a50cfd52a6419578d6010b1a6e4301a308b68017", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a50cfd52a6419578d6010b1a6e4301a308b68017", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a50cfd52a6419578d6010b1a6e4301a308b68017", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a50cfd52a6419578d6010b1a6e4301a308b68017/comments", "author": null, "committer": null, "parents": [{"sha": "b79972843324544cb1bf28ff7cd3a9d84baee3b1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b79972843324544cb1bf28ff7cd3a9d84baee3b1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b79972843324544cb1bf28ff7cd3a9d84baee3b1"}], "stats": {"total": 49, "additions": 28, "deletions": 21}, "files": [{"sha": "98b20742d729d35489ca5f44edc3040b8c117104", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a50cfd52a6419578d6010b1a6e4301a308b68017/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a50cfd52a6419578d6010b1a6e4301a308b68017/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a50cfd52a6419578d6010b1a6e4301a308b68017", "patch": "@@ -1,3 +1,9 @@\n+2002-02-26  Daniel Egger  <degger@fhm.edu>\n+\n+        * config/rs6000/rs6000.md: Swap define_insn attributes to\n+        fix incorrect generation of merge high instructions instead\n+        of merge low.\n+\n 2002-02-26  Aldy Hernandez  <aldyh@redhat.com>\n \n         * c-typeck.c (really_start_incremental_init): Use"}, {"sha": "1def589df2dec7c1e4f20c7138ad002143c040de", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 22, "deletions": 21, "changes": 43, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a50cfd52a6419578d6010b1a6e4301a308b68017/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a50cfd52a6419578d6010b1a6e4301a308b68017/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=a50cfd52a6419578d6010b1a6e4301a308b68017", "patch": "@@ -14551,22 +14551,23 @@\n (define_insn \"altivec_vmrglb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (vec_merge:V16QI (vec_select:V16QI (match_operand:V16QI 2 \"register_operand\" \"v\")\n-\t\t\t\t\t   (parallel [(const_int 8)\n-\t\t\t\t\t   \t      (const_int 9)\n-\t\t\t\t\t   \t      (const_int 10)\n-\t\t\t\t\t   \t      (const_int 11)\n-\t\t\t\t\t   \t      (const_int 12)\n-\t\t\t\t\t   \t      (const_int 13)\n-\t\t\t\t\t\t      (const_int 14)\n-\t\t\t\t\t\t      (const_int 15)\n-\t\t\t\t\t   \t      (const_int 0)\n+\t\t\t\t\t   \n+\t\t\t\t\t   (parallel [(const_int 0)\n \t\t\t\t\t   \t      (const_int 1)\n \t\t\t\t\t   \t      (const_int 2)\n \t\t\t\t\t   \t      (const_int 3)\n \t\t\t\t\t   \t      (const_int 4)\n \t\t\t\t\t   \t      (const_int 5)\n-\t\t\t\t\t   \t      (const_int 6)\n-\t\t\t\t\t\t      (const_int 7)]))\n+\t\t\t\t\t\t      (const_int 6)\n+\t\t\t\t\t\t      (const_int 7)\n+\t\t\t\t\t   \t      (const_int 8)\n+\t\t\t\t\t   \t      (const_int 9)\n+\t\t\t\t\t   \t      (const_int 10)\n+\t\t\t\t\t   \t      (const_int 11)\n+\t\t\t\t\t   \t      (const_int 12)\n+\t\t\t\t\t   \t      (const_int 13)\n+\t\t\t\t\t   \t      (const_int 14)\n+\t\t\t\t\t\t      (const_int 15)]))\n                       (match_operand:V16QI 1 \"register_operand\" \"v\")\n \t\t      (const_int 255)))]\n   \"TARGET_ALTIVEC\"\n@@ -14576,14 +14577,14 @@\n (define_insn \"altivec_vmrglh\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (vec_merge:V8HI (vec_select:V8HI (match_operand:V8HI 2 \"register_operand\" \"v\")\n-\t\t\t\t\t   (parallel [(const_int 4)\n-\t\t\t\t\t   \t      (const_int 5)\n-\t\t\t\t\t   \t      (const_int 6)\n-\t\t\t\t\t   \t      (const_int 7)\n-\t\t\t\t\t   \t      (const_int 0)\n+\t\t\t\t\t   (parallel [(const_int 0)\n \t\t\t\t\t   \t      (const_int 1)\n \t\t\t\t\t   \t      (const_int 2)\n-\t\t\t\t\t   \t      (const_int 3)]))\n+\t\t\t\t\t   \t      (const_int 3)\n+\t\t\t\t\t   \t      (const_int 4)\n+\t\t\t\t\t   \t      (const_int 5)\n+\t\t\t\t\t   \t      (const_int 6)\n+\t\t\t\t\t   \t      (const_int 7)]))\n                       (match_operand:V8HI 1 \"register_operand\" \"v\")\n \t\t      (const_int 15)))]\n   \"TARGET_ALTIVEC\"\n@@ -14593,10 +14594,10 @@\n (define_insn \"altivec_vmrglw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (vec_merge:V4SI (vec_select:V4SI (match_operand:V4SI 2 \"register_operand\" \"v\")\n-\t\t\t\t\t (parallel [(const_int 2)\n-\t\t\t\t\t \t    (const_int 3)\n-\t\t\t\t\t\t    (const_int 0)\n-\t\t\t\t\t\t    (const_int 1)]))\n+\t\t\t\t\t (parallel [(const_int 0)\n+\t\t\t\t\t \t    (const_int 1)\n+\t\t\t\t\t\t    (const_int 2)\n+\t\t\t\t\t\t    (const_int 3)]))\n                       (match_operand:V4SI 1 \"register_operand\" \"v\")\n \t\t      (const_int 12)))]\n   \"TARGET_ALTIVEC\""}]}