// Seed: 333881845
`define pp_6 0
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input tri1 id_3,
    output id_4,
    input id_5
);
  type_8(
      "", 1
  );
  assign id_0 = 1 | {id_1, id_3[1] !== id_2};
  always @(id_5 or negedge id_2);
  assign id_0 = 1;
endmodule
