$date
	Sun Oct 22 13:57:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module sum4_v2_tb $end
$var wire 1 ! test_c_out $end
$var wire 4 " test_S [3:0] $end
$var reg 4 # test_A [3:0] $end
$var reg 4 $ test_B [3:0] $end
$var reg 1 % test_c_in $end
$scope module mat $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % c_in $end
$var wire 1 ! c_out $end
$var wire 4 ( S [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
b0 $
b0 #
b0 "
0!
$end
#2000
b1 "
b1 (
1%
#4000
0%
b1 $
b1 '
#6000
b10 "
b10 (
1%
#8000
0%
b10 $
b10 '
#10000
b11 "
b11 (
1%
#12000
0%
b11 $
b11 '
#14000
b100 "
b100 (
1%
#16000
0%
b100 $
b100 '
#18000
b101 "
b101 (
1%
#20000
0%
b101 $
b101 '
#22000
b110 "
b110 (
1%
#24000
0%
b110 $
b110 '
#26000
b111 "
b111 (
1%
#28000
