<stg><name>karastuba_mul_templa.1</name>


<trans_list>

<trans id="177" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="13" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="15" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="17" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
:0  %lhs0_digits_data = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="lhs0_digits_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:1  %lhs1_digits_data = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="lhs1_digits_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:2  %rhs0_digits_data = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="rhs0_digits_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:3  %rhs1_digits_data = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="rhs1_digits_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4  %lhs0_tmp_digits_data = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="lhs0_tmp_digits_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:5  %lhs1_tmp_digits_data = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="lhs1_tmp_digits_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:6  %rhs0_tmp_digits_data = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="rhs0_tmp_digits_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:7  %rhs1_tmp_digits_data = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="rhs1_tmp_digits_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:8  %z0_digits_data = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="z0_digits_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9  %z2_digits_data = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="z2_digits_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:10  %cross_mul_digits_dat = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="cross_mul_digits_dat"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:11  %add2_digits_data = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="add2_digits_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:12  %z1_digits_data = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="z1_digits_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln246 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln246, label %.preheader4.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln246 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lhs_digits_data_addr = getelementptr [16 x i32]* %lhs_digits_data, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="lhs_digits_data_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
:2  %lhs_digits_data_load = load i32* %lhs_digits_data_addr, align 4

]]></Node>
<StgValue><ssdm name="lhs_digits_data_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
:2  %lhs_digits_data_load = load i32* %lhs_digits_data_addr, align 4

]]></Node>
<StgValue><ssdm name="lhs_digits_data_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %lhs0_tmp_digits_data_1 = getelementptr [8 x i32]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="lhs0_tmp_digits_data_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %lhs_digits_data_load, i32* %lhs0_tmp_digits_data_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %lhs0_digits_data_add = getelementptr [8 x i32]* %lhs0_digits_data, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="lhs0_digits_data_add"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store i32 %lhs_digits_data_load, i32* %lhs0_digits_data_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader4:0  %i1_0 = phi i4 [ %i_2, %3 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:1  %icmp_ln247 = icmp eq i4 %i1_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln247"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:3  %i_2 = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln247, label %.preheader3.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %xor_ln247 = xor i4 %i1_0, -8

]]></Node>
<StgValue><ssdm name="xor_ln247"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln247 = zext i4 %xor_ln247 to i64

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %lhs_digits_data_addr_1 = getelementptr [16 x i32]* %lhs_digits_data, i64 0, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="lhs_digits_data_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:3  %lhs_digits_data_load_1 = load i32* %lhs_digits_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lhs_digits_data_load_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:3  %lhs_digits_data_load_1 = load i32* %lhs_digits_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lhs_digits_data_load_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
:4  %zext_ln247_1 = zext i4 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln247_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %lhs1_tmp_digits_data_1 = getelementptr [8 x i32]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln247_1

]]></Node>
<StgValue><ssdm name="lhs1_tmp_digits_data_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store i32 %lhs_digits_data_load_1, i32* %lhs1_tmp_digits_data_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %lhs1_digits_data_add = getelementptr [8 x i32]* %lhs1_digits_data, i64 0, i64 %zext_ln247_1

]]></Node>
<StgValue><ssdm name="lhs1_digits_data_add"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:8  store i32 %lhs_digits_data_load_1, i32* %lhs1_digits_data_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0  %i2_0 = phi i4 [ %i_3, %4 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %icmp_ln248 = icmp eq i4 %i2_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %i_3 = add i4 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln248, label %.preheader2.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln248 = zext i4 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rhs_digits_data_addr = getelementptr [16 x i32]* %rhs_digits_data, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="rhs_digits_data_addr"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
:2  %rhs_digits_data_load = load i32* %rhs_digits_data_addr, align 4

]]></Node>
<StgValue><ssdm name="rhs_digits_data_load"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
:2  %rhs_digits_data_load = load i32* %rhs_digits_data_addr, align 4

]]></Node>
<StgValue><ssdm name="rhs_digits_data_load"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rhs0_tmp_digits_data_1 = getelementptr [8 x i32]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="rhs0_tmp_digits_data_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %rhs_digits_data_load, i32* %rhs0_tmp_digits_data_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %rhs0_digits_data_add = getelementptr [8 x i32]* %rhs0_digits_data, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="rhs0_digits_data_add"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store i32 %rhs_digits_data_load, i32* %rhs0_digits_data_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader2:0  %i3_0 = phi i4 [ %i_4, %5 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:1  %icmp_ln249 = icmp eq i4 %i3_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:3  %i_4 = add i4 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln249, label %._crit_edge, label %5

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %xor_ln249 = xor i4 %i3_0, -8

]]></Node>
<StgValue><ssdm name="xor_ln249"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln249 = zext i4 %xor_ln249 to i64

]]></Node>
<StgValue><ssdm name="zext_ln249"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %rhs_digits_data_addr_1 = getelementptr [16 x i32]* %rhs_digits_data, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="rhs_digits_data_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
:3  %rhs_digits_data_load_1 = load i32* %rhs_digits_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rhs_digits_data_load_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge:0  %res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 0, [8 x i32]* %lhs0_digits_data, i2 0, [8 x i32]* %rhs0_digits_data, [16 x i32]* %z0_digits_data)

]]></Node>
<StgValue><ssdm name="res_tmp_bits_write_a"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge:1  %res_tmp_bits_write_a_1 = call fastcc i4 @mul_I_O(i2 0, [8 x i32]* %lhs1_digits_data, i2 0, [8 x i32]* %rhs1_digits_data, [16 x i32]* %z2_digits_data)

]]></Node>
<StgValue><ssdm name="res_tmp_bits_write_a_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge:2  %cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa([8 x i32]* %lhs0_tmp_digits_data, [8 x i32]* %lhs1_tmp_digits_data, [8 x i32]* %rhs0_tmp_digits_data, [8 x i32]* %rhs1_tmp_digits_data, [16 x i32]* %cross_mul_digits_dat)

]]></Node>
<StgValue><ssdm name="cross_mul_tmp_bits"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
:3  %rhs_digits_data_load_1 = load i32* %rhs_digits_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rhs_digits_data_load_1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="4">
<![CDATA[
:4  %zext_ln249_1 = zext i4 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln249_1"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %rhs1_tmp_digits_data_1 = getelementptr [8 x i32]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln249_1

]]></Node>
<StgValue><ssdm name="rhs1_tmp_digits_data_1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store i32 %rhs_digits_data_load_1, i32* %rhs1_tmp_digits_data_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %rhs1_digits_data_add = getelementptr [8 x i32]* %rhs1_digits_data, i64 0, i64 %zext_ln249_1

]]></Node>
<StgValue><ssdm name="rhs1_digits_data_add"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:8  store i32 %rhs_digits_data_load_1, i32* %rhs1_digits_data_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge:0  %res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 0, [8 x i32]* %lhs0_digits_data, i2 0, [8 x i32]* %rhs0_digits_data, [16 x i32]* %z0_digits_data)

]]></Node>
<StgValue><ssdm name="res_tmp_bits_write_a"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge:1  %res_tmp_bits_write_a_1 = call fastcc i4 @mul_I_O(i2 0, [8 x i32]* %lhs1_digits_data, i2 0, [8 x i32]* %rhs1_digits_data, [16 x i32]* %z2_digits_data)

]]></Node>
<StgValue><ssdm name="res_tmp_bits_write_a_1"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
._crit_edge:2  %cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa([8 x i32]* %lhs0_tmp_digits_data, [8 x i32]* %lhs1_tmp_digits_data, [8 x i32]* %rhs0_tmp_digits_data, [8 x i32]* %rhs1_tmp_digits_data, [16 x i32]* %cross_mul_digits_dat)

]]></Node>
<StgValue><ssdm name="cross_mul_tmp_bits"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge:3  %zext_ln257 = zext i4 %cross_mul_tmp_bits to i5

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:4  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i:0  %tmp_0_i = phi i2 [ %trunc_ln, %hls_label_12 ], [ 0, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="tmp_0_i"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i:1  %i_0_i = phi i5 [ %i_5, %hls_label_12 ], [ 0, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:2  %icmp_ln51 = icmp eq i5 %i_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:4  %i_5 = add i5 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln51, label %"add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit", label %hls_label_12

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="5">
<![CDATA[
hls_label_12:3  %zext_ln56 = zext i5 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_12:4  %z0_digits_data_addr = getelementptr [16 x i32]* %z0_digits_data, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="z0_digits_data_addr"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="4">
<![CDATA[
hls_label_12:5  %z0_digits_data_load = load i32* %z0_digits_data_addr, align 4

]]></Node>
<StgValue><ssdm name="z0_digits_data_load"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_12:7  %z2_digits_data_addr = getelementptr [16 x i32]* %z2_digits_data, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="z2_digits_data_addr"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="4">
<![CDATA[
hls_label_12:8  %z2_digits_data_load = load i32* %z2_digits_data_addr, align 4

]]></Node>
<StgValue><ssdm name="z2_digits_data_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="4">
<![CDATA[
hls_label_12:5  %z0_digits_data_load = load i32* %z0_digits_data_addr, align 4

]]></Node>
<StgValue><ssdm name="z0_digits_data_load"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="33" op_0_bw="32">
<![CDATA[
hls_label_12:6  %zext_ln57 = zext i32 %z0_digits_data_load to i33

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="4">
<![CDATA[
hls_label_12:8  %z2_digits_data_load = load i32* %z2_digits_data_addr, align 4

]]></Node>
<StgValue><ssdm name="z2_digits_data_load"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="33" op_0_bw="32">
<![CDATA[
hls_label_12:9  %zext_ln56_1 = zext i32 %z2_digits_data_load to i33

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_12:11  %add_ln57 = add i33 %zext_ln57, %zext_ln56_1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="34" op_0_bw="2">
<![CDATA[
hls_label_12:0  %zext_ln51 = zext i2 %tmp_0_i to i34

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_12:1  %tmp_25_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_12:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="2">
<![CDATA[
hls_label_12:10  %zext_ln56_2 = zext i2 %tmp_0_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln56_2"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="34" op_0_bw="33">
<![CDATA[
hls_label_12:12  %zext_ln57_1 = zext i33 %add_ln57 to i34

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
hls_label_12:13  %tmp = add i34 %zext_ln57_1, %zext_ln51

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_12:14  %add_ln58_1 = add i32 %z2_digits_data_load, %zext_ln56_2

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_12:15  %add_ln58 = add i32 %add_ln58_1, %z0_digits_data_load

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_12:16  %add2_digits_data_add = getelementptr [16 x i32]* %add2_digits_data, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="add2_digits_data_add"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
hls_label_12:17  store i32 %add_ln58, i32* %add2_digits_data_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_12:18  %trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i34.i32.i32(i34 %tmp, i32 32, i32 33)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_12:19  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_25_i)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
hls_label_12:20  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="2">
<![CDATA[
add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:0  %zext_ln61 = zext i2 %tmp_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="4">
<![CDATA[
add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:1  %zext_ln61_1 = zext i4 %res_tmp_bits_write_a to i5

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="4">
<![CDATA[
add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:2  %zext_ln61_2 = zext i4 %res_tmp_bits_write_a_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln61_2"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:3  %add_ln61 = add i5 %zext_ln61_2, %zext_ln61_1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="5">
<![CDATA[
add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:4  %zext_ln61_3 = zext i5 %add_ln61 to i6

]]></Node>
<StgValue><ssdm name="zext_ln61_3"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:5  %add2_tmp_bits = add i6 %zext_ln61, %zext_ln61_3

]]></Node>
<StgValue><ssdm name="add2_tmp_bits"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="6">
<![CDATA[
add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:6  %zext_ln61_4 = zext i6 %add2_tmp_bits to i7

]]></Node>
<StgValue><ssdm name="zext_ln61_4"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:7  br label %.preheader.i3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader.i3:0  %needDown_0_i = phi i1 [ %tmp_5, %hls_label_13 ], [ false, %"add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit" ]

]]></Node>
<StgValue><ssdm name="needDown_0_i"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i3:1  %i_0_i2 = phi i5 [ %i_6, %hls_label_13 ], [ 0, %"add_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit" ]

]]></Node>
<StgValue><ssdm name="i_0_i2"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i3:2  %exitcond_i = icmp eq i5 %i_0_i2, -16

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i3:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i3:4  %i_6 = add i5 %i_0_i2, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i3:5  br i1 %exitcond_i, label %"sub_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit", label %hls_label_13

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="5">
<![CDATA[
hls_label_13:2  %zext_ln77 = zext i5 %i_0_i2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_13:3  %cross_mul_digits_dat_1 = getelementptr [16 x i32]* %cross_mul_digits_dat, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="cross_mul_digits_dat_1"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
hls_label_13:4  %cross_mul_digits_dat_2 = load i32* %cross_mul_digits_dat_1, align 4

]]></Node>
<StgValue><ssdm name="cross_mul_digits_dat_2"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_13:6  %add2_digits_data_add_1 = getelementptr [16 x i32]* %add2_digits_data, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="add2_digits_data_add_1"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="4">
<![CDATA[
hls_label_13:7  %add2_digits_data_loa = load i32* %add2_digits_data_add_1, align 4

]]></Node>
<StgValue><ssdm name="add2_digits_data_loa"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="153" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
hls_label_13:4  %cross_mul_digits_dat_2 = load i32* %cross_mul_digits_dat_1, align 4

]]></Node>
<StgValue><ssdm name="cross_mul_digits_dat_2"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="33" op_0_bw="32">
<![CDATA[
hls_label_13:5  %zext_ln77_1 = zext i32 %cross_mul_digits_dat_2 to i33

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="4">
<![CDATA[
hls_label_13:7  %add2_digits_data_loa = load i32* %add2_digits_data_add_1, align 4

]]></Node>
<StgValue><ssdm name="add2_digits_data_loa"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="33" op_0_bw="32">
<![CDATA[
hls_label_13:8  %zext_ln78 = zext i32 %add2_digits_data_loa to i33

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_13:9  %tmp_3 = sub i33 %zext_ln77_1, %zext_ln78

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_13:0  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_13:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln76"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
hls_label_13:10  %select_ln79 = select i1 %needDown_0_i, i33 -1, i33 0

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_13:11  %select_ln79_1 = select i1 %needDown_0_i, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="33">
<![CDATA[
hls_label_13:12  %trunc_ln79 = trunc i33 %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_13:13  %tmp_4 = add i33 %select_ln79, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_13:14  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_13:15  %add_ln84 = add i32 %trunc_ln79, %select_ln79_1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_13:16  %z1_digits_data_addr = getelementptr [16 x i32]* %z1_digits_data, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="z1_digits_data_addr"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
hls_label_13:17  store i32 %add_ln84, i32* %z1_digits_data_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_13:18  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_3_i)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
hls_label_13:19  br label %.preheader.i3

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="170" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
sub_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:0  %empty_21 = select i1 %needDown_0_i, i5 -1, i5 0

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
sub_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:1  %add_ln92 = add i5 %empty_21, %zext_ln257

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="5">
<![CDATA[
sub_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:2  %sext_ln92 = sext i5 %add_ln92 to i7

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
sub_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:3  %z1_tmp_bits = sub i7 %sext_ln92, %zext_ln61_4

]]></Node>
<StgValue><ssdm name="z1_tmp_bits"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="7" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="4" op_7_bw="4">
<![CDATA[
sub_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:4  call fastcc void @CAT_I_I_I_O([16 x i32]* %z0_digits_data, i7 %z1_tmp_bits, [16 x i32]* %z1_digits_data, [16 x i32]* %z2_digits_data, [32 x i32]* %res_digits_data)

]]></Node>
<StgValue><ssdm name="call_ln266"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="175" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="7" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="4" op_7_bw="4">
<![CDATA[
sub_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:4  call fastcc void @CAT_I_I_I_O([16 x i32]* %z0_digits_data, i7 %z1_tmp_bits, [16 x i32]* %z1_digits_data, [16 x i32]* %z2_digits_data, [32 x i32]* %res_digits_data)

]]></Node>
<StgValue><ssdm name="call_ln266"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0">
<![CDATA[
sub_I_O<Bignum<16, 32>, Bignum<16, 32> >.exit:5  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="218" name="lhs_digits_data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lhs_digits_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="219" name="rhs_digits_data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rhs_digits_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="220" name="res_digits_data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="res_digits_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="222" from="StgValue_221" to="lhs0_digits_data" fromId="221" toId="20">
</dataflow>
<dataflow id="223" from="StgValue_221" to="lhs1_digits_data" fromId="221" toId="21">
</dataflow>
<dataflow id="224" from="StgValue_221" to="rhs0_digits_data" fromId="221" toId="22">
</dataflow>
<dataflow id="225" from="StgValue_221" to="rhs1_digits_data" fromId="221" toId="23">
</dataflow>
<dataflow id="226" from="StgValue_221" to="lhs0_tmp_digits_data" fromId="221" toId="24">
</dataflow>
<dataflow id="227" from="StgValue_221" to="lhs1_tmp_digits_data" fromId="221" toId="25">
</dataflow>
<dataflow id="228" from="StgValue_221" to="rhs0_tmp_digits_data" fromId="221" toId="26">
</dataflow>
<dataflow id="229" from="StgValue_221" to="rhs1_tmp_digits_data" fromId="221" toId="27">
</dataflow>
<dataflow id="230" from="StgValue_221" to="z0_digits_data" fromId="221" toId="28">
</dataflow>
<dataflow id="231" from="StgValue_221" to="z2_digits_data" fromId="221" toId="29">
</dataflow>
<dataflow id="232" from="StgValue_221" to="cross_mul_digits_dat" fromId="221" toId="30">
</dataflow>
<dataflow id="233" from="StgValue_221" to="add2_digits_data" fromId="221" toId="31">
</dataflow>
<dataflow id="234" from="StgValue_221" to="z1_digits_data" fromId="221" toId="32">
</dataflow>
<dataflow id="236" from="StgValue_235" to="i_0" fromId="235" toId="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="br_ln246" to="i_0" fromId="33" toId="34">
</dataflow>
<dataflow id="238" from="i" to="i_0" fromId="37" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="br_ln246" to="i_0" fromId="48" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="240" from="i_0" to="icmp_ln246" fromId="34" toId="35">
</dataflow>
<dataflow id="242" from="StgValue_241" to="icmp_ln246" fromId="241" toId="35">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="243" toId="36">
</dataflow>
<dataflow id="246" from="StgValue_245" to="empty" fromId="245" toId="36">
</dataflow>
<dataflow id="247" from="StgValue_245" to="empty" fromId="245" toId="36">
</dataflow>
<dataflow id="248" from="StgValue_245" to="empty" fromId="245" toId="36">
</dataflow>
<dataflow id="249" from="i_0" to="i" fromId="34" toId="37">
</dataflow>
<dataflow id="251" from="StgValue_250" to="i" fromId="250" toId="37">
</dataflow>
<dataflow id="252" from="icmp_ln246" to="br_ln246" fromId="35" toId="38">
</dataflow>
<dataflow id="253" from="i_0" to="zext_ln246" fromId="34" toId="39">
</dataflow>
<dataflow id="254" from="lhs_digits_data" to="lhs_digits_data_addr" fromId="218" toId="40">
</dataflow>
<dataflow id="256" from="StgValue_255" to="lhs_digits_data_addr" fromId="255" toId="40">
</dataflow>
<dataflow id="257" from="zext_ln246" to="lhs_digits_data_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="258" from="lhs_digits_data_addr" to="lhs_digits_data_load" fromId="40" toId="41">
</dataflow>
<dataflow id="259" from="lhs_digits_data_addr" to="lhs_digits_data_load" fromId="40" toId="43">
</dataflow>
<dataflow id="260" from="lhs0_tmp_digits_data" to="lhs0_tmp_digits_data_1" fromId="24" toId="44">
</dataflow>
<dataflow id="261" from="StgValue_255" to="lhs0_tmp_digits_data_1" fromId="255" toId="44">
</dataflow>
<dataflow id="262" from="zext_ln246" to="lhs0_tmp_digits_data_1" fromId="39" toId="44">
</dataflow>
<dataflow id="263" from="lhs_digits_data_load" to="store_ln246" fromId="43" toId="45">
</dataflow>
<dataflow id="264" from="lhs0_tmp_digits_data_1" to="store_ln246" fromId="44" toId="45">
</dataflow>
<dataflow id="265" from="lhs0_digits_data" to="lhs0_digits_data_add" fromId="20" toId="46">
</dataflow>
<dataflow id="266" from="StgValue_255" to="lhs0_digits_data_add" fromId="255" toId="46">
</dataflow>
<dataflow id="267" from="zext_ln246" to="lhs0_digits_data_add" fromId="39" toId="46">
</dataflow>
<dataflow id="268" from="lhs_digits_data_load" to="store_ln246" fromId="43" toId="47">
</dataflow>
<dataflow id="269" from="lhs0_digits_data_add" to="store_ln246" fromId="46" toId="47">
</dataflow>
<dataflow id="270" from="i_2" to="i1_0" fromId="52" toId="49">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="br_ln247" to="i1_0" fromId="65" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="272" from="StgValue_235" to="i1_0" fromId="235" toId="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="273" from="br_ln247" to="i1_0" fromId="42" toId="49">
</dataflow>
<dataflow id="274" from="i1_0" to="icmp_ln247" fromId="49" toId="50">
</dataflow>
<dataflow id="275" from="StgValue_241" to="icmp_ln247" fromId="241" toId="50">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="243" toId="51">
</dataflow>
<dataflow id="277" from="StgValue_245" to="empty_14" fromId="245" toId="51">
</dataflow>
<dataflow id="278" from="StgValue_245" to="empty_14" fromId="245" toId="51">
</dataflow>
<dataflow id="279" from="StgValue_245" to="empty_14" fromId="245" toId="51">
</dataflow>
<dataflow id="280" from="i1_0" to="i_2" fromId="49" toId="52">
</dataflow>
<dataflow id="281" from="StgValue_250" to="i_2" fromId="250" toId="52">
</dataflow>
<dataflow id="282" from="icmp_ln247" to="br_ln247" fromId="50" toId="53">
</dataflow>
<dataflow id="283" from="i1_0" to="xor_ln247" fromId="49" toId="54">
</dataflow>
<dataflow id="284" from="StgValue_241" to="xor_ln247" fromId="241" toId="54">
</dataflow>
<dataflow id="285" from="xor_ln247" to="zext_ln247" fromId="54" toId="55">
</dataflow>
<dataflow id="286" from="lhs_digits_data" to="lhs_digits_data_addr_1" fromId="218" toId="56">
</dataflow>
<dataflow id="287" from="StgValue_255" to="lhs_digits_data_addr_1" fromId="255" toId="56">
</dataflow>
<dataflow id="288" from="zext_ln247" to="lhs_digits_data_addr_1" fromId="55" toId="56">
</dataflow>
<dataflow id="289" from="lhs_digits_data_addr_1" to="lhs_digits_data_load_1" fromId="56" toId="57">
</dataflow>
<dataflow id="290" from="lhs_digits_data_addr_1" to="lhs_digits_data_load_1" fromId="56" toId="59">
</dataflow>
<dataflow id="291" from="i1_0" to="zext_ln247_1" fromId="49" toId="60">
</dataflow>
<dataflow id="292" from="lhs1_tmp_digits_data" to="lhs1_tmp_digits_data_1" fromId="25" toId="61">
</dataflow>
<dataflow id="293" from="StgValue_255" to="lhs1_tmp_digits_data_1" fromId="255" toId="61">
</dataflow>
<dataflow id="294" from="zext_ln247_1" to="lhs1_tmp_digits_data_1" fromId="60" toId="61">
</dataflow>
<dataflow id="295" from="lhs_digits_data_load_1" to="store_ln247" fromId="59" toId="62">
</dataflow>
<dataflow id="296" from="lhs1_tmp_digits_data_1" to="store_ln247" fromId="61" toId="62">
</dataflow>
<dataflow id="297" from="lhs1_digits_data" to="lhs1_digits_data_add" fromId="21" toId="63">
</dataflow>
<dataflow id="298" from="StgValue_255" to="lhs1_digits_data_add" fromId="255" toId="63">
</dataflow>
<dataflow id="299" from="zext_ln247_1" to="lhs1_digits_data_add" fromId="60" toId="63">
</dataflow>
<dataflow id="300" from="lhs_digits_data_load_1" to="store_ln247" fromId="59" toId="64">
</dataflow>
<dataflow id="301" from="lhs1_digits_data_add" to="store_ln247" fromId="63" toId="64">
</dataflow>
<dataflow id="302" from="i_3" to="i2_0" fromId="69" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="303" from="br_ln248" to="i2_0" fromId="80" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="304" from="StgValue_235" to="i2_0" fromId="235" toId="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln247" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="305" from="br_ln248" to="i2_0" fromId="58" toId="66">
</dataflow>
<dataflow id="306" from="i2_0" to="icmp_ln248" fromId="66" toId="67">
</dataflow>
<dataflow id="307" from="StgValue_241" to="icmp_ln248" fromId="241" toId="67">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="243" toId="68">
</dataflow>
<dataflow id="309" from="StgValue_245" to="empty_15" fromId="245" toId="68">
</dataflow>
<dataflow id="310" from="StgValue_245" to="empty_15" fromId="245" toId="68">
</dataflow>
<dataflow id="311" from="StgValue_245" to="empty_15" fromId="245" toId="68">
</dataflow>
<dataflow id="312" from="i2_0" to="i_3" fromId="66" toId="69">
</dataflow>
<dataflow id="313" from="StgValue_250" to="i_3" fromId="250" toId="69">
</dataflow>
<dataflow id="314" from="icmp_ln248" to="br_ln248" fromId="67" toId="70">
</dataflow>
<dataflow id="315" from="i2_0" to="zext_ln248" fromId="66" toId="71">
</dataflow>
<dataflow id="316" from="rhs_digits_data" to="rhs_digits_data_addr" fromId="219" toId="72">
</dataflow>
<dataflow id="317" from="StgValue_255" to="rhs_digits_data_addr" fromId="255" toId="72">
</dataflow>
<dataflow id="318" from="zext_ln248" to="rhs_digits_data_addr" fromId="71" toId="72">
</dataflow>
<dataflow id="319" from="rhs_digits_data_addr" to="rhs_digits_data_load" fromId="72" toId="73">
</dataflow>
<dataflow id="320" from="rhs_digits_data_addr" to="rhs_digits_data_load" fromId="72" toId="75">
</dataflow>
<dataflow id="321" from="rhs0_tmp_digits_data" to="rhs0_tmp_digits_data_1" fromId="26" toId="76">
</dataflow>
<dataflow id="322" from="StgValue_255" to="rhs0_tmp_digits_data_1" fromId="255" toId="76">
</dataflow>
<dataflow id="323" from="zext_ln248" to="rhs0_tmp_digits_data_1" fromId="71" toId="76">
</dataflow>
<dataflow id="324" from="rhs_digits_data_load" to="store_ln248" fromId="75" toId="77">
</dataflow>
<dataflow id="325" from="rhs0_tmp_digits_data_1" to="store_ln248" fromId="76" toId="77">
</dataflow>
<dataflow id="326" from="rhs0_digits_data" to="rhs0_digits_data_add" fromId="22" toId="78">
</dataflow>
<dataflow id="327" from="StgValue_255" to="rhs0_digits_data_add" fromId="255" toId="78">
</dataflow>
<dataflow id="328" from="zext_ln248" to="rhs0_digits_data_add" fromId="71" toId="78">
</dataflow>
<dataflow id="329" from="rhs_digits_data_load" to="store_ln248" fromId="75" toId="79">
</dataflow>
<dataflow id="330" from="rhs0_digits_data_add" to="store_ln248" fromId="78" toId="79">
</dataflow>
<dataflow id="331" from="i_4" to="i3_0" fromId="84" toId="81">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="332" from="br_ln249" to="i3_0" fromId="99" toId="81">
<BackEdge/>
</dataflow>
<dataflow id="333" from="StgValue_235" to="i3_0" fromId="235" toId="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="334" from="br_ln249" to="i3_0" fromId="74" toId="81">
</dataflow>
<dataflow id="335" from="i3_0" to="icmp_ln249" fromId="81" toId="82">
</dataflow>
<dataflow id="336" from="StgValue_241" to="icmp_ln249" fromId="241" toId="82">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="243" toId="83">
</dataflow>
<dataflow id="338" from="StgValue_245" to="empty_16" fromId="245" toId="83">
</dataflow>
<dataflow id="339" from="StgValue_245" to="empty_16" fromId="245" toId="83">
</dataflow>
<dataflow id="340" from="StgValue_245" to="empty_16" fromId="245" toId="83">
</dataflow>
<dataflow id="341" from="i3_0" to="i_4" fromId="81" toId="84">
</dataflow>
<dataflow id="342" from="StgValue_250" to="i_4" fromId="250" toId="84">
</dataflow>
<dataflow id="343" from="icmp_ln249" to="br_ln249" fromId="82" toId="85">
</dataflow>
<dataflow id="344" from="i3_0" to="xor_ln249" fromId="81" toId="86">
</dataflow>
<dataflow id="345" from="StgValue_241" to="xor_ln249" fromId="241" toId="86">
</dataflow>
<dataflow id="346" from="xor_ln249" to="zext_ln249" fromId="86" toId="87">
</dataflow>
<dataflow id="347" from="rhs_digits_data" to="rhs_digits_data_addr_1" fromId="219" toId="88">
</dataflow>
<dataflow id="348" from="StgValue_255" to="rhs_digits_data_addr_1" fromId="255" toId="88">
</dataflow>
<dataflow id="349" from="zext_ln249" to="rhs_digits_data_addr_1" fromId="87" toId="88">
</dataflow>
<dataflow id="350" from="rhs_digits_data_addr_1" to="rhs_digits_data_load_1" fromId="88" toId="89">
</dataflow>
<dataflow id="352" from="mul_I_O" to="res_tmp_bits_write_a" fromId="351" toId="90">
</dataflow>
<dataflow id="354" from="StgValue_353" to="res_tmp_bits_write_a" fromId="353" toId="90">
</dataflow>
<dataflow id="355" from="lhs0_digits_data" to="res_tmp_bits_write_a" fromId="20" toId="90">
</dataflow>
<dataflow id="356" from="StgValue_353" to="res_tmp_bits_write_a" fromId="353" toId="90">
</dataflow>
<dataflow id="357" from="rhs0_digits_data" to="res_tmp_bits_write_a" fromId="22" toId="90">
</dataflow>
<dataflow id="358" from="z0_digits_data" to="res_tmp_bits_write_a" fromId="28" toId="90">
</dataflow>
<dataflow id="359" from="mul_I_O" to="res_tmp_bits_write_a_1" fromId="351" toId="91">
</dataflow>
<dataflow id="360" from="StgValue_353" to="res_tmp_bits_write_a_1" fromId="353" toId="91">
</dataflow>
<dataflow id="361" from="lhs1_digits_data" to="res_tmp_bits_write_a_1" fromId="21" toId="91">
</dataflow>
<dataflow id="362" from="StgValue_353" to="res_tmp_bits_write_a_1" fromId="353" toId="91">
</dataflow>
<dataflow id="363" from="rhs1_digits_data" to="res_tmp_bits_write_a_1" fromId="23" toId="91">
</dataflow>
<dataflow id="364" from="z2_digits_data" to="res_tmp_bits_write_a_1" fromId="29" toId="91">
</dataflow>
<dataflow id="366" from="karastuba_mul_templa" to="cross_mul_tmp_bits" fromId="365" toId="92">
</dataflow>
<dataflow id="367" from="lhs0_tmp_digits_data" to="cross_mul_tmp_bits" fromId="24" toId="92">
</dataflow>
<dataflow id="368" from="lhs1_tmp_digits_data" to="cross_mul_tmp_bits" fromId="25" toId="92">
</dataflow>
<dataflow id="369" from="rhs0_tmp_digits_data" to="cross_mul_tmp_bits" fromId="26" toId="92">
</dataflow>
<dataflow id="370" from="rhs1_tmp_digits_data" to="cross_mul_tmp_bits" fromId="27" toId="92">
</dataflow>
<dataflow id="371" from="cross_mul_digits_dat" to="cross_mul_tmp_bits" fromId="30" toId="92">
</dataflow>
<dataflow id="372" from="rhs_digits_data_addr_1" to="rhs_digits_data_load_1" fromId="88" toId="93">
</dataflow>
<dataflow id="373" from="i3_0" to="zext_ln249_1" fromId="81" toId="94">
</dataflow>
<dataflow id="374" from="rhs1_tmp_digits_data" to="rhs1_tmp_digits_data_1" fromId="27" toId="95">
</dataflow>
<dataflow id="375" from="StgValue_255" to="rhs1_tmp_digits_data_1" fromId="255" toId="95">
</dataflow>
<dataflow id="376" from="zext_ln249_1" to="rhs1_tmp_digits_data_1" fromId="94" toId="95">
</dataflow>
<dataflow id="377" from="rhs_digits_data_load_1" to="store_ln249" fromId="93" toId="96">
</dataflow>
<dataflow id="378" from="rhs1_tmp_digits_data_1" to="store_ln249" fromId="95" toId="96">
</dataflow>
<dataflow id="379" from="rhs1_digits_data" to="rhs1_digits_data_add" fromId="23" toId="97">
</dataflow>
<dataflow id="380" from="StgValue_255" to="rhs1_digits_data_add" fromId="255" toId="97">
</dataflow>
<dataflow id="381" from="zext_ln249_1" to="rhs1_digits_data_add" fromId="94" toId="97">
</dataflow>
<dataflow id="382" from="rhs_digits_data_load_1" to="store_ln249" fromId="93" toId="98">
</dataflow>
<dataflow id="383" from="rhs1_digits_data_add" to="store_ln249" fromId="97" toId="98">
</dataflow>
<dataflow id="384" from="mul_I_O" to="res_tmp_bits_write_a" fromId="351" toId="100">
</dataflow>
<dataflow id="385" from="StgValue_353" to="res_tmp_bits_write_a" fromId="353" toId="100">
</dataflow>
<dataflow id="386" from="lhs0_digits_data" to="res_tmp_bits_write_a" fromId="20" toId="100">
</dataflow>
<dataflow id="387" from="StgValue_353" to="res_tmp_bits_write_a" fromId="353" toId="100">
</dataflow>
<dataflow id="388" from="rhs0_digits_data" to="res_tmp_bits_write_a" fromId="22" toId="100">
</dataflow>
<dataflow id="389" from="z0_digits_data" to="res_tmp_bits_write_a" fromId="28" toId="100">
</dataflow>
<dataflow id="390" from="mul_I_O" to="res_tmp_bits_write_a_1" fromId="351" toId="101">
</dataflow>
<dataflow id="391" from="StgValue_353" to="res_tmp_bits_write_a_1" fromId="353" toId="101">
</dataflow>
<dataflow id="392" from="lhs1_digits_data" to="res_tmp_bits_write_a_1" fromId="21" toId="101">
</dataflow>
<dataflow id="393" from="StgValue_353" to="res_tmp_bits_write_a_1" fromId="353" toId="101">
</dataflow>
<dataflow id="394" from="rhs1_digits_data" to="res_tmp_bits_write_a_1" fromId="23" toId="101">
</dataflow>
<dataflow id="395" from="z2_digits_data" to="res_tmp_bits_write_a_1" fromId="29" toId="101">
</dataflow>
<dataflow id="396" from="karastuba_mul_templa" to="cross_mul_tmp_bits" fromId="365" toId="102">
</dataflow>
<dataflow id="397" from="lhs0_tmp_digits_data" to="cross_mul_tmp_bits" fromId="24" toId="102">
</dataflow>
<dataflow id="398" from="lhs1_tmp_digits_data" to="cross_mul_tmp_bits" fromId="25" toId="102">
</dataflow>
<dataflow id="399" from="rhs0_tmp_digits_data" to="cross_mul_tmp_bits" fromId="26" toId="102">
</dataflow>
<dataflow id="400" from="rhs1_tmp_digits_data" to="cross_mul_tmp_bits" fromId="27" toId="102">
</dataflow>
<dataflow id="401" from="cross_mul_digits_dat" to="cross_mul_tmp_bits" fromId="30" toId="102">
</dataflow>
<dataflow id="402" from="cross_mul_tmp_bits" to="zext_ln257" fromId="102" toId="103">
</dataflow>
<dataflow id="403" from="trunc_ln" to="tmp_0_i" fromId="131" toId="105">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="404" from="br_ln51" to="tmp_0_i" fromId="133" toId="105">
<BackEdge/>
</dataflow>
<dataflow id="405" from="StgValue_353" to="tmp_0_i" fromId="353" toId="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="406" from="br_ln51" to="tmp_0_i" fromId="104" toId="105">
</dataflow>
<dataflow id="407" from="i_5" to="i_0_i" fromId="109" toId="106">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="408" from="br_ln51" to="i_0_i" fromId="133" toId="106">
<BackEdge/>
</dataflow>
<dataflow id="410" from="StgValue_409" to="i_0_i" fromId="409" toId="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="411" from="br_ln51" to="i_0_i" fromId="104" toId="106">
</dataflow>
<dataflow id="412" from="i_0_i" to="icmp_ln51" fromId="106" toId="107">
</dataflow>
<dataflow id="414" from="StgValue_413" to="icmp_ln51" fromId="413" toId="107">
</dataflow>
<dataflow id="415" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="243" toId="108">
</dataflow>
<dataflow id="417" from="StgValue_416" to="empty_17" fromId="416" toId="108">
</dataflow>
<dataflow id="418" from="StgValue_416" to="empty_17" fromId="416" toId="108">
</dataflow>
<dataflow id="419" from="StgValue_416" to="empty_17" fromId="416" toId="108">
</dataflow>
<dataflow id="420" from="i_0_i" to="i_5" fromId="106" toId="109">
</dataflow>
<dataflow id="422" from="StgValue_421" to="i_5" fromId="421" toId="109">
</dataflow>
<dataflow id="423" from="icmp_ln51" to="br_ln51" fromId="107" toId="110">
</dataflow>
<dataflow id="424" from="i_0_i" to="zext_ln56" fromId="106" toId="111">
</dataflow>
<dataflow id="425" from="z0_digits_data" to="z0_digits_data_addr" fromId="28" toId="112">
</dataflow>
<dataflow id="426" from="StgValue_255" to="z0_digits_data_addr" fromId="255" toId="112">
</dataflow>
<dataflow id="427" from="zext_ln56" to="z0_digits_data_addr" fromId="111" toId="112">
</dataflow>
<dataflow id="428" from="z0_digits_data_addr" to="z0_digits_data_load" fromId="112" toId="113">
</dataflow>
<dataflow id="429" from="z2_digits_data" to="z2_digits_data_addr" fromId="29" toId="114">
</dataflow>
<dataflow id="430" from="StgValue_255" to="z2_digits_data_addr" fromId="255" toId="114">
</dataflow>
<dataflow id="431" from="zext_ln56" to="z2_digits_data_addr" fromId="111" toId="114">
</dataflow>
<dataflow id="432" from="z2_digits_data_addr" to="z2_digits_data_load" fromId="114" toId="115">
</dataflow>
<dataflow id="433" from="z0_digits_data_addr" to="z0_digits_data_load" fromId="112" toId="116">
</dataflow>
<dataflow id="434" from="z0_digits_data_load" to="zext_ln57" fromId="116" toId="117">
</dataflow>
<dataflow id="435" from="z2_digits_data_addr" to="z2_digits_data_load" fromId="114" toId="118">
</dataflow>
<dataflow id="436" from="z2_digits_data_load" to="zext_ln56_1" fromId="118" toId="119">
</dataflow>
<dataflow id="437" from="zext_ln57" to="add_ln57" fromId="117" toId="120">
</dataflow>
<dataflow id="438" from="zext_ln56_1" to="add_ln57" fromId="119" toId="120">
</dataflow>
<dataflow id="439" from="tmp_0_i" to="zext_ln51" fromId="105" toId="121">
</dataflow>
<dataflow id="441" from="_ssdm_op_SpecRegionBegin" to="tmp_25_i" fromId="440" toId="122">
</dataflow>
<dataflow id="443" from="p_str21" to="tmp_25_i" fromId="442" toId="122">
</dataflow>
<dataflow id="445" from="_ssdm_op_SpecPipeline" to="specpipeline_ln53" fromId="444" toId="123">
</dataflow>
<dataflow id="447" from="StgValue_446" to="specpipeline_ln53" fromId="446" toId="123">
</dataflow>
<dataflow id="449" from="StgValue_448" to="specpipeline_ln53" fromId="448" toId="123">
</dataflow>
<dataflow id="450" from="StgValue_448" to="specpipeline_ln53" fromId="448" toId="123">
</dataflow>
<dataflow id="452" from="StgValue_451" to="specpipeline_ln53" fromId="451" toId="123">
</dataflow>
<dataflow id="454" from="p_str1" to="specpipeline_ln53" fromId="453" toId="123">
</dataflow>
<dataflow id="455" from="tmp_0_i" to="zext_ln56_2" fromId="105" toId="124">
</dataflow>
<dataflow id="456" from="add_ln57" to="zext_ln57_1" fromId="120" toId="125">
</dataflow>
<dataflow id="457" from="zext_ln57_1" to="tmp" fromId="125" toId="126">
</dataflow>
<dataflow id="458" from="zext_ln51" to="tmp" fromId="121" toId="126">
</dataflow>
<dataflow id="459" from="z2_digits_data_load" to="add_ln58_1" fromId="118" toId="127">
</dataflow>
<dataflow id="460" from="zext_ln56_2" to="add_ln58_1" fromId="124" toId="127">
</dataflow>
<dataflow id="461" from="add_ln58_1" to="add_ln58" fromId="127" toId="128">
</dataflow>
<dataflow id="462" from="z0_digits_data_load" to="add_ln58" fromId="116" toId="128">
</dataflow>
<dataflow id="463" from="add2_digits_data" to="add2_digits_data_add" fromId="31" toId="129">
</dataflow>
<dataflow id="464" from="StgValue_255" to="add2_digits_data_add" fromId="255" toId="129">
</dataflow>
<dataflow id="465" from="zext_ln56" to="add2_digits_data_add" fromId="111" toId="129">
</dataflow>
<dataflow id="466" from="add_ln58" to="store_ln58" fromId="128" toId="130">
</dataflow>
<dataflow id="467" from="add2_digits_data_add" to="store_ln58" fromId="129" toId="130">
</dataflow>
<dataflow id="469" from="_ssdm_op_PartSelect.i2.i34.i32.i32" to="trunc_ln" fromId="468" toId="131">
</dataflow>
<dataflow id="470" from="tmp" to="trunc_ln" fromId="126" toId="131">
</dataflow>
<dataflow id="472" from="StgValue_471" to="trunc_ln" fromId="471" toId="131">
</dataflow>
<dataflow id="474" from="StgValue_473" to="trunc_ln" fromId="473" toId="131">
</dataflow>
<dataflow id="476" from="_ssdm_op_SpecRegionEnd" to="empty_18" fromId="475" toId="132">
</dataflow>
<dataflow id="477" from="p_str21" to="empty_18" fromId="442" toId="132">
</dataflow>
<dataflow id="478" from="tmp_25_i" to="empty_18" fromId="122" toId="132">
</dataflow>
<dataflow id="479" from="tmp_0_i" to="zext_ln61" fromId="105" toId="134">
</dataflow>
<dataflow id="480" from="res_tmp_bits_write_a" to="zext_ln61_1" fromId="100" toId="135">
</dataflow>
<dataflow id="481" from="res_tmp_bits_write_a_1" to="zext_ln61_2" fromId="101" toId="136">
</dataflow>
<dataflow id="482" from="zext_ln61_2" to="add_ln61" fromId="136" toId="137">
</dataflow>
<dataflow id="483" from="zext_ln61_1" to="add_ln61" fromId="135" toId="137">
</dataflow>
<dataflow id="484" from="add_ln61" to="zext_ln61_3" fromId="137" toId="138">
</dataflow>
<dataflow id="485" from="zext_ln61" to="add2_tmp_bits" fromId="134" toId="139">
</dataflow>
<dataflow id="486" from="zext_ln61_3" to="add2_tmp_bits" fromId="138" toId="139">
</dataflow>
<dataflow id="487" from="add2_tmp_bits" to="zext_ln61_4" fromId="139" toId="140">
</dataflow>
<dataflow id="488" from="tmp_5" to="needDown_0_i" fromId="164" toId="142">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="489" from="br_ln74" to="needDown_0_i" fromId="169" toId="142">
<BackEdge/>
</dataflow>
<dataflow id="491" from="StgValue_490" to="needDown_0_i" fromId="490" toId="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="492" from="br_ln0" to="needDown_0_i" fromId="141" toId="142">
</dataflow>
<dataflow id="493" from="i_6" to="i_0_i2" fromId="146" toId="143">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="494" from="br_ln74" to="i_0_i2" fromId="169" toId="143">
<BackEdge/>
</dataflow>
<dataflow id="495" from="StgValue_409" to="i_0_i2" fromId="409" toId="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="496" from="br_ln0" to="i_0_i2" fromId="141" toId="143">
</dataflow>
<dataflow id="497" from="i_0_i2" to="exitcond_i" fromId="143" toId="144">
</dataflow>
<dataflow id="498" from="StgValue_413" to="exitcond_i" fromId="413" toId="144">
</dataflow>
<dataflow id="499" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="243" toId="145">
</dataflow>
<dataflow id="500" from="StgValue_416" to="empty_19" fromId="416" toId="145">
</dataflow>
<dataflow id="501" from="StgValue_416" to="empty_19" fromId="416" toId="145">
</dataflow>
<dataflow id="502" from="StgValue_416" to="empty_19" fromId="416" toId="145">
</dataflow>
<dataflow id="503" from="i_0_i2" to="i_6" fromId="143" toId="146">
</dataflow>
<dataflow id="504" from="StgValue_421" to="i_6" fromId="421" toId="146">
</dataflow>
<dataflow id="505" from="exitcond_i" to="br_ln74" fromId="144" toId="147">
</dataflow>
<dataflow id="506" from="i_0_i2" to="zext_ln77" fromId="143" toId="148">
</dataflow>
<dataflow id="507" from="cross_mul_digits_dat" to="cross_mul_digits_dat_1" fromId="30" toId="149">
</dataflow>
<dataflow id="508" from="StgValue_255" to="cross_mul_digits_dat_1" fromId="255" toId="149">
</dataflow>
<dataflow id="509" from="zext_ln77" to="cross_mul_digits_dat_1" fromId="148" toId="149">
</dataflow>
<dataflow id="510" from="cross_mul_digits_dat_1" to="cross_mul_digits_dat_2" fromId="149" toId="150">
</dataflow>
<dataflow id="511" from="add2_digits_data" to="add2_digits_data_add_1" fromId="31" toId="151">
</dataflow>
<dataflow id="512" from="StgValue_255" to="add2_digits_data_add_1" fromId="255" toId="151">
</dataflow>
<dataflow id="513" from="zext_ln77" to="add2_digits_data_add_1" fromId="148" toId="151">
</dataflow>
<dataflow id="514" from="add2_digits_data_add_1" to="add2_digits_data_loa" fromId="151" toId="152">
</dataflow>
<dataflow id="515" from="cross_mul_digits_dat_1" to="cross_mul_digits_dat_2" fromId="149" toId="153">
</dataflow>
<dataflow id="516" from="cross_mul_digits_dat_2" to="zext_ln77_1" fromId="153" toId="154">
</dataflow>
<dataflow id="517" from="add2_digits_data_add_1" to="add2_digits_data_loa" fromId="151" toId="155">
</dataflow>
<dataflow id="518" from="add2_digits_data_loa" to="zext_ln78" fromId="155" toId="156">
</dataflow>
<dataflow id="519" from="zext_ln77_1" to="tmp_3" fromId="154" toId="157">
</dataflow>
<dataflow id="520" from="zext_ln78" to="tmp_3" fromId="156" toId="157">
</dataflow>
<dataflow id="521" from="_ssdm_op_SpecRegionBegin" to="tmp_3_i" fromId="440" toId="158">
</dataflow>
<dataflow id="523" from="p_str20" to="tmp_3_i" fromId="522" toId="158">
</dataflow>
<dataflow id="524" from="_ssdm_op_SpecPipeline" to="specpipeline_ln76" fromId="444" toId="159">
</dataflow>
<dataflow id="525" from="StgValue_446" to="specpipeline_ln76" fromId="446" toId="159">
</dataflow>
<dataflow id="526" from="StgValue_448" to="specpipeline_ln76" fromId="448" toId="159">
</dataflow>
<dataflow id="527" from="StgValue_448" to="specpipeline_ln76" fromId="448" toId="159">
</dataflow>
<dataflow id="528" from="StgValue_451" to="specpipeline_ln76" fromId="451" toId="159">
</dataflow>
<dataflow id="529" from="p_str1" to="specpipeline_ln76" fromId="453" toId="159">
</dataflow>
<dataflow id="530" from="needDown_0_i" to="select_ln79" fromId="142" toId="160">
</dataflow>
<dataflow id="532" from="StgValue_531" to="select_ln79" fromId="531" toId="160">
</dataflow>
<dataflow id="534" from="StgValue_533" to="select_ln79" fromId="533" toId="160">
</dataflow>
<dataflow id="535" from="needDown_0_i" to="select_ln79_1" fromId="142" toId="161">
</dataflow>
<dataflow id="536" from="StgValue_446" to="select_ln79_1" fromId="446" toId="161">
</dataflow>
<dataflow id="537" from="StgValue_451" to="select_ln79_1" fromId="451" toId="161">
</dataflow>
<dataflow id="538" from="tmp_3" to="trunc_ln79" fromId="157" toId="162">
</dataflow>
<dataflow id="539" from="select_ln79" to="tmp_4" fromId="160" toId="163">
</dataflow>
<dataflow id="540" from="tmp_3" to="tmp_4" fromId="157" toId="163">
</dataflow>
<dataflow id="542" from="_ssdm_op_BitSelect.i1.i33.i32" to="tmp_5" fromId="541" toId="164">
</dataflow>
<dataflow id="543" from="tmp_4" to="tmp_5" fromId="163" toId="164">
</dataflow>
<dataflow id="544" from="StgValue_471" to="tmp_5" fromId="471" toId="164">
</dataflow>
<dataflow id="545" from="trunc_ln79" to="add_ln84" fromId="162" toId="165">
</dataflow>
<dataflow id="546" from="select_ln79_1" to="add_ln84" fromId="161" toId="165">
</dataflow>
<dataflow id="547" from="z1_digits_data" to="z1_digits_data_addr" fromId="32" toId="166">
</dataflow>
<dataflow id="548" from="StgValue_255" to="z1_digits_data_addr" fromId="255" toId="166">
</dataflow>
<dataflow id="549" from="zext_ln77" to="z1_digits_data_addr" fromId="148" toId="166">
</dataflow>
<dataflow id="550" from="add_ln84" to="store_ln85" fromId="165" toId="167">
</dataflow>
<dataflow id="551" from="z1_digits_data_addr" to="store_ln85" fromId="166" toId="167">
</dataflow>
<dataflow id="552" from="_ssdm_op_SpecRegionEnd" to="empty_20" fromId="475" toId="168">
</dataflow>
<dataflow id="553" from="p_str20" to="empty_20" fromId="522" toId="168">
</dataflow>
<dataflow id="554" from="tmp_3_i" to="empty_20" fromId="158" toId="168">
</dataflow>
<dataflow id="555" from="needDown_0_i" to="empty_21" fromId="142" toId="170">
</dataflow>
<dataflow id="557" from="StgValue_556" to="empty_21" fromId="556" toId="170">
</dataflow>
<dataflow id="558" from="StgValue_409" to="empty_21" fromId="409" toId="170">
</dataflow>
<dataflow id="559" from="empty_21" to="add_ln92" fromId="170" toId="171">
</dataflow>
<dataflow id="560" from="zext_ln257" to="add_ln92" fromId="103" toId="171">
</dataflow>
<dataflow id="561" from="add_ln92" to="sext_ln92" fromId="171" toId="172">
</dataflow>
<dataflow id="562" from="sext_ln92" to="z1_tmp_bits" fromId="172" toId="173">
</dataflow>
<dataflow id="563" from="zext_ln61_4" to="z1_tmp_bits" fromId="140" toId="173">
</dataflow>
<dataflow id="565" from="CAT_I_I_I_O" to="call_ln266" fromId="564" toId="174">
</dataflow>
<dataflow id="566" from="z0_digits_data" to="call_ln266" fromId="28" toId="174">
</dataflow>
<dataflow id="567" from="z1_tmp_bits" to="call_ln266" fromId="173" toId="174">
</dataflow>
<dataflow id="568" from="z1_digits_data" to="call_ln266" fromId="32" toId="174">
</dataflow>
<dataflow id="569" from="z2_digits_data" to="call_ln266" fromId="29" toId="174">
</dataflow>
<dataflow id="570" from="res_digits_data" to="call_ln266" fromId="220" toId="174">
</dataflow>
<dataflow id="571" from="CAT_I_I_I_O" to="call_ln266" fromId="564" toId="175">
</dataflow>
<dataflow id="572" from="z0_digits_data" to="call_ln266" fromId="28" toId="175">
</dataflow>
<dataflow id="573" from="z1_tmp_bits" to="call_ln266" fromId="173" toId="175">
</dataflow>
<dataflow id="574" from="z1_digits_data" to="call_ln266" fromId="32" toId="175">
</dataflow>
<dataflow id="575" from="z2_digits_data" to="call_ln266" fromId="29" toId="175">
</dataflow>
<dataflow id="576" from="res_digits_data" to="call_ln266" fromId="220" toId="175">
</dataflow>
<dataflow id="577" from="icmp_ln246" to="StgValue_2" fromId="35" toId="2">
</dataflow>
<dataflow id="578" from="icmp_ln247" to="StgValue_4" fromId="50" toId="4">
</dataflow>
<dataflow id="579" from="icmp_ln248" to="StgValue_6" fromId="67" toId="6">
</dataflow>
<dataflow id="580" from="icmp_ln249" to="StgValue_8" fromId="82" toId="8">
</dataflow>
<dataflow id="581" from="icmp_ln51" to="StgValue_11" fromId="107" toId="11">
</dataflow>
<dataflow id="582" from="icmp_ln51" to="StgValue_12" fromId="107" toId="12">
</dataflow>
<dataflow id="583" from="icmp_ln51" to="StgValue_13" fromId="107" toId="13">
</dataflow>
<dataflow id="584" from="exitcond_i" to="StgValue_15" fromId="144" toId="15">
</dataflow>
<dataflow id="585" from="exitcond_i" to="StgValue_16" fromId="144" toId="16">
</dataflow>
<dataflow id="586" from="exitcond_i" to="StgValue_17" fromId="144" toId="17">
</dataflow>
</dataflows>


</stg>
