{"vcs1":{"timestamp_begin":1731751154.680530671, "rt":2.36, "ut":0.59, "st":0.22}}
{"vcselab":{"timestamp_begin":1731751157.121138285, "rt":1.66, "ut":0.28, "st":0.12}}
{"link":{"timestamp_begin":1731751158.857826259, "rt":0.37, "ut":0.16, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731751154.034358195}
{"VCS_COMP_START_TIME": 1731751154.034358195}
{"VCS_COMP_END_TIME": 1731751166.225250348}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331468}}
{"stitch_vcselab": {"peak_mem": 231548}}
