// Seed: 12859132
module module_0;
  always @(1 - 1) begin : LABEL_0
    if (id_1) id_1 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    .id_5(id_3),
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_4 = id_1;
  wire id_7;
  supply0 id_8, id_9;
  assign #1 id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_10(
      .id_0(id_2), .id_1(1'b0), .id_2(1), .id_3(id_4), .id_4(1), .id_5((1) - 1)
  );
  wire id_11, id_12;
endmodule
