	component sdram_qsys is
		port (
			clk_clk       : in    std_logic                     := 'X';             -- clk
			reset_reset_n : in    std_logic                     := 'X';             -- reset_n
			sdram_dq      : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_address : out   std_logic_vector(11 downto 0);                    -- address
			sdram_ba      : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_dqm     : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_osc     : out   std_logic;                                        -- osc
			sdram_cs      : out   std_logic;                                        -- cs
			sdram_we      : out   std_logic;                                        -- we
			sdram_ras     : out   std_logic;                                        -- ras
			sdram_cas     : out   std_logic                                         -- cas
		);
	end component sdram_qsys;

