
*** Running vivado
    with args -log floating_point_MAC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_MAC.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source floating_point_MAC.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 303.289 ; gain = 93.902
INFO: [Synth 8-638] synthesizing module 'floating_point_MAC' [c:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/sources_1/ip/floating_point_MAC/synth/floating_point_MAC.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'floating_point_MAC' (36#1) [c:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/sources_1/ip/floating_point_MAC/synth/floating_point_MAC.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 404.176 ; gain = 194.789
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 404.176 ; gain = 194.789
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 629.410 ; gain = 0.078
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 629.410 ; gain = 420.023
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 629.410 ; gain = 420.023
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 629.410 ; gain = 420.023
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 629.410 ; gain = 420.023
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 629.410 ; gain = 420.023
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 689.348 ; gain = 479.961
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 710.656 ; gain = 501.270
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 724.129 ; gain = 514.742
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 724.129 ; gain = 514.742
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 724.129 ; gain = 514.742
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 724.129 ; gain = 514.742
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 724.129 ; gain = 514.742
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 724.129 ; gain = 514.742
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 724.129 ; gain = 514.742

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     7|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |    11|
|5     |LUT2      |   134|
|6     |LUT3      |   229|
|7     |LUT4      |   163|
|8     |LUT5      |    95|
|9     |LUT6      |   292|
|10    |MUXCY     |   223|
|11    |MUXF7     |     9|
|12    |MUXF8     |     1|
|13    |SRL16E    |    74|
|14    |XORCY     |    96|
|15    |FDE       |    33|
|16    |FDRE      |  1239|
|17    |FDSE      |    13|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 724.129 ; gain = 514.742
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 724.129 ; gain = 498.473
