Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Oct 08 11:25:16 2018
| Host         : Hust061 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MainSystem_timing_summary_routed.rpt -rpx MainSystem_timing_summary_routed.rpx
| Design       : MainSystem
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.618        0.000                      0                   21        0.198        0.000                      0                   21        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.618        0.000                      0                   21        0.198        0.000                      0                   21        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 an_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.194ns (31.527%)  route 2.593ns (68.473%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.079    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     5.498 f  an_reg[5]/Q
                         net (fo=8, routed)           0.742     6.239    an_OBUF[5]
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.325     6.564 r  an[6]_i_3/O
                         net (fo=7, routed)           0.845     7.409    an[6]_i_3_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.326     7.735 r  seg[0]_i_3/O
                         net (fo=1, routed)           0.161     7.897    seg[0]_i_3_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124     8.021 r  seg[0]_i_1/O
                         net (fo=6, routed)           0.845     8.866    seg[0]_i_1_n_0
    SLICE_X0Y100         FDSE                                         r  seg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.590    14.775    CLK_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  seg_reg[2]/C
                         clock pessimism              0.173    14.948    
                         clock uncertainty           -0.035    14.913    
    SLICE_X0Y100         FDSE (Setup_fdse_C_S)       -0.429    14.484    seg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 an_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.194ns (31.527%)  route 2.593ns (68.473%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.079    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     5.498 f  an_reg[5]/Q
                         net (fo=8, routed)           0.742     6.239    an_OBUF[5]
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.325     6.564 r  an[6]_i_3/O
                         net (fo=7, routed)           0.845     7.409    an[6]_i_3_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.326     7.735 r  seg[0]_i_3/O
                         net (fo=1, routed)           0.161     7.897    seg[0]_i_3_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124     8.021 r  seg[0]_i_1/O
                         net (fo=6, routed)           0.845     8.866    seg[0]_i_1_n_0
    SLICE_X0Y100         FDSE                                         r  seg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.590    14.775    CLK_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  seg_reg[3]/C
                         clock pessimism              0.173    14.948    
                         clock uncertainty           -0.035    14.913    
    SLICE_X0Y100         FDSE (Setup_fdse_C_S)       -0.429    14.484    seg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 an_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.194ns (31.527%)  route 2.593ns (68.473%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.079    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     5.498 f  an_reg[5]/Q
                         net (fo=8, routed)           0.742     6.239    an_OBUF[5]
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.325     6.564 r  an[6]_i_3/O
                         net (fo=7, routed)           0.845     7.409    an[6]_i_3_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.326     7.735 r  seg[0]_i_3/O
                         net (fo=1, routed)           0.161     7.897    seg[0]_i_3_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124     8.021 r  seg[0]_i_1/O
                         net (fo=6, routed)           0.845     8.866    seg[0]_i_1_n_0
    SLICE_X0Y100         FDSE                                         r  seg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.590    14.775    CLK_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  seg_reg[4]/C
                         clock pessimism              0.173    14.948    
                         clock uncertainty           -0.035    14.913    
    SLICE_X0Y100         FDSE (Setup_fdse_C_S)       -0.429    14.484    seg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 an_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.194ns (32.252%)  route 2.508ns (67.748%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.079    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     5.498 f  an_reg[5]/Q
                         net (fo=8, routed)           0.742     6.239    an_OBUF[5]
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.325     6.564 r  an[6]_i_3/O
                         net (fo=7, routed)           0.845     7.409    an[6]_i_3_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.326     7.735 r  seg[0]_i_3/O
                         net (fo=1, routed)           0.161     7.897    seg[0]_i_3_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124     8.021 r  seg[0]_i_1/O
                         net (fo=6, routed)           0.760     8.781    seg[0]_i_1_n_0
    SLICE_X0Y83          FDSE                                         r  seg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.598    14.784    CLK_IBUF_BUFG
    SLICE_X0Y83          FDSE                                         r  seg_reg[1]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X0Y83          FDSE (Setup_fdse_C_S)       -0.429    14.587    seg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 an_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.194ns (32.252%)  route 2.508ns (67.748%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.079    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     5.498 f  an_reg[5]/Q
                         net (fo=8, routed)           0.742     6.239    an_OBUF[5]
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.325     6.564 r  an[6]_i_3/O
                         net (fo=7, routed)           0.845     7.409    an[6]_i_3_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.326     7.735 r  seg[0]_i_3/O
                         net (fo=1, routed)           0.161     7.897    seg[0]_i_3_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124     8.021 r  seg[0]_i_1/O
                         net (fo=6, routed)           0.760     8.781    seg[0]_i_1_n_0
    SLICE_X0Y83          FDSE                                         r  seg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.598    14.784    CLK_IBUF_BUFG
    SLICE_X0Y83          FDSE                                         r  seg_reg[5]/C
                         clock pessimism              0.268    15.052    
                         clock uncertainty           -0.035    15.016    
    SLICE_X0Y83          FDSE (Setup_fdse_C_S)       -0.429    14.587    seg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 an_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.194ns (32.747%)  route 2.452ns (67.253%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.720     5.079    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     5.498 f  an_reg[5]/Q
                         net (fo=8, routed)           0.742     6.239    an_OBUF[5]
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.325     6.564 r  an[6]_i_3/O
                         net (fo=7, routed)           0.845     7.409    an[6]_i_3_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.326     7.735 r  seg[0]_i_3/O
                         net (fo=1, routed)           0.161     7.897    seg[0]_i_3_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124     8.021 r  seg[0]_i_1/O
                         net (fo=6, routed)           0.704     8.725    seg[0]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.597    14.783    CLK_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  seg_reg[0]/C
                         clock pessimism              0.268    15.051    
                         clock uncertainty           -0.035    15.015    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)       -0.067    14.948    seg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.058ns (28.760%)  route 2.621ns (71.240%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.722     5.081    CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  an_reg[3]/Q
                         net (fo=16, routed)          1.081     6.618    an_OBUF[3]
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.152     6.770 f  an[0]_i_2/O
                         net (fo=5, routed)           1.176     7.946    an[0]_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.326     8.272 r  an[7]_i_3/O
                         net (fo=1, routed)           0.363     8.635    an[7]_i_3_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I1_O)        0.124     8.759 r  an[7]_i_1/O
                         net (fo=1, routed)           0.000     8.759    an[7]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  an_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600    14.786    CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  an_reg[7]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)        0.031    15.049    an_reg[7]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.934ns (28.220%)  route 2.376ns (71.780%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.722     5.081    CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  an_reg[3]/Q
                         net (fo=16, routed)          1.081     6.618    an_OBUF[3]
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.152     6.770 f  an[0]_i_2/O
                         net (fo=5, routed)           1.294     8.064    an[0]_i_2_n_0
    SLICE_X0Y100         LUT3 (Prop_lut3_I2_O)        0.326     8.390 r  seg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.390    seg[2]_i_1_n_0
    SLICE_X0Y100         FDSE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.590    14.775    CLK_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  seg_reg[2]/C
                         clock pessimism              0.173    14.948    
                         clock uncertainty           -0.035    14.913    
    SLICE_X0Y100         FDSE (Setup_fdse_C_D)        0.029    14.942    seg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.733ns (23.518%)  route 2.384ns (76.482%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.722     5.081    CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     5.537 f  an_reg[3]/Q
                         net (fo=16, routed)          1.081     6.618    an_OBUF[3]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  an[1]_i_2/O
                         net (fo=3, routed)           0.731     7.473    an[1]_i_2_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.153     7.626 r  an[1]_i_1/O
                         net (fo=1, routed)           0.571     8.198    an[1]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600    14.786    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[1]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)       -0.265    14.753    an_reg[1]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.960ns (28.780%)  route 2.376ns (71.220%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.722     5.081    CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  an_reg[3]/Q
                         net (fo=16, routed)          1.081     6.618    an_OBUF[3]
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.152     6.770 f  an[0]_i_2/O
                         net (fo=5, routed)           1.294     8.064    an[0]_i_2_n_0
    SLICE_X0Y100         LUT3 (Prop_lut3_I2_O)        0.352     8.416 r  seg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.416    seg[4]_i_1_n_0
    SLICE_X0Y100         FDSE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.590    14.775    CLK_IBUF_BUFG
    SLICE_X0Y100         FDSE                                         r  seg_reg[4]/C
                         clock pessimism              0.173    14.948    
                         clock uncertainty           -0.035    14.913    
    SLICE_X0Y100         FDSE (Setup_fdse_C_D)        0.075    14.988    seg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 reset_p_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.433    CLK_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     1.561 r  reset_p_reg/Q
                         net (fo=1, routed)           0.062     1.623    reset_p
    SLICE_X0Y64          LUT3 (Prop_lut3_I1_O)        0.099     1.722 r  Reset_i_1/O
                         net (fo=1, routed)           0.000     1.722    Reset3_in
    SLICE_X0Y64          FDRE                                         r  Reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.872     1.941    CLK_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  Reset_reg/C
                         clock pessimism             -0.507     1.433    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.091     1.524    Reset_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 an_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.227ns (70.810%)  route 0.094ns (29.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.433    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     1.561 r  an_reg[5]/Q
                         net (fo=8, routed)           0.094     1.655    an_OBUF[5]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.099     1.754 r  an[4]_i_1/O
                         net (fo=1, routed)           0.000     1.754    an[4]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.872     1.941    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[4]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.092     1.525    an_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.460%)  route 0.206ns (52.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.602     1.435    CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.576 f  an_reg[3]/Q
                         net (fo=16, routed)          0.206     1.782    an_OBUF[3]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  an[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    an[3]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.875     1.944    CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  an_reg[3]/C
                         clock pessimism             -0.508     1.435    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.526    an_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 an_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.202%)  route 0.225ns (54.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.433    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.574 f  an_reg[4]/Q
                         net (fo=16, routed)          0.225     1.800    an_OBUF[4]
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  an[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    an[6]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  an_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.875     1.944    CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  an_reg[6]/C
                         clock pessimism             -0.492     1.451    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092     1.543    an_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 an_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.169%)  route 0.226ns (54.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.433    CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  an_reg[7]/Q
                         net (fo=16, routed)          0.226     1.800    an_OBUF[7]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  seg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    seg[1]_i_1_n_0
    SLICE_X0Y83          FDSE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.870     1.939    CLK_IBUF_BUFG
    SLICE_X0Y83          FDSE                                         r  seg_reg[1]/C
                         clock pessimism             -0.492     1.446    
    SLICE_X0Y83          FDSE (Hold_fdse_C_D)         0.092     1.538    seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 an_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.060%)  route 0.227ns (54.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.433    CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  an_reg[7]/Q
                         net (fo=16, routed)          0.227     1.801    an_OBUF[7]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  seg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    seg[5]_i_1_n_0
    SLICE_X0Y83          FDSE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.870     1.939    CLK_IBUF_BUFG
    SLICE_X0Y83          FDSE                                         r  seg_reg[5]/C
                         clock pessimism             -0.492     1.446    
    SLICE_X0Y83          FDSE (Hold_fdse_C_D)         0.091     1.537    seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 an_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.187ns (43.055%)  route 0.247ns (56.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.602     1.435    CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  an_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  an_reg[6]/Q
                         net (fo=8, routed)           0.247     1.824    an_OBUF[6]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.046     1.870 r  an[5]_i_1/O
                         net (fo=1, routed)           0.000     1.870    an[5]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  an_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.872     1.941    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[5]/C
                         clock pessimism             -0.492     1.448    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.107     1.555    an_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 an_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.759%)  route 0.239ns (56.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.433    CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.574 f  an_reg[7]/Q
                         net (fo=16, routed)          0.239     1.813    an_OBUF[7]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  an[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    an[2]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.875     1.944    CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  an_reg[2]/C
                         clock pessimism             -0.492     1.451    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092     1.543    an_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 an_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.923%)  route 0.247ns (57.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.602     1.435    CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  an_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.576 f  an_reg[6]/Q
                         net (fo=8, routed)           0.247     1.824    an_OBUF[6]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.869 r  an[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    an[0]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.872     1.941    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[0]/C
                         clock pessimism             -0.492     1.448    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.091     1.539    an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 an_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.231ns (52.925%)  route 0.205ns (47.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.600     1.433    CLK_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  an_reg[4]/Q
                         net (fo=16, routed)          0.078     1.653    an_OBUF[4]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.698 r  an[7]_i_3/O
                         net (fo=1, routed)           0.127     1.825    an[7]_i_3_n_0
    SLICE_X1Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.870 r  an[7]_i_1/O
                         net (fo=1, routed)           0.000     1.870    an[7]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  an_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.872     1.941    CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  an_reg[7]/C
                         clock pessimism             -0.494     1.446    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     1.538    an_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     Reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     an_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     an_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     an_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     an_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     Reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     Reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     an_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     an_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     an_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     an_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     seg_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     seg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     Reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     an_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     an_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     an_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     an_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_reg[4]/C



