# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

vlib work
vlog decoder_final.sv
# QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 14:52:51 on Nov 20,2021
# vlog -reportprogress 300 decoder_final.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:52:51 on Nov 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i work.decoder
# vsim -i work.decoder 
# Start time: 14:53:31 on Nov 20,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.decoder(fast)

force read_enable1 1#1
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
force read_enable1 1#1 0ns,1#1 10ns -r 10ns
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
add wave -position insertpoint  \
sim:/decoder/read_enable1
run 100 ns


force read_enable1 1#1 0ns,1#1 10ns -r 10ns
# ** Error: Bad base to make_vreg.
#    Time: 100 ns  Iteration: 1  Instance: /decoder File: decoder_final.sv
# ** Error: Bad digit in make_vreg.
#    Time: 100 ns  Iteration: 1  Instance: /decoder File: decoder_final.sv
# ** Error: Bad base to make_vreg.
#    Time: 100 ns  Iteration: 1  Instance: /decoder File: decoder_final.sv
# ** Error: Bad digit in make_vreg.
#    Time: 100 ns  Iteration: 1  Instance: /decoder File: decoder_final.sv
force read_address1 16#2 0ns,16#2 10ns -r 10ns
add wave -position insertpoint  \
sim:/decoder/read_address1
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.decoder(fast)
force read_enable1 1#1 0ns,1#1 10ns -r 10ns
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
force read_address1 16#2 0ns,16#2 10ns -r 10ns
run 100 ns
add wave -position insertpoint  \
sim:/decoder/read_wl1
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.decoder(fast)
force read_enable1 1#1 0ns,1#1 10ns -r 10ns
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
force read_address1 16#2 0ns,16#2 10ns -r 10ns
run 100 ns
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.decoder(fast)
force read_enable1 1#1 0ns,1#1 10ns -r 10ns
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
force read_address1 16#8 0ns,16#2 10ns -r 10ns
run 100 ns
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.decoder(fast)
force read_enable1 1#1 0ns,1#1 10ns -r 10ns
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad base to make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
# ** Error: Bad digit in make_vreg.
#    Time: 0 ns  Iteration: 0  Instance: /decoder
force read_address1 16#8 0ns,16#2 10ns -r 20ns
run 100 ns
# End time: 15:05:16 on Nov 20,2021, Elapsed time: 0:11:45
# Errors: 4, Warnings: 0
