{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1662642817731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1662642817732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 21:13:37 2022 " "Processing started: Thu Sep 08 21:13:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1662642817732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1662642817732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_flash_read -c spi_flash_read " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_flash_read -c spi_flash_read" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1662642817732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1662642818185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/spi_flash/spi_flash_read/rtl/spi_flash_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/spi_flash/spi_flash_read/rtl/spi_flash_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_read " "Found entity 1: spi_flash_read" {  } { { "../rtl/spi_flash_read.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/spi_flash_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/spi_flash/spi_flash_read/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/spi_flash/spi_flash_read/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/spi_flash/spi_flash_read/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/spi_flash/spi_flash_read/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/spi_flash/spi_flash_read/sim/tb_spi_flash_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/spi_flash/spi_flash_read/sim/tb_spi_flash_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_spi_flash_read " "Found entity 1: tb_spi_flash_read" {  } { { "../sim/tb_spi_flash_read.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/sim/tb_spi_flash_read.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_read_ctrl " "Found entity 1: flash_read_ctrl" {  } { { "../rtl/flash_read_ctrl.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/scfifo_256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/scfifo_256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_256x8 " "Found entity 1: scfifo_256x8" {  } { { "ipcore_dir/scfifo_256x8.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir/scfifo_256x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_flash_read " "Elaborating entity \"spi_flash_read\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1662642818332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst\"" {  } { { "../rtl/spi_flash_read.v" "key_filter_inst" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/spi_flash_read.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_read_ctrl flash_read_ctrl:flash_read_ctrl_inst " "Elaborating entity \"flash_read_ctrl\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\"" {  } { { "../rtl/spi_flash_read.v" "flash_read_ctrl_inst" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/spi_flash_read.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_256x8 flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst " "Elaborating entity \"scfifo_256x8\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\"" {  } { { "../rtl/flash_read_ctrl.v" "scfifo_256x8_inst" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\"" {  } { { "ipcore_dir/scfifo_256x8.v" "scfifo_component" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir/scfifo_256x8.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\"" {  } { { "ipcore_dir/scfifo_256x8.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir/scfifo_256x8.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662642818439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component " "Instantiated megafunction \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818440 ""}  } { { "ipcore_dir/scfifo_256x8.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/ipcore_dir/scfifo_256x8.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1662642818440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1q21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1q21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1q21 " "Found entity 1: scfifo_1q21" {  } { { "db/scfifo_1q21.tdf" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/scfifo_1q21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1q21 flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated " "Elaborating entity \"scfifo_1q21\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8031 " "Found entity 1: a_dpfifo_8031" {  } { { "db/a_dpfifo_8031.tdf" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/a_dpfifo_8031.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8031 flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo " "Elaborating entity \"a_dpfifo_8031\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\"" {  } { { "db/scfifo_1q21.tdf" "dpfifo" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/scfifo_1q21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ji81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ji81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ji81 " "Found entity 1: altsyncram_ji81" {  } { { "db/altsyncram_ji81.tdf" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/altsyncram_ji81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ji81 flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|altsyncram_ji81:FIFOram " "Elaborating entity \"altsyncram_ji81\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|altsyncram_ji81:FIFOram\"" {  } { { "db/a_dpfifo_8031.tdf" "FIFOram" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/a_dpfifo_8031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f09 " "Found entity 1: cmpr_f09" {  } { { "db/cmpr_f09.tdf" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/cmpr_f09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f09 flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|cmpr_f09:almost_full_comparer " "Elaborating entity \"cmpr_f09\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|cmpr_f09:almost_full_comparer\"" {  } { { "db/a_dpfifo_8031.tdf" "almost_full_comparer" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/a_dpfifo_8031.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f09 flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|cmpr_f09:three_comparison " "Elaborating entity \"cmpr_f09\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|cmpr_f09:three_comparison\"" {  } { { "db/a_dpfifo_8031.tdf" "three_comparison" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/a_dpfifo_8031.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qdb " "Found entity 1: cntr_qdb" {  } { { "db/cntr_qdb.tdf" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/cntr_qdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qdb flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|cntr_qdb:rd_ptr_msb " "Elaborating entity \"cntr_qdb\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|cntr_qdb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_8031.tdf" "rd_ptr_msb" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/a_dpfifo_8031.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7e7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7e7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7e7 " "Found entity 1: cntr_7e7" {  } { { "db/cntr_7e7.tdf" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/cntr_7e7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7e7 flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|cntr_7e7:usedw_counter " "Elaborating entity \"cntr_7e7\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|cntr_7e7:usedw_counter\"" {  } { { "db/a_dpfifo_8031.tdf" "usedw_counter" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/a_dpfifo_8031.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rdb " "Found entity 1: cntr_rdb" {  } { { "db/cntr_rdb.tdf" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/cntr_rdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662642818962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662642818962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rdb flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|cntr_rdb:wr_ptr " "Elaborating entity \"cntr_rdb\" for hierarchy \"flash_read_ctrl:flash_read_ctrl_inst\|scfifo_256x8:scfifo_256x8_inst\|scfifo:scfifo_component\|scfifo_1q21:auto_generated\|a_dpfifo_8031:dpfifo\|cntr_rdb:wr_ptr\"" {  } { { "db/a_dpfifo_8031.tdf" "wr_ptr" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/db/a_dpfifo_8031.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "../rtl/spi_flash_read.v" "uart_tx_inst" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/spi_flash_read.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662642818967 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/flash_read_ctrl.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/flash_read_ctrl.v" 9 -1 0 } } { "../rtl/uart_tx.v" "" { Text "E:/code/workspace_FPGA/spi_flash/spi_flash_read/rtl/uart_tx.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1662642819516 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1662642819517 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1662642819723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1662642820218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662642820218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1662642820307 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1662642820307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1662642820307 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1662642820307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1662642820307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1662642820344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 08 21:13:40 2022 " "Processing ended: Thu Sep 08 21:13:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1662642820344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1662642820344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1662642820344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1662642820344 ""}
