verilog xil_defaultlib --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_2/sim/design_1_processing_system7_0_2.v" \
"../../../bd/design_1/ip/design_1_zycap_0_0/ipshared/a6fe/verilog/icap_ctrl.v" \
"../../../bd/design_1/ip/design_1_zycap_0_0/src/zycap_icap_ctrl_0_1/sim/zycap_icap_ctrl_0_1.v" \
"../../../bd/design_1/ipshared/7714/src/zycap.v" \
"../../../bd/design_1/ip/design_1_zycap_0_0/sim/design_1_zycap_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \

sv xil_defaultlib --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../nicap_test.srcs/sources_1/bd/design_1/ipshared/e2dd/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/f938/hdl/partial_led_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/f938/hdl/partial_led_v1_0.v" \
"../../../bd/design_1/ip/design_1_partial_led_0_0/sim/design_1_partial_led_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
