<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668436071608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668436071608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 21:27:51 2022 " "Processing started: Mon Nov 14 21:27:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668436071608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436071608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436071608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668436072047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668436072047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_and_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_and_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_and_subtractor-data_flow " "Found design unit 1: adder_and_subtractor-data_flow" {  } { { "adder_and_subtractor.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/adder_and_subtractor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080289 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_and_subtractor " "Found entity 1: adder_and_subtractor" {  } { { "adder_and_subtractor.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/adder_and_subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-data_flow " "Found design unit 1: Full_Adder-data_flow" {  } { { "Full_Adder.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/Full_Adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080291 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segmen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segmen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7_segmen-data_process " "Found design unit 1: BCD_to_7_segmen-data_process" {  } { { "BCD_to_7_segmen.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_to_7_segmen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080292 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7_segmen " "Found entity 1: BCD_to_7_segmen" {  } { { "BCD_to_7_segmen.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_to_7_segmen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_2_digit_7_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_2_digit_7_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_2_digit_7_seg_display-Behavioral " "Found design unit 1: BCD_2_digit_7_seg_display-Behavioral" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080294 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_2_digit_7_seg_display " "Found entity 1: BCD_2_digit_7_seg_display" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-data_flow " "Found design unit 1: division-data_flow" {  } { { "division.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/division.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080295 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/division.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator-struct " "Found design unit 1: calculator-struct" {  } { { "calculator.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/calculator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080297 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/calculator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplication-Behave " "Found design unit 1: Multiplication-Behave" {  } { { "Multiplication.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/Multiplication.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "Multiplication.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/Multiplication.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668436080358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder_and_subtractor adder_and_subtractor:add A:data_flow " "Elaborating entity \"adder_and_subtractor\" using architecture \"A:data_flow\" for hierarchy \"adder_and_subtractor:add\"" {  } { { "calculator.vhd" "add" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/calculator.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668436080359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiplication Multiplication:multiplication A:behave " "Elaborating entity \"Multiplication\" using architecture \"A:behave\" for hierarchy \"Multiplication:multiplication\"" {  } { { "calculator.vhd" "multiplication" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/calculator.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668436080362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "division division:division A:data_flow " "Elaborating entity \"division\" using architecture \"A:data_flow\" for hierarchy \"division:division\"" {  } { { "calculator.vhd" "division" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/calculator.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668436080364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_2_digit_7_seg_display BCD_2_digit_7_seg_display:convert_binary A:behavioral " "Elaborating entity \"BCD_2_digit_7_seg_display\" using architecture \"A:behavioral\" for hierarchy \"BCD_2_digit_7_seg_display:convert_binary\"" {  } { { "calculator.vhd" "convert_binary" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/calculator.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668436080388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_1 BCD_2_digit_7_seg_display.vhd(121) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(121): signal \"int_data_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668436080389 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_2 BCD_2_digit_7_seg_display.vhd(122) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(122): signal \"int_data_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668436080389 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_3 BCD_2_digit_7_seg_display.vhd(123) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(123): signal \"int_data_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668436080389 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_4r BCD_2_digit_7_seg_display.vhd(124) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(124): signal \"int_data_4r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668436080389 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_5r BCD_2_digit_7_seg_display.vhd(125) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(125): signal \"int_data_5r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668436080389 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_6r BCD_2_digit_7_seg_display.vhd(126) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(126): signal \"int_data_6r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668436080389 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_to_7_segmen BCD_to_7_segmen:seven_seg_display_1 A:data_process " "Elaborating entity \"BCD_to_7_segmen\" using architecture \"A:data_process\" for hierarchy \"BCD_to_7_segmen:seven_seg_display_1\"" {  } { { "calculator.vhd" "seven_seg_display_1" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/calculator.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668436080390 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div5\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div5" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div3\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div3" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div1\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div1" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div9\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div9" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div4\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div4" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod5\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod5" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div2\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div2" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod3\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod3" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div0" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod1\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod1" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div8\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div8" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod9\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod9" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod4\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod4" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod2\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod2" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod0" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod8\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod8" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div7\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div7" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div6\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div6" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod7\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod7" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod6\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod6" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668436080813 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668436080813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div5\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668436080855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div5 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436080855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436080855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436080855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436080855 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668436080855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div4\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668436080950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div4 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436080950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436080950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436080950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436080950 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668436080950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436080996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436080996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436081007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436081007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436081022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436081022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod5\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668436081029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod5 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436081029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436081029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436081029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668436081029 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668436081029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4m " "Found entity 1: lpm_divide_u4m" {  } { { "db/lpm_divide_u4m.tdf" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/db/lpm_divide_u4m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436081070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436081070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436081081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436081081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "C:/DATA/2nd KMUTNB/Logic design/calculator/Project/db/alt_u_div_82f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668436081099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436081099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668436083151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668436084011 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668436084011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2183 " "Implemented 2183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668436084153 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668436084153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2105 " "Implemented 2105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668436084153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668436084153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668436084172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 21:28:04 2022 " "Processing ended: Mon Nov 14 21:28:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668436084172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668436084172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668436084172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668436084172 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668434506250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668434506250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 21:01:46 2022 " "Processing started: Mon Nov 14 21:01:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668434506250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434506250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434506250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668434506495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668434506495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_and_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_and_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_and_subtractor-data_flow " "Found design unit 1: adder_and_subtractor-data_flow" {  } { { "adder_and_subtractor.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/adder_and_subtractor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512572 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_and_subtractor " "Found entity 1: adder_and_subtractor" {  } { { "adder_and_subtractor.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/adder_and_subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434512572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-data_flow " "Found design unit 1: Full_Adder-data_flow" {  } { { "Full_Adder.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/Full_Adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512573 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434512573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segmen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segmen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7_segmen-data_process " "Found design unit 1: BCD_to_7_segmen-data_process" {  } { { "BCD_to_7_segmen.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_to_7_segmen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512574 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7_segmen " "Found entity 1: BCD_to_7_segmen" {  } { { "BCD_to_7_segmen.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_to_7_segmen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434512574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_2_digit_7_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_2_digit_7_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_2_digit_7_seg_display-Behavioral " "Found design unit 1: BCD_2_digit_7_seg_display-Behavioral" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512575 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_2_digit_7_seg_display " "Found entity 1: BCD_2_digit_7_seg_display" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434512575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-data_flow " "Found design unit 1: division-data_flow" {  } { { "division.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/division.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512576 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/division.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434512576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator-struct " "Found design unit 1: calculator-struct" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512577 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434512577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplication-Behave " "Found design unit 1: Multiplication-Behave" {  } { { "Multiplication.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/Multiplication.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512578 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "Multiplication.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/Multiplication.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434512578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668434512612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder_and_subtractor adder_and_subtractor:add A:data_flow " "Elaborating entity \"adder_and_subtractor\" using architecture \"A:data_flow\" for hierarchy \"adder_and_subtractor:add\"" {  } { { "calculator.vhd" "add" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434512613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiplication Multiplication:multiplication A:behave " "Elaborating entity \"Multiplication\" using architecture \"A:behave\" for hierarchy \"Multiplication:multiplication\"" {  } { { "calculator.vhd" "multiplication" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434512615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "division division:division A:data_flow " "Elaborating entity \"division\" using architecture \"A:data_flow\" for hierarchy \"division:division\"" {  } { { "calculator.vhd" "division" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434512616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_2_digit_7_seg_display BCD_2_digit_7_seg_display:convert_binary A:behavioral " "Elaborating entity \"BCD_2_digit_7_seg_display\" using architecture \"A:behavioral\" for hierarchy \"BCD_2_digit_7_seg_display:convert_binary\"" {  } { { "calculator.vhd" "convert_binary" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434512617 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_1 BCD_2_digit_7_seg_display.vhd(121) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(121): signal \"int_data_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668434512620 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_2 BCD_2_digit_7_seg_display.vhd(122) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(122): signal \"int_data_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668434512620 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_3 BCD_2_digit_7_seg_display.vhd(123) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(123): signal \"int_data_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668434512620 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_4r BCD_2_digit_7_seg_display.vhd(124) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(124): signal \"int_data_4r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668434512620 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_5r BCD_2_digit_7_seg_display.vhd(125) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(125): signal \"int_data_5r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668434512620 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_6r BCD_2_digit_7_seg_display.vhd(126) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(126): signal \"int_data_6r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668434512620 "|calculator|BCD_2_digit_7_seg_display:convert_binary"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_to_7_segmen BCD_to_7_segmen:seven_seg_display_1 A:data_process " "Elaborating entity \"BCD_to_7_segmen\" using architecture \"A:data_process\" for hierarchy \"BCD_to_7_segmen:seven_seg_display_1\"" {  } { { "calculator.vhd" "seven_seg_display_1" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434512628 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div3\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div3" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div5\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div5" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div1\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div1" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div2\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div2" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod3\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod3" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div4\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div4" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod5\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod5" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Div0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div0" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod1\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod1" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod2\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod2" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod4\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod4" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary\|Mod0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod0" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668434512901 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668434512901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div3\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434512929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div3 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434512929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434512929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434512929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434512929 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668434512929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/year_2/Digital Lab/calculator git/Project/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434512958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/year_2/Digital Lab/calculator git/Project/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434512965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/year_2/Digital Lab/calculator git/Project/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434512976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434512976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div2\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434512989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div2 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434512989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434512989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434512989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434512989 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668434512989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "D:/year_2/Digital Lab/calculator git/Project/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434513015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434513015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/year_2/Digital Lab/calculator git/Project/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434513022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434513022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/year_2/Digital Lab/calculator git/Project/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434513031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434513031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod3\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434513037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod3 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434513037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668434513037 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/BCD_2_digit_7_seg_display.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668434513037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4m " "Found entity 1: lpm_divide_u4m" {  } { { "db/lpm_divide_u4m.tdf" "" { Text "D:/year_2/Digital Lab/calculator git/Project/db/lpm_divide_u4m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434513065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434513065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/year_2/Digital Lab/calculator git/Project/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434513072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434513072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "D:/year_2/Digital Lab/calculator git/Project/db/alt_u_div_82f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668434513081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434513081 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_4r\[3\] GND " "Pin \"seven_seg_digit_4r\[3\]\" is stuck at GND" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668434513559 "|calculator|seven_seg_digit_4r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_4r\[4\] GND " "Pin \"seven_seg_digit_4r\[4\]\" is stuck at GND" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668434513559 "|calculator|seven_seg_digit_4r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_4r\[5\] GND " "Pin \"seven_seg_digit_4r\[5\]\" is stuck at GND" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668434513559 "|calculator|seven_seg_digit_4r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_5r\[3\] GND " "Pin \"seven_seg_digit_5r\[3\]\" is stuck at GND" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668434513559 "|calculator|seven_seg_digit_5r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_5r\[4\] GND " "Pin \"seven_seg_digit_5r\[4\]\" is stuck at GND" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668434513559 "|calculator|seven_seg_digit_5r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_5r\[5\] GND " "Pin \"seven_seg_digit_5r\[5\]\" is stuck at GND" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668434513559 "|calculator|seven_seg_digit_5r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_6r\[3\] GND " "Pin \"seven_seg_digit_6r\[3\]\" is stuck at GND" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668434513559 "|calculator|seven_seg_digit_6r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_6r\[4\] GND " "Pin \"seven_seg_digit_6r\[4\]\" is stuck at GND" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668434513559 "|calculator|seven_seg_digit_6r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_6r\[5\] GND " "Pin \"seven_seg_digit_6r\[5\]\" is stuck at GND" {  } { { "calculator.vhd" "" { Text "D:/year_2/Digital Lab/calculator git/Project/calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668434513559 "|calculator|seven_seg_digit_6r[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668434513559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668434513630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668434514041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668434514041 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1475 " "Implemented 1475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668434514107 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668434514107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1397 " "Implemented 1397 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668434514107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668434514107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668434514124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 21:01:54 2022 " "Processing ended: Mon Nov 14 21:01:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668434514124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668434514124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668434514124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668434514124 ""}
>>>>>>> 2ebe7d999722881f6ec94f0793c368851ac50cd4
