<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - output.info - js/src/jit/x86-shared/CodeGenerator-x86-shared.cpp</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">js/src/jit/x86-shared</a> - CodeGenerator-x86-shared.cpp<span style="font-size: 80%;"> (source / <a href="CodeGenerator-x86-shared.cpp.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">output.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">133</td>
            <td class="headerCovTableEntry">2523</td>
            <td class="headerCovTableEntryLo">5.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-07-14 16:53:18</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">28</td>
            <td class="headerCovTableEntry">187</td>
            <td class="headerCovTableEntryLo">15.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 4 -*-</a>
<span class="lineNum">       2 </span>            :  * vim: set ts=8 sts=4 et sw=4 tw=99:
<span class="lineNum">       3 </span>            :  * This Source Code Form is subject to the terms of the Mozilla Public
<span class="lineNum">       4 </span>            :  * License, v. 2.0. If a copy of the MPL was not distributed with this
<span class="lineNum">       5 </span>            :  * file, You can obtain one at http://mozilla.org/MPL/2.0/. */
<span class="lineNum">       6 </span>            : 
<span class="lineNum">       7 </span>            : #include &quot;jit/x86-shared/CodeGenerator-x86-shared.h&quot;
<span class="lineNum">       8 </span>            : 
<span class="lineNum">       9 </span>            : #include &quot;mozilla/DebugOnly.h&quot;
<span class="lineNum">      10 </span>            : #include &quot;mozilla/MathAlgorithms.h&quot;
<span class="lineNum">      11 </span>            : 
<span class="lineNum">      12 </span>            : #include &quot;jsmath.h&quot;
<span class="lineNum">      13 </span>            : 
<span class="lineNum">      14 </span>            : #include &quot;jit/JitCompartment.h&quot;
<span class="lineNum">      15 </span>            : #include &quot;jit/JitFrames.h&quot;
<span class="lineNum">      16 </span>            : #include &quot;jit/Linker.h&quot;
<span class="lineNum">      17 </span>            : #include &quot;jit/RangeAnalysis.h&quot;
<span class="lineNum">      18 </span>            : #include &quot;vm/TraceLogging.h&quot;
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : #include &quot;jit/MacroAssembler-inl.h&quot;
<span class="lineNum">      21 </span>            : #include &quot;jit/shared/CodeGenerator-shared-inl.h&quot;
<span class="lineNum">      22 </span>            : 
<span class="lineNum">      23 </span>            : using namespace js;
<span class="lineNum">      24 </span>            : using namespace js::jit;
<span class="lineNum">      25 </span>            : 
<span class="lineNum">      26 </span>            : using mozilla::Abs;
<span class="lineNum">      27 </span>            : using mozilla::BitwiseCast;
<span class="lineNum">      28 </span>            : using mozilla::DebugOnly;
<span class="lineNum">      29 </span>            : using mozilla::FloatingPoint;
<span class="lineNum">      30 </span>            : using mozilla::FloorLog2;
<span class="lineNum">      31 </span>            : using mozilla::NegativeInfinity;
<span class="lineNum">      32 </span>            : using mozilla::SpecificNaN;
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : using JS::GenericNaN;
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : namespace js {
<a name="37"><span class="lineNum">      37 </span>            : namespace jit {</a>
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span><span class="lineCov">          8 : CodeGeneratorX86Shared::CodeGeneratorX86Shared(MIRGenerator* gen, LIRGraph* graph, MacroAssembler* masm)</span>
<span class="lineNum">      40 </span><span class="lineCov">          8 :   : CodeGeneratorShared(gen, graph, masm)</span>
<span class="lineNum">      41 </span>            : {
<span class="lineNum">      42 </span><span class="lineCov">          8 : }</span>
<span class="lineNum">      43 </span>            : 
<a name="44"><span class="lineNum">      44 </span>            : #ifdef JS_PUNBOX64</a>
<span class="lineNum">      45 </span>            : Operand
<span class="lineNum">      46 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::ToOperandOrRegister64(const LInt64Allocation input)</span>
<span class="lineNum">      47 </span>            : {
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :     return ToOperand(input.value());</span>
<span class="lineNum">      49 </span>            : }
<span class="lineNum">      50 </span>            : #else
<span class="lineNum">      51 </span>            : Register64
<span class="lineNum">      52 </span>            : CodeGeneratorX86Shared::ToOperandOrRegister64(const LInt64Allocation input)
<span class="lineNum">      53 </span>            : {
<span class="lineNum">      54 </span>            :     return ToRegister64(input);
<span class="lineNum">      55 </span>            : }
<span class="lineNum">      56 </span>            : #endif
<a name="57"><span class="lineNum">      57 </span>            : </a>
<span class="lineNum">      58 </span>            : void
<span class="lineNum">      59 </span><span class="lineCov">        370 : OutOfLineBailout::accept(CodeGeneratorX86Shared* codegen)</span>
<span class="lineNum">      60 </span>            : {
<span class="lineNum">      61 </span><span class="lineCov">        370 :     codegen-&gt;visitOutOfLineBailout(this);</span>
<span class="lineNum">      62 </span><span class="lineCov">        370 : }</span>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<span class="lineNum">      64 </span>            : void
<span class="lineNum">      65 </span><span class="lineCov">         78 : CodeGeneratorX86Shared::emitBranch(Assembler::Condition cond, MBasicBlock* mirTrue,</span>
<span class="lineNum">      66 </span>            :                                    MBasicBlock* mirFalse, Assembler::NaNCond ifNaN)
<span class="lineNum">      67 </span>            : {
<span class="lineNum">      68 </span><span class="lineCov">         78 :     if (ifNaN == Assembler::NaN_IsFalse)</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         jumpToBlock(mirFalse, Assembler::Parity);</span>
<span class="lineNum">      70 </span><span class="lineCov">         78 :     else if (ifNaN == Assembler::NaN_IsTrue)</span>
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         jumpToBlock(mirTrue, Assembler::Parity);</span>
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span><span class="lineCov">         78 :     if (isNextBlock(mirFalse-&gt;lir())) {</span>
<span class="lineNum">      74 </span><span class="lineCov">         31 :         jumpToBlock(mirTrue, cond);</span>
<span class="lineNum">      75 </span>            :     } else {
<span class="lineNum">      76 </span><span class="lineCov">         47 :         jumpToBlock(mirFalse, Assembler::InvertCondition(cond));</span>
<span class="lineNum">      77 </span><span class="lineCov">         47 :         jumpToBlock(mirTrue);</span>
<span class="lineNum">      78 </span>            :     }
<span class="lineNum">      79 </span><span class="lineCov">         78 : }</span>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<span class="lineNum">      81 </span>            : void
<span class="lineNum">      82 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitDouble(LDouble* ins)</span>
<span class="lineNum">      83 </span>            : {
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :     const LDefinition* out = ins-&gt;getDef(0);</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :     masm.loadConstantDouble(ins-&gt;getDouble(), ToFloatRegister(out));</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 : }</span>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<span class="lineNum">      88 </span>            : void
<span class="lineNum">      89 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitFloat32(LFloat32* ins)</span>
<span class="lineNum">      90 </span>            : {
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :     const LDefinition* out = ins-&gt;getDef(0);</span>
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :     masm.loadConstantFloat32(ins-&gt;getFloat(), ToFloatRegister(out));</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 : }</span>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<span class="lineNum">      95 </span>            : void
<span class="lineNum">      96 </span><span class="lineCov">         55 : CodeGeneratorX86Shared::visitTestIAndBranch(LTestIAndBranch* test)</span>
<span class="lineNum">      97 </span>            : {
<span class="lineNum">      98 </span><span class="lineCov">         55 :     Register input = ToRegister(test-&gt;input());</span>
<span class="lineNum">      99 </span><span class="lineCov">         55 :     masm.test32(input, input);</span>
<span class="lineNum">     100 </span><span class="lineCov">         55 :     emitBranch(Assembler::NonZero, test-&gt;ifTrue(), test-&gt;ifFalse());</span>
<span class="lineNum">     101 </span><span class="lineCov">         55 : }</span>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<span class="lineNum">     103 </span>            : void
<span class="lineNum">     104 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitTestDAndBranch(LTestDAndBranch* test)</span>
<span class="lineNum">     105 </span>            : {
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :     const LAllocation* opd = test-&gt;input();</span>
<span class="lineNum">     107 </span>            : 
<span class="lineNum">     108 </span>            :     // vucomisd flags:
<span class="lineNum">     109 </span>            :     //             Z  P  C
<span class="lineNum">     110 </span>            :     //            ---------
<span class="lineNum">     111 </span>            :     //      NaN    1  1  1
<span class="lineNum">     112 </span>            :     //        &gt;    0  0  0
<span class="lineNum">     113 </span>            :     //        &lt;    0  0  1
<span class="lineNum">     114 </span>            :     //        =    1  0  0
<span class="lineNum">     115 </span>            :     //
<span class="lineNum">     116 </span>            :     // NaN is falsey, so comparing against 0 and then using the Z flag is
<span class="lineNum">     117 </span>            :     // enough to determine which branch to take.
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :     ScratchDoubleScope scratch(masm);</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :     masm.zeroDouble(scratch);</span>
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :     masm.vucomisd(scratch, ToFloatRegister(opd));</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :     emitBranch(Assembler::NotEqual, test-&gt;ifTrue(), test-&gt;ifFalse());</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 : }</span>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<span class="lineNum">     124 </span>            : void
<span class="lineNum">     125 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitTestFAndBranch(LTestFAndBranch* test)</span>
<span class="lineNum">     126 </span>            : {
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :     const LAllocation* opd = test-&gt;input();</span>
<span class="lineNum">     128 </span>            :     // vucomiss flags are the same as doubles; see comment above
<span class="lineNum">     129 </span>            :     {
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         masm.zeroFloat32(scratch);</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         masm.vucomiss(scratch, ToFloatRegister(opd));</span>
<span class="lineNum">     133 </span>            :     }
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :     emitBranch(Assembler::NotEqual, test-&gt;ifTrue(), test-&gt;ifFalse());</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 : }</span>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<span class="lineNum">     137 </span>            : void
<span class="lineNum">     138 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitBitAndAndBranch(LBitAndAndBranch* baab)</span>
<span class="lineNum">     139 </span>            : {
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :     if (baab-&gt;right()-&gt;isConstant())</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         masm.test32(ToRegister(baab-&gt;left()), Imm32(ToInt32(baab-&gt;right())));</span>
<span class="lineNum">     142 </span>            :     else
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :         masm.test32(ToRegister(baab-&gt;left()), ToRegister(baab-&gt;right()));</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :     emitBranch(baab-&gt;cond(), baab-&gt;ifTrue(), baab-&gt;ifFalse());</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 : }</span>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<span class="lineNum">     147 </span>            : void
<span class="lineNum">     148 </span><span class="lineCov">         45 : CodeGeneratorX86Shared::emitCompare(MCompare::CompareType type, const LAllocation* left, const LAllocation* right)</span>
<span class="lineNum">     149 </span>            : {
<span class="lineNum">     150 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">     151 </span><span class="lineCov">         45 :     if (type == MCompare::Compare_Object || type == MCompare::Compare_Symbol) {</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :         masm.cmpPtr(ToRegister(left), ToOperand(right));</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     154 </span>            :     }
<span class="lineNum">     155 </span>            : #endif
<span class="lineNum">     156 </span>            : 
<span class="lineNum">     157 </span><span class="lineCov">         45 :     if (right-&gt;isConstant())</span>
<span class="lineNum">     158 </span><span class="lineCov">         37 :         masm.cmp32(ToRegister(left), Imm32(ToInt32(right)));</span>
<span class="lineNum">     159 </span>            :     else
<span class="lineNum">     160 </span><span class="lineCov">          8 :         masm.cmp32(ToRegister(left), ToOperand(right));</span>
<span class="lineNum">     161 </span>            : }
<a name="162"><span class="lineNum">     162 </span>            : </a>
<span class="lineNum">     163 </span>            : void
<span class="lineNum">     164 </span><span class="lineCov">         22 : CodeGeneratorX86Shared::visitCompare(LCompare* comp)</span>
<span class="lineNum">     165 </span>            : {
<span class="lineNum">     166 </span><span class="lineCov">         22 :     MCompare* mir = comp-&gt;mir();</span>
<span class="lineNum">     167 </span><span class="lineCov">         22 :     emitCompare(mir-&gt;compareType(), comp-&gt;left(), comp-&gt;right());</span>
<span class="lineNum">     168 </span><span class="lineCov">         22 :     masm.emitSet(JSOpToCondition(mir-&gt;compareType(), comp-&gt;jsop()), ToRegister(comp-&gt;output()));</span>
<span class="lineNum">     169 </span><span class="lineCov">         22 : }</span>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<span class="lineNum">     171 </span>            : void
<span class="lineNum">     172 </span><span class="lineCov">         23 : CodeGeneratorX86Shared::visitCompareAndBranch(LCompareAndBranch* comp)</span>
<span class="lineNum">     173 </span>            : {
<span class="lineNum">     174 </span><span class="lineCov">         23 :     MCompare* mir = comp-&gt;cmpMir();</span>
<span class="lineNum">     175 </span><span class="lineCov">         23 :     emitCompare(mir-&gt;compareType(), comp-&gt;left(), comp-&gt;right());</span>
<span class="lineNum">     176 </span><span class="lineCov">         23 :     Assembler::Condition cond = JSOpToCondition(mir-&gt;compareType(), comp-&gt;jsop());</span>
<span class="lineNum">     177 </span><span class="lineCov">         23 :     emitBranch(cond, comp-&gt;ifTrue(), comp-&gt;ifFalse());</span>
<span class="lineNum">     178 </span><span class="lineCov">         23 : }</span>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<span class="lineNum">     180 </span>            : void
<span class="lineNum">     181 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitCompareD(LCompareD* comp)</span>
<span class="lineNum">     182 </span>            : {
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(comp-&gt;left());</span>
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :     FloatRegister rhs = ToFloatRegister(comp-&gt;right());</span>
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :     Assembler::DoubleCondition cond = JSOpToDoubleCondition(comp-&gt;mir()-&gt;jsop());</span>
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :     Assembler::NaNCond nanCond = Assembler::NaNCondFromDoubleCondition(cond);</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :     if (comp-&gt;mir()-&gt;operandsAreNeverNaN())</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         nanCond = Assembler::NaN_HandledByCond;</span>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :     masm.compareDouble(cond, lhs, rhs);</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :     masm.emitSet(Assembler::ConditionFromDoubleCondition(cond), ToRegister(comp-&gt;output()), nanCond);</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 : }</span>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<span class="lineNum">     196 </span>            : void
<span class="lineNum">     197 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitCompareF(LCompareF* comp)</span>
<span class="lineNum">     198 </span>            : {
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(comp-&gt;left());</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :     FloatRegister rhs = ToFloatRegister(comp-&gt;right());</span>
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :     Assembler::DoubleCondition cond = JSOpToDoubleCondition(comp-&gt;mir()-&gt;jsop());</span>
<span class="lineNum">     203 </span>            : 
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :     Assembler::NaNCond nanCond = Assembler::NaNCondFromDoubleCondition(cond);</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :     if (comp-&gt;mir()-&gt;operandsAreNeverNaN())</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         nanCond = Assembler::NaN_HandledByCond;</span>
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :     masm.compareFloat(cond, lhs, rhs);</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :     masm.emitSet(Assembler::ConditionFromDoubleCondition(cond), ToRegister(comp-&gt;output()), nanCond);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 : }</span>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<span class="lineNum">     212 </span>            : void
<span class="lineNum">     213 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitNotI(LNotI* ins)</span>
<span class="lineNum">     214 </span>            : {
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :     masm.cmp32(ToRegister(ins-&gt;input()), Imm32(0));</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :     masm.emitSet(Assembler::Equal, ToRegister(ins-&gt;output()));</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 : }</span>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<span class="lineNum">     219 </span>            : void
<span class="lineNum">     220 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitNotD(LNotD* ins)</span>
<span class="lineNum">     221 </span>            : {
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :     FloatRegister opd = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span>            :     // Not returns true if the input is a NaN. We don't have to worry about
<span class="lineNum">     225 </span>            :     // it if we know the input is never NaN though.
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :     Assembler::NaNCond nanCond = Assembler::NaN_IsTrue;</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :     if (ins-&gt;mir()-&gt;operandIsNeverNaN())</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         nanCond = Assembler::NaN_HandledByCond;</span>
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :     ScratchDoubleScope scratch(masm);</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :     masm.zeroDouble(scratch);</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :     masm.compareDouble(Assembler::DoubleEqualOrUnordered, opd, scratch);</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :     masm.emitSet(Assembler::Equal, ToRegister(ins-&gt;output()), nanCond);</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 : }</span>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<span class="lineNum">     236 </span>            : void
<span class="lineNum">     237 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitNotF(LNotF* ins)</span>
<span class="lineNum">     238 </span>            : {
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :     FloatRegister opd = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">     240 </span>            : 
<span class="lineNum">     241 </span>            :     // Not returns true if the input is a NaN. We don't have to worry about
<span class="lineNum">     242 </span>            :     // it if we know the input is never NaN though.
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :     Assembler::NaNCond nanCond = Assembler::NaN_IsTrue;</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :     if (ins-&gt;mir()-&gt;operandIsNeverNaN())</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         nanCond = Assembler::NaN_HandledByCond;</span>
<span class="lineNum">     246 </span>            : 
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :     ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :     masm.zeroFloat32(scratch);</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :     masm.compareFloat(Assembler::DoubleEqualOrUnordered, opd, scratch);</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :     masm.emitSet(Assembler::Equal, ToRegister(ins-&gt;output()), nanCond);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 : }</span>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<span class="lineNum">     253 </span>            : void
<span class="lineNum">     254 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitCompareDAndBranch(LCompareDAndBranch* comp)</span>
<span class="lineNum">     255 </span>            : {
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(comp-&gt;left());</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :     FloatRegister rhs = ToFloatRegister(comp-&gt;right());</span>
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :     Assembler::DoubleCondition cond = JSOpToDoubleCondition(comp-&gt;cmpMir()-&gt;jsop());</span>
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :     Assembler::NaNCond nanCond = Assembler::NaNCondFromDoubleCondition(cond);</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :     if (comp-&gt;cmpMir()-&gt;operandsAreNeverNaN())</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         nanCond = Assembler::NaN_HandledByCond;</span>
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :     masm.compareDouble(cond, lhs, rhs);</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :     emitBranch(Assembler::ConditionFromDoubleCondition(cond), comp-&gt;ifTrue(), comp-&gt;ifFalse(), nanCond);</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 : }</span>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<span class="lineNum">     269 </span>            : void
<span class="lineNum">     270 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitCompareFAndBranch(LCompareFAndBranch* comp)</span>
<span class="lineNum">     271 </span>            : {
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(comp-&gt;left());</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :     FloatRegister rhs = ToFloatRegister(comp-&gt;right());</span>
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :     Assembler::DoubleCondition cond = JSOpToDoubleCondition(comp-&gt;cmpMir()-&gt;jsop());</span>
<span class="lineNum">     276 </span>            : 
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :     Assembler::NaNCond nanCond = Assembler::NaNCondFromDoubleCondition(cond);</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :     if (comp-&gt;cmpMir()-&gt;operandsAreNeverNaN())</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         nanCond = Assembler::NaN_HandledByCond;</span>
<span class="lineNum">     280 </span>            : 
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :     masm.compareFloat(cond, lhs, rhs);</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :     emitBranch(Assembler::ConditionFromDoubleCondition(cond), comp-&gt;ifTrue(), comp-&gt;ifFalse(), nanCond);</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 : }</span>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<span class="lineNum">     285 </span>            : void
<span class="lineNum">     286 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitWasmStackArg(LWasmStackArg* ins)</span>
<span class="lineNum">     287 </span>            : {
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :     const MWasmStackArg* mir = ins-&gt;mir();</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :     Address dst(StackPointer, mir-&gt;spOffset());</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :     if (ins-&gt;arg()-&gt;isConstant()) {</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         masm.storePtr(ImmWord(ToInt32(ins-&gt;arg())), dst);</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :     } else if (ins-&gt;arg()-&gt;isGeneralReg()) {</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         masm.storePtr(ToRegister(ins-&gt;arg()), dst);</span>
<span class="lineNum">     294 </span>            :     } else {
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         switch (mir-&gt;input()-&gt;type()) {</span>
<span class="lineNum">     296 </span>            :           case MIRType::Double:
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :             masm.storeDouble(ToFloatRegister(ins-&gt;arg()), dst);</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     299 </span>            :           case MIRType::Float32:
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :             masm.storeFloat32(ToFloatRegister(ins-&gt;arg()), dst);</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     302 </span>            :           // StackPointer is SIMD-aligned and ABIArgGenerator guarantees
<span class="lineNum">     303 </span>            :           // stack offsets are SIMD-aligned.
<span class="lineNum">     304 </span>            :           case MIRType::Int32x4:
<span class="lineNum">     305 </span>            :           case MIRType::Bool32x4:
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :             masm.storeAlignedSimd128Int(ToFloatRegister(ins-&gt;arg()), dst);</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     308 </span>            :           case MIRType::Float32x4:
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :             masm.storeAlignedSimd128Float(ToFloatRegister(ins-&gt;arg()), dst);</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :           default: break;</span>
<span class="lineNum">     312 </span>            :         }
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         MOZ_MAKE_COMPILER_ASSUME_IS_UNREACHABLE(&quot;unexpected mir type in WasmStackArg&quot;);</span>
<span class="lineNum">     314 </span>            :     }
<span class="lineNum">     315 </span>            : }
<a name="316"><span class="lineNum">     316 </span>            : </a>
<span class="lineNum">     317 </span>            : void
<span class="lineNum">     318 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitWasmStackArgI64(LWasmStackArgI64* ins)</span>
<span class="lineNum">     319 </span>            : {
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :     const MWasmStackArg* mir = ins-&gt;mir();</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :     Address dst(StackPointer, mir-&gt;spOffset());</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :     if (IsConstant(ins-&gt;arg()))</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         masm.store64(Imm64(ToInt64(ins-&gt;arg())), dst);</span>
<span class="lineNum">     324 </span>            :     else
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :         masm.store64(ToRegister64(ins-&gt;arg()), dst);</span>
<span class="lineNum">     326 </span><span class="lineNoCov">          0 : }</span>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<span class="lineNum">     328 </span>            : void
<span class="lineNum">     329 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitWasmSelect(LWasmSelect* ins)</span>
<span class="lineNum">     330 </span>            : {
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :     MIRType mirType = ins-&gt;mir()-&gt;type();</span>
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :     Register cond = ToRegister(ins-&gt;condExpr());</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :     Operand falseExpr = ToOperand(ins-&gt;falseExpr());</span>
<span class="lineNum">     335 </span>            : 
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :     masm.test32(cond, cond);</span>
<span class="lineNum">     337 </span>            : 
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :     if (mirType == MIRType::Int32) {</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         Register out = ToRegister(ins-&gt;output());</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ToRegister(ins-&gt;trueExpr()) == out, &quot;true expr input is reused for output&quot;);</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         masm.cmovz(falseExpr, out);</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     343 </span>            :     }
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToFloatRegister(ins-&gt;trueExpr()) == out, &quot;true expr input is reused for output&quot;);</span>
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :     Label done;</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :     masm.j(Assembler::NonZero, &amp;done);</span>
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :     if (mirType == MIRType::Float32) {</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         if (falseExpr.kind() == Operand::FPREG)</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :             masm.moveFloat32(ToFloatRegister(ins-&gt;falseExpr()), out);</span>
<span class="lineNum">     354 </span>            :         else
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :             masm.loadFloat32(falseExpr, out);</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :     } else if (mirType == MIRType::Double) {</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         if (falseExpr.kind() == Operand::FPREG)</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :             masm.moveDouble(ToFloatRegister(ins-&gt;falseExpr()), out);</span>
<span class="lineNum">     359 </span>            :         else
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :             masm.loadDouble(falseExpr, out);</span>
<span class="lineNum">     361 </span>            :     } else {
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unhandled type in visitWasmSelect!&quot;);</span>
<span class="lineNum">     363 </span>            :     }
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :     masm.bind(&amp;done);</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :     return;</span>
<span class="lineNum">     367 </span>            : }
<a name="368"><span class="lineNum">     368 </span>            : </a>
<span class="lineNum">     369 </span>            : void
<span class="lineNum">     370 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitWasmReinterpret(LWasmReinterpret* lir)</span>
<span class="lineNum">     371 </span>            : {
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(gen-&gt;compilingWasm());</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :     MWasmReinterpret* ins = lir-&gt;mir();</span>
<span class="lineNum">     374 </span>            : 
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :     MIRType to = ins-&gt;type();</span>
<span class="lineNum">     376 </span>            : #ifdef DEBUG
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :     MIRType from = ins-&gt;input()-&gt;type();</span>
<span class="lineNum">     378 </span>            : #endif
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :     switch (to) {</span>
<span class="lineNum">     381 </span>            :       case MIRType::Int32:
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(from == MIRType::Float32);</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         masm.vmovd(ToFloatRegister(lir-&gt;input()), ToRegister(lir-&gt;output()));</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     385 </span>            :       case MIRType::Float32:
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(from == MIRType::Int32);</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         masm.vmovd(ToRegister(lir-&gt;input()), ToFloatRegister(lir-&gt;output()));</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     389 </span>            :       case MIRType::Double:
<span class="lineNum">     390 </span>            :       case MIRType::Int64:
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;not handled by this LIR opcode&quot;);</span>
<span class="lineNum">     392 </span>            :       default:
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unexpected WasmReinterpret&quot;);</span>
<span class="lineNum">     394 </span>            :     }
<span class="lineNum">     395 </span><span class="lineNoCov">          0 : }</span>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<span class="lineNum">     397 </span>            : void
<span class="lineNum">     398 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitOutOfLineLoadTypedArrayOutOfBounds(OutOfLineLoadTypedArrayOutOfBounds* ool)</span>
<span class="lineNum">     399 </span>            : {
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :     switch (ool-&gt;viewType()) {</span>
<span class="lineNum">     401 </span>            :       case Scalar::Int64:
<span class="lineNum">     402 </span>            :       case Scalar::Float32x4:
<span class="lineNum">     403 </span>            :       case Scalar::Int8x16:
<span class="lineNum">     404 </span>            :       case Scalar::Int16x8:
<span class="lineNum">     405 </span>            :       case Scalar::Int32x4:
<span class="lineNum">     406 </span>            :       case Scalar::MaxTypedArrayViewType:
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unexpected array type&quot;);</span>
<span class="lineNum">     408 </span>            :       case Scalar::Float32:
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :         masm.loadConstantFloat32(float(GenericNaN()), ool-&gt;dest().fpu());</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     411 </span>            :       case Scalar::Float64:
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         masm.loadConstantDouble(GenericNaN(), ool-&gt;dest().fpu());</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     414 </span>            :       case Scalar::Int8:
<span class="lineNum">     415 </span>            :       case Scalar::Uint8:
<span class="lineNum">     416 </span>            :       case Scalar::Int16:
<span class="lineNum">     417 </span>            :       case Scalar::Uint16:
<span class="lineNum">     418 </span>            :       case Scalar::Int32:
<span class="lineNum">     419 </span>            :       case Scalar::Uint32:
<span class="lineNum">     420 </span>            :       case Scalar::Uint8Clamped:
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         Register destReg = ool-&gt;dest().gpr();</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :         masm.mov(ImmWord(0), destReg);</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     424 </span>            :     }
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :     masm.jmp(ool-&gt;rejoin());</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 : }</span>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<span class="lineNum">     428 </span>            : void
<span class="lineNum">     429 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitWasmAddOffset(LWasmAddOffset* lir)</span>
<span class="lineNum">     430 </span>            : {
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :     MWasmAddOffset* mir = lir-&gt;mir();</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :     Register base = ToRegister(lir-&gt;base());</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :     Register out = ToRegister(lir-&gt;output());</span>
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :     if (base != out)</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         masm.move32(base, out);</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :     masm.add32(Imm32(mir-&gt;offset()), out);</span>
<span class="lineNum">     438 </span>            : 
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :     masm.j(Assembler::CarrySet, trap(mir, wasm::Trap::OutOfBounds));</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 : }</span>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<span class="lineNum">     442 </span>            : void
<span class="lineNum">     443 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitWasmTruncateToInt32(LWasmTruncateToInt32* lir)</span>
<span class="lineNum">     444 </span>            : {
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(lir-&gt;input());</span>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :     Register output = ToRegister(lir-&gt;output());</span>
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :     MWasmTruncateToInt32* mir = lir-&gt;mir();</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :     MIRType inputType = mir-&gt;input()-&gt;type();</span>
<span class="lineNum">     450 </span>            : 
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(inputType == MIRType::Double || inputType == MIRType::Float32);</span>
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :     auto* ool = new (alloc()) OutOfLineWasmTruncateCheck(mir, input);</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :     addOutOfLineCode(ool, mir);</span>
<span class="lineNum">     455 </span>            : 
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :     Label* oolEntry = ool-&gt;entry();</span>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :     if (mir-&gt;isUnsigned()) {</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         if (inputType == MIRType::Double)</span>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :             masm.wasmTruncateDoubleToUInt32(input, output, oolEntry);</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         else if (inputType == MIRType::Float32)</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :             masm.wasmTruncateFloat32ToUInt32(input, output, oolEntry);</span>
<span class="lineNum">     462 </span>            :         else
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected type&quot;);</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     465 </span>            :     }
<span class="lineNum">     466 </span>            : 
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :     if (inputType == MIRType::Double)</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         masm.wasmTruncateDoubleToInt32(input, output, oolEntry);</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :     else if (inputType == MIRType::Float32)</span>
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         masm.wasmTruncateFloat32ToInt32(input, output, oolEntry);</span>
<span class="lineNum">     471 </span>            :     else
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unexpected type&quot;);</span>
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :     masm.bind(ool-&gt;rejoin());</span>
<span class="lineNum">     475 </span>            : }
<a name="476"><span class="lineNum">     476 </span>            : </a>
<span class="lineNum">     477 </span>            : bool
<span class="lineNum">     478 </span><span class="lineCov">          8 : CodeGeneratorX86Shared::generateOutOfLineCode()</span>
<span class="lineNum">     479 </span>            : {
<span class="lineNum">     480 </span><span class="lineCov">          8 :     if (!CodeGeneratorShared::generateOutOfLineCode())</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">     482 </span>            : 
<span class="lineNum">     483 </span><span class="lineCov">          8 :     if (deoptLabel_.used()) {</span>
<span class="lineNum">     484 </span>            :         // All non-table-based bailouts will go here.
<span class="lineNum">     485 </span><span class="lineCov">          8 :         masm.bind(&amp;deoptLabel_);</span>
<span class="lineNum">     486 </span>            : 
<span class="lineNum">     487 </span>            :         // Push the frame size, so the handler can recover the IonScript.
<span class="lineNum">     488 </span><span class="lineCov">          8 :         masm.push(Imm32(frameSize()));</span>
<span class="lineNum">     489 </span>            : 
<span class="lineNum">     490 </span><span class="lineCov">          8 :         JitCode* handler = gen-&gt;jitRuntime()-&gt;getGenericBailoutHandler();</span>
<span class="lineNum">     491 </span><span class="lineCov">          8 :         masm.jmp(ImmPtr(handler-&gt;raw()), Relocation::JITCODE);</span>
<span class="lineNum">     492 </span>            :     }
<span class="lineNum">     493 </span>            : 
<span class="lineNum">     494 </span><span class="lineCov">          8 :     return !masm.oom();</span>
<span class="lineNum">     495 </span>            : }
<span class="lineNum">     496 </span>            : 
<span class="lineNum">     497 </span>            : class BailoutJump {
<span class="lineNum">     498 </span>            :     Assembler::Condition cond_;
<a name="499"><span class="lineNum">     499 </span>            : </a>
<span class="lineNum">     500 </span>            :   public:
<span class="lineNum">     501 </span><span class="lineCov">         91 :     explicit BailoutJump(Assembler::Condition cond) : cond_(cond)</span>
<span class="lineNum">     502 </span><span class="lineCov">         91 :     { }</span>
<span class="lineNum">     503 </span>            : #ifdef JS_CODEGEN_X86
<span class="lineNum">     504 </span>            :     void operator()(MacroAssembler&amp; masm, uint8_t* code) const {
<span class="lineNum">     505 </span>            :         masm.j(cond_, ImmPtr(code), Relocation::HARDCODED);
<a name="506"><span class="lineNum">     506 </span>            :     }</a>
<span class="lineNum">     507 </span>            : #endif
<span class="lineNum">     508 </span><span class="lineCov">         91 :     void operator()(MacroAssembler&amp; masm, Label* label) const {</span>
<span class="lineNum">     509 </span><span class="lineCov">         91 :         masm.j(cond_, label);</span>
<span class="lineNum">     510 </span><span class="lineCov">         91 :     }</span>
<span class="lineNum">     511 </span>            : };
<span class="lineNum">     512 </span>            : 
<span class="lineNum">     513 </span>            : class BailoutLabel {
<span class="lineNum">     514 </span>            :     Label* label_;
<a name="515"><span class="lineNum">     515 </span>            : </a>
<span class="lineNum">     516 </span>            :   public:
<span class="lineNum">     517 </span><span class="lineCov">        279 :     explicit BailoutLabel(Label* label) : label_(label)</span>
<span class="lineNum">     518 </span><span class="lineCov">        279 :     { }</span>
<span class="lineNum">     519 </span>            : #ifdef JS_CODEGEN_X86
<span class="lineNum">     520 </span>            :     void operator()(MacroAssembler&amp; masm, uint8_t* code) const {
<span class="lineNum">     521 </span>            :         masm.retarget(label_, ImmPtr(code), Relocation::HARDCODED);
<a name="522"><span class="lineNum">     522 </span>            :     }</a>
<span class="lineNum">     523 </span>            : #endif
<span class="lineNum">     524 </span><span class="lineCov">        279 :     void operator()(MacroAssembler&amp; masm, Label* label) const {</span>
<span class="lineNum">     525 </span><span class="lineCov">        279 :         masm.retarget(label_, label);</span>
<span class="lineNum">     526 </span><span class="lineCov">        279 :     }</span>
<span class="lineNum">     527 </span>            : };
<a name="528"><span class="lineNum">     528 </span>            : </a>
<span class="lineNum">     529 </span>            : template &lt;typename T&gt; void
<span class="lineNum">     530 </span><span class="lineCov">        370 : CodeGeneratorX86Shared::bailout(const T&amp; binder, LSnapshot* snapshot)</span>
<span class="lineNum">     531 </span>            : {
<span class="lineNum">     532 </span><span class="lineCov">        370 :     encode(snapshot);</span>
<span class="lineNum">     533 </span>            : 
<span class="lineNum">     534 </span>            :     // Though the assembler doesn't track all frame pushes, at least make sure
<span class="lineNum">     535 </span>            :     // the known value makes sense. We can't use bailout tables if the stack
<span class="lineNum">     536 </span>            :     // isn't properly aligned to the static frame size.
<span class="lineNum">     537 </span><span class="lineCov">        370 :     MOZ_ASSERT_IF(frameClass_ != FrameSizeClass::None() &amp;&amp; deoptTable_,</span>
<span class="lineNum">     538 </span>            :                   frameClass_.frameSize() == masm.framePushed());
<span class="lineNum">     539 </span>            : 
<span class="lineNum">     540 </span>            : #ifdef JS_CODEGEN_X86
<span class="lineNum">     541 </span>            :     // On x64, bailout tables are pointless, because 16 extra bytes are
<span class="lineNum">     542 </span>            :     // reserved per external jump, whereas it takes only 10 bytes to encode a
<span class="lineNum">     543 </span>            :     // a non-table based bailout.
<span class="lineNum">     544 </span>            :     if (assignBailoutId(snapshot)) {
<span class="lineNum">     545 </span>            :         binder(masm, deoptTable_-&gt;raw() + snapshot-&gt;bailoutId() * BAILOUT_TABLE_ENTRY_SIZE);
<span class="lineNum">     546 </span>            :         return;
<span class="lineNum">     547 </span>            :     }
<span class="lineNum">     548 </span>            : #endif
<span class="lineNum">     549 </span>            : 
<span class="lineNum">     550 </span>            :     // We could not use a jump table, either because all bailout IDs were
<span class="lineNum">     551 </span>            :     // reserved, or a jump table is not optimal for this frame size or
<span class="lineNum">     552 </span>            :     // platform. Whatever, we will generate a lazy bailout.
<span class="lineNum">     553 </span>            :     //
<span class="lineNum">     554 </span>            :     // All bailout code is associated with the bytecodeSite of the block we are
<span class="lineNum">     555 </span>            :     // bailing out from.
<span class="lineNum">     556 </span><span class="lineCov">        370 :     InlineScriptTree* tree = snapshot-&gt;mir()-&gt;block()-&gt;trackedTree();</span>
<span class="lineNum">     557 </span><span class="lineCov">        370 :     OutOfLineBailout* ool = new(alloc()) OutOfLineBailout(snapshot);</span>
<span class="lineNum">     558 </span><span class="lineCov">        370 :     addOutOfLineCode(ool, new(alloc()) BytecodeSite(tree, tree-&gt;script()-&gt;code()));</span>
<span class="lineNum">     559 </span>            : 
<span class="lineNum">     560 </span><span class="lineCov">        370 :     binder(masm, ool-&gt;entry());</span>
<span class="lineNum">     561 </span><span class="lineCov">        370 : }</span>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<span class="lineNum">     563 </span>            : void
<span class="lineNum">     564 </span><span class="lineCov">         91 : CodeGeneratorX86Shared::bailoutIf(Assembler::Condition condition, LSnapshot* snapshot)</span>
<span class="lineNum">     565 </span>            : {
<span class="lineNum">     566 </span><span class="lineCov">         91 :     bailout(BailoutJump(condition), snapshot);</span>
<span class="lineNum">     567 </span><span class="lineCov">         91 : }</span>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<span class="lineNum">     569 </span>            : void
<span class="lineNum">     570 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::bailoutIf(Assembler::DoubleCondition condition, LSnapshot* snapshot)</span>
<span class="lineNum">     571 </span>            : {
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(Assembler::NaNCondFromDoubleCondition(condition) == Assembler::NaN_HandledByCond);</span>
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :     bailoutIf(Assembler::ConditionFromDoubleCondition(condition), snapshot);</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 : }</span>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<span class="lineNum">     576 </span>            : void
<span class="lineNum">     577 </span><span class="lineCov">        279 : CodeGeneratorX86Shared::bailoutFrom(Label* label, LSnapshot* snapshot)</span>
<span class="lineNum">     578 </span>            : {
<span class="lineNum">     579 </span><span class="lineCov">        279 :     MOZ_ASSERT(label-&gt;used() &amp;&amp; !label-&gt;bound());</span>
<span class="lineNum">     580 </span><span class="lineCov">        279 :     bailout(BailoutLabel(label), snapshot);</span>
<span class="lineNum">     581 </span><span class="lineCov">        279 : }</span>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<span class="lineNum">     583 </span>            : void
<span class="lineNum">     584 </span><span class="lineCov">         19 : CodeGeneratorX86Shared::bailout(LSnapshot* snapshot)</span>
<span class="lineNum">     585 </span>            : {
<span class="lineNum">     586 </span><span class="lineCov">         38 :     Label label;</span>
<span class="lineNum">     587 </span><span class="lineCov">         19 :     masm.jump(&amp;label);</span>
<span class="lineNum">     588 </span><span class="lineCov">         19 :     bailoutFrom(&amp;label, snapshot);</span>
<span class="lineNum">     589 </span><span class="lineCov">         19 : }</span>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<span class="lineNum">     591 </span>            : void
<span class="lineNum">     592 </span><span class="lineCov">        370 : CodeGeneratorX86Shared::visitOutOfLineBailout(OutOfLineBailout* ool)</span>
<span class="lineNum">     593 </span>            : {
<span class="lineNum">     594 </span><span class="lineCov">        370 :     masm.push(Imm32(ool-&gt;snapshot()-&gt;snapshotOffset()));</span>
<span class="lineNum">     595 </span><span class="lineCov">        370 :     masm.jmp(&amp;deoptLabel_);</span>
<span class="lineNum">     596 </span><span class="lineCov">        370 : }</span>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<span class="lineNum">     598 </span>            : void
<span class="lineNum">     599 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitMinMaxD(LMinMaxD* ins)</span>
<span class="lineNum">     600 </span>            : {
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :     FloatRegister first = ToFloatRegister(ins-&gt;first());</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :     FloatRegister second = ToFloatRegister(ins-&gt;second());</span>
<span class="lineNum">     603 </span>            : #ifdef DEBUG
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(first == output);</span>
<span class="lineNum">     606 </span>            : #endif
<span class="lineNum">     607 </span>            : 
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :     bool handleNaN = !ins-&gt;mir()-&gt;range() || ins-&gt;mir()-&gt;range()-&gt;canBeNaN();</span>
<span class="lineNum">     609 </span>            : 
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :     if (ins-&gt;mir()-&gt;isMax())</span>
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :         masm.maxDouble(second, first, handleNaN);</span>
<span class="lineNum">     612 </span>            :     else
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :         masm.minDouble(second, first, handleNaN);</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 : }</span>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<span class="lineNum">     616 </span>            : void
<span class="lineNum">     617 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitMinMaxF(LMinMaxF* ins)</span>
<span class="lineNum">     618 </span>            : {
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :     FloatRegister first = ToFloatRegister(ins-&gt;first());</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :     FloatRegister second = ToFloatRegister(ins-&gt;second());</span>
<span class="lineNum">     621 </span>            : #ifdef DEBUG
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(first == output);</span>
<span class="lineNum">     624 </span>            : #endif
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :     bool handleNaN = !ins-&gt;mir()-&gt;range() || ins-&gt;mir()-&gt;range()-&gt;canBeNaN();</span>
<span class="lineNum">     627 </span>            : 
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :     if (ins-&gt;mir()-&gt;isMax())</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :         masm.maxFloat32(second, first, handleNaN);</span>
<span class="lineNum">     630 </span>            :     else
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         masm.minFloat32(second, first, handleNaN);</span>
<span class="lineNum">     632 </span><span class="lineNoCov">          0 : }</span>
<a name="633"><span class="lineNum">     633 </span>            : </a>
<span class="lineNum">     634 </span>            : void
<span class="lineNum">     635 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitAbsD(LAbsD* ins)</span>
<span class="lineNum">     636 </span>            : {
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(input == ToFloatRegister(ins-&gt;output()));</span>
<span class="lineNum">     639 </span>            :     // Load a value which is all ones except for the sign bit.
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :     ScratchDoubleScope scratch(masm);</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :     masm.loadConstantDouble(SpecificNaN&lt;double&gt;(0, FloatingPoint&lt;double&gt;::kSignificandBits), scratch);</span>
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :     masm.vandpd(scratch, input, input);</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 : }</span>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<span class="lineNum">     645 </span>            : void
<span class="lineNum">     646 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitAbsF(LAbsF* ins)</span>
<span class="lineNum">     647 </span>            : {
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(input == ToFloatRegister(ins-&gt;output()));</span>
<span class="lineNum">     650 </span>            :     // Same trick as visitAbsD above.
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :     ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :     masm.loadConstantFloat32(SpecificNaN&lt;float&gt;(0, FloatingPoint&lt;float&gt;::kSignificandBits), scratch);</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :     masm.vandps(scratch, input, input);</span>
<span class="lineNum">     654 </span><span class="lineNoCov">          0 : }</span>
<a name="655"><span class="lineNum">     655 </span>            : </a>
<span class="lineNum">     656 </span>            : void
<span class="lineNum">     657 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitClzI(LClzI* ins)</span>
<span class="lineNum">     658 </span>            : {
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :     Register input = ToRegister(ins-&gt;input());</span>
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :     bool knownNotZero = ins-&gt;mir()-&gt;operandIsNeverZero();</span>
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :     masm.clz32(input, output, knownNotZero);</span>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 : }</span>
<a name="665"><span class="lineNum">     665 </span>            : </a>
<span class="lineNum">     666 </span>            : void
<span class="lineNum">     667 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitCtzI(LCtzI* ins)</span>
<span class="lineNum">     668 </span>            : {
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :     Register input = ToRegister(ins-&gt;input());</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :     bool knownNotZero = ins-&gt;mir()-&gt;operandIsNeverZero();</span>
<span class="lineNum">     672 </span>            : 
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :     masm.ctz32(input, output, knownNotZero);</span>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 : }</span>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<span class="lineNum">     676 </span>            : void
<span class="lineNum">     677 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitPopcntI(LPopcntI* ins)</span>
<span class="lineNum">     678 </span>            : {
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :     Register input = ToRegister(ins-&gt;input());</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :     Register temp = ins-&gt;temp()-&gt;isBogusTemp() ? InvalidReg : ToRegister(ins-&gt;temp());</span>
<span class="lineNum">     682 </span>            : 
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :     masm.popcnt32(input, output, temp);</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 : }</span>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<span class="lineNum">     686 </span>            : void
<span class="lineNum">     687 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSqrtD(LSqrtD* ins)</span>
<span class="lineNum">     688 </span>            : {
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :     masm.vsqrtsd(input, output, output);</span>
<span class="lineNum">     692 </span><span class="lineNoCov">          0 : }</span>
<a name="693"><span class="lineNum">     693 </span>            : </a>
<span class="lineNum">     694 </span>            : void
<span class="lineNum">     695 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSqrtF(LSqrtF* ins)</span>
<span class="lineNum">     696 </span>            : {
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :     masm.vsqrtss(input, output, output);</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 : }</span>
<a name="701"><span class="lineNum">     701 </span>            : </a>
<span class="lineNum">     702 </span>            : void
<span class="lineNum">     703 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitPowHalfD(LPowHalfD* ins)</span>
<span class="lineNum">     704 </span>            : {
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">     707 </span>            : 
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :     ScratchDoubleScope scratch(masm);</span>
<span class="lineNum">     709 </span>            : 
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :     Label done, sqrt;</span>
<span class="lineNum">     711 </span>            : 
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :     if (!ins-&gt;mir()-&gt;operandIsNeverNegativeInfinity()) {</span>
<span class="lineNum">     713 </span>            :         // Branch if not -Infinity.
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :         masm.loadConstantDouble(NegativeInfinity&lt;double&gt;(), scratch);</span>
<span class="lineNum">     715 </span>            : 
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :         Assembler::DoubleCondition cond = Assembler::DoubleNotEqualOrUnordered;</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :         if (ins-&gt;mir()-&gt;operandIsNeverNaN())</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :             cond = Assembler::DoubleNotEqual;</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :         masm.branchDouble(cond, input, scratch, &amp;sqrt);</span>
<span class="lineNum">     720 </span>            : 
<span class="lineNum">     721 </span>            :         // Math.pow(-Infinity, 0.5) == Infinity.
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         masm.zeroDouble(output);</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :         masm.subDouble(scratch, output);</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :         masm.jump(&amp;done);</span>
<span class="lineNum">     725 </span>            : 
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :         masm.bind(&amp;sqrt);</span>
<span class="lineNum">     727 </span>            :     }
<span class="lineNum">     728 </span>            : 
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :     if (!ins-&gt;mir()-&gt;operandIsNeverNegativeZero()) {</span>
<span class="lineNum">     730 </span>            :         // Math.pow(-0, 0.5) == 0 == Math.pow(0, 0.5). Adding 0 converts any -0 to 0.
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :         masm.zeroDouble(scratch);</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :         masm.addDouble(input, scratch);</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         masm.vsqrtsd(scratch, output, output);</span>
<span class="lineNum">     734 </span>            :     } else {
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :         masm.vsqrtsd(input, output, output);</span>
<span class="lineNum">     736 </span>            :     }
<span class="lineNum">     737 </span>            : 
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :     masm.bind(&amp;done);</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     740 </span>            : 
<span class="lineNum">     741 </span>            : class OutOfLineUndoALUOperation : public OutOfLineCodeBase&lt;CodeGeneratorX86Shared&gt;
<span class="lineNum">     742 </span>            : {
<span class="lineNum">     743 </span>            :     LInstruction* ins_;
<a name="744"><span class="lineNum">     744 </span>            : </a>
<span class="lineNum">     745 </span>            :   public:
<span class="lineNum">     746 </span><span class="lineCov">          1 :     explicit OutOfLineUndoALUOperation(LInstruction* ins)</span>
<span class="lineNum">     747 </span><span class="lineCov">          1 :         : ins_(ins)</span>
<a name="748"><span class="lineNum">     748 </span><span class="lineCov">          1 :     { }</span></a>
<span class="lineNum">     749 </span>            : 
<span class="lineNum">     750 </span><span class="lineCov">          1 :     virtual void accept(CodeGeneratorX86Shared* codegen) {</span>
<a name="751"><span class="lineNum">     751 </span><span class="lineCov">          1 :         codegen-&gt;visitOutOfLineUndoALUOperation(this);</span></a>
<span class="lineNum">     752 </span><span class="lineCov">          1 :     }</span>
<span class="lineNum">     753 </span><span class="lineCov">          2 :     LInstruction* ins() const {</span>
<span class="lineNum">     754 </span><span class="lineCov">          2 :         return ins_;</span>
<span class="lineNum">     755 </span>            :     }
<span class="lineNum">     756 </span>            : };
<a name="757"><span class="lineNum">     757 </span>            : </a>
<span class="lineNum">     758 </span>            : void
<span class="lineNum">     759 </span><span class="lineCov">          8 : CodeGeneratorX86Shared::visitAddI(LAddI* ins)</span>
<span class="lineNum">     760 </span>            : {
<span class="lineNum">     761 </span><span class="lineCov">          8 :     if (ins-&gt;rhs()-&gt;isConstant())</span>
<span class="lineNum">     762 </span><span class="lineCov">          8 :         masm.addl(Imm32(ToInt32(ins-&gt;rhs())), ToOperand(ins-&gt;lhs()));</span>
<span class="lineNum">     763 </span>            :     else
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :         masm.addl(ToOperand(ins-&gt;rhs()), ToRegister(ins-&gt;lhs()));</span>
<span class="lineNum">     765 </span>            : 
<span class="lineNum">     766 </span><span class="lineCov">          8 :     if (ins-&gt;snapshot()) {</span>
<span class="lineNum">     767 </span><span class="lineCov">          1 :         if (ins-&gt;recoversInput()) {</span>
<span class="lineNum">     768 </span><span class="lineCov">          1 :             OutOfLineUndoALUOperation* ool = new(alloc()) OutOfLineUndoALUOperation(ins);</span>
<span class="lineNum">     769 </span><span class="lineCov">          1 :             addOutOfLineCode(ool, ins-&gt;mir());</span>
<span class="lineNum">     770 </span><span class="lineCov">          1 :             masm.j(Assembler::Overflow, ool-&gt;entry());</span>
<span class="lineNum">     771 </span>            :         } else {
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Overflow, ins-&gt;snapshot());</span>
<span class="lineNum">     773 </span>            :         }
<span class="lineNum">     774 </span>            :     }
<span class="lineNum">     775 </span><span class="lineCov">          8 : }</span>
<a name="776"><span class="lineNum">     776 </span>            : </a>
<span class="lineNum">     777 </span>            : void
<span class="lineNum">     778 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitAddI64(LAddI64* lir)</span>
<span class="lineNum">     779 </span>            : {
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :     const LInt64Allocation lhs = lir-&gt;getInt64Operand(LAddI64::Lhs);</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :     const LInt64Allocation rhs = lir-&gt;getInt64Operand(LAddI64::Rhs);</span>
<span class="lineNum">     782 </span>            : 
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToOutRegister64(lir) == ToRegister64(lhs));</span>
<span class="lineNum">     784 </span>            : 
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :     if (IsConstant(rhs)) {</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :         masm.add64(Imm64(ToInt64(rhs)), ToRegister64(lhs));</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     788 </span>            :     }
<span class="lineNum">     789 </span>            : 
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :     masm.add64(ToOperandOrRegister64(rhs), ToRegister64(lhs));</span>
<span class="lineNum">     791 </span>            : }
<a name="792"><span class="lineNum">     792 </span>            : </a>
<span class="lineNum">     793 </span>            : void
<span class="lineNum">     794 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSubI(LSubI* ins)</span>
<span class="lineNum">     795 </span>            : {
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :     if (ins-&gt;rhs()-&gt;isConstant())</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :         masm.subl(Imm32(ToInt32(ins-&gt;rhs())), ToOperand(ins-&gt;lhs()));</span>
<span class="lineNum">     798 </span>            :     else
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         masm.subl(ToOperand(ins-&gt;rhs()), ToRegister(ins-&gt;lhs()));</span>
<span class="lineNum">     800 </span>            : 
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :     if (ins-&gt;snapshot()) {</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :         if (ins-&gt;recoversInput()) {</span>
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :             OutOfLineUndoALUOperation* ool = new(alloc()) OutOfLineUndoALUOperation(ins);</span>
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :             addOutOfLineCode(ool, ins-&gt;mir());</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :             masm.j(Assembler::Overflow, ool-&gt;entry());</span>
<span class="lineNum">     806 </span>            :         } else {
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Overflow, ins-&gt;snapshot());</span>
<span class="lineNum">     808 </span>            :         }
<span class="lineNum">     809 </span>            :     }
<span class="lineNum">     810 </span><span class="lineNoCov">          0 : }</span>
<a name="811"><span class="lineNum">     811 </span>            : </a>
<span class="lineNum">     812 </span>            : void
<span class="lineNum">     813 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSubI64(LSubI64* lir)</span>
<span class="lineNum">     814 </span>            : {
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :     const LInt64Allocation lhs = lir-&gt;getInt64Operand(LSubI64::Lhs);</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :     const LInt64Allocation rhs = lir-&gt;getInt64Operand(LSubI64::Rhs);</span>
<span class="lineNum">     817 </span>            : 
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToOutRegister64(lir) == ToRegister64(lhs));</span>
<span class="lineNum">     819 </span>            : 
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :     if (IsConstant(rhs)) {</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :         masm.sub64(Imm64(ToInt64(rhs)), ToRegister64(lhs));</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     823 </span>            :     }
<span class="lineNum">     824 </span>            : 
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :     masm.sub64(ToOperandOrRegister64(rhs), ToRegister64(lhs));</span>
<span class="lineNum">     826 </span>            : }
<a name="827"><span class="lineNum">     827 </span>            : </a>
<span class="lineNum">     828 </span>            : void
<span class="lineNum">     829 </span><span class="lineCov">          1 : CodeGeneratorX86Shared::visitOutOfLineUndoALUOperation(OutOfLineUndoALUOperation* ool)</span>
<span class="lineNum">     830 </span>            : {
<span class="lineNum">     831 </span><span class="lineCov">          1 :     LInstruction* ins = ool-&gt;ins();</span>
<span class="lineNum">     832 </span><span class="lineCov">          1 :     Register reg = ToRegister(ins-&gt;getDef(0));</span>
<span class="lineNum">     833 </span>            : 
<span class="lineNum">     834 </span><span class="lineCov">          2 :     DebugOnly&lt;LAllocation*&gt; lhs = ins-&gt;getOperand(0);</span>
<span class="lineNum">     835 </span><span class="lineCov">          1 :     LAllocation* rhs = ins-&gt;getOperand(1);</span>
<span class="lineNum">     836 </span>            : 
<span class="lineNum">     837 </span><span class="lineCov">          1 :     MOZ_ASSERT(reg == ToRegister(lhs));</span>
<span class="lineNum">     838 </span><span class="lineCov">          1 :     MOZ_ASSERT_IF(rhs-&gt;isGeneralReg(), reg != ToRegister(rhs));</span>
<span class="lineNum">     839 </span>            : 
<span class="lineNum">     840 </span>            :     // Undo the effect of the ALU operation, which was performed on the output
<span class="lineNum">     841 </span>            :     // register and overflowed. Writing to the output register clobbered an
<span class="lineNum">     842 </span>            :     // input reg, and the original value of the input needs to be recovered
<span class="lineNum">     843 </span>            :     // to satisfy the constraint imposed by any RECOVERED_INPUT operands to
<span class="lineNum">     844 </span>            :     // the bailout snapshot.
<span class="lineNum">     845 </span>            : 
<span class="lineNum">     846 </span><span class="lineCov">          1 :     if (rhs-&gt;isConstant()) {</span>
<span class="lineNum">     847 </span><span class="lineCov">          1 :         Imm32 constant(ToInt32(rhs));</span>
<span class="lineNum">     848 </span><span class="lineCov">          1 :         if (ins-&gt;isAddI())</span>
<span class="lineNum">     849 </span><span class="lineCov">          1 :             masm.subl(constant, reg);</span>
<span class="lineNum">     850 </span>            :         else
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :             masm.addl(constant, reg);</span>
<span class="lineNum">     852 </span>            :     } else {
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :         if (ins-&gt;isAddI())</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :             masm.subl(ToOperand(rhs), reg);</span>
<span class="lineNum">     855 </span>            :         else
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :             masm.addl(ToOperand(rhs), reg);</span>
<span class="lineNum">     857 </span>            :     }
<span class="lineNum">     858 </span>            : 
<span class="lineNum">     859 </span><span class="lineCov">          1 :     bailout(ool-&gt;ins()-&gt;snapshot());</span>
<span class="lineNum">     860 </span><span class="lineCov">          1 : }</span>
<span class="lineNum">     861 </span>            : 
<span class="lineNum">     862 </span>            : class MulNegativeZeroCheck : public OutOfLineCodeBase&lt;CodeGeneratorX86Shared&gt;
<span class="lineNum">     863 </span>            : {
<span class="lineNum">     864 </span>            :     LMulI* ins_;
<a name="865"><span class="lineNum">     865 </span>            : </a>
<span class="lineNum">     866 </span>            :   public:
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :     explicit MulNegativeZeroCheck(LMulI* ins)</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :       : ins_(ins)</span>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :     { }</span></a>
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :     virtual void accept(CodeGeneratorX86Shared* codegen) {</span>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :         codegen-&gt;visitMulNegativeZeroCheck(this);</span></a>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :     LMulI* ins() const {</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :         return ins_;</span>
<span class="lineNum">     876 </span>            :     }
<span class="lineNum">     877 </span>            : };
<a name="878"><span class="lineNum">     878 </span>            : </a>
<span class="lineNum">     879 </span>            : void
<span class="lineNum">     880 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitMulI(LMulI* ins)</span>
<span class="lineNum">     881 </span>            : {
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :     const LAllocation* lhs = ins-&gt;lhs();</span>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :     const LAllocation* rhs = ins-&gt;rhs();</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :     MMul* mul = ins-&gt;mir();</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :     MOZ_ASSERT_IF(mul-&gt;mode() == MMul::Integer, !mul-&gt;canBeNegativeZero() &amp;&amp; !mul-&gt;canOverflow());</span>
<span class="lineNum">     886 </span>            : 
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :     if (rhs-&gt;isConstant()) {</span>
<span class="lineNum">     888 </span>            :         // Bailout on -0.0
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :         int32_t constant = ToInt32(rhs);</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :         if (mul-&gt;canBeNegativeZero() &amp;&amp; constant &lt;= 0) {</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :             Assembler::Condition bailoutCond = (constant == 0) ? Assembler::Signed : Assembler::Equal;</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :             masm.test32(ToRegister(lhs), ToRegister(lhs));</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :             bailoutIf(bailoutCond, ins-&gt;snapshot());</span>
<span class="lineNum">     894 </span>            :         }
<span class="lineNum">     895 </span>            : 
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :         switch (constant) {</span>
<span class="lineNum">     897 </span>            :           case -1:
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :             masm.negl(ToOperand(lhs));</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     900 </span>            :           case 0:
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :             masm.xorl(ToOperand(lhs), ToRegister(lhs));</span>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :             return; // escape overflow check;</span>
<span class="lineNum">     903 </span>            :           case 1:
<span class="lineNum">     904 </span>            :             // nop
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :             return; // escape overflow check;</span>
<span class="lineNum">     906 </span>            :           case 2:
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :             masm.addl(ToOperand(lhs), ToRegister(lhs));</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     909 </span>            :           default:
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :             if (!mul-&gt;canOverflow() &amp;&amp; constant &gt; 0) {</span>
<span class="lineNum">     911 </span>            :                 // Use shift if cannot overflow and constant is power of 2
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                 int32_t shift = FloorLog2(constant);</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :                 if ((1 &lt;&lt; shift) == constant) {</span>
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :                     masm.shll(Imm32(shift), ToRegister(lhs));</span>
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :                     return;</span>
<span class="lineNum">     916 </span>            :                 }
<span class="lineNum">     917 </span>            :             }
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :             masm.imull(Imm32(ToInt32(rhs)), ToRegister(lhs));</span>
<span class="lineNum">     919 </span>            :         }
<span class="lineNum">     920 </span>            : 
<span class="lineNum">     921 </span>            :         // Bailout on overflow
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :         if (mul-&gt;canOverflow())</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Overflow, ins-&gt;snapshot());</span>
<span class="lineNum">     924 </span>            :     } else {
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :         masm.imull(ToOperand(rhs), ToRegister(lhs));</span>
<span class="lineNum">     926 </span>            : 
<span class="lineNum">     927 </span>            :         // Bailout on overflow
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :         if (mul-&gt;canOverflow())</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Overflow, ins-&gt;snapshot());</span>
<span class="lineNum">     930 </span>            : 
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :         if (mul-&gt;canBeNegativeZero()) {</span>
<span class="lineNum">     932 </span>            :             // Jump to an OOL path if the result is 0.
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :             MulNegativeZeroCheck* ool = new(alloc()) MulNegativeZeroCheck(ins);</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :             addOutOfLineCode(ool, mul);</span>
<span class="lineNum">     935 </span>            : 
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :             masm.test32(ToRegister(lhs), ToRegister(lhs));</span>
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :             masm.j(Assembler::Zero, ool-&gt;entry());</span>
<span class="lineNum">     938 </span><span class="lineNoCov">          0 :             masm.bind(ool-&gt;rejoin());</span>
<span class="lineNum">     939 </span>            :         }
<span class="lineNum">     940 </span>            :     }
<span class="lineNum">     941 </span>            : }
<a name="942"><span class="lineNum">     942 </span>            : </a>
<span class="lineNum">     943 </span>            : void
<span class="lineNum">     944 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitMulI64(LMulI64* lir)</span>
<span class="lineNum">     945 </span>            : {
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :     const LInt64Allocation lhs = lir-&gt;getInt64Operand(LMulI64::Lhs);</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :     const LInt64Allocation rhs = lir-&gt;getInt64Operand(LMulI64::Rhs);</span>
<span class="lineNum">     948 </span>            : 
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToRegister64(lhs) == ToOutRegister64(lir));</span>
<span class="lineNum">     950 </span>            : 
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :     if (IsConstant(rhs)) {</span>
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :         int64_t constant = ToInt64(rhs);</span>
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :         switch (constant) {</span>
<span class="lineNum">     954 </span>            :           case -1:
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :             masm.neg64(ToRegister64(lhs));</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     957 </span>            :           case 0:
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :             masm.xor64(ToRegister64(lhs), ToRegister64(lhs));</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     960 </span>            :           case 1:
<span class="lineNum">     961 </span>            :             // nop
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     963 </span>            :           case 2:
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :             masm.add64(ToRegister64(lhs), ToRegister64(lhs));</span>
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     966 </span>            :           default:
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :             if (constant &gt; 0) {</span>
<span class="lineNum">     968 </span>            :                 // Use shift if constant is power of 2.
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 int32_t shift = mozilla::FloorLog2(constant);</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :                 if (int64_t(1) &lt;&lt; shift == constant) {</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :                     masm.lshift64(Imm32(shift), ToRegister64(lhs));</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                     return;</span>
<span class="lineNum">     973 </span>            :                 }
<span class="lineNum">     974 </span>            :             }
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :             Register temp = ToTempRegisterOrInvalid(lir-&gt;temp());</span>
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :             masm.mul64(Imm64(constant), ToRegister64(lhs), temp);</span>
<span class="lineNum">     977 </span>            :         }
<span class="lineNum">     978 </span>            :     } else {
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :         Register temp = ToTempRegisterOrInvalid(lir-&gt;temp());</span>
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :         masm.mul64(ToOperandOrRegister64(rhs), ToRegister64(lhs), temp);</span>
<span class="lineNum">     981 </span>            :     }
<span class="lineNum">     982 </span>            : }
<span class="lineNum">     983 </span>            : 
<span class="lineNum">     984 </span>            : class ReturnZero : public OutOfLineCodeBase&lt;CodeGeneratorX86Shared&gt;
<span class="lineNum">     985 </span>            : {
<span class="lineNum">     986 </span>            :     Register reg_;
<a name="987"><span class="lineNum">     987 </span>            : </a>
<span class="lineNum">     988 </span>            :   public:
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :     explicit ReturnZero(Register reg)</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :       : reg_(reg)</span>
<a name="991"><span class="lineNum">     991 </span><span class="lineNoCov">          0 :     { }</span></a>
<span class="lineNum">     992 </span>            : 
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :     virtual void accept(CodeGeneratorX86Shared* codegen) {</span>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :         codegen-&gt;visitReturnZero(this);</span></a>
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :     Register reg() const {</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :         return reg_;</span>
<span class="lineNum">     998 </span>            :     }
<span class="lineNum">     999 </span>            : };
<a name="1000"><span class="lineNum">    1000 </span>            : </a>
<span class="lineNum">    1001 </span>            : void
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitReturnZero(ReturnZero* ool)</span>
<span class="lineNum">    1003 </span>            : {
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :     masm.mov(ImmWord(0), ool-&gt;reg());</span>
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :     masm.jmp(ool-&gt;rejoin());</span>
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 : }</span>
<a name="1007"><span class="lineNum">    1007 </span>            : </a>
<span class="lineNum">    1008 </span>            : void
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitUDivOrMod(LUDivOrMod* ins)</span>
<span class="lineNum">    1010 </span>            : {
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :     Register lhs = ToRegister(ins-&gt;lhs());</span>
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :     Register rhs = ToRegister(ins-&gt;rhs());</span>
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    1014 </span>            : 
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :     MOZ_ASSERT_IF(lhs != rhs, rhs != eax);</span>
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(rhs != edx);</span>
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :     MOZ_ASSERT_IF(output == eax, ToRegister(ins-&gt;remainder()) == edx);</span>
<span class="lineNum">    1018 </span>            : 
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :     ReturnZero* ool = nullptr;</span>
<span class="lineNum">    1020 </span>            : 
<span class="lineNum">    1021 </span>            :     // Put the lhs in eax.
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :     if (lhs != eax)</span>
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :         masm.mov(lhs, eax);</span>
<span class="lineNum">    1024 </span>            : 
<span class="lineNum">    1025 </span>            :     // Prevent divide by zero.
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :     if (ins-&gt;canBeDivideByZero()) {</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         masm.test32(rhs, rhs);</span>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         if (ins-&gt;mir()-&gt;isTruncated()) {</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :             if (ins-&gt;trapOnError()) {</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 masm.j(Assembler::Zero, trap(ins, wasm::Trap::IntegerDivideByZero));</span>
<span class="lineNum">    1031 </span>            :             } else {
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :                 ool = new(alloc()) ReturnZero(output);</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                 masm.j(Assembler::Zero, ool-&gt;entry());</span>
<span class="lineNum">    1034 </span>            :             }
<span class="lineNum">    1035 </span>            :         } else {
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Zero, ins-&gt;snapshot());</span>
<span class="lineNum">    1037 </span>            :         }
<span class="lineNum">    1038 </span>            :     }
<span class="lineNum">    1039 </span>            : 
<span class="lineNum">    1040 </span>            :     // Zero extend the lhs into edx to make (edx:eax), since udiv is 64-bit.
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :     masm.mov(ImmWord(0), edx);</span>
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :     masm.udiv(rhs);</span>
<span class="lineNum">    1043 </span>            : 
<span class="lineNum">    1044 </span>            :     // If the remainder is &gt; 0, bailout since this must be a double.
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :     if (ins-&gt;mir()-&gt;isDiv() &amp;&amp; !ins-&gt;mir()-&gt;toDiv()-&gt;canTruncateRemainder()) {</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         Register remainder = ToRegister(ins-&gt;remainder());</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         masm.test32(remainder, remainder);</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::NonZero, ins-&gt;snapshot());</span>
<span class="lineNum">    1049 </span>            :     }
<span class="lineNum">    1050 </span>            : 
<span class="lineNum">    1051 </span>            :     // Unsigned div or mod can return a value that's not a signed int32.
<span class="lineNum">    1052 </span>            :     // If our users aren't expecting that, bail.
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :     if (!ins-&gt;mir()-&gt;isTruncated()) {</span>
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :         masm.test32(output, output);</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::Signed, ins-&gt;snapshot());</span>
<span class="lineNum">    1056 </span>            :     }
<span class="lineNum">    1057 </span>            : 
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :     if (ool) {</span>
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :         addOutOfLineCode(ool, ins-&gt;mir());</span>
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :         masm.bind(ool-&gt;rejoin());</span>
<span class="lineNum">    1061 </span>            :     }
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 : }</span>
<a name="1063"><span class="lineNum">    1063 </span>            : </a>
<span class="lineNum">    1064 </span>            : void
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitUDivOrModConstant(LUDivOrModConstant *ins) {</span>
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :     Register lhs = ToRegister(ins-&gt;numerator());</span>
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :     uint32_t d = ins-&gt;denominator();</span>
<span class="lineNum">    1069 </span>            : 
<span class="lineNum">    1070 </span>            :     // This emits the division answer into edx or the modulus answer into eax.
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(output == eax || output == edx);</span>
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(lhs != eax &amp;&amp; lhs != edx);</span>
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :     bool isDiv = (output == edx);</span>
<span class="lineNum">    1074 </span>            : 
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :     if (d == 0) {</span>
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :         if (ins-&gt;mir()-&gt;isTruncated()) {</span>
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :             if (ins-&gt;trapOnError())</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                 masm.jump(trap(ins, wasm::Trap::IntegerDivideByZero));</span>
<span class="lineNum">    1079 </span>            :             else
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                 masm.xorl(output, output);</span>
<span class="lineNum">    1081 </span>            :         } else {
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :             bailout(ins-&gt;snapshot());</span>
<span class="lineNum">    1083 </span>            :         }
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    1085 </span>            :     }
<span class="lineNum">    1086 </span>            : 
<span class="lineNum">    1087 </span>            :     // The denominator isn't a power of 2 (see LDivPowTwoI and LModPowTwoI).
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :     MOZ_ASSERT((d &amp; (d - 1)) != 0);</span>
<span class="lineNum">    1089 </span>            : 
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :     ReciprocalMulConstants rmc = computeDivisionConstants(d, /* maxLog = */ 32);</span>
<span class="lineNum">    1091 </span>            : 
<span class="lineNum">    1092 </span>            :     // We first compute (M * n) &gt;&gt; 32, where M = rmc.multiplier.
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :     masm.movl(Imm32(rmc.multiplier), eax);</span>
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :     masm.umull(lhs);</span>
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :     if (rmc.multiplier &gt; UINT32_MAX) {</span>
<span class="lineNum">    1096 </span>            :         // M &gt;= 2^32 and shift == 0 is impossible, as d &gt;= 2 implies that
<span class="lineNum">    1097 </span>            :         // ((M * n) &gt;&gt; (32 + shift)) &gt;= n &gt; floor(n/d) whenever n &gt;= d, contradicting
<span class="lineNum">    1098 </span>            :         // the proof of correctness in computeDivisionConstants.
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(rmc.shiftAmount &gt; 0);</span>
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(rmc.multiplier &lt; (int64_t(1) &lt;&lt; 33));</span>
<span class="lineNum">    1101 </span>            : 
<span class="lineNum">    1102 </span>            :         // We actually computed edx = ((uint32_t(M) * n) &gt;&gt; 32) instead. Since
<span class="lineNum">    1103 </span>            :         // (M * n) &gt;&gt; (32 + shift) is the same as (edx + n) &gt;&gt; shift, we can
<span class="lineNum">    1104 </span>            :         // correct for the overflow. This case is a bit trickier than the signed
<span class="lineNum">    1105 </span>            :         // case, though, as the (edx + n) addition itself can overflow; however,
<span class="lineNum">    1106 </span>            :         // note that (edx + n) &gt;&gt; shift == (((n - edx) &gt;&gt; 1) + edx) &gt;&gt; (shift - 1),
<span class="lineNum">    1107 </span>            :         // which is overflow-free. See Hacker's Delight, section 10-8 for details.
<span class="lineNum">    1108 </span>            : 
<span class="lineNum">    1109 </span>            :         // Compute (n - edx) &gt;&gt; 1 into eax.
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         masm.movl(lhs, eax);</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :         masm.subl(edx, eax);</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         masm.shrl(Imm32(1), eax);</span>
<span class="lineNum">    1113 </span>            : 
<span class="lineNum">    1114 </span>            :         // Finish the computation.
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :         masm.addl(eax, edx);</span>
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         masm.shrl(Imm32(rmc.shiftAmount - 1), edx);</span>
<span class="lineNum">    1117 </span>            :     } else {
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         masm.shrl(Imm32(rmc.shiftAmount), edx);</span>
<span class="lineNum">    1119 </span>            :     }
<span class="lineNum">    1120 </span>            : 
<span class="lineNum">    1121 </span>            :     // We now have the truncated division value in edx. If we're
<span class="lineNum">    1122 </span>            :     // computing a modulus or checking whether the division resulted
<span class="lineNum">    1123 </span>            :     // in an integer, we need to multiply the obtained value by d and
<span class="lineNum">    1124 </span>            :     // finish the computation/check.
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :     if (!isDiv) {</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :         masm.imull(Imm32(d), edx, edx);</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         masm.movl(lhs, eax);</span>
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :         masm.subl(edx, eax);</span>
<span class="lineNum">    1129 </span>            : 
<span class="lineNum">    1130 </span>            :         // The final result of the modulus op, just computed above by the
<span class="lineNum">    1131 </span>            :         // sub instruction, can be a number in the range [2^31, 2^32). If
<span class="lineNum">    1132 </span>            :         // this is the case and the modulus is not truncated, we must bail
<span class="lineNum">    1133 </span>            :         // out.
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :         if (!ins-&gt;mir()-&gt;isTruncated())</span>
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Signed, ins-&gt;snapshot());</span>
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :     } else if (!ins-&gt;mir()-&gt;isTruncated()) {</span>
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :         masm.imull(Imm32(d), edx, eax);</span>
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         masm.cmpl(lhs, eax);</span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::NotEqual, ins-&gt;snapshot());</span>
<span class="lineNum">    1140 </span>            :     }
<span class="lineNum">    1141 </span>            : }
<a name="1142"><span class="lineNum">    1142 </span>            : </a>
<span class="lineNum">    1143 </span>            : void
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitMulNegativeZeroCheck(MulNegativeZeroCheck* ool)</span>
<span class="lineNum">    1145 </span>            : {
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :     LMulI* ins = ool-&gt;ins();</span>
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :     Register result = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :     Operand lhsCopy = ToOperand(ins-&gt;lhsCopy());</span>
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :     MOZ_ASSERT_IF(lhsCopy.kind() == Operand::REG, lhsCopy.reg() != result.code());</span>
<span class="lineNum">    1151 </span>            : 
<span class="lineNum">    1152 </span>            :     // Result is -0 if lhs or rhs is negative.
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :     masm.movl(lhsCopy, result);</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :     masm.orl(rhs, result);</span>
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :     bailoutIf(Assembler::Signed, ins-&gt;snapshot());</span>
<span class="lineNum">    1156 </span>            : 
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :     masm.mov(ImmWord(0), result);</span>
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :     masm.jmp(ool-&gt;rejoin());</span>
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 : }</span>
<a name="1160"><span class="lineNum">    1160 </span>            : </a>
<span class="lineNum">    1161 </span>            : void
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitDivPowTwoI(LDivPowTwoI* ins)</span>
<span class="lineNum">    1163 </span>            : {
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :     Register lhs = ToRegister(ins-&gt;numerator());</span>
<span class="lineNum">    1165 </span><span class="lineNoCov">          0 :     DebugOnly&lt;Register&gt; output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    1166 </span>            : 
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :     int32_t shift = ins-&gt;shift();</span>
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :     bool negativeDivisor = ins-&gt;negativeDivisor();</span>
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :     MDiv* mir = ins-&gt;mir();</span>
<span class="lineNum">    1170 </span>            : 
<span class="lineNum">    1171 </span>            :     // We use defineReuseInput so these should always be the same, which is
<span class="lineNum">    1172 </span>            :     // convenient since all of our instructions here are two-address.
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(lhs == output);</span>
<span class="lineNum">    1174 </span>            : 
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :     if (!mir-&gt;isTruncated() &amp;&amp; negativeDivisor) {</span>
<span class="lineNum">    1176 </span>            :         // 0 divided by a negative number must return a double.
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         masm.test32(lhs, lhs);</span>
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::Zero, ins-&gt;snapshot());</span>
<span class="lineNum">    1179 </span>            :     }
<span class="lineNum">    1180 </span>            : 
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :     if (shift) {</span>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :         if (!mir-&gt;isTruncated()) {</span>
<span class="lineNum">    1183 </span>            :             // If the remainder is != 0, bailout since this must be a double.
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :             masm.test32(lhs, Imm32(UINT32_MAX &gt;&gt; (32 - shift)));</span>
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::NonZero, ins-&gt;snapshot());</span>
<span class="lineNum">    1186 </span>            :         }
<span class="lineNum">    1187 </span>            : 
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :         if (mir-&gt;isUnsigned()) {</span>
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :             masm.shrl(Imm32(shift), lhs);</span>
<span class="lineNum">    1190 </span>            :         } else {
<span class="lineNum">    1191 </span>            :             // Adjust the value so that shifting produces a correctly
<span class="lineNum">    1192 </span>            :             // rounded result when the numerator is negative. See 10-1
<span class="lineNum">    1193 </span>            :             // &quot;Signed Division by a Known Power of 2&quot; in Henry
<span class="lineNum">    1194 </span>            :             // S. Warren, Jr.'s Hacker's Delight.
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :             if (mir-&gt;canBeNegativeDividend()) {</span>
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                 Register lhsCopy = ToRegister(ins-&gt;numeratorCopy());</span>
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                 MOZ_ASSERT(lhsCopy != lhs);</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 if (shift &gt; 1)</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                     masm.sarl(Imm32(31), lhs);</span>
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                 masm.shrl(Imm32(32 - shift), lhs);</span>
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :                 masm.addl(lhsCopy, lhs);</span>
<span class="lineNum">    1202 </span>            :             }
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :             masm.sarl(Imm32(shift), lhs);</span>
<span class="lineNum">    1204 </span>            : 
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :             if (negativeDivisor)</span>
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :                 masm.negl(lhs);</span>
<span class="lineNum">    1207 </span>            :         }
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    1209 </span>            :     }
<span class="lineNum">    1210 </span>            : 
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :     if (negativeDivisor) {</span>
<span class="lineNum">    1212 </span>            :         // INT32_MIN / -1 overflows.
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :         masm.negl(lhs);</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         if (!mir-&gt;isTruncated())</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Overflow, ins-&gt;snapshot());</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :         else if (mir-&gt;trapOnError())</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :             masm.j(Assembler::Overflow, trap(mir, wasm::Trap::IntegerOverflow));</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :     } else if (mir-&gt;isUnsigned() &amp;&amp; !mir-&gt;isTruncated()) {</span>
<span class="lineNum">    1219 </span>            :         // Unsigned division by 1 can overflow if output is not
<span class="lineNum">    1220 </span>            :         // truncated.
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :         masm.test32(lhs, lhs);</span>
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::Signed, ins-&gt;snapshot());</span>
<span class="lineNum">    1223 </span>            :     }
<span class="lineNum">    1224 </span>            : }
<a name="1225"><span class="lineNum">    1225 </span>            : </a>
<span class="lineNum">    1226 </span>            : void
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitDivOrModConstantI(LDivOrModConstantI* ins) {</span>
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :     Register lhs = ToRegister(ins-&gt;numerator());</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :     int32_t d = ins-&gt;denominator();</span>
<span class="lineNum">    1231 </span>            : 
<span class="lineNum">    1232 </span>            :     // This emits the division answer into edx or the modulus answer into eax.
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(output == eax || output == edx);</span>
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(lhs != eax &amp;&amp; lhs != edx);</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :     bool isDiv = (output == edx);</span>
<span class="lineNum">    1236 </span>            : 
<span class="lineNum">    1237 </span>            :     // The absolute value of the denominator isn't a power of 2 (see LDivPowTwoI
<span class="lineNum">    1238 </span>            :     // and LModPowTwoI).
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :     MOZ_ASSERT((Abs(d) &amp; (Abs(d) - 1)) != 0);</span>
<span class="lineNum">    1240 </span>            : 
<span class="lineNum">    1241 </span>            :     // We will first divide by Abs(d), and negate the answer if d is negative.
<span class="lineNum">    1242 </span>            :     // If desired, this can be avoided by generalizing computeDivisionConstants.
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :     ReciprocalMulConstants rmc = computeDivisionConstants(Abs(d), /* maxLog = */ 31);</span>
<span class="lineNum">    1244 </span>            : 
<span class="lineNum">    1245 </span>            :     // We first compute (M * n) &gt;&gt; 32, where M = rmc.multiplier.
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :     masm.movl(Imm32(rmc.multiplier), eax);</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :     masm.imull(lhs);</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :     if (rmc.multiplier &gt; INT32_MAX) {</span>
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(rmc.multiplier &lt; (int64_t(1) &lt;&lt; 32));</span>
<span class="lineNum">    1250 </span>            : 
<span class="lineNum">    1251 </span>            :         // We actually computed edx = ((int32_t(M) * n) &gt;&gt; 32) instead. Since
<span class="lineNum">    1252 </span>            :         // (M * n) &gt;&gt; 32 is the same as (edx + n), we can correct for the overflow.
<span class="lineNum">    1253 </span>            :         // (edx + n) can't overflow, as n and edx have opposite signs because int32_t(M)
<span class="lineNum">    1254 </span>            :         // is negative.
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         masm.addl(lhs, edx);</span>
<span class="lineNum">    1256 </span>            :     }
<span class="lineNum">    1257 </span>            :     // (M * n) &gt;&gt; (32 + shift) is the truncated division answer if n is non-negative,
<span class="lineNum">    1258 </span>            :     // as proved in the comments of computeDivisionConstants. We must add 1 later if n is
<span class="lineNum">    1259 </span>            :     // negative to get the right answer in all cases.
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :     masm.sarl(Imm32(rmc.shiftAmount), edx);</span>
<span class="lineNum">    1261 </span>            : 
<span class="lineNum">    1262 </span>            :     // We'll subtract -1 instead of adding 1, because (n &lt; 0 ? -1 : 0) can be
<span class="lineNum">    1263 </span>            :     // computed with just a sign-extending shift of 31 bits.
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :     if (ins-&gt;canBeNegativeDividend()) {</span>
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :         masm.movl(lhs, eax);</span>
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         masm.sarl(Imm32(31), eax);</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :         masm.subl(eax, edx);</span>
<span class="lineNum">    1268 </span>            :     }
<span class="lineNum">    1269 </span>            : 
<span class="lineNum">    1270 </span>            :     // After this, edx contains the correct truncated division result.
<span class="lineNum">    1271 </span><span class="lineNoCov">          0 :     if (d &lt; 0)</span>
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :         masm.negl(edx);</span>
<span class="lineNum">    1273 </span>            : 
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :     if (!isDiv) {</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :         masm.imull(Imm32(-d), edx, eax);</span>
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :         masm.addl(lhs, eax);</span>
<span class="lineNum">    1277 </span>            :     }
<span class="lineNum">    1278 </span>            : 
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :     if (!ins-&gt;mir()-&gt;isTruncated()) {</span>
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :         if (isDiv) {</span>
<span class="lineNum">    1281 </span>            :             // This is a division op. Multiply the obtained value by d to check if
<span class="lineNum">    1282 </span>            :             // the correct answer is an integer. This cannot overflow, since |d| &gt; 1.
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :             masm.imull(Imm32(d), edx, eax);</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :             masm.cmp32(lhs, eax);</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::NotEqual, ins-&gt;snapshot());</span>
<span class="lineNum">    1286 </span>            : 
<span class="lineNum">    1287 </span>            :             // If lhs is zero and the divisor is negative, the answer should have
<span class="lineNum">    1288 </span>            :             // been -0.
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :             if (d &lt; 0) {</span>
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                 masm.test32(lhs, lhs);</span>
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                 bailoutIf(Assembler::Zero, ins-&gt;snapshot());</span>
<span class="lineNum">    1292 </span>            :             }
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         } else if (ins-&gt;canBeNegativeDividend()) {</span>
<span class="lineNum">    1294 </span>            :             // This is a mod op. If the computed value is zero and lhs
<span class="lineNum">    1295 </span>            :             // is negative, the answer should have been -0.
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :             Label done;</span>
<span class="lineNum">    1297 </span>            : 
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :             masm.cmp32(lhs, Imm32(0));</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :             masm.j(Assembler::GreaterThanOrEqual, &amp;done);</span>
<span class="lineNum">    1300 </span>            : 
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :             masm.test32(eax, eax);</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Zero, ins-&gt;snapshot());</span>
<span class="lineNum">    1303 </span>            : 
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :             masm.bind(&amp;done);</span>
<span class="lineNum">    1305 </span>            :         }
<span class="lineNum">    1306 </span>            :     }
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 : }</span>
<a name="1308"><span class="lineNum">    1308 </span>            : </a>
<span class="lineNum">    1309 </span>            : void
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitDivI(LDivI* ins)</span>
<span class="lineNum">    1311 </span>            : {
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :     Register remainder = ToRegister(ins-&gt;remainder());</span>
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :     Register lhs = ToRegister(ins-&gt;lhs());</span>
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :     Register rhs = ToRegister(ins-&gt;rhs());</span>
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    1316 </span>            : 
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :     MDiv* mir = ins-&gt;mir();</span>
<span class="lineNum">    1318 </span>            : 
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :     MOZ_ASSERT_IF(lhs != rhs, rhs != eax);</span>
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(rhs != edx);</span>
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(remainder == edx);</span>
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(output == eax);</span>
<span class="lineNum">    1323 </span>            : 
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :     Label done;</span>
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :     ReturnZero* ool = nullptr;</span>
<span class="lineNum">    1326 </span>            : 
<span class="lineNum">    1327 </span>            :     // Put the lhs in eax, for either the negative overflow case or the regular
<span class="lineNum">    1328 </span>            :     // divide case.
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :     if (lhs != eax)</span>
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :         masm.mov(lhs, eax);</span>
<span class="lineNum">    1331 </span>            : 
<span class="lineNum">    1332 </span>            :     // Handle divide by zero.
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :     if (mir-&gt;canBeDivideByZero()) {</span>
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         masm.test32(rhs, rhs);</span>
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         if (mir-&gt;trapOnError()) {</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :             masm.j(Assembler::Zero, trap(mir, wasm::Trap::IntegerDivideByZero));</span>
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :         } else if (mir-&gt;canTruncateInfinities()) {</span>
<span class="lineNum">    1338 </span>            :             // Truncated division by zero is zero (Infinity|0 == 0)
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :             if (!ool)</span>
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                 ool = new(alloc()) ReturnZero(output);</span>
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :             masm.j(Assembler::Zero, ool-&gt;entry());</span>
<span class="lineNum">    1342 </span>            :         } else {
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :             MOZ_ASSERT(mir-&gt;fallible());</span>
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Zero, ins-&gt;snapshot());</span>
<span class="lineNum">    1345 </span>            :         }
<span class="lineNum">    1346 </span>            :     }
<span class="lineNum">    1347 </span>            : 
<span class="lineNum">    1348 </span>            :     // Handle an integer overflow exception from -2147483648 / -1.
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :     if (mir-&gt;canBeNegativeOverflow()) {</span>
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :         Label notmin;</span>
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :         masm.cmp32(lhs, Imm32(INT32_MIN));</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :         masm.j(Assembler::NotEqual, &amp;notmin);</span>
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :         masm.cmp32(rhs, Imm32(-1));</span>
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :         if (mir-&gt;trapOnError()) {</span>
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 :             masm.j(Assembler::Equal, trap(mir, wasm::Trap::IntegerOverflow));</span>
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         } else if (mir-&gt;canTruncateOverflow()) {</span>
<span class="lineNum">    1357 </span>            :             // (-INT32_MIN)|0 == INT32_MIN and INT32_MIN is already in the
<span class="lineNum">    1358 </span>            :             // output register (lhs == eax).
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :             masm.j(Assembler::Equal, &amp;done);</span>
<span class="lineNum">    1360 </span>            :         } else {
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :             MOZ_ASSERT(mir-&gt;fallible());</span>
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Equal, ins-&gt;snapshot());</span>
<span class="lineNum">    1363 </span>            :         }
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :         masm.bind(&amp;notmin);</span>
<span class="lineNum">    1365 </span>            :     }
<span class="lineNum">    1366 </span>            : 
<span class="lineNum">    1367 </span>            :     // Handle negative 0.
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :     if (!mir-&gt;canTruncateNegativeZero() &amp;&amp; mir-&gt;canBeNegativeZero()) {</span>
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         Label nonzero;</span>
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :         masm.test32(lhs, lhs);</span>
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :         masm.j(Assembler::NonZero, &amp;nonzero);</span>
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :         masm.cmp32(rhs, Imm32(0));</span>
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::LessThan, ins-&gt;snapshot());</span>
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :         masm.bind(&amp;nonzero);</span>
<span class="lineNum">    1375 </span>            :     }
<span class="lineNum">    1376 </span>            : 
<span class="lineNum">    1377 </span>            :     // Sign extend the lhs into edx to make (edx:eax), since idiv is 64-bit.
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :     if (lhs != eax)</span>
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :         masm.mov(lhs, eax);</span>
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :     masm.cdq();</span>
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :     masm.idiv(rhs);</span>
<span class="lineNum">    1382 </span>            : 
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :     if (!mir-&gt;canTruncateRemainder()) {</span>
<span class="lineNum">    1384 </span>            :         // If the remainder is &gt; 0, bailout since this must be a double.
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         masm.test32(remainder, remainder);</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::NonZero, ins-&gt;snapshot());</span>
<span class="lineNum">    1387 </span>            :     }
<span class="lineNum">    1388 </span>            : 
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :     masm.bind(&amp;done);</span>
<span class="lineNum">    1390 </span>            : 
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 :     if (ool) {</span>
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         addOutOfLineCode(ool, mir);</span>
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         masm.bind(ool-&gt;rejoin());</span>
<span class="lineNum">    1394 </span>            :     }
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 : }</span>
<a name="1396"><span class="lineNum">    1396 </span>            : </a>
<span class="lineNum">    1397 </span>            : void
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitModPowTwoI(LModPowTwoI* ins)</span>
<span class="lineNum">    1399 </span>            : {
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :     Register lhs = ToRegister(ins-&gt;getOperand(0));</span>
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :     int32_t shift = ins-&gt;shift();</span>
<span class="lineNum">    1402 </span>            : 
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :     Label negative;</span>
<span class="lineNum">    1404 </span>            : 
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :     if (!ins-&gt;mir()-&gt;isUnsigned() &amp;&amp; ins-&gt;mir()-&gt;canBeNegativeDividend()) {</span>
<span class="lineNum">    1406 </span>            :         // Switch based on sign of the lhs.
<span class="lineNum">    1407 </span>            :         // Positive numbers are just a bitmask
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         masm.branchTest32(Assembler::Signed, lhs, lhs, &amp;negative);</span>
<span class="lineNum">    1409 </span>            :     }
<span class="lineNum">    1410 </span>            : 
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :     masm.andl(Imm32((uint32_t(1) &lt;&lt; shift) - 1), lhs);</span>
<span class="lineNum">    1412 </span>            : 
<span class="lineNum">    1413 </span><span class="lineNoCov">          0 :     if (!ins-&gt;mir()-&gt;isUnsigned() &amp;&amp; ins-&gt;mir()-&gt;canBeNegativeDividend()) {</span>
<span class="lineNum">    1414 </span><span class="lineNoCov">          0 :         Label done;</span>
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :         masm.jump(&amp;done);</span>
<span class="lineNum">    1416 </span>            : 
<span class="lineNum">    1417 </span>            :         // Negative numbers need a negate, bitmask, negate
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :         masm.bind(&amp;negative);</span>
<span class="lineNum">    1419 </span>            : 
<span class="lineNum">    1420 </span>            :         // Unlike in the visitModI case, we are not computing the mod by means of a
<span class="lineNum">    1421 </span>            :         // division. Therefore, the divisor = -1 case isn't problematic (the andl
<span class="lineNum">    1422 </span>            :         // always returns 0, which is what we expect).
<span class="lineNum">    1423 </span>            :         //
<span class="lineNum">    1424 </span>            :         // The negl instruction overflows if lhs == INT32_MIN, but this is also not
<span class="lineNum">    1425 </span>            :         // a problem: shift is at most 31, and so the andl also always returns 0.
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :         masm.negl(lhs);</span>
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :         masm.andl(Imm32((uint32_t(1) &lt;&lt; shift) - 1), lhs);</span>
<span class="lineNum">    1428 </span><span class="lineNoCov">          0 :         masm.negl(lhs);</span>
<span class="lineNum">    1429 </span>            : 
<span class="lineNum">    1430 </span>            :         // Since a%b has the same sign as b, and a is negative in this branch,
<span class="lineNum">    1431 </span>            :         // an answer of 0 means the correct result is actually -0. Bail out.
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         if (!ins-&gt;mir()-&gt;isTruncated())</span>
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Zero, ins-&gt;snapshot());</span>
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :         masm.bind(&amp;done);</span>
<span class="lineNum">    1435 </span>            :     }
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1437 </span>            : 
<span class="lineNum">    1438 </span>            : class ModOverflowCheck : public OutOfLineCodeBase&lt;CodeGeneratorX86Shared&gt;
<span class="lineNum">    1439 </span>            : {
<span class="lineNum">    1440 </span>            :     Label done_;
<span class="lineNum">    1441 </span>            :     LModI* ins_;
<span class="lineNum">    1442 </span>            :     Register rhs_;
<a name="1443"><span class="lineNum">    1443 </span>            : </a>
<span class="lineNum">    1444 </span>            :   public:
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :     explicit ModOverflowCheck(LModI* ins, Register rhs)</span>
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :       : ins_(ins), rhs_(rhs)</span>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineNoCov">          0 :     { }</span></a>
<span class="lineNum">    1448 </span>            : 
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 :     virtual void accept(CodeGeneratorX86Shared* codegen) {</span>
<a name="1450"><span class="lineNum">    1450 </span><span class="lineNoCov">          0 :         codegen-&gt;visitModOverflowCheck(this);</span></a>
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :     Label* done() {</span>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineNoCov">          0 :         return &amp;done_;</span></a>
<span class="lineNum">    1454 </span>            :     }
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :     LModI* ins() const {</span>
<a name="1456"><span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         return ins_;</span></a>
<span class="lineNum">    1457 </span>            :     }
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :     Register rhs() const {</span>
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :         return rhs_;</span>
<span class="lineNum">    1460 </span>            :     }
<span class="lineNum">    1461 </span>            : };
<a name="1462"><span class="lineNum">    1462 </span>            : </a>
<span class="lineNum">    1463 </span>            : void
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitModOverflowCheck(ModOverflowCheck* ool)</span>
<span class="lineNum">    1465 </span>            : {
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :     masm.cmp32(ool-&gt;rhs(), Imm32(-1));</span>
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :     if (ool-&gt;ins()-&gt;mir()-&gt;isTruncated()) {</span>
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :         masm.j(Assembler::NotEqual, ool-&gt;rejoin());</span>
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :         masm.mov(ImmWord(0), edx);</span>
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :         masm.jmp(ool-&gt;done());</span>
<span class="lineNum">    1471 </span>            :     } else {
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::Equal, ool-&gt;ins()-&gt;snapshot());</span>
<span class="lineNum">    1473 </span><span class="lineNoCov">          0 :         masm.jmp(ool-&gt;rejoin());</span>
<span class="lineNum">    1474 </span>            :     }
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 : }</span>
<a name="1476"><span class="lineNum">    1476 </span>            : </a>
<span class="lineNum">    1477 </span>            : void
<span class="lineNum">    1478 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitModI(LModI* ins)</span>
<span class="lineNum">    1479 </span>            : {
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :     Register remainder = ToRegister(ins-&gt;remainder());</span>
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :     Register lhs = ToRegister(ins-&gt;lhs());</span>
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :     Register rhs = ToRegister(ins-&gt;rhs());</span>
<span class="lineNum">    1483 </span>            : 
<span class="lineNum">    1484 </span>            :     // Required to use idiv.
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 :     MOZ_ASSERT_IF(lhs != rhs, rhs != eax);</span>
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(rhs != edx);</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(remainder == edx);</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToRegister(ins-&gt;getTemp(0)) == eax);</span>
<span class="lineNum">    1489 </span>            : 
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :     Label done;</span>
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :     ReturnZero* ool = nullptr;</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :     ModOverflowCheck* overflow = nullptr;</span>
<span class="lineNum">    1493 </span>            : 
<span class="lineNum">    1494 </span>            :     // Set up eax in preparation for doing a div.
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 :     if (lhs != eax)</span>
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :         masm.mov(lhs, eax);</span>
<span class="lineNum">    1497 </span>            : 
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :     MMod* mir = ins-&gt;mir();</span>
<span class="lineNum">    1499 </span>            : 
<span class="lineNum">    1500 </span>            :     // Prevent divide by zero.
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :     if (mir-&gt;canBeDivideByZero()) {</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :         masm.test32(rhs, rhs);</span>
<span class="lineNum">    1503 </span><span class="lineNoCov">          0 :         if (mir-&gt;isTruncated()) {</span>
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :             if (mir-&gt;trapOnError()) {</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                 masm.j(Assembler::Zero, trap(mir, wasm::Trap::IntegerDivideByZero));</span>
<span class="lineNum">    1506 </span>            :             } else {
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                 if (!ool)</span>
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :                     ool = new(alloc()) ReturnZero(edx);</span>
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                 masm.j(Assembler::Zero, ool-&gt;entry());</span>
<span class="lineNum">    1510 </span>            :             }
<span class="lineNum">    1511 </span>            :         } else {
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Zero, ins-&gt;snapshot());</span>
<span class="lineNum">    1513 </span>            :         }
<span class="lineNum">    1514 </span>            :     }
<span class="lineNum">    1515 </span>            : 
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :     Label negative;</span>
<span class="lineNum">    1517 </span>            : 
<span class="lineNum">    1518 </span>            :     // Switch based on sign of the lhs.
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :     if (mir-&gt;canBeNegativeDividend())</span>
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :         masm.branchTest32(Assembler::Signed, lhs, lhs, &amp;negative);</span>
<span class="lineNum">    1521 </span>            : 
<span class="lineNum">    1522 </span>            :     // If lhs &gt;= 0 then remainder = lhs % rhs. The remainder must be positive.
<span class="lineNum">    1523 </span>            :     {
<span class="lineNum">    1524 </span>            :         // Check if rhs is a power-of-two.
<span class="lineNum">    1525 </span><span class="lineNoCov">          0 :         if (mir-&gt;canBePowerOfTwoDivisor()) {</span>
<span class="lineNum">    1526 </span><span class="lineNoCov">          0 :             MOZ_ASSERT(rhs != remainder);</span>
<span class="lineNum">    1527 </span>            : 
<span class="lineNum">    1528 </span>            :             // Rhs y is a power-of-two if (y &amp; (y-1)) == 0. Note that if
<span class="lineNum">    1529 </span>            :             // y is any negative number other than INT32_MIN, both y and
<span class="lineNum">    1530 </span>            :             // y-1 will have the sign bit set so these are never optimized
<span class="lineNum">    1531 </span>            :             // as powers-of-two. If y is INT32_MIN, y-1 will be INT32_MAX
<span class="lineNum">    1532 </span>            :             // and because lhs &gt;= 0 at this point, lhs &amp; INT32_MAX returns
<span class="lineNum">    1533 </span>            :             // the correct value.
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :             Label notPowerOfTwo;</span>
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :             masm.mov(rhs, remainder);</span>
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :             masm.subl(Imm32(1), remainder);</span>
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :             masm.branchTest32(Assembler::NonZero, remainder, rhs, &amp;notPowerOfTwo);</span>
<span class="lineNum">    1538 </span>            :             {
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :                 masm.andl(lhs, remainder);</span>
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                 masm.jmp(&amp;done);</span>
<span class="lineNum">    1541 </span>            :             }
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :             masm.bind(&amp;notPowerOfTwo);</span>
<span class="lineNum">    1543 </span>            :         }
<span class="lineNum">    1544 </span>            : 
<span class="lineNum">    1545 </span>            :         // Since lhs &gt;= 0, the sign-extension will be 0
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 :         masm.mov(ImmWord(0), edx);</span>
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :         masm.idiv(rhs);</span>
<span class="lineNum">    1548 </span>            :     }
<span class="lineNum">    1549 </span>            : 
<span class="lineNum">    1550 </span>            :     // Otherwise, we have to beware of two special cases:
<span class="lineNum">    1551 </span><span class="lineNoCov">          0 :     if (mir-&gt;canBeNegativeDividend()) {</span>
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :         masm.jump(&amp;done);</span>
<span class="lineNum">    1553 </span>            : 
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :         masm.bind(&amp;negative);</span>
<span class="lineNum">    1555 </span>            : 
<span class="lineNum">    1556 </span>            :         // Prevent an integer overflow exception from -2147483648 % -1
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :         Label notmin;</span>
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :         masm.cmp32(lhs, Imm32(INT32_MIN));</span>
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :         overflow = new(alloc()) ModOverflowCheck(ins, rhs);</span>
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         masm.j(Assembler::Equal, overflow-&gt;entry());</span>
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :         masm.bind(overflow-&gt;rejoin());</span>
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :         masm.cdq();</span>
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         masm.idiv(rhs);</span>
<span class="lineNum">    1564 </span>            : 
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 :         if (!mir-&gt;isTruncated()) {</span>
<span class="lineNum">    1566 </span>            :             // A remainder of 0 means that the rval must be -0, which is a double.
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :             masm.test32(remainder, remainder);</span>
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::Zero, ins-&gt;snapshot());</span>
<span class="lineNum">    1569 </span>            :         }
<span class="lineNum">    1570 </span>            :     }
<span class="lineNum">    1571 </span>            : 
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :     masm.bind(&amp;done);</span>
<span class="lineNum">    1573 </span>            : 
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :     if (overflow) {</span>
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :         addOutOfLineCode(overflow, mir);</span>
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :         masm.bind(overflow-&gt;done());</span>
<span class="lineNum">    1577 </span>            :     }
<span class="lineNum">    1578 </span>            : 
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :     if (ool) {</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         addOutOfLineCode(ool, mir);</span>
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :         masm.bind(ool-&gt;rejoin());</span>
<span class="lineNum">    1582 </span>            :     }
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 : }</span>
<a name="1584"><span class="lineNum">    1584 </span>            : </a>
<span class="lineNum">    1585 </span>            : void
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitBitNotI(LBitNotI* ins)</span>
<span class="lineNum">    1587 </span>            : {
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :     const LAllocation* input = ins-&gt;getOperand(0);</span>
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(!input-&gt;isConstant());</span>
<span class="lineNum">    1590 </span>            : 
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :     masm.notl(ToOperand(input));</span>
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 : }</span>
<a name="1593"><span class="lineNum">    1593 </span>            : </a>
<span class="lineNum">    1594 </span>            : void
<span class="lineNum">    1595 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitBitOpI(LBitOpI* ins)</span>
<span class="lineNum">    1596 </span>            : {
<span class="lineNum">    1597 </span><span class="lineNoCov">          0 :     const LAllocation* lhs = ins-&gt;getOperand(0);</span>
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :     const LAllocation* rhs = ins-&gt;getOperand(1);</span>
<span class="lineNum">    1599 </span>            : 
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :     switch (ins-&gt;bitop()) {</span>
<span class="lineNum">    1601 </span>            :         case JSOP_BITOR:
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :             if (rhs-&gt;isConstant())</span>
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :                 masm.orl(Imm32(ToInt32(rhs)), ToOperand(lhs));</span>
<span class="lineNum">    1604 </span>            :             else
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :                 masm.orl(ToOperand(rhs), ToRegister(lhs));</span>
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1607 </span>            :         case JSOP_BITXOR:
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :             if (rhs-&gt;isConstant())</span>
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 :                 masm.xorl(Imm32(ToInt32(rhs)), ToOperand(lhs));</span>
<span class="lineNum">    1610 </span>            :             else
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 :                 masm.xorl(ToOperand(rhs), ToRegister(lhs));</span>
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1613 </span>            :         case JSOP_BITAND:
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :             if (rhs-&gt;isConstant())</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :                 masm.andl(Imm32(ToInt32(rhs)), ToOperand(lhs));</span>
<span class="lineNum">    1616 </span>            :             else
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :                 masm.andl(ToOperand(rhs), ToRegister(lhs));</span>
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1619 </span>            :         default:
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected binary opcode&quot;);</span>
<span class="lineNum">    1621 </span>            :     }
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 : }</span>
<a name="1623"><span class="lineNum">    1623 </span>            : </a>
<span class="lineNum">    1624 </span>            : void
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitBitOpI64(LBitOpI64* lir)</span>
<span class="lineNum">    1626 </span>            : {
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :     const LInt64Allocation lhs = lir-&gt;getInt64Operand(LBitOpI64::Lhs);</span>
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :     const LInt64Allocation rhs = lir-&gt;getInt64Operand(LBitOpI64::Rhs);</span>
<span class="lineNum">    1629 </span>            : 
<span class="lineNum">    1630 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToOutRegister64(lir) == ToRegister64(lhs));</span>
<span class="lineNum">    1631 </span>            : 
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :     switch (lir-&gt;bitop()) {</span>
<span class="lineNum">    1633 </span>            :       case JSOP_BITOR:
<span class="lineNum">    1634 </span><span class="lineNoCov">          0 :         if (IsConstant(rhs))</span>
<span class="lineNum">    1635 </span><span class="lineNoCov">          0 :             masm.or64(Imm64(ToInt64(rhs)), ToRegister64(lhs));</span>
<span class="lineNum">    1636 </span>            :         else
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :             masm.or64(ToOperandOrRegister64(rhs), ToRegister64(lhs));</span>
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1639 </span>            :       case JSOP_BITXOR:
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         if (IsConstant(rhs))</span>
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :             masm.xor64(Imm64(ToInt64(rhs)), ToRegister64(lhs));</span>
<span class="lineNum">    1642 </span>            :         else
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :             masm.xor64(ToOperandOrRegister64(rhs), ToRegister64(lhs));</span>
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1645 </span>            :       case JSOP_BITAND:
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         if (IsConstant(rhs))</span>
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :             masm.and64(Imm64(ToInt64(rhs)), ToRegister64(lhs));</span>
<span class="lineNum">    1648 </span>            :         else
<span class="lineNum">    1649 </span><span class="lineNoCov">          0 :             masm.and64(ToOperandOrRegister64(rhs), ToRegister64(lhs));</span>
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1651 </span>            :       default:
<span class="lineNum">    1652 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unexpected binary opcode&quot;);</span>
<span class="lineNum">    1653 </span>            :     }
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 : }</span>
<a name="1655"><span class="lineNum">    1655 </span>            : </a>
<span class="lineNum">    1656 </span>            : void
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitShiftI(LShiftI* ins)</span>
<span class="lineNum">    1658 </span>            : {
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :     Register lhs = ToRegister(ins-&gt;lhs());</span>
<span class="lineNum">    1660 </span><span class="lineNoCov">          0 :     const LAllocation* rhs = ins-&gt;rhs();</span>
<span class="lineNum">    1661 </span>            : 
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :     if (rhs-&gt;isConstant()) {</span>
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :         int32_t shift = ToInt32(rhs) &amp; 0x1F;</span>
<span class="lineNum">    1664 </span><span class="lineNoCov">          0 :         switch (ins-&gt;bitop()) {</span>
<span class="lineNum">    1665 </span>            :           case JSOP_LSH:
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :             if (shift)</span>
<span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                 masm.shll(Imm32(shift), lhs);</span>
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1669 </span>            :           case JSOP_RSH:
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :             if (shift)</span>
<span class="lineNum">    1671 </span><span class="lineNoCov">          0 :                 masm.sarl(Imm32(shift), lhs);</span>
<span class="lineNum">    1672 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1673 </span>            :           case JSOP_URSH:
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :             if (shift) {</span>
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :                 masm.shrl(Imm32(shift), lhs);</span>
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :             } else if (ins-&gt;mir()-&gt;toUrsh()-&gt;fallible()) {</span>
<span class="lineNum">    1677 </span>            :                 // x &gt;&gt;&gt; 0 can overflow.
<span class="lineNum">    1678 </span><span class="lineNoCov">          0 :                 masm.test32(lhs, lhs);</span>
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 :                 bailoutIf(Assembler::Signed, ins-&gt;snapshot());</span>
<span class="lineNum">    1680 </span>            :             }
<span class="lineNum">    1681 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1682 </span>            :           default:
<span class="lineNum">    1683 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Unexpected shift op&quot;);</span>
<span class="lineNum">    1684 </span>            :         }
<span class="lineNum">    1685 </span>            :     } else {
<span class="lineNum">    1686 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ToRegister(rhs) == ecx);</span>
<span class="lineNum">    1687 </span><span class="lineNoCov">          0 :         switch (ins-&gt;bitop()) {</span>
<span class="lineNum">    1688 </span>            :           case JSOP_LSH:
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :             masm.shll_cl(lhs);</span>
<span class="lineNum">    1690 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1691 </span>            :           case JSOP_RSH:
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :             masm.sarl_cl(lhs);</span>
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1694 </span>            :           case JSOP_URSH:
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :             masm.shrl_cl(lhs);</span>
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 :             if (ins-&gt;mir()-&gt;toUrsh()-&gt;fallible()) {</span>
<span class="lineNum">    1697 </span>            :                 // x &gt;&gt;&gt; 0 can overflow.
<span class="lineNum">    1698 </span><span class="lineNoCov">          0 :                 masm.test32(lhs, lhs);</span>
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :                 bailoutIf(Assembler::Signed, ins-&gt;snapshot());</span>
<span class="lineNum">    1700 </span>            :             }
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1702 </span>            :           default:
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Unexpected shift op&quot;);</span>
<span class="lineNum">    1704 </span>            :         }
<span class="lineNum">    1705 </span>            :     }
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 : }</span>
<a name="1707"><span class="lineNum">    1707 </span>            : </a>
<span class="lineNum">    1708 </span>            : void
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitShiftI64(LShiftI64* lir)</span>
<span class="lineNum">    1710 </span>            : {
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :     const LInt64Allocation lhs = lir-&gt;getInt64Operand(LShiftI64::Lhs);</span>
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :     LAllocation* rhs = lir-&gt;getOperand(LShiftI64::Rhs);</span>
<span class="lineNum">    1713 </span>            : 
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToOutRegister64(lir) == ToRegister64(lhs));</span>
<span class="lineNum">    1715 </span>            : 
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :     if (rhs-&gt;isConstant()) {</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         int32_t shift = int32_t(rhs-&gt;toConstant()-&gt;toInt64() &amp; 0x3F);</span>
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :         switch (lir-&gt;bitop()) {</span>
<span class="lineNum">    1719 </span>            :           case JSOP_LSH:
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :             if (shift)</span>
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                 masm.lshift64(Imm32(shift), ToRegister64(lhs));</span>
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1723 </span>            :           case JSOP_RSH:
<span class="lineNum">    1724 </span><span class="lineNoCov">          0 :             if (shift)</span>
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :                 masm.rshift64Arithmetic(Imm32(shift), ToRegister64(lhs));</span>
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1727 </span>            :           case JSOP_URSH:
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :             if (shift)</span>
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :                 masm.rshift64(Imm32(shift), ToRegister64(lhs));</span>
<span class="lineNum">    1730 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    1731 </span>            :           default:
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Unexpected shift op&quot;);</span>
<span class="lineNum">    1733 </span>            :         }
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    1735 </span>            :     }
<span class="lineNum">    1736 </span>            : 
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToRegister(rhs) == ecx);</span>
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :     switch (lir-&gt;bitop()) {</span>
<span class="lineNum">    1739 </span>            :       case JSOP_LSH:
<span class="lineNum">    1740 </span><span class="lineNoCov">          0 :         masm.lshift64(ecx, ToRegister64(lhs));</span>
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1742 </span>            :       case JSOP_RSH:
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         masm.rshift64Arithmetic(ecx, ToRegister64(lhs));</span>
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1745 </span>            :       case JSOP_URSH:
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :         masm.rshift64(ecx, ToRegister64(lhs));</span>
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1748 </span>            :       default:
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unexpected shift op&quot;);</span>
<span class="lineNum">    1750 </span>            :     }
<span class="lineNum">    1751 </span>            : }
<a name="1752"><span class="lineNum">    1752 </span>            : </a>
<span class="lineNum">    1753 </span>            : void
<span class="lineNum">    1754 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitUrshD(LUrshD* ins)</span>
<span class="lineNum">    1755 </span>            : {
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :     Register lhs = ToRegister(ins-&gt;lhs());</span>
<span class="lineNum">    1757 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToRegister(ins-&gt;temp()) == lhs);</span>
<span class="lineNum">    1758 </span>            : 
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :     const LAllocation* rhs = ins-&gt;rhs();</span>
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    1761 </span>            : 
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :     if (rhs-&gt;isConstant()) {</span>
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         int32_t shift = ToInt32(rhs) &amp; 0x1F;</span>
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :         if (shift)</span>
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :             masm.shrl(Imm32(shift), lhs);</span>
<span class="lineNum">    1766 </span>            :     } else {
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ToRegister(rhs) == ecx);</span>
<span class="lineNum">    1768 </span><span class="lineNoCov">          0 :         masm.shrl_cl(lhs);</span>
<span class="lineNum">    1769 </span>            :     }
<span class="lineNum">    1770 </span>            : 
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :     masm.convertUInt32ToDouble(lhs, out);</span>
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 : }</span>
<a name="1773"><span class="lineNum">    1773 </span>            : </a>
<span class="lineNum">    1774 </span>            : Operand
<span class="lineNum">    1775 </span><span class="lineCov">        125 : CodeGeneratorX86Shared::ToOperand(const LAllocation&amp; a)</span>
<span class="lineNum">    1776 </span>            : {
<span class="lineNum">    1777 </span><span class="lineCov">        125 :     if (a.isGeneralReg())</span>
<span class="lineNum">    1778 </span><span class="lineCov">         93 :         return Operand(a.toGeneralReg()-&gt;reg());</span>
<span class="lineNum">    1779 </span><span class="lineCov">         32 :     if (a.isFloatReg())</span>
<span class="lineNum">    1780 </span><span class="lineNoCov">          0 :         return Operand(a.toFloatReg()-&gt;reg());</span>
<span class="lineNum">    1781 </span><span class="lineCov">         32 :     return Operand(masm.getStackPointer(), ToStackOffset(&amp;a));</span>
<span class="lineNum">    1782 </span>            : }
<a name="1783"><span class="lineNum">    1783 </span>            : </a>
<span class="lineNum">    1784 </span>            : Operand
<span class="lineNum">    1785 </span><span class="lineCov">        125 : CodeGeneratorX86Shared::ToOperand(const LAllocation* a)</span>
<span class="lineNum">    1786 </span>            : {
<span class="lineNum">    1787 </span><span class="lineCov">        125 :     return ToOperand(*a);</span>
<span class="lineNum">    1788 </span>            : }
<a name="1789"><span class="lineNum">    1789 </span>            : </a>
<span class="lineNum">    1790 </span>            : Operand
<span class="lineNum">    1791 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::ToOperand(const LDefinition* def)</span>
<span class="lineNum">    1792 </span>            : {
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :     return ToOperand(def-&gt;output());</span>
<span class="lineNum">    1794 </span>            : }
<a name="1795"><span class="lineNum">    1795 </span>            : </a>
<span class="lineNum">    1796 </span>            : MoveOperand
<span class="lineNum">    1797 </span><span class="lineCov">       1108 : CodeGeneratorX86Shared::toMoveOperand(LAllocation a) const</span>
<span class="lineNum">    1798 </span>            : {
<span class="lineNum">    1799 </span><span class="lineCov">       1108 :     if (a.isGeneralReg())</span>
<span class="lineNum">    1800 </span><span class="lineCov">        566 :         return MoveOperand(ToRegister(a));</span>
<span class="lineNum">    1801 </span><span class="lineCov">        542 :     if (a.isFloatReg())</span>
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :         return MoveOperand(ToFloatRegister(a));</span>
<span class="lineNum">    1803 </span><span class="lineCov">        542 :     return MoveOperand(StackPointer, ToStackOffset(a));</span>
<span class="lineNum">    1804 </span>            : }
<span class="lineNum">    1805 </span>            : 
<span class="lineNum">    1806 </span>            : class OutOfLineTableSwitch : public OutOfLineCodeBase&lt;CodeGeneratorX86Shared&gt;
<span class="lineNum">    1807 </span>            : {
<span class="lineNum">    1808 </span>            :     MTableSwitch* mir_;
<a name="1809"><span class="lineNum">    1809 </span>            :     CodeLabel jumpLabel_;</a>
<span class="lineNum">    1810 </span>            : 
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :     void accept(CodeGeneratorX86Shared* codegen) {</span>
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :         codegen-&gt;visitOutOfLineTableSwitch(this);</span>
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :     }</span>
<a name="1814"><span class="lineNum">    1814 </span>            : </a>
<span class="lineNum">    1815 </span>            :   public:
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :     explicit OutOfLineTableSwitch(MTableSwitch* mir)</span>
<span class="lineNum">    1817 </span><span class="lineNoCov">          0 :       : mir_(mir)</span>
<a name="1818"><span class="lineNum">    1818 </span><span class="lineNoCov">          0 :     {}</span></a>
<span class="lineNum">    1819 </span>            : 
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :     MTableSwitch* mir() const {</span>
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :         return mir_;</span>
<a name="1822"><span class="lineNum">    1822 </span>            :     }</a>
<span class="lineNum">    1823 </span>            : 
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :     CodeLabel* jumpLabel() {</span>
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :         return &amp;jumpLabel_;</span>
<span class="lineNum">    1826 </span>            :     }
<span class="lineNum">    1827 </span>            : };
<a name="1828"><span class="lineNum">    1828 </span>            : </a>
<span class="lineNum">    1829 </span>            : void
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitOutOfLineTableSwitch(OutOfLineTableSwitch* ool)</span>
<span class="lineNum">    1831 </span>            : {
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :     MTableSwitch* mir = ool-&gt;mir();</span>
<span class="lineNum">    1833 </span>            : 
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 :     masm.haltingAlign(sizeof(void*));</span>
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :     masm.use(ool-&gt;jumpLabel()-&gt;target());</span>
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :     masm.addCodeLabel(*ool-&gt;jumpLabel());</span>
<span class="lineNum">    1837 </span>            : 
<span class="lineNum">    1838 </span><span class="lineNoCov">          0 :     for (size_t i = 0; i &lt; mir-&gt;numCases(); i++) {</span>
<span class="lineNum">    1839 </span><span class="lineNoCov">          0 :         LBlock* caseblock = skipTrivialBlocks(mir-&gt;getCase(i))-&gt;lir();</span>
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         Label* caseheader = caseblock-&gt;label();</span>
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         uint32_t caseoffset = caseheader-&gt;offset();</span>
<span class="lineNum">    1842 </span>            : 
<span class="lineNum">    1843 </span>            :         // The entries of the jump table need to be absolute addresses and thus
<span class="lineNum">    1844 </span>            :         // must be patched after codegen is finished.
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :         CodeLabel cl;</span>
<span class="lineNum">    1846 </span><span class="lineNoCov">          0 :         masm.writeCodePointer(cl.patchAt());</span>
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         cl.target()-&gt;bind(caseoffset);</span>
<span class="lineNum">    1848 </span><span class="lineNoCov">          0 :         masm.addCodeLabel(cl);</span>
<span class="lineNum">    1849 </span>            :     }
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 : }</span>
<a name="1851"><span class="lineNum">    1851 </span>            : </a>
<span class="lineNum">    1852 </span>            : void
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::emitTableSwitchDispatch(MTableSwitch* mir, Register index, Register base)</span>
<span class="lineNum">    1854 </span>            : {
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :     Label* defaultcase = skipTrivialBlocks(mir-&gt;getDefault())-&gt;lir()-&gt;label();</span>
<span class="lineNum">    1856 </span>            : 
<span class="lineNum">    1857 </span>            :     // Lower value with low value
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :     if (mir-&gt;low() != 0)</span>
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :         masm.subl(Imm32(mir-&gt;low()), index);</span>
<span class="lineNum">    1860 </span>            : 
<span class="lineNum">    1861 </span>            :     // Jump to default case if input is out of range
<span class="lineNum">    1862 </span><span class="lineNoCov">          0 :     int32_t cases = mir-&gt;numCases();</span>
<span class="lineNum">    1863 </span><span class="lineNoCov">          0 :     masm.cmp32(index, Imm32(cases));</span>
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :     masm.j(AssemblerX86Shared::AboveOrEqual, defaultcase);</span>
<span class="lineNum">    1865 </span>            : 
<span class="lineNum">    1866 </span>            :     // To fill in the CodeLabels for the case entries, we need to first
<span class="lineNum">    1867 </span>            :     // generate the case entries (we don't yet know their offsets in the
<span class="lineNum">    1868 </span>            :     // instruction stream).
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :     OutOfLineTableSwitch* ool = new(alloc()) OutOfLineTableSwitch(mir);</span>
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :     addOutOfLineCode(ool, mir);</span>
<span class="lineNum">    1871 </span>            : 
<span class="lineNum">    1872 </span>            :     // Compute the position where a pointer to the right case stands.
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :     masm.mov(ool-&gt;jumpLabel()-&gt;patchAt(), base);</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :     Operand pointer = Operand(base, index, ScalePointer);</span>
<span class="lineNum">    1875 </span>            : 
<span class="lineNum">    1876 </span>            :     // Jump to the right case
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :     masm.jmp(pointer);</span>
<span class="lineNum">    1878 </span><span class="lineNoCov">          0 : }</span>
<a name="1879"><span class="lineNum">    1879 </span>            : </a>
<span class="lineNum">    1880 </span>            : void
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitMathD(LMathD* math)</span>
<span class="lineNum">    1882 </span>            : {
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(math-&gt;lhs());</span>
<span class="lineNum">    1884 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(math-&gt;rhs());</span>
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(math-&gt;output());</span>
<span class="lineNum">    1886 </span>            : 
<span class="lineNum">    1887 </span><span class="lineNoCov">          0 :     switch (math-&gt;jsop()) {</span>
<span class="lineNum">    1888 </span>            :       case JSOP_ADD:
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :         masm.vaddsd(rhs, lhs, output);</span>
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1891 </span>            :       case JSOP_SUB:
<span class="lineNum">    1892 </span><span class="lineNoCov">          0 :         masm.vsubsd(rhs, lhs, output);</span>
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1894 </span>            :       case JSOP_MUL:
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :         masm.vmulsd(rhs, lhs, output);</span>
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1897 </span>            :       case JSOP_DIV:
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :         masm.vdivsd(rhs, lhs, output);</span>
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1900 </span>            :       default:
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unexpected opcode&quot;);</span>
<span class="lineNum">    1902 </span>            :     }
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 : }</span>
<a name="1904"><span class="lineNum">    1904 </span>            : </a>
<span class="lineNum">    1905 </span>            : void
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitMathF(LMathF* math)</span>
<span class="lineNum">    1907 </span>            : {
<span class="lineNum">    1908 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(math-&gt;lhs());</span>
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(math-&gt;rhs());</span>
<span class="lineNum">    1910 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(math-&gt;output());</span>
<span class="lineNum">    1911 </span>            : 
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :     switch (math-&gt;jsop()) {</span>
<span class="lineNum">    1913 </span>            :       case JSOP_ADD:
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :         masm.vaddss(rhs, lhs, output);</span>
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1916 </span>            :       case JSOP_SUB:
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :         masm.vsubss(rhs, lhs, output);</span>
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1919 </span>            :       case JSOP_MUL:
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :         masm.vmulss(rhs, lhs, output);</span>
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1922 </span>            :       case JSOP_DIV:
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :         masm.vdivss(rhs, lhs, output);</span>
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    1925 </span>            :       default:
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unexpected opcode&quot;);</span>
<span class="lineNum">    1927 </span>            :     }
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 : }</span>
<a name="1929"><span class="lineNum">    1929 </span>            : </a>
<span class="lineNum">    1930 </span>            : void
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitFloor(LFloor* lir)</span>
<span class="lineNum">    1932 </span>            : {
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(lir-&gt;input());</span>
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :     Register output = ToRegister(lir-&gt;output());</span>
<span class="lineNum">    1935 </span>            : 
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 :     Label bailout;</span>
<span class="lineNum">    1937 </span>            : 
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    1939 </span>            :         // Bail on negative-zero.
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :         masm.branchNegativeZero(input, output, &amp;bailout);</span>
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :         bailoutFrom(&amp;bailout, lir-&gt;snapshot());</span>
<span class="lineNum">    1942 </span>            : 
<span class="lineNum">    1943 </span>            :         // Round toward -Infinity.
<span class="lineNum">    1944 </span>            :         {
<span class="lineNum">    1945 </span><span class="lineNoCov">          0 :             ScratchDoubleScope scratch(masm);</span>
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :             masm.vroundsd(X86Encoding::RoundDown, input, scratch, scratch);</span>
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 :             bailoutCvttsd2si(scratch, output, lir-&gt;snapshot());</span>
<span class="lineNum">    1948 </span>            :         }
<span class="lineNum">    1949 </span>            :     } else {
<span class="lineNum">    1950 </span><span class="lineNoCov">          0 :         Label negative, end;</span>
<span class="lineNum">    1951 </span>            : 
<span class="lineNum">    1952 </span>            :         // Branch to a slow path for negative inputs. Doesn't catch NaN or -0.
<span class="lineNum">    1953 </span>            :         {
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :             ScratchDoubleScope scratch(masm);</span>
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :             masm.zeroDouble(scratch);</span>
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :             masm.branchDouble(Assembler::DoubleLessThan, input, scratch, &amp;negative);</span>
<span class="lineNum">    1957 </span>            :         }
<span class="lineNum">    1958 </span>            : 
<span class="lineNum">    1959 </span>            :         // Bail on negative-zero.
<span class="lineNum">    1960 </span><span class="lineNoCov">          0 :         masm.branchNegativeZero(input, output, &amp;bailout);</span>
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :         bailoutFrom(&amp;bailout, lir-&gt;snapshot());</span>
<span class="lineNum">    1962 </span>            : 
<span class="lineNum">    1963 </span>            :         // Input is non-negative, so truncation correctly rounds.
<span class="lineNum">    1964 </span><span class="lineNoCov">          0 :         bailoutCvttsd2si(input, output, lir-&gt;snapshot());</span>
<span class="lineNum">    1965 </span>            : 
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :         masm.jump(&amp;end);</span>
<span class="lineNum">    1967 </span>            : 
<span class="lineNum">    1968 </span>            :         // Input is negative, but isn't -0.
<span class="lineNum">    1969 </span>            :         // Negative values go on a comparatively expensive path, since no
<span class="lineNum">    1970 </span>            :         // native rounding mode matches JS semantics. Still better than callVM.
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :         masm.bind(&amp;negative);</span>
<span class="lineNum">    1972 </span>            :         {
<span class="lineNum">    1973 </span>            :             // Truncate and round toward zero.
<span class="lineNum">    1974 </span>            :             // This is off-by-one for everything but integer-valued inputs.
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :             bailoutCvttsd2si(input, output, lir-&gt;snapshot());</span>
<span class="lineNum">    1976 </span>            : 
<span class="lineNum">    1977 </span>            :             // Test whether the input double was integer-valued.
<span class="lineNum">    1978 </span>            :             {
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                 ScratchDoubleScope scratch(masm);</span>
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :                 masm.convertInt32ToDouble(output, scratch);</span>
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                 masm.branchDouble(Assembler::DoubleEqualOrUnordered, input, scratch, &amp;end);</span>
<span class="lineNum">    1982 </span>            :             }
<span class="lineNum">    1983 </span>            : 
<span class="lineNum">    1984 </span>            :             // Input is not integer-valued, so we rounded off-by-one in the
<span class="lineNum">    1985 </span>            :             // wrong direction. Correct by subtraction.
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :             masm.subl(Imm32(1), output);</span>
<span class="lineNum">    1987 </span>            :             // Cannot overflow: output was already checked against INT_MIN.
<span class="lineNum">    1988 </span>            :         }
<span class="lineNum">    1989 </span>            : 
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :         masm.bind(&amp;end);</span>
<span class="lineNum">    1991 </span>            :     }
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 : }</span>
<a name="1993"><span class="lineNum">    1993 </span>            : </a>
<span class="lineNum">    1994 </span>            : void
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitFloorF(LFloorF* lir)</span>
<span class="lineNum">    1996 </span>            : {
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(lir-&gt;input());</span>
<span class="lineNum">    1998 </span><span class="lineNoCov">          0 :     Register output = ToRegister(lir-&gt;output());</span>
<span class="lineNum">    1999 </span>            : 
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :     Label bailout;</span>
<span class="lineNum">    2001 </span>            : 
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    2003 </span>            :         // Bail on negative-zero.
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :         masm.branchNegativeZeroFloat32(input, output, &amp;bailout);</span>
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :         bailoutFrom(&amp;bailout, lir-&gt;snapshot());</span>
<span class="lineNum">    2006 </span>            : 
<span class="lineNum">    2007 </span>            :         // Round toward -Infinity.
<span class="lineNum">    2008 </span>            :         {
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :             ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :             masm.vroundss(X86Encoding::RoundDown, input, scratch, scratch);</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :             bailoutCvttss2si(scratch, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2012 </span>            :         }
<span class="lineNum">    2013 </span>            :     } else {
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 :         Label negative, end;</span>
<span class="lineNum">    2015 </span>            : 
<span class="lineNum">    2016 </span>            :         // Branch to a slow path for negative inputs. Doesn't catch NaN or -0.
<span class="lineNum">    2017 </span>            :         {
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :             ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :             masm.zeroFloat32(scratch);</span>
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :             masm.branchFloat(Assembler::DoubleLessThan, input, scratch, &amp;negative);</span>
<span class="lineNum">    2021 </span>            :         }
<span class="lineNum">    2022 </span>            : 
<span class="lineNum">    2023 </span>            :         // Bail on negative-zero.
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :         masm.branchNegativeZeroFloat32(input, output, &amp;bailout);</span>
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :         bailoutFrom(&amp;bailout, lir-&gt;snapshot());</span>
<span class="lineNum">    2026 </span>            : 
<span class="lineNum">    2027 </span>            :         // Input is non-negative, so truncation correctly rounds.
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         bailoutCvttss2si(input, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2029 </span>            : 
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :         masm.jump(&amp;end);</span>
<span class="lineNum">    2031 </span>            : 
<span class="lineNum">    2032 </span>            :         // Input is negative, but isn't -0.
<span class="lineNum">    2033 </span>            :         // Negative values go on a comparatively expensive path, since no
<span class="lineNum">    2034 </span>            :         // native rounding mode matches JS semantics. Still better than callVM.
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :         masm.bind(&amp;negative);</span>
<span class="lineNum">    2036 </span>            :         {
<span class="lineNum">    2037 </span>            :             // Truncate and round toward zero.
<span class="lineNum">    2038 </span>            :             // This is off-by-one for everything but integer-valued inputs.
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :             bailoutCvttss2si(input, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2040 </span>            : 
<span class="lineNum">    2041 </span>            :             // Test whether the input double was integer-valued.
<span class="lineNum">    2042 </span>            :             {
<span class="lineNum">    2043 </span><span class="lineNoCov">          0 :                 ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                 masm.convertInt32ToFloat32(output, scratch);</span>
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                 masm.branchFloat(Assembler::DoubleEqualOrUnordered, input, scratch, &amp;end);</span>
<span class="lineNum">    2046 </span>            :             }
<span class="lineNum">    2047 </span>            : 
<span class="lineNum">    2048 </span>            :             // Input is not integer-valued, so we rounded off-by-one in the
<span class="lineNum">    2049 </span>            :             // wrong direction. Correct by subtraction.
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :             masm.subl(Imm32(1), output);</span>
<span class="lineNum">    2051 </span>            :             // Cannot overflow: output was already checked against INT_MIN.
<span class="lineNum">    2052 </span>            :         }
<span class="lineNum">    2053 </span>            : 
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :         masm.bind(&amp;end);</span>
<span class="lineNum">    2055 </span>            :     }
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 : }</span>
<a name="2057"><span class="lineNum">    2057 </span>            : </a>
<span class="lineNum">    2058 </span>            : void
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitCeil(LCeil* lir)</span>
<span class="lineNum">    2060 </span>            : {
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(lir-&gt;input());</span>
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :     ScratchDoubleScope scratch(masm);</span>
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :     Register output = ToRegister(lir-&gt;output());</span>
<span class="lineNum">    2064 </span>            : 
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :     Label bailout, lessThanMinusOne;</span>
<span class="lineNum">    2066 </span>            : 
<span class="lineNum">    2067 </span>            :     // Bail on ]-1; -0] range
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 :     masm.loadConstantDouble(-1, scratch);</span>
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :     masm.branchDouble(Assembler::DoubleLessThanOrEqualOrUnordered, input,</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :                       scratch, &amp;lessThanMinusOne);</span>
<span class="lineNum">    2071 </span>            : 
<span class="lineNum">    2072 </span>            :     // Test for remaining values with the sign bit set, i.e. ]-1; -0]
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :     masm.vmovmskpd(input, output);</span>
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :     masm.branchTest32(Assembler::NonZero, output, Imm32(1), &amp;bailout);</span>
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :     bailoutFrom(&amp;bailout, lir-&gt;snapshot());</span>
<span class="lineNum">    2076 </span>            : 
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    2078 </span>            :         // x &lt;= -1 or x &gt; -0
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :         masm.bind(&amp;lessThanMinusOne);</span>
<span class="lineNum">    2080 </span>            :         // Round toward +Infinity.
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :         masm.vroundsd(X86Encoding::RoundUp, input, scratch, scratch);</span>
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :         bailoutCvttsd2si(scratch, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2083 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    2084 </span>            :     }
<span class="lineNum">    2085 </span>            : 
<span class="lineNum">    2086 </span>            :     // No SSE4.1
<span class="lineNum">    2087 </span><span class="lineNoCov">          0 :     Label end;</span>
<span class="lineNum">    2088 </span>            : 
<span class="lineNum">    2089 </span>            :     // x &gt;= 0 and x is not -0.0, we can truncate (resp. truncate and add 1) for
<span class="lineNum">    2090 </span>            :     // integer (resp. non-integer) values.
<span class="lineNum">    2091 </span>            :     // Will also work for values &gt;= INT_MAX + 1, as the truncate
<span class="lineNum">    2092 </span>            :     // operation will return INT_MIN and there'll be a bailout.
<span class="lineNum">    2093 </span><span class="lineNoCov">          0 :     bailoutCvttsd2si(input, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 :     masm.convertInt32ToDouble(output, scratch);</span>
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :     masm.branchDouble(Assembler::DoubleEqualOrUnordered, input, scratch, &amp;end);</span>
<span class="lineNum">    2096 </span>            : 
<span class="lineNum">    2097 </span>            :     // Input is not integer-valued, add 1 to obtain the ceiling value
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :     masm.addl(Imm32(1), output);</span>
<span class="lineNum">    2099 </span>            :     // if input &gt; INT_MAX, output == INT_MAX so adding 1 will overflow.
<span class="lineNum">    2100 </span><span class="lineNoCov">          0 :     bailoutIf(Assembler::Overflow, lir-&gt;snapshot());</span>
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :     masm.jump(&amp;end);</span>
<span class="lineNum">    2102 </span>            : 
<span class="lineNum">    2103 </span>            :     // x &lt;= -1, truncation is the way to go.
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :     masm.bind(&amp;lessThanMinusOne);</span>
<span class="lineNum">    2105 </span><span class="lineNoCov">          0 :     bailoutCvttsd2si(input, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2106 </span>            : 
<span class="lineNum">    2107 </span><span class="lineNoCov">          0 :     masm.bind(&amp;end);</span>
<span class="lineNum">    2108 </span>            : }
<a name="2109"><span class="lineNum">    2109 </span>            : </a>
<span class="lineNum">    2110 </span>            : void
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitCeilF(LCeilF* lir)</span>
<span class="lineNum">    2112 </span>            : {
<span class="lineNum">    2113 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(lir-&gt;input());</span>
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :     ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">    2115 </span><span class="lineNoCov">          0 :     Register output = ToRegister(lir-&gt;output());</span>
<span class="lineNum">    2116 </span>            : 
<span class="lineNum">    2117 </span><span class="lineNoCov">          0 :     Label bailout, lessThanMinusOne;</span>
<span class="lineNum">    2118 </span>            : 
<span class="lineNum">    2119 </span>            :     // Bail on ]-1; -0] range
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :     masm.loadConstantFloat32(-1.f, scratch);</span>
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :     masm.branchFloat(Assembler::DoubleLessThanOrEqualOrUnordered, input,</span>
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :                      scratch, &amp;lessThanMinusOne);</span>
<span class="lineNum">    2123 </span>            : 
<span class="lineNum">    2124 </span>            :     // Test for remaining values with the sign bit set, i.e. ]-1; -0]
<span class="lineNum">    2125 </span><span class="lineNoCov">          0 :     masm.vmovmskps(input, output);</span>
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :     masm.branchTest32(Assembler::NonZero, output, Imm32(1), &amp;bailout);</span>
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :     bailoutFrom(&amp;bailout, lir-&gt;snapshot());</span>
<span class="lineNum">    2128 </span>            : 
<span class="lineNum">    2129 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    2130 </span>            :         // x &lt;= -1 or x &gt; -0
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :         masm.bind(&amp;lessThanMinusOne);</span>
<span class="lineNum">    2132 </span>            :         // Round toward +Infinity.
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :         masm.vroundss(X86Encoding::RoundUp, input, scratch, scratch);</span>
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :         bailoutCvttss2si(scratch, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    2136 </span>            :     }
<span class="lineNum">    2137 </span>            : 
<span class="lineNum">    2138 </span>            :     // No SSE4.1
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :     Label end;</span>
<span class="lineNum">    2140 </span>            : 
<span class="lineNum">    2141 </span>            :     // x &gt;= 0 and x is not -0.0, we can truncate (resp. truncate and add 1) for
<span class="lineNum">    2142 </span>            :     // integer (resp. non-integer) values.
<span class="lineNum">    2143 </span>            :     // Will also work for values &gt;= INT_MAX + 1, as the truncate
<span class="lineNum">    2144 </span>            :     // operation will return INT_MIN and there'll be a bailout.
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :     bailoutCvttss2si(input, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :     masm.convertInt32ToFloat32(output, scratch);</span>
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :     masm.branchFloat(Assembler::DoubleEqualOrUnordered, input, scratch, &amp;end);</span>
<span class="lineNum">    2148 </span>            : 
<span class="lineNum">    2149 </span>            :     // Input is not integer-valued, add 1 to obtain the ceiling value
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :     masm.addl(Imm32(1), output);</span>
<span class="lineNum">    2151 </span>            :     // if input &gt; INT_MAX, output == INT_MAX so adding 1 will overflow.
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :     bailoutIf(Assembler::Overflow, lir-&gt;snapshot());</span>
<span class="lineNum">    2153 </span><span class="lineNoCov">          0 :     masm.jump(&amp;end);</span>
<span class="lineNum">    2154 </span>            : 
<span class="lineNum">    2155 </span>            :     // x &lt;= -1, truncation is the way to go.
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :     masm.bind(&amp;lessThanMinusOne);</span>
<span class="lineNum">    2157 </span><span class="lineNoCov">          0 :     bailoutCvttss2si(input, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2158 </span>            : 
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :     masm.bind(&amp;end);</span>
<span class="lineNum">    2160 </span>            : }
<a name="2161"><span class="lineNum">    2161 </span>            : </a>
<span class="lineNum">    2162 </span>            : void
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitRound(LRound* lir)</span>
<span class="lineNum">    2164 </span>            : {
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(lir-&gt;input());</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :     FloatRegister temp = ToFloatRegister(lir-&gt;temp());</span>
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :     ScratchDoubleScope scratch(masm);</span>
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :     Register output = ToRegister(lir-&gt;output());</span>
<span class="lineNum">    2169 </span>            : 
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :     Label negativeOrZero, negative, end, bailout;</span>
<span class="lineNum">    2171 </span>            : 
<span class="lineNum">    2172 </span>            :     // Branch to a slow path for non-positive inputs. Doesn't catch NaN.
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :     masm.zeroDouble(scratch);</span>
<span class="lineNum">    2174 </span><span class="lineNoCov">          0 :     masm.loadConstantDouble(GetBiggestNumberLessThan(0.5), temp);</span>
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :     masm.branchDouble(Assembler::DoubleLessThanOrEqual, input, scratch, &amp;negativeOrZero);</span>
<span class="lineNum">    2176 </span>            : 
<span class="lineNum">    2177 </span>            :     // Input is positive. Add the biggest double less than 0.5 and
<span class="lineNum">    2178 </span>            :     // truncate, rounding down (because if the input is the biggest double less
<span class="lineNum">    2179 </span>            :     // than 0.5, adding 0.5 would undesirably round up to 1). Note that we have
<span class="lineNum">    2180 </span>            :     // to add the input to the temp register because we're not allowed to
<span class="lineNum">    2181 </span>            :     // modify the input register.
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 :     masm.addDouble(input, temp);</span>
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :     bailoutCvttsd2si(temp, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2184 </span>            : 
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :     masm.jump(&amp;end);</span>
<span class="lineNum">    2186 </span>            : 
<span class="lineNum">    2187 </span>            :     // Input is negative, +0 or -0.
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :     masm.bind(&amp;negativeOrZero);</span>
<span class="lineNum">    2189 </span>            :     // Branch on negative input.
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :     masm.j(Assembler::NotEqual, &amp;negative);</span>
<span class="lineNum">    2191 </span>            : 
<span class="lineNum">    2192 </span>            :     // Bail on negative-zero.
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :     masm.branchNegativeZero(input, output, &amp;bailout, /* maybeNonZero = */ false);</span>
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :     bailoutFrom(&amp;bailout, lir-&gt;snapshot());</span>
<span class="lineNum">    2195 </span>            : 
<span class="lineNum">    2196 </span>            :     // Input is +0
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 :     masm.xor32(output, output);</span>
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 :     masm.jump(&amp;end);</span>
<span class="lineNum">    2199 </span>            : 
<span class="lineNum">    2200 </span>            :     // Input is negative.
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :     masm.bind(&amp;negative);</span>
<span class="lineNum">    2202 </span>            : 
<span class="lineNum">    2203 </span>            :     // Inputs in ]-0.5; 0] need to be added 0.5, other negative inputs need to
<span class="lineNum">    2204 </span>            :     // be added the biggest double less than 0.5.
<span class="lineNum">    2205 </span><span class="lineNoCov">          0 :     Label loadJoin;</span>
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :     masm.loadConstantDouble(-0.5, scratch);</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :     masm.branchDouble(Assembler::DoubleLessThan, input, scratch, &amp;loadJoin);</span>
<span class="lineNum">    2208 </span><span class="lineNoCov">          0 :     masm.loadConstantDouble(0.5, temp);</span>
<span class="lineNum">    2209 </span><span class="lineNoCov">          0 :     masm.bind(&amp;loadJoin);</span>
<span class="lineNum">    2210 </span>            : 
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    2212 </span>            :         // Add 0.5 and round toward -Infinity. The result is stored in the temp
<span class="lineNum">    2213 </span>            :         // register (currently contains 0.5).
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :         masm.addDouble(input, temp);</span>
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :         masm.vroundsd(X86Encoding::RoundDown, temp, scratch, scratch);</span>
<span class="lineNum">    2216 </span>            : 
<span class="lineNum">    2217 </span>            :         // Truncate.
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :         bailoutCvttsd2si(scratch, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2219 </span>            : 
<span class="lineNum">    2220 </span>            :         // If the result is positive zero, then the actual result is -0. Bail.
<span class="lineNum">    2221 </span>            :         // Otherwise, the truncation will have produced the correct negative integer.
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 :         masm.test32(output, output);</span>
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::Zero, lir-&gt;snapshot());</span>
<span class="lineNum">    2224 </span>            :     } else {
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :         masm.addDouble(input, temp);</span>
<span class="lineNum">    2226 </span>            : 
<span class="lineNum">    2227 </span>            :         // Round toward -Infinity without the benefit of ROUNDSD.
<span class="lineNum">    2228 </span>            :         {
<span class="lineNum">    2229 </span>            :             // If input + 0.5 &gt;= 0, input is a negative number &gt;= -0.5 and the result is -0.
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :             masm.compareDouble(Assembler::DoubleGreaterThanOrEqual, temp, scratch);</span>
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::DoubleGreaterThanOrEqual, lir-&gt;snapshot());</span>
<span class="lineNum">    2232 </span>            : 
<span class="lineNum">    2233 </span>            :             // Truncate and round toward zero.
<span class="lineNum">    2234 </span>            :             // This is off-by-one for everything but integer-valued inputs.
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :             bailoutCvttsd2si(temp, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2236 </span>            : 
<span class="lineNum">    2237 </span>            :             // Test whether the truncated double was integer-valued.
<span class="lineNum">    2238 </span><span class="lineNoCov">          0 :             masm.convertInt32ToDouble(output, scratch);</span>
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :             masm.branchDouble(Assembler::DoubleEqualOrUnordered, temp, scratch, &amp;end);</span>
<span class="lineNum">    2240 </span>            : 
<span class="lineNum">    2241 </span>            :             // Input is not integer-valued, so we rounded off-by-one in the
<span class="lineNum">    2242 </span>            :             // wrong direction. Correct by subtraction.
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :             masm.subl(Imm32(1), output);</span>
<span class="lineNum">    2244 </span>            :             // Cannot overflow: output was already checked against INT_MIN.
<span class="lineNum">    2245 </span>            :         }
<span class="lineNum">    2246 </span>            :     }
<span class="lineNum">    2247 </span>            : 
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :     masm.bind(&amp;end);</span>
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 : }</span>
<a name="2250"><span class="lineNum">    2250 </span>            : </a>
<span class="lineNum">    2251 </span>            : void
<span class="lineNum">    2252 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitRoundF(LRoundF* lir)</span>
<span class="lineNum">    2253 </span>            : {
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(lir-&gt;input());</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :     FloatRegister temp = ToFloatRegister(lir-&gt;temp());</span>
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :     ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :     Register output = ToRegister(lir-&gt;output());</span>
<span class="lineNum">    2258 </span>            : 
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 :     Label negativeOrZero, negative, end, bailout;</span>
<span class="lineNum">    2260 </span>            : 
<span class="lineNum">    2261 </span>            :     // Branch to a slow path for non-positive inputs. Doesn't catch NaN.
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :     masm.zeroFloat32(scratch);</span>
<span class="lineNum">    2263 </span><span class="lineNoCov">          0 :     masm.loadConstantFloat32(GetBiggestNumberLessThan(0.5f), temp);</span>
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :     masm.branchFloat(Assembler::DoubleLessThanOrEqual, input, scratch, &amp;negativeOrZero);</span>
<span class="lineNum">    2265 </span>            : 
<span class="lineNum">    2266 </span>            :     // Input is non-negative. Add the biggest float less than 0.5 and truncate,
<span class="lineNum">    2267 </span>            :     // rounding down (because if the input is the biggest float less than 0.5,
<span class="lineNum">    2268 </span>            :     // adding 0.5 would undesirably round up to 1). Note that we have to add
<span class="lineNum">    2269 </span>            :     // the input to the temp register because we're not allowed to modify the
<span class="lineNum">    2270 </span>            :     // input register.
<span class="lineNum">    2271 </span><span class="lineNoCov">          0 :     masm.addFloat32(input, temp);</span>
<span class="lineNum">    2272 </span>            : 
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :     bailoutCvttss2si(temp, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2274 </span>            : 
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :     masm.jump(&amp;end);</span>
<span class="lineNum">    2276 </span>            : 
<span class="lineNum">    2277 </span>            :     // Input is negative, +0 or -0.
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :     masm.bind(&amp;negativeOrZero);</span>
<span class="lineNum">    2279 </span>            :     // Branch on negative input.
<span class="lineNum">    2280 </span><span class="lineNoCov">          0 :     masm.j(Assembler::NotEqual, &amp;negative);</span>
<span class="lineNum">    2281 </span>            : 
<span class="lineNum">    2282 </span>            :     // Bail on negative-zero.
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :     masm.branchNegativeZeroFloat32(input, output, &amp;bailout);</span>
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :     bailoutFrom(&amp;bailout, lir-&gt;snapshot());</span>
<span class="lineNum">    2285 </span>            : 
<span class="lineNum">    2286 </span>            :     // Input is +0.
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :     masm.xor32(output, output);</span>
<span class="lineNum">    2288 </span><span class="lineNoCov">          0 :     masm.jump(&amp;end);</span>
<span class="lineNum">    2289 </span>            : 
<span class="lineNum">    2290 </span>            :     // Input is negative.
<span class="lineNum">    2291 </span><span class="lineNoCov">          0 :     masm.bind(&amp;negative);</span>
<span class="lineNum">    2292 </span>            : 
<span class="lineNum">    2293 </span>            :     // Inputs in ]-0.5; 0] need to be added 0.5, other negative inputs need to
<span class="lineNum">    2294 </span>            :     // be added the biggest double less than 0.5.
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :     Label loadJoin;</span>
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :     masm.loadConstantFloat32(-0.5f, scratch);</span>
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :     masm.branchFloat(Assembler::DoubleLessThan, input, scratch, &amp;loadJoin);</span>
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :     masm.loadConstantFloat32(0.5f, temp);</span>
<span class="lineNum">    2299 </span><span class="lineNoCov">          0 :     masm.bind(&amp;loadJoin);</span>
<span class="lineNum">    2300 </span>            : 
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    2302 </span>            :         // Add 0.5 and round toward -Infinity. The result is stored in the temp
<span class="lineNum">    2303 </span>            :         // register (currently contains 0.5).
<span class="lineNum">    2304 </span><span class="lineNoCov">          0 :         masm.addFloat32(input, temp);</span>
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :         masm.vroundss(X86Encoding::RoundDown, temp, scratch, scratch);</span>
<span class="lineNum">    2306 </span>            : 
<span class="lineNum">    2307 </span>            :         // Truncate.
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 :         bailoutCvttss2si(scratch, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2309 </span>            : 
<span class="lineNum">    2310 </span>            :         // If the result is positive zero, then the actual result is -0. Bail.
<span class="lineNum">    2311 </span>            :         // Otherwise, the truncation will have produced the correct negative integer.
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :         masm.test32(output, output);</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::Zero, lir-&gt;snapshot());</span>
<span class="lineNum">    2314 </span>            :     } else {
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :         masm.addFloat32(input, temp);</span>
<span class="lineNum">    2316 </span>            :         // Round toward -Infinity without the benefit of ROUNDSS.
<span class="lineNum">    2317 </span>            :         {
<span class="lineNum">    2318 </span>            :             // If input + 0.5 &gt;= 0, input is a negative number &gt;= -0.5 and the result is -0.
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :             masm.compareFloat(Assembler::DoubleGreaterThanOrEqual, temp, scratch);</span>
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :             bailoutIf(Assembler::DoubleGreaterThanOrEqual, lir-&gt;snapshot());</span>
<span class="lineNum">    2321 </span>            : 
<span class="lineNum">    2322 </span>            :             // Truncate and round toward zero.
<span class="lineNum">    2323 </span>            :             // This is off-by-one for everything but integer-valued inputs.
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :             bailoutCvttss2si(temp, output, lir-&gt;snapshot());</span>
<span class="lineNum">    2325 </span>            : 
<span class="lineNum">    2326 </span>            :             // Test whether the truncated double was integer-valued.
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :             masm.convertInt32ToFloat32(output, scratch);</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :             masm.branchFloat(Assembler::DoubleEqualOrUnordered, temp, scratch, &amp;end);</span>
<span class="lineNum">    2329 </span>            : 
<span class="lineNum">    2330 </span>            :             // Input is not integer-valued, so we rounded off-by-one in the
<span class="lineNum">    2331 </span>            :             // wrong direction. Correct by subtraction.
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :             masm.subl(Imm32(1), output);</span>
<span class="lineNum">    2333 </span>            :             // Cannot overflow: output was already checked against INT_MIN.
<span class="lineNum">    2334 </span>            :         }
<span class="lineNum">    2335 </span>            :     }
<span class="lineNum">    2336 </span>            : 
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :     masm.bind(&amp;end);</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 : }</span>
<a name="2339"><span class="lineNum">    2339 </span>            : </a>
<span class="lineNum">    2340 </span>            : void
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitNearbyInt(LNearbyInt* lir)</span>
<span class="lineNum">    2342 </span>            : {
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(lir-&gt;input());</span>
<span class="lineNum">    2344 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(lir-&gt;output());</span>
<span class="lineNum">    2345 </span>            : 
<span class="lineNum">    2346 </span><span class="lineNoCov">          0 :     RoundingMode roundingMode = lir-&gt;mir()-&gt;roundingMode();</span>
<span class="lineNum">    2347 </span><span class="lineNoCov">          0 :     masm.vroundsd(Assembler::ToX86RoundingMode(roundingMode), input, output, output);</span>
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 : }</span>
<a name="2349"><span class="lineNum">    2349 </span>            : </a>
<span class="lineNum">    2350 </span>            : void
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitNearbyIntF(LNearbyIntF* lir)</span>
<span class="lineNum">    2352 </span>            : {
<span class="lineNum">    2353 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(lir-&gt;input());</span>
<span class="lineNum">    2354 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(lir-&gt;output());</span>
<span class="lineNum">    2355 </span>            : 
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :     RoundingMode roundingMode = lir-&gt;mir()-&gt;roundingMode();</span>
<span class="lineNum">    2357 </span><span class="lineNoCov">          0 :     masm.vroundss(Assembler::ToX86RoundingMode(roundingMode), input, output, output);</span>
<span class="lineNum">    2358 </span><span class="lineNoCov">          0 : }</span>
<a name="2359"><span class="lineNum">    2359 </span>            : </a>
<span class="lineNum">    2360 </span>            : void
<span class="lineNum">    2361 </span><span class="lineCov">          8 : CodeGeneratorX86Shared::visitGuardShape(LGuardShape* guard)</span>
<span class="lineNum">    2362 </span>            : {
<span class="lineNum">    2363 </span><span class="lineCov">          8 :     Register obj = ToRegister(guard-&gt;input());</span>
<span class="lineNum">    2364 </span><span class="lineCov">          8 :     masm.cmpPtr(Operand(obj, ShapedObject::offsetOfShape()), ImmGCPtr(guard-&gt;mir()-&gt;shape()));</span>
<span class="lineNum">    2365 </span>            : 
<span class="lineNum">    2366 </span><span class="lineCov">          8 :     bailoutIf(Assembler::NotEqual, guard-&gt;snapshot());</span>
<span class="lineNum">    2367 </span><span class="lineCov">          8 : }</span>
<a name="2368"><span class="lineNum">    2368 </span>            : </a>
<span class="lineNum">    2369 </span>            : void
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitGuardObjectGroup(LGuardObjectGroup* guard)</span>
<span class="lineNum">    2371 </span>            : {
<span class="lineNum">    2372 </span><span class="lineNoCov">          0 :     Register obj = ToRegister(guard-&gt;input());</span>
<span class="lineNum">    2373 </span>            : 
<span class="lineNum">    2374 </span><span class="lineNoCov">          0 :     masm.cmpPtr(Operand(obj, JSObject::offsetOfGroup()), ImmGCPtr(guard-&gt;mir()-&gt;group()));</span>
<span class="lineNum">    2375 </span>            : 
<span class="lineNum">    2376 </span>            :     Assembler::Condition cond =
<span class="lineNum">    2377 </span><span class="lineNoCov">          0 :         guard-&gt;mir()-&gt;bailOnEquality() ? Assembler::Equal : Assembler::NotEqual;</span>
<span class="lineNum">    2378 </span><span class="lineNoCov">          0 :     bailoutIf(cond, guard-&gt;snapshot());</span>
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 : }</span>
<a name="2380"><span class="lineNum">    2380 </span>            : </a>
<span class="lineNum">    2381 </span>            : void
<span class="lineNum">    2382 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitGuardClass(LGuardClass* guard)</span>
<span class="lineNum">    2383 </span>            : {
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :     Register obj = ToRegister(guard-&gt;input());</span>
<span class="lineNum">    2385 </span><span class="lineNoCov">          0 :     Register tmp = ToRegister(guard-&gt;tempInt());</span>
<span class="lineNum">    2386 </span>            : 
<span class="lineNum">    2387 </span><span class="lineNoCov">          0 :     masm.loadPtr(Address(obj, JSObject::offsetOfGroup()), tmp);</span>
<span class="lineNum">    2388 </span><span class="lineNoCov">          0 :     masm.cmpPtr(Operand(tmp, ObjectGroup::offsetOfClasp()), ImmPtr(guard-&gt;mir()-&gt;getClass()));</span>
<span class="lineNum">    2389 </span><span class="lineNoCov">          0 :     bailoutIf(Assembler::NotEqual, guard-&gt;snapshot());</span>
<span class="lineNum">    2390 </span><span class="lineNoCov">          0 : }</span>
<a name="2391"><span class="lineNum">    2391 </span>            : </a>
<span class="lineNum">    2392 </span>            : void
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitEffectiveAddress(LEffectiveAddress* ins)</span>
<span class="lineNum">    2394 </span>            : {
<span class="lineNum">    2395 </span><span class="lineNoCov">          0 :     const MEffectiveAddress* mir = ins-&gt;mir();</span>
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :     Register base = ToRegister(ins-&gt;base());</span>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 :     Register index = ToRegister(ins-&gt;index());</span>
<span class="lineNum">    2398 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    2399 </span><span class="lineNoCov">          0 :     masm.leal(Operand(base, index, mir-&gt;scale(), mir-&gt;displacement()), output);</span>
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 : }</span>
<a name="2401"><span class="lineNum">    2401 </span>            : </a>
<span class="lineNum">    2402 </span>            : void
<span class="lineNum">    2403 </span><span class="lineCov">          8 : CodeGeneratorX86Shared::generateInvalidateEpilogue()</span>
<span class="lineNum">    2404 </span>            : {
<span class="lineNum">    2405 </span>            :     // Ensure that there is enough space in the buffer for the OsiPoint
<span class="lineNum">    2406 </span>            :     // patching to occur. Otherwise, we could overwrite the invalidation
<span class="lineNum">    2407 </span>            :     // epilogue.
<span class="lineNum">    2408 </span><span class="lineCov">         72 :     for (size_t i = 0; i &lt; sizeof(void*); i += Assembler::NopSize())</span>
<span class="lineNum">    2409 </span><span class="lineCov">         64 :         masm.nop();</span>
<span class="lineNum">    2410 </span>            : 
<span class="lineNum">    2411 </span><span class="lineCov">          8 :     masm.bind(&amp;invalidate_);</span>
<span class="lineNum">    2412 </span>            : 
<span class="lineNum">    2413 </span>            :     // Push the Ion script onto the stack (when we determine what that pointer is).
<span class="lineNum">    2414 </span><span class="lineCov">          8 :     invalidateEpilogueData_ = masm.pushWithPatch(ImmWord(uintptr_t(-1)));</span>
<span class="lineNum">    2415 </span><span class="lineCov">          8 :     JitCode* thunk = gen-&gt;jitRuntime()-&gt;getInvalidationThunk();</span>
<span class="lineNum">    2416 </span>            : 
<span class="lineNum">    2417 </span><span class="lineCov">          8 :     masm.call(thunk);</span>
<span class="lineNum">    2418 </span>            : 
<span class="lineNum">    2419 </span>            :     // We should never reach this point in JIT code -- the invalidation thunk should
<span class="lineNum">    2420 </span>            :     // pop the invalidated JS frame and return directly to its caller.
<span class="lineNum">    2421 </span><span class="lineCov">          8 :     masm.assumeUnreachable(&quot;Should have returned directly to its caller instead of here.&quot;);</span>
<span class="lineNum">    2422 </span><span class="lineCov">          8 : }</span>
<a name="2423"><span class="lineNum">    2423 </span>            : </a>
<span class="lineNum">    2424 </span>            : void
<span class="lineNum">    2425 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitNegI(LNegI* ins)</span>
<span class="lineNum">    2426 </span>            : {
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :     Register input = ToRegister(ins-&gt;input());</span>
<span class="lineNum">    2428 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(input == ToRegister(ins-&gt;output()));</span>
<span class="lineNum">    2429 </span>            : 
<span class="lineNum">    2430 </span><span class="lineNoCov">          0 :     masm.neg32(input);</span>
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 : }</span>
<a name="2432"><span class="lineNum">    2432 </span>            : </a>
<span class="lineNum">    2433 </span>            : void
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitNegD(LNegD* ins)</span>
<span class="lineNum">    2435 </span>            : {
<span class="lineNum">    2436 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2437 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(input == ToFloatRegister(ins-&gt;output()));</span>
<span class="lineNum">    2438 </span>            : 
<span class="lineNum">    2439 </span><span class="lineNoCov">          0 :     masm.negateDouble(input);</span>
<span class="lineNum">    2440 </span><span class="lineNoCov">          0 : }</span>
<a name="2441"><span class="lineNum">    2441 </span>            : </a>
<span class="lineNum">    2442 </span>            : void
<span class="lineNum">    2443 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitNegF(LNegF* ins)</span>
<span class="lineNum">    2444 </span>            : {
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2446 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(input == ToFloatRegister(ins-&gt;output()));</span>
<span class="lineNum">    2447 </span>            : 
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :     masm.negateFloat(input);</span>
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 : }</span>
<a name="2450"><span class="lineNum">    2450 </span>            : </a>
<span class="lineNum">    2451 </span>            : void
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimd128Int(LSimd128Int* ins)</span>
<span class="lineNum">    2453 </span>            : {
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :     const LDefinition* out = ins-&gt;getDef(0);</span>
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :     masm.loadConstantSimd128Int(ins-&gt;getValue(), ToFloatRegister(out));</span>
<span class="lineNum">    2456 </span><span class="lineNoCov">          0 : }</span>
<a name="2457"><span class="lineNum">    2457 </span>            : </a>
<span class="lineNum">    2458 </span>            : void
<span class="lineNum">    2459 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimd128Float(LSimd128Float* ins)</span>
<span class="lineNum">    2460 </span>            : {
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 :     const LDefinition* out = ins-&gt;getDef(0);</span>
<span class="lineNum">    2462 </span><span class="lineNoCov">          0 :     masm.loadConstantSimd128Float(ins-&gt;getValue(), ToFloatRegister(out));</span>
<span class="lineNum">    2463 </span><span class="lineNoCov">          0 : }</span>
<a name="2464"><span class="lineNum">    2464 </span>            : </a>
<span class="lineNum">    2465 </span>            : void
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitInt32x4ToFloat32x4(LInt32x4ToFloat32x4* ins)</span>
<span class="lineNum">    2467 </span>            : {
<span class="lineNum">    2468 </span><span class="lineNoCov">          0 :     FloatRegister in = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2469 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2470 </span><span class="lineNoCov">          0 :     masm.convertInt32x4ToFloat32x4(in, out);</span>
<span class="lineNum">    2471 </span><span class="lineNoCov">          0 : }</span>
<a name="2472"><span class="lineNum">    2472 </span>            : </a>
<span class="lineNum">    2473 </span>            : void
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitFloat32x4ToInt32x4(LFloat32x4ToInt32x4* ins)</span>
<span class="lineNum">    2475 </span>            : {
<span class="lineNum">    2476 </span><span class="lineNoCov">          0 :     FloatRegister in = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2477 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2478 </span><span class="lineNoCov">          0 :     Register temp = ToRegister(ins-&gt;temp());</span>
<span class="lineNum">    2479 </span>            : 
<span class="lineNum">    2480 </span><span class="lineNoCov">          0 :     masm.convertFloat32x4ToInt32x4(in, out);</span>
<span class="lineNum">    2481 </span>            : 
<span class="lineNum">    2482 </span><span class="lineNoCov">          0 :     auto* ool = new(alloc()) OutOfLineSimdFloatToIntCheck(temp, in, ins,</span>
<span class="lineNum">    2483 </span><span class="lineNoCov">          0 :                                                           ins-&gt;mir()-&gt;bytecodeOffset());</span>
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :     addOutOfLineCode(ool, ins-&gt;mir());</span>
<span class="lineNum">    2485 </span>            : 
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :     static const SimdConstant InvalidResult = SimdConstant::SplatX4(int32_t(-2147483648));</span>
<span class="lineNum">    2487 </span>            : 
<span class="lineNum">    2488 </span><span class="lineNoCov">          0 :     ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    2489 </span><span class="lineNoCov">          0 :     masm.loadConstantSimd128Int(InvalidResult, scratch);</span>
<span class="lineNum">    2490 </span><span class="lineNoCov">          0 :     masm.packedEqualInt32x4(Operand(out), scratch);</span>
<span class="lineNum">    2491 </span>            :     // TODO (bug 1156228): If we have SSE4.1, we can use PTEST here instead of
<span class="lineNum">    2492 </span>            :     // the two following instructions.
<span class="lineNum">    2493 </span><span class="lineNoCov">          0 :     masm.vmovmskps(scratch, temp);</span>
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :     masm.cmp32(temp, Imm32(0));</span>
<span class="lineNum">    2495 </span><span class="lineNoCov">          0 :     masm.j(Assembler::NotEqual, ool-&gt;entry());</span>
<span class="lineNum">    2496 </span>            : 
<span class="lineNum">    2497 </span><span class="lineNoCov">          0 :     masm.bind(ool-&gt;rejoin());</span>
<span class="lineNum">    2498 </span><span class="lineNoCov">          0 : }</span>
<a name="2499"><span class="lineNum">    2499 </span>            : </a>
<span class="lineNum">    2500 </span>            : void
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitOutOfLineSimdFloatToIntCheck(OutOfLineSimdFloatToIntCheck *ool)</span>
<span class="lineNum">    2502 </span>            : {
<span class="lineNum">    2503 </span><span class="lineNoCov">          0 :     static const SimdConstant Int32MaxX4 = SimdConstant::SplatX4(2147483647.f);</span>
<span class="lineNum">    2504 </span><span class="lineNoCov">          0 :     static const SimdConstant Int32MinX4 = SimdConstant::SplatX4(-2147483648.f);</span>
<span class="lineNum">    2505 </span>            : 
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :     Label onConversionError;</span>
<span class="lineNum">    2507 </span>            : 
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :     FloatRegister input = ool-&gt;input();</span>
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :     Register temp = ool-&gt;temp();</span>
<span class="lineNum">    2510 </span>            : 
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :     ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    2512 </span><span class="lineNoCov">          0 :     masm.loadConstantSimd128Float(Int32MinX4, scratch);</span>
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :     masm.vcmpleps(Operand(input), scratch, scratch);</span>
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :     masm.vmovmskps(scratch, temp);</span>
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 :     masm.cmp32(temp, Imm32(15));</span>
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :     masm.j(Assembler::NotEqual, &amp;onConversionError);</span>
<span class="lineNum">    2517 </span>            : 
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :     masm.loadConstantSimd128Float(Int32MaxX4, scratch);</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :     masm.vcmpleps(Operand(input), scratch, scratch);</span>
<span class="lineNum">    2520 </span><span class="lineNoCov">          0 :     masm.vmovmskps(scratch, temp);</span>
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :     masm.cmp32(temp, Imm32(0));</span>
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :     masm.j(Assembler::NotEqual, &amp;onConversionError);</span>
<span class="lineNum">    2523 </span>            : 
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :     masm.jump(ool-&gt;rejoin());</span>
<span class="lineNum">    2525 </span>            : 
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :     if (gen-&gt;compilingWasm()) {</span>
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :         masm.bindLater(&amp;onConversionError, trap(ool, wasm::Trap::ImpreciseSimdConversion));</span>
<span class="lineNum">    2528 </span>            :     } else {
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 :         masm.bind(&amp;onConversionError);</span>
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :         bailout(ool-&gt;ins()-&gt;snapshot());</span>
<span class="lineNum">    2531 </span>            :     }
<span class="lineNum">    2532 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2533 </span>            : 
<span class="lineNum">    2534 </span>            : // Convert Float32x4 to Uint32x4.
<span class="lineNum">    2535 </span>            : //
<a name="2536"><span class="lineNum">    2536 </span>            : // If any input lane value is out of range or NaN, bail out.</a>
<span class="lineNum">    2537 </span>            : void
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitFloat32x4ToUint32x4(LFloat32x4ToUint32x4* ins)</span>
<span class="lineNum">    2539 </span>            : {
<span class="lineNum">    2540 </span><span class="lineNoCov">          0 :     const MSimdConvert* mir = ins-&gt;mir();</span>
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :     FloatRegister in = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :     Register temp = ToRegister(ins-&gt;tempR());</span>
<span class="lineNum">    2544 </span><span class="lineNoCov">          0 :     FloatRegister tempF = ToFloatRegister(ins-&gt;tempF());</span>
<span class="lineNum">    2545 </span>            : 
<span class="lineNum">    2546 </span>            :     // Classify lane values into 4 disjoint classes:
<span class="lineNum">    2547 </span>            :     //
<span class="lineNum">    2548 </span>            :     //   N-lanes:             in &lt;= -1.0
<span class="lineNum">    2549 </span>            :     //   A-lanes:      -1.0 &lt; in &lt;= 0x0.ffffffp31
<span class="lineNum">    2550 </span>            :     //   B-lanes: 0x1.0p31 &lt;= in &lt;= 0x0.ffffffp32
<span class="lineNum">    2551 </span>            :     //   V-lanes: 0x1.0p32 &lt;= in, or isnan(in)
<span class="lineNum">    2552 </span>            :     //
<span class="lineNum">    2553 </span>            :     // We need to bail out to throw a RangeError if we see any N-lanes or
<span class="lineNum">    2554 </span>            :     // V-lanes.
<span class="lineNum">    2555 </span>            :     //
<span class="lineNum">    2556 </span>            :     // For A-lanes and B-lanes, we make two float -&gt; int32 conversions:
<span class="lineNum">    2557 </span>            :     //
<span class="lineNum">    2558 </span>            :     //   A = cvttps2dq(in)
<span class="lineNum">    2559 </span>            :     //   B = cvttps2dq(in - 0x1.0p31f)
<span class="lineNum">    2560 </span>            :     //
<span class="lineNum">    2561 </span>            :     // Note that the subtraction for the B computation is exact for B-lanes.
<span class="lineNum">    2562 </span>            :     // There is no rounding, so B is the low 31 bits of the correctly converted
<span class="lineNum">    2563 </span>            :     // result.
<span class="lineNum">    2564 </span>            :     //
<span class="lineNum">    2565 </span>            :     // The cvttps2dq instruction produces 0x80000000 when the input is NaN or
<span class="lineNum">    2566 </span>            :     // out of range for a signed int32_t. This conveniently provides the missing
<span class="lineNum">    2567 </span>            :     // high bit for B, so the desired result is A for A-lanes and A|B for
<span class="lineNum">    2568 </span>            :     // B-lanes.
<span class="lineNum">    2569 </span>            : 
<span class="lineNum">    2570 </span><span class="lineNoCov">          0 :     ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    2571 </span>            : 
<span class="lineNum">    2572 </span>            :     // TODO: If the majority of lanes are A-lanes, it could be faster to compute
<span class="lineNum">    2573 </span>            :     // A first, use vmovmskps to check for any non-A-lanes and handle them in
<span class="lineNum">    2574 </span>            :     // ool code. OTOH, we we're wrong about the lane distribution, that would be
<span class="lineNum">    2575 </span>            :     // slower.
<span class="lineNum">    2576 </span>            : 
<span class="lineNum">    2577 </span>            :     // Compute B in |scratch|.
<span class="lineNum">    2578 </span>            :     static const float Adjust = 0x80000000; // 0x1.0p31f for the benefit of MSVC.
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :     static const SimdConstant Bias = SimdConstant::SplatX4(-Adjust);</span>
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :     masm.loadConstantSimd128Float(Bias, scratch);</span>
<span class="lineNum">    2581 </span><span class="lineNoCov">          0 :     masm.packedAddFloat32(Operand(in), scratch);</span>
<span class="lineNum">    2582 </span><span class="lineNoCov">          0 :     masm.convertFloat32x4ToInt32x4(scratch, scratch);</span>
<span class="lineNum">    2583 </span>            : 
<span class="lineNum">    2584 </span>            :     // Compute A in |out|. This is the last time we use |in| and the first time
<span class="lineNum">    2585 </span>            :     // we use |out|, so we can tolerate if they are the same register.
<span class="lineNum">    2586 </span><span class="lineNoCov">          0 :     masm.convertFloat32x4ToInt32x4(in, out);</span>
<span class="lineNum">    2587 </span>            : 
<span class="lineNum">    2588 </span>            :     // We can identify A-lanes by the sign bits in A: Any A-lanes will be
<span class="lineNum">    2589 </span>            :     // positive in A, and N, B, and V-lanes will be 0x80000000 in A. Compute a
<span class="lineNum">    2590 </span>            :     // mask of non-A-lanes into |tempF|.
<span class="lineNum">    2591 </span><span class="lineNoCov">          0 :     masm.zeroSimd128Float(tempF);</span>
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 :     masm.packedGreaterThanInt32x4(Operand(out), tempF);</span>
<span class="lineNum">    2593 </span>            : 
<span class="lineNum">    2594 </span>            :     // Clear the A-lanes in B.
<span class="lineNum">    2595 </span><span class="lineNoCov">          0 :     masm.bitwiseAndSimd128(Operand(tempF), scratch);</span>
<span class="lineNum">    2596 </span>            : 
<span class="lineNum">    2597 </span>            :     // Compute the final result: A for A-lanes, A|B for B-lanes.
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :     masm.bitwiseOrSimd128(Operand(scratch), out);</span>
<span class="lineNum">    2599 </span>            : 
<span class="lineNum">    2600 </span>            :     // We still need to filter out the V-lanes. They would show up as 0x80000000
<span class="lineNum">    2601 </span>            :     // in both A and B. Since we cleared the valid A-lanes in B, the V-lanes are
<span class="lineNum">    2602 </span>            :     // the remaining negative lanes in B.
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :     masm.vmovmskps(scratch, temp);</span>
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :     masm.cmp32(temp, Imm32(0));</span>
<span class="lineNum">    2605 </span>            : 
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :     if (gen-&gt;compilingWasm())</span>
<span class="lineNum">    2607 </span><span class="lineNoCov">          0 :         masm.j(Assembler::NotEqual, trap(mir, wasm::Trap::ImpreciseSimdConversion));</span>
<span class="lineNum">    2608 </span>            :     else
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 :         bailoutIf(Assembler::NotEqual, ins-&gt;snapshot());</span>
<span class="lineNum">    2610 </span><span class="lineNoCov">          0 : }</span>
<a name="2611"><span class="lineNum">    2611 </span>            : </a>
<span class="lineNum">    2612 </span>            : void
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdValueInt32x4(LSimdValueInt32x4* ins)</span>
<span class="lineNum">    2614 </span>            : {
<span class="lineNum">    2615 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;mir()-&gt;type() == MIRType::Int32x4 || ins-&gt;mir()-&gt;type() == MIRType::Bool32x4);</span>
<span class="lineNum">    2616 </span>            : 
<span class="lineNum">    2617 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2618 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :         masm.vmovd(ToRegister(ins-&gt;getOperand(0)), output);</span>
<span class="lineNum">    2620 </span><span class="lineNoCov">          0 :         for (size_t i = 1; i &lt; 4; ++i) {</span>
<span class="lineNum">    2621 </span><span class="lineNoCov">          0 :             Register r = ToRegister(ins-&gt;getOperand(i));</span>
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 :             masm.vpinsrd(i, r, output, output);</span>
<span class="lineNum">    2623 </span>            :         }
<span class="lineNum">    2624 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    2625 </span>            :     }
<span class="lineNum">    2626 </span>            : 
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :     masm.reserveStack(Simd128DataSize);</span>
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :     for (size_t i = 0; i &lt; 4; ++i) {</span>
<span class="lineNum">    2629 </span><span class="lineNoCov">          0 :         Register r = ToRegister(ins-&gt;getOperand(i));</span>
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 :         masm.store32(r, Address(StackPointer, i * sizeof(int32_t)));</span>
<span class="lineNum">    2631 </span>            :     }
<span class="lineNum">    2632 </span><span class="lineNoCov">          0 :     masm.loadAlignedSimd128Int(Address(StackPointer, 0), output);</span>
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 :     masm.freeStack(Simd128DataSize);</span>
<span class="lineNum">    2634 </span>            : }
<a name="2635"><span class="lineNum">    2635 </span>            : </a>
<span class="lineNum">    2636 </span>            : void
<span class="lineNum">    2637 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdValueFloat32x4(LSimdValueFloat32x4* ins)</span>
<span class="lineNum">    2638 </span>            : {
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;mir()-&gt;type() == MIRType::Float32x4);</span>
<span class="lineNum">    2640 </span>            : 
<span class="lineNum">    2641 </span><span class="lineNoCov">          0 :     FloatRegister r0 = ToFloatRegister(ins-&gt;getOperand(0));</span>
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :     FloatRegister r1 = ToFloatRegister(ins-&gt;getOperand(1));</span>
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :     FloatRegister r2 = ToFloatRegister(ins-&gt;getOperand(2));</span>
<span class="lineNum">    2644 </span><span class="lineNoCov">          0 :     FloatRegister r3 = ToFloatRegister(ins-&gt;getOperand(3));</span>
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :     FloatRegister tmp = ToFloatRegister(ins-&gt;getTemp(0));</span>
<span class="lineNum">    2646 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2647 </span>            : 
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :     FloatRegister r0Copy = masm.reusedInputFloat32x4(r0, output);</span>
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :     FloatRegister r1Copy = masm.reusedInputFloat32x4(r1, tmp);</span>
<span class="lineNum">    2650 </span>            : 
<span class="lineNum">    2651 </span><span class="lineNoCov">          0 :     masm.vunpcklps(r3, r1Copy, tmp);</span>
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :     masm.vunpcklps(r2, r0Copy, output);</span>
<span class="lineNum">    2653 </span><span class="lineNoCov">          0 :     masm.vunpcklps(tmp, output, output);</span>
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 : }</span>
<a name="2655"><span class="lineNum">    2655 </span>            : </a>
<span class="lineNum">    2656 </span>            : void
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdSplatX16(LSimdSplatX16* ins)</span>
<span class="lineNum">    2658 </span>            : {
<span class="lineNum">    2659 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(SimdTypeToLength(ins-&gt;mir()-&gt;type()) == 16);</span>
<span class="lineNum">    2660 </span><span class="lineNoCov">          0 :     Register input = ToRegister(ins-&gt;getOperand(0));</span>
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2662 </span><span class="lineNoCov">          0 :     masm.vmovd(input, output);</span>
<span class="lineNum">    2663 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSSE3()) {</span>
<span class="lineNum">    2664 </span><span class="lineNoCov">          0 :         masm.zeroSimd128Int(ScratchSimd128Reg);</span>
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :         masm.vpshufb(ScratchSimd128Reg, output, output);</span>
<span class="lineNum">    2666 </span>            :     } else {
<span class="lineNum">    2667 </span>            :         // Use two shifts to duplicate the low 8 bits into the low 16 bits.
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :         masm.vpsllw(Imm32(8), output, output);</span>
<span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         masm.vmovdqa(output, ScratchSimd128Reg);</span>
<span class="lineNum">    2670 </span><span class="lineNoCov">          0 :         masm.vpsrlw(Imm32(8), ScratchSimd128Reg, ScratchSimd128Reg);</span>
<span class="lineNum">    2671 </span><span class="lineNoCov">          0 :         masm.vpor(ScratchSimd128Reg, output, output);</span>
<span class="lineNum">    2672 </span>            :         // Then do an X8 splat.
<span class="lineNum">    2673 </span><span class="lineNoCov">          0 :         masm.vpshuflw(0, output, output);</span>
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :         masm.vpshufd(0, output, output);</span>
<span class="lineNum">    2675 </span>            :     }
<span class="lineNum">    2676 </span><span class="lineNoCov">          0 : }</span>
<a name="2677"><span class="lineNum">    2677 </span>            : </a>
<span class="lineNum">    2678 </span>            : void
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdSplatX8(LSimdSplatX8* ins)</span>
<span class="lineNum">    2680 </span>            : {
<span class="lineNum">    2681 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(SimdTypeToLength(ins-&gt;mir()-&gt;type()) == 8);</span>
<span class="lineNum">    2682 </span><span class="lineNoCov">          0 :     Register input = ToRegister(ins-&gt;getOperand(0));</span>
<span class="lineNum">    2683 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :     masm.vmovd(input, output);</span>
<span class="lineNum">    2685 </span><span class="lineNoCov">          0 :     masm.vpshuflw(0, output, output);</span>
<span class="lineNum">    2686 </span><span class="lineNoCov">          0 :     masm.vpshufd(0, output, output);</span>
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 : }</span>
<a name="2688"><span class="lineNum">    2688 </span>            : </a>
<span class="lineNum">    2689 </span>            : void
<span class="lineNum">    2690 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdSplatX4(LSimdSplatX4* ins)</span>
<span class="lineNum">    2691 </span>            : {
<span class="lineNum">    2692 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2693 </span>            : 
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :     MSimdSplat* mir = ins-&gt;mir();</span>
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(mir-&gt;type()));</span>
<span class="lineNum">    2696 </span>            :     JS_STATIC_ASSERT(sizeof(float) == sizeof(int32_t));
<span class="lineNum">    2697 </span>            : 
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :     if (mir-&gt;type() == MIRType::Float32x4) {</span>
<span class="lineNum">    2699 </span><span class="lineNoCov">          0 :         FloatRegister r = ToFloatRegister(ins-&gt;getOperand(0));</span>
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :         FloatRegister rCopy = masm.reusedInputFloat32x4(r, output);</span>
<span class="lineNum">    2701 </span><span class="lineNoCov">          0 :         masm.vshufps(0, rCopy, rCopy, output);</span>
<span class="lineNum">    2702 </span>            :     } else {
<span class="lineNum">    2703 </span><span class="lineNoCov">          0 :         Register r = ToRegister(ins-&gt;getOperand(0));</span>
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :         masm.vmovd(r, output);</span>
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :         masm.vpshufd(0, output, output);</span>
<span class="lineNum">    2706 </span>            :     }
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 : }</span>
<a name="2708"><span class="lineNum">    2708 </span>            : </a>
<span class="lineNum">    2709 </span>            : void
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdReinterpretCast(LSimdReinterpretCast* ins)</span>
<span class="lineNum">    2711 </span>            : {
<span class="lineNum">    2712 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2713 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2714 </span>            : 
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :     if (input.aliases(output))</span>
<span class="lineNum">    2716 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    2717 </span>            : 
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :     if (IsIntegerSimdType(ins-&gt;mir()-&gt;type()))</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :         masm.vmovdqa(input, output);</span>
<span class="lineNum">    2720 </span>            :     else
<span class="lineNum">    2721 </span><span class="lineNoCov">          0 :         masm.vmovaps(input, output);</span>
<span class="lineNum">    2722 </span>            : }
<span class="lineNum">    2723 </span>            : 
<span class="lineNum">    2724 </span>            : // Extract an integer lane from the 32x4 vector register |input| and place it in
<a name="2725"><span class="lineNum">    2725 </span>            : // |output|.</a>
<span class="lineNum">    2726 </span>            : void
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::emitSimdExtractLane32x4(FloatRegister input, Register output, unsigned lane)</span>
<span class="lineNum">    2728 </span>            : {
<span class="lineNum">    2729 </span><span class="lineNoCov">          0 :     if (lane == 0) {</span>
<span class="lineNum">    2730 </span>            :         // The value we want to extract is in the low double-word
<span class="lineNum">    2731 </span><span class="lineNoCov">          0 :         masm.moveLowInt32(input, output);</span>
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 :     } else if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    2733 </span><span class="lineNoCov">          0 :         masm.vpextrd(lane, input, output);</span>
<span class="lineNum">    2734 </span>            :     } else {
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :         uint32_t mask = MacroAssembler::ComputeShuffleMask(lane);</span>
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :         masm.shuffleInt32(mask, input, ScratchSimd128Reg);</span>
<span class="lineNum">    2737 </span><span class="lineNoCov">          0 :         masm.moveLowInt32(ScratchSimd128Reg, output);</span>
<span class="lineNum">    2738 </span>            :     }
<span class="lineNum">    2739 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2740 </span>            : 
<span class="lineNum">    2741 </span>            : // Extract an integer lane from the 16x8 vector register |input|, sign- or
<a name="2742"><span class="lineNum">    2742 </span>            : // zero-extend to 32 bits and place the result in |output|.</a>
<span class="lineNum">    2743 </span>            : void
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::emitSimdExtractLane16x8(FloatRegister input, Register output,</span>
<span class="lineNum">    2745 </span>            :                                                 unsigned lane, SimdSign signedness)
<span class="lineNum">    2746 </span>            : {
<span class="lineNum">    2747 </span>            :     // Unlike pextrd and pextrb, this is available in SSE2.
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 :     masm.vpextrw(lane, input, output);</span>
<span class="lineNum">    2749 </span>            : 
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :     if (signedness == SimdSign::Signed)</span>
<span class="lineNum">    2751 </span><span class="lineNoCov">          0 :         masm.movswl(output, output);</span>
<span class="lineNum">    2752 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2753 </span>            : 
<span class="lineNum">    2754 </span>            : // Extract an integer lane from the 8x16 vector register |input|, sign- or
<a name="2755"><span class="lineNum">    2755 </span>            : // zero-extend to 32 bits and place the result in |output|.</a>
<span class="lineNum">    2756 </span>            : void
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::emitSimdExtractLane8x16(FloatRegister input, Register output,</span>
<span class="lineNum">    2758 </span>            :                                                 unsigned lane, SimdSign signedness)
<span class="lineNum">    2759 </span>            : {
<span class="lineNum">    2760 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :         masm.vpextrb(lane, input, output);</span>
<span class="lineNum">    2762 </span>            :         // vpextrb clears the high bits, so no further extension required.
<span class="lineNum">    2763 </span><span class="lineNoCov">          0 :         if (signedness == SimdSign::Unsigned)</span>
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :             signedness = SimdSign::NotApplicable;</span>
<span class="lineNum">    2765 </span>            :     } else {
<span class="lineNum">    2766 </span>            :         // Extract the relevant 16 bits containing our lane, then shift the
<span class="lineNum">    2767 </span>            :         // right 8 bits into place.
<span class="lineNum">    2768 </span><span class="lineNoCov">          0 :         emitSimdExtractLane16x8(input, output, lane / 2, SimdSign::Unsigned);</span>
<span class="lineNum">    2769 </span><span class="lineNoCov">          0 :         if (lane % 2) {</span>
<span class="lineNum">    2770 </span><span class="lineNoCov">          0 :             masm.shrl(Imm32(8), output);</span>
<span class="lineNum">    2771 </span>            :             // The shrl handles the zero-extension. Don't repeat it.
<span class="lineNum">    2772 </span><span class="lineNoCov">          0 :             if (signedness == SimdSign::Unsigned)</span>
<span class="lineNum">    2773 </span><span class="lineNoCov">          0 :                 signedness = SimdSign::NotApplicable;</span>
<span class="lineNum">    2774 </span>            :         }
<span class="lineNum">    2775 </span>            :     }
<span class="lineNum">    2776 </span>            : 
<span class="lineNum">    2777 </span>            :     // We have the right low 8 bits in |output|, but we may need to fix the high
<span class="lineNum">    2778 </span>            :     // bits. Note that this requires |output| to be one of the %eax-%edx
<span class="lineNum">    2779 </span>            :     // registers.
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :     switch (signedness) {</span>
<span class="lineNum">    2781 </span>            :       case SimdSign::Signed:
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :         masm.movsbl(output, output);</span>
<span class="lineNum">    2783 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2784 </span>            :       case SimdSign::Unsigned:
<span class="lineNum">    2785 </span><span class="lineNoCov">          0 :         masm.movzbl(output, output);</span>
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2787 </span>            :       case SimdSign::NotApplicable:
<span class="lineNum">    2788 </span>            :         // No adjustment needed.
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2790 </span>            :     }
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 : }</span>
<a name="2792"><span class="lineNum">    2792 </span>            : </a>
<span class="lineNum">    2793 </span>            : void
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdExtractElementB(LSimdExtractElementB* ins)</span>
<span class="lineNum">    2795 </span>            : {
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2797 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    2798 </span><span class="lineNoCov">          0 :     MSimdExtractElement* mir = ins-&gt;mir();</span>
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :     unsigned length = SimdTypeToLength(mir-&gt;specialization());</span>
<span class="lineNum">    2800 </span>            : 
<span class="lineNum">    2801 </span><span class="lineNoCov">          0 :     switch (length) {</span>
<span class="lineNum">    2802 </span>            :       case 4:
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :         emitSimdExtractLane32x4(input, output, mir-&gt;lane());</span>
<span class="lineNum">    2804 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2805 </span>            :       case 8:
<span class="lineNum">    2806 </span>            :         // Get a lane, don't bother fixing the high bits since we'll mask below.
<span class="lineNum">    2807 </span><span class="lineNoCov">          0 :         emitSimdExtractLane16x8(input, output, mir-&gt;lane(), SimdSign::NotApplicable);</span>
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2809 </span>            :       case 16:
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 :         emitSimdExtractLane8x16(input, output, mir-&gt;lane(), SimdSign::NotApplicable);</span>
<span class="lineNum">    2811 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2812 </span>            :       default:
<span class="lineNum">    2813 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unhandled SIMD length&quot;);</span>
<span class="lineNum">    2814 </span>            :     }
<span class="lineNum">    2815 </span>            : 
<span class="lineNum">    2816 </span>            :     // We need to generate a 0/1 value. We have 0/-1 and possibly dirty high bits.
<span class="lineNum">    2817 </span><span class="lineNoCov">          0 :     masm.and32(Imm32(1), output);</span>
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 : }</span>
<a name="2819"><span class="lineNum">    2819 </span>            : </a>
<span class="lineNum">    2820 </span>            : void
<span class="lineNum">    2821 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdExtractElementI(LSimdExtractElementI* ins)</span>
<span class="lineNum">    2822 </span>            : {
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2824 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    2825 </span><span class="lineNoCov">          0 :     MSimdExtractElement* mir = ins-&gt;mir();</span>
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :     unsigned length = SimdTypeToLength(mir-&gt;specialization());</span>
<span class="lineNum">    2827 </span>            : 
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 :     switch (length) {</span>
<span class="lineNum">    2829 </span>            :       case 4:
<span class="lineNum">    2830 </span><span class="lineNoCov">          0 :         emitSimdExtractLane32x4(input, output, mir-&gt;lane());</span>
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2832 </span>            :       case 8:
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :         emitSimdExtractLane16x8(input, output, mir-&gt;lane(), mir-&gt;signedness());</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2835 </span>            :       case 16:
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :         emitSimdExtractLane8x16(input, output, mir-&gt;lane(), mir-&gt;signedness());</span>
<span class="lineNum">    2837 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2838 </span>            :       default:
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unhandled SIMD length&quot;);</span>
<span class="lineNum">    2840 </span>            :     }
<span class="lineNum">    2841 </span><span class="lineNoCov">          0 : }</span>
<a name="2842"><span class="lineNum">    2842 </span>            : </a>
<span class="lineNum">    2843 </span>            : void
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdExtractElementU2D(LSimdExtractElementU2D* ins)</span>
<span class="lineNum">    2845 </span>            : {
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2847 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :     Register temp = ToRegister(ins-&gt;temp());</span>
<span class="lineNum">    2849 </span><span class="lineNoCov">          0 :     MSimdExtractElement* mir = ins-&gt;mir();</span>
<span class="lineNum">    2850 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(mir-&gt;specialization() == MIRType::Int32x4);</span>
<span class="lineNum">    2851 </span><span class="lineNoCov">          0 :     emitSimdExtractLane32x4(input, temp, mir-&gt;lane());</span>
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :     masm.convertUInt32ToDouble(temp, output);</span>
<span class="lineNum">    2853 </span><span class="lineNoCov">          0 : }</span>
<a name="2854"><span class="lineNum">    2854 </span>            : </a>
<span class="lineNum">    2855 </span>            : void
<span class="lineNum">    2856 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdExtractElementF(LSimdExtractElementF* ins)</span>
<span class="lineNum">    2857 </span>            : {
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2859 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2860 </span>            : 
<span class="lineNum">    2861 </span><span class="lineNoCov">          0 :     unsigned lane = ins-&gt;mir()-&gt;lane();</span>
<span class="lineNum">    2862 </span><span class="lineNoCov">          0 :     if (lane == 0) {</span>
<span class="lineNum">    2863 </span>            :         // The value we want to extract is in the low double-word
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :         if (input != output)</span>
<span class="lineNum">    2865 </span><span class="lineNoCov">          0 :             masm.moveFloat32(input, output);</span>
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :     } else if (lane == 2) {</span>
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :         masm.moveHighPairToLowPairFloat32(input, output);</span>
<span class="lineNum">    2868 </span>            :     } else {
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 :         uint32_t mask = MacroAssembler::ComputeShuffleMask(lane);</span>
<span class="lineNum">    2870 </span><span class="lineNoCov">          0 :         masm.shuffleFloat32(mask, input, output);</span>
<span class="lineNum">    2871 </span>            :     }
<span class="lineNum">    2872 </span>            :     // NaNs contained within SIMD values are not enforced to be canonical, so
<span class="lineNum">    2873 </span>            :     // when we extract an element into a &quot;regular&quot; scalar JS value, we have to
<span class="lineNum">    2874 </span>            :     // canonicalize. In wasm code, we can skip this, as wasm only has to
<span class="lineNum">    2875 </span>            :     // canonicalize NaNs at FFI boundaries.
<span class="lineNum">    2876 </span><span class="lineNoCov">          0 :     if (!gen-&gt;compilingWasm())</span>
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 :         masm.canonicalizeFloat(output);</span>
<span class="lineNum">    2878 </span><span class="lineNoCov">          0 : }</span>
<a name="2879"><span class="lineNum">    2879 </span>            : </a>
<span class="lineNum">    2880 </span>            : void
<span class="lineNum">    2881 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdInsertElementI(LSimdInsertElementI* ins)</span>
<span class="lineNum">    2882 </span>            : {
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :     FloatRegister vector = ToFloatRegister(ins-&gt;vector());</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :     Register value = ToRegister(ins-&gt;value());</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(vector == output); // defineReuseInput(0)</span>
<span class="lineNum">    2887 </span>            : 
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :     unsigned lane = ins-&gt;lane();</span>
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :     unsigned length = ins-&gt;length();</span>
<span class="lineNum">    2890 </span>            : 
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 :     if (length == 8) {</span>
<span class="lineNum">    2892 </span>            :         // Available in SSE 2.
<span class="lineNum">    2893 </span><span class="lineNoCov">          0 :         masm.vpinsrw(lane, value, vector, output);</span>
<span class="lineNum">    2894 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    2895 </span>            :     }
<span class="lineNum">    2896 </span>            : 
<span class="lineNum">    2897 </span>            :     // Note that, contrarily to float32x4, we cannot use vmovd if the inserted
<span class="lineNum">    2898 </span>            :     // value goes into the first component, as vmovd clears out the higher lanes
<span class="lineNum">    2899 </span>            :     // of the output.
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    2901 </span>            :         // TODO: Teach Lowering that we don't need defineReuseInput if we have AVX.
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :         switch (length) {</span>
<span class="lineNum">    2903 </span>            :           case 4:
<span class="lineNum">    2904 </span><span class="lineNoCov">          0 :             masm.vpinsrd(lane, value, vector, output);</span>
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    2906 </span>            :           case 16:
<span class="lineNum">    2907 </span><span class="lineNoCov">          0 :             masm.vpinsrb(lane, value, vector, output);</span>
<span class="lineNum">    2908 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    2909 </span>            :         }
<span class="lineNum">    2910 </span>            :     }
<span class="lineNum">    2911 </span>            : 
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :     masm.reserveStack(Simd128DataSize);</span>
<span class="lineNum">    2913 </span><span class="lineNoCov">          0 :     masm.storeAlignedSimd128Int(vector, Address(StackPointer, 0));</span>
<span class="lineNum">    2914 </span><span class="lineNoCov">          0 :     switch (length) {</span>
<span class="lineNum">    2915 </span>            :       case 4:
<span class="lineNum">    2916 </span><span class="lineNoCov">          0 :         masm.store32(value, Address(StackPointer, lane * sizeof(int32_t)));</span>
<span class="lineNum">    2917 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2918 </span>            :       case 16:
<span class="lineNum">    2919 </span>            :         // Note that this requires `value` to be in one the registers where the
<span class="lineNum">    2920 </span>            :         // low 8 bits are addressible (%eax - %edx on x86, all of them on x86-64).
<span class="lineNum">    2921 </span><span class="lineNoCov">          0 :         masm.store8(value, Address(StackPointer, lane * sizeof(int8_t)));</span>
<span class="lineNum">    2922 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    2923 </span>            :       default:
<span class="lineNum">    2924 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unsupported SIMD length&quot;);</span>
<span class="lineNum">    2925 </span>            :     }
<span class="lineNum">    2926 </span><span class="lineNoCov">          0 :     masm.loadAlignedSimd128Int(Address(StackPointer, 0), output);</span>
<span class="lineNum">    2927 </span><span class="lineNoCov">          0 :     masm.freeStack(Simd128DataSize);</span>
<span class="lineNum">    2928 </span>            : }
<a name="2929"><span class="lineNum">    2929 </span>            : </a>
<span class="lineNum">    2930 </span>            : void
<span class="lineNum">    2931 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdInsertElementF(LSimdInsertElementF* ins)</span>
<span class="lineNum">    2932 </span>            : {
<span class="lineNum">    2933 </span><span class="lineNoCov">          0 :     FloatRegister vector = ToFloatRegister(ins-&gt;vector());</span>
<span class="lineNum">    2934 </span><span class="lineNoCov">          0 :     FloatRegister value = ToFloatRegister(ins-&gt;value());</span>
<span class="lineNum">    2935 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    2936 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(vector == output); // defineReuseInput(0)</span>
<span class="lineNum">    2937 </span>            : 
<span class="lineNum">    2938 </span><span class="lineNoCov">          0 :     if (ins-&gt;lane() == 0) {</span>
<span class="lineNum">    2939 </span>            :         // As both operands are registers, vmovss doesn't modify the upper bits
<span class="lineNum">    2940 </span>            :         // of the destination operand.
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 :         if (value != output)</span>
<span class="lineNum">    2942 </span><span class="lineNoCov">          0 :             masm.vmovss(value, vector, output);</span>
<span class="lineNum">    2943 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    2944 </span>            :     }
<span class="lineNum">    2945 </span>            : 
<span class="lineNum">    2946 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    2947 </span>            :         // The input value is in the low float32 of the 'value' FloatRegister.
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 :         masm.vinsertps(masm.vinsertpsMask(0, ins-&gt;lane()), value, output, output);</span>
<span class="lineNum">    2949 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    2950 </span>            :     }
<span class="lineNum">    2951 </span>            : 
<span class="lineNum">    2952 </span><span class="lineNoCov">          0 :     unsigned component = unsigned(ins-&gt;lane());</span>
<span class="lineNum">    2953 </span><span class="lineNoCov">          0 :     masm.reserveStack(Simd128DataSize);</span>
<span class="lineNum">    2954 </span><span class="lineNoCov">          0 :     masm.storeAlignedSimd128Float(vector, Address(StackPointer, 0));</span>
<span class="lineNum">    2955 </span><span class="lineNoCov">          0 :     masm.storeFloat32(value, Address(StackPointer, component * sizeof(int32_t)));</span>
<span class="lineNum">    2956 </span><span class="lineNoCov">          0 :     masm.loadAlignedSimd128Float(Address(StackPointer, 0), output);</span>
<span class="lineNum">    2957 </span><span class="lineNoCov">          0 :     masm.freeStack(Simd128DataSize);</span>
<span class="lineNum">    2958 </span>            : }
<a name="2959"><span class="lineNum">    2959 </span>            : </a>
<span class="lineNum">    2960 </span>            : void
<span class="lineNum">    2961 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdAllTrue(LSimdAllTrue* ins)</span>
<span class="lineNum">    2962 </span>            : {
<span class="lineNum">    2963 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2964 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    2965 </span>            : 
<span class="lineNum">    2966 </span>            :     // We know that the input lanes are boolean, so they are either 0 or -1.
<span class="lineNum">    2967 </span>            :     // The all-true vector has all 128 bits set, no matter the lane geometry.
<span class="lineNum">    2968 </span><span class="lineNoCov">          0 :     masm.vpmovmskb(input, output);</span>
<span class="lineNum">    2969 </span><span class="lineNoCov">          0 :     masm.cmp32(output, Imm32(0xffff));</span>
<span class="lineNum">    2970 </span><span class="lineNoCov">          0 :     masm.emitSet(Assembler::Zero, output);</span>
<span class="lineNum">    2971 </span><span class="lineNoCov">          0 : }</span>
<a name="2972"><span class="lineNum">    2972 </span>            : </a>
<span class="lineNum">    2973 </span>            : void
<span class="lineNum">    2974 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdAnyTrue(LSimdAnyTrue* ins)</span>
<span class="lineNum">    2975 </span>            : {
<span class="lineNum">    2976 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    2977 </span><span class="lineNoCov">          0 :     Register output = ToRegister(ins-&gt;output());</span>
<span class="lineNum">    2978 </span>            : 
<span class="lineNum">    2979 </span><span class="lineNoCov">          0 :     masm.vpmovmskb(input, output);</span>
<span class="lineNum">    2980 </span><span class="lineNoCov">          0 :     masm.cmp32(output, Imm32(0x0));</span>
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :     masm.emitSet(Assembler::NonZero, output);</span>
<span class="lineNum">    2982 </span><span class="lineNoCov">          0 : }</span>
<a name="2983"><span class="lineNum">    2983 </span>            : </a>
<span class="lineNum">    2984 </span>            : template &lt;class T, class Reg&gt; void
<span class="lineNum">    2985 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdGeneralShuffle(LSimdGeneralShuffleBase* ins, Reg tempRegister)</span>
<span class="lineNum">    2986 </span>            : {
<span class="lineNum">    2987 </span><span class="lineNoCov">          0 :     MSimdGeneralShuffle* mir = ins-&gt;mir();</span>
<span class="lineNum">    2988 </span><span class="lineNoCov">          0 :     unsigned numVectors = mir-&gt;numVectors();</span>
<span class="lineNum">    2989 </span>            : 
<span class="lineNum">    2990 </span><span class="lineNoCov">          0 :     Register laneTemp = ToRegister(ins-&gt;temp());</span>
<span class="lineNum">    2991 </span>            : 
<span class="lineNum">    2992 </span>            :     // This won't generate fast code, but it's fine because we expect users
<span class="lineNum">    2993 </span>            :     // to have used constant indices (and thus MSimdGeneralShuffle to be fold
<span class="lineNum">    2994 </span>            :     // into MSimdSwizzle/MSimdShuffle, which are fast).
<span class="lineNum">    2995 </span>            : 
<span class="lineNum">    2996 </span>            :     // We need stack space for the numVectors inputs and for the output vector.
<span class="lineNum">    2997 </span><span class="lineNoCov">          0 :     unsigned stackSpace = Simd128DataSize * (numVectors + 1);</span>
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :     masm.reserveStack(stackSpace);</span>
<span class="lineNum">    2999 </span>            : 
<span class="lineNum">    3000 </span><span class="lineNoCov">          0 :     for (unsigned i = 0; i &lt; numVectors; i++) {</span>
<span class="lineNum">    3001 </span><span class="lineNoCov">          0 :         masm.storeAlignedVector&lt;T&gt;(ToFloatRegister(ins-&gt;vector(i)),</span>
<span class="lineNum">    3002 </span>            :                                    Address(StackPointer, Simd128DataSize * (1 + i)));
<span class="lineNum">    3003 </span>            :     }
<span class="lineNum">    3004 </span>            : 
<span class="lineNum">    3005 </span><span class="lineNoCov">          0 :     Label bail;</span>
<span class="lineNum">    3006 </span><span class="lineNoCov">          0 :     const Scale laneScale = ScaleFromElemWidth(sizeof(T));</span>
<span class="lineNum">    3007 </span>            : 
<span class="lineNum">    3008 </span><span class="lineNoCov">          0 :     for (size_t i = 0; i &lt; mir-&gt;numLanes(); i++) {</span>
<span class="lineNum">    3009 </span><span class="lineNoCov">          0 :         Operand lane = ToOperand(ins-&gt;lane(i));</span>
<span class="lineNum">    3010 </span>            : 
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :         masm.cmp32(lane, Imm32(numVectors * mir-&gt;numLanes() - 1));</span>
<span class="lineNum">    3012 </span><span class="lineNoCov">          0 :         masm.j(Assembler::Above, &amp;bail);</span>
<span class="lineNum">    3013 </span>            : 
<span class="lineNum">    3014 </span><span class="lineNoCov">          0 :         if (lane.kind() == Operand::REG) {</span>
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :             masm.loadScalar&lt;T&gt;(Operand(StackPointer, ToRegister(ins-&gt;lane(i)), laneScale, Simd128DataSize),</span>
<span class="lineNum">    3016 </span>            :                                tempRegister);
<span class="lineNum">    3017 </span>            :         } else {
<span class="lineNum">    3018 </span><span class="lineNoCov">          0 :             masm.load32(lane, laneTemp);</span>
<span class="lineNum">    3019 </span><span class="lineNoCov">          0 :             masm.loadScalar&lt;T&gt;(Operand(StackPointer, laneTemp, laneScale, Simd128DataSize), tempRegister);</span>
<span class="lineNum">    3020 </span>            :         }
<span class="lineNum">    3021 </span>            : 
<span class="lineNum">    3022 </span><span class="lineNoCov">          0 :         masm.storeScalar&lt;T&gt;(tempRegister, Address(StackPointer, i * sizeof(T)));</span>
<span class="lineNum">    3023 </span>            :     }
<span class="lineNum">    3024 </span>            : 
<span class="lineNum">    3025 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3026 </span><span class="lineNoCov">          0 :     masm.loadAlignedVector&lt;T&gt;(Address(StackPointer, 0), output);</span>
<span class="lineNum">    3027 </span>            : 
<span class="lineNum">    3028 </span><span class="lineNoCov">          0 :     Label join;</span>
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :     masm.jump(&amp;join);</span>
<span class="lineNum">    3030 </span>            : 
<span class="lineNum">    3031 </span>            :     {
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :         masm.bind(&amp;bail);</span>
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :         masm.freeStack(stackSpace);</span>
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 :         bailout(ins-&gt;snapshot());</span>
<span class="lineNum">    3035 </span>            :     }
<span class="lineNum">    3036 </span>            : 
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 :     masm.bind(&amp;join);</span>
<span class="lineNum">    3038 </span><span class="lineNoCov">          0 :     masm.setFramePushed(masm.framePushed() + stackSpace);</span>
<span class="lineNum">    3039 </span><span class="lineNoCov">          0 :     masm.freeStack(stackSpace);</span>
<span class="lineNum">    3040 </span><span class="lineNoCov">          0 : }</span>
<a name="3041"><span class="lineNum">    3041 </span>            : </a>
<span class="lineNum">    3042 </span>            : void
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdGeneralShuffleI(LSimdGeneralShuffleI* ins)</span>
<span class="lineNum">    3044 </span>            : {
<span class="lineNum">    3045 </span><span class="lineNoCov">          0 :     switch (ins-&gt;mir()-&gt;type()) {</span>
<span class="lineNum">    3046 </span>            :       case MIRType::Int8x16:
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :         return visitSimdGeneralShuffle&lt;int8_t, Register&gt;(ins, ToRegister(ins-&gt;temp()));</span>
<span class="lineNum">    3048 </span>            :       case MIRType::Int16x8:
<span class="lineNum">    3049 </span><span class="lineNoCov">          0 :         return visitSimdGeneralShuffle&lt;int16_t, Register&gt;(ins, ToRegister(ins-&gt;temp()));</span>
<span class="lineNum">    3050 </span>            :       case MIRType::Int32x4:
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 :         return visitSimdGeneralShuffle&lt;int32_t, Register&gt;(ins, ToRegister(ins-&gt;temp()));</span>
<span class="lineNum">    3052 </span>            :       default:
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unsupported type for general shuffle&quot;);</span>
<span class="lineNum">    3054 </span>            :     }
<a name="3055"><span class="lineNum">    3055 </span>            : }</a>
<span class="lineNum">    3056 </span>            : void
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdGeneralShuffleF(LSimdGeneralShuffleF* ins)</span>
<span class="lineNum">    3058 </span>            : {
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :     ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :     visitSimdGeneralShuffle&lt;float, FloatRegister&gt;(ins, scratch);</span>
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 : }</span>
<a name="3062"><span class="lineNum">    3062 </span>            : </a>
<span class="lineNum">    3063 </span>            : void
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdSwizzleI(LSimdSwizzleI* ins)</span>
<span class="lineNum">    3065 </span>            : {
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    3067 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3068 </span><span class="lineNoCov">          0 :     const unsigned numLanes = ins-&gt;numLanes();</span>
<span class="lineNum">    3069 </span>            : 
<span class="lineNum">    3070 </span><span class="lineNoCov">          0 :     switch (numLanes) {</span>
<span class="lineNum">    3071 </span>            :         case 4: {
<span class="lineNum">    3072 </span><span class="lineNoCov">          0 :             uint32_t x = ins-&gt;lane(0);</span>
<span class="lineNum">    3073 </span><span class="lineNoCov">          0 :             uint32_t y = ins-&gt;lane(1);</span>
<span class="lineNum">    3074 </span><span class="lineNoCov">          0 :             uint32_t z = ins-&gt;lane(2);</span>
<span class="lineNum">    3075 </span><span class="lineNoCov">          0 :             uint32_t w = ins-&gt;lane(3);</span>
<span class="lineNum">    3076 </span>            : 
<span class="lineNum">    3077 </span><span class="lineNoCov">          0 :             uint32_t mask = MacroAssembler::ComputeShuffleMask(x, y, z, w);</span>
<span class="lineNum">    3078 </span><span class="lineNoCov">          0 :             masm.shuffleInt32(mask, input, output);</span>
<span class="lineNum">    3079 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3080 </span>            :         }
<span class="lineNum">    3081 </span>            :     }
<span class="lineNum">    3082 </span>            : 
<span class="lineNum">    3083 </span>            :     // In the general case, use pshufb if it is available. Convert to a
<span class="lineNum">    3084 </span>            :     // byte-wise swizzle.
<span class="lineNum">    3085 </span><span class="lineNoCov">          0 :     const unsigned bytesPerLane = 16 / numLanes;</span>
<span class="lineNum">    3086 </span>            :     int8_t bLane[16];
<span class="lineNum">    3087 </span><span class="lineNoCov">          0 :     for (unsigned i = 0; i &lt; numLanes; i++) {</span>
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :         for (unsigned b = 0; b &lt; bytesPerLane; b++) {</span>
<span class="lineNum">    3089 </span><span class="lineNoCov">          0 :             bLane[i * bytesPerLane + b] = ins-&gt;lane(i) * bytesPerLane + b;</span>
<span class="lineNum">    3090 </span>            :         }
<span class="lineNum">    3091 </span>            :     }
<span class="lineNum">    3092 </span>            : 
<span class="lineNum">    3093 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSSE3()) {</span>
<span class="lineNum">    3094 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    3095 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(SimdConstant::CreateX16(bLane), scratch);</span>
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 :         FloatRegister inputCopy = masm.reusedInputInt32x4(input, output);</span>
<span class="lineNum">    3097 </span><span class="lineNoCov">          0 :         masm.vpshufb(scratch, inputCopy, output);</span>
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3099 </span>            :     }
<span class="lineNum">    3100 </span>            : 
<span class="lineNum">    3101 </span>            :     // Worst-case fallback for pre-SSSE3 machines. Bounce through memory.
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :     Register temp = ToRegister(ins-&gt;getTemp(0));</span>
<span class="lineNum">    3103 </span><span class="lineNoCov">          0 :     masm.reserveStack(2 * Simd128DataSize);</span>
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :     masm.storeAlignedSimd128Int(input, Address(StackPointer, Simd128DataSize));</span>
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :     for (unsigned i = 0; i &lt; 16; i++) {</span>
<span class="lineNum">    3106 </span><span class="lineNoCov">          0 :         masm.load8ZeroExtend(Address(StackPointer, Simd128DataSize + bLane[i]), temp);</span>
<span class="lineNum">    3107 </span><span class="lineNoCov">          0 :         masm.store8(temp, Address(StackPointer, i));</span>
<span class="lineNum">    3108 </span>            :     }
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :     masm.loadAlignedSimd128Int(Address(StackPointer, 0), output);</span>
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 :     masm.freeStack(2 * Simd128DataSize);</span>
<span class="lineNum">    3111 </span>            : }
<a name="3112"><span class="lineNum">    3112 </span>            : </a>
<span class="lineNum">    3113 </span>            : void
<span class="lineNum">    3114 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdSwizzleF(LSimdSwizzleF* ins)</span>
<span class="lineNum">    3115 </span>            : {
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :     FloatRegister input = ToFloatRegister(ins-&gt;input());</span>
<span class="lineNum">    3117 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3118 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;numLanes() == 4);</span>
<span class="lineNum">    3119 </span>            : 
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :     uint32_t x = ins-&gt;lane(0);</span>
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :     uint32_t y = ins-&gt;lane(1);</span>
<span class="lineNum">    3122 </span><span class="lineNoCov">          0 :     uint32_t z = ins-&gt;lane(2);</span>
<span class="lineNum">    3123 </span><span class="lineNoCov">          0 :     uint32_t w = ins-&gt;lane(3);</span>
<span class="lineNum">    3124 </span>            : 
<span class="lineNum">    3125 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE3()) {</span>
<span class="lineNum">    3126 </span><span class="lineNoCov">          0 :         if (ins-&gt;lanesMatch(0, 0, 2, 2)) {</span>
<span class="lineNum">    3127 </span><span class="lineNoCov">          0 :             masm.vmovsldup(input, output);</span>
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3129 </span>            :         }
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :         if (ins-&gt;lanesMatch(1, 1, 3, 3)) {</span>
<span class="lineNum">    3131 </span><span class="lineNoCov">          0 :             masm.vmovshdup(input, output);</span>
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3133 </span>            :         }
<span class="lineNum">    3134 </span>            :     }
<span class="lineNum">    3135 </span>            : 
<span class="lineNum">    3136 </span>            :     // TODO Here and below, arch specific lowering could identify this pattern
<span class="lineNum">    3137 </span>            :     // and use defineReuseInput to avoid this move (bug 1084404)
<span class="lineNum">    3138 </span><span class="lineNoCov">          0 :     if (ins-&gt;lanesMatch(2, 3, 2, 3)) {</span>
<span class="lineNum">    3139 </span><span class="lineNoCov">          0 :         FloatRegister inputCopy = masm.reusedInputFloat32x4(input, output);</span>
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :         masm.vmovhlps(input, inputCopy, output);</span>
<span class="lineNum">    3141 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3142 </span>            :     }
<span class="lineNum">    3143 </span>            : 
<span class="lineNum">    3144 </span><span class="lineNoCov">          0 :     if (ins-&gt;lanesMatch(0, 1, 0, 1)) {</span>
<span class="lineNum">    3145 </span><span class="lineNoCov">          0 :         if (AssemblerX86Shared::HasSSE3() &amp;&amp; !AssemblerX86Shared::HasAVX()) {</span>
<span class="lineNum">    3146 </span><span class="lineNoCov">          0 :             masm.vmovddup(input, output);</span>
<span class="lineNum">    3147 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3148 </span>            :         }
<span class="lineNum">    3149 </span><span class="lineNoCov">          0 :         FloatRegister inputCopy = masm.reusedInputFloat32x4(input, output);</span>
<span class="lineNum">    3150 </span><span class="lineNoCov">          0 :         masm.vmovlhps(input, inputCopy, output);</span>
<span class="lineNum">    3151 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3152 </span>            :     }
<span class="lineNum">    3153 </span>            : 
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :     if (ins-&gt;lanesMatch(0, 0, 1, 1)) {</span>
<span class="lineNum">    3155 </span><span class="lineNoCov">          0 :         FloatRegister inputCopy = masm.reusedInputFloat32x4(input, output);</span>
<span class="lineNum">    3156 </span><span class="lineNoCov">          0 :         masm.vunpcklps(input, inputCopy, output);</span>
<span class="lineNum">    3157 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3158 </span>            :     }
<span class="lineNum">    3159 </span>            : 
<span class="lineNum">    3160 </span><span class="lineNoCov">          0 :     if (ins-&gt;lanesMatch(2, 2, 3, 3)) {</span>
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :         FloatRegister inputCopy = masm.reusedInputFloat32x4(input, output);</span>
<span class="lineNum">    3162 </span><span class="lineNoCov">          0 :         masm.vunpckhps(input, inputCopy, output);</span>
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3164 </span>            :     }
<span class="lineNum">    3165 </span>            : 
<span class="lineNum">    3166 </span><span class="lineNoCov">          0 :     uint32_t mask = MacroAssembler::ComputeShuffleMask(x, y, z, w);</span>
<span class="lineNum">    3167 </span><span class="lineNoCov">          0 :     masm.shuffleFloat32(mask, input, output);</span>
<span class="lineNum">    3168 </span>            : }
<a name="3169"><span class="lineNum">    3169 </span>            : </a>
<span class="lineNum">    3170 </span>            : void
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdShuffle(LSimdShuffle* ins)</span>
<span class="lineNum">    3172 </span>            : {
<span class="lineNum">    3173 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3174 </span><span class="lineNoCov">          0 :     FloatRegister rhs = ToFloatRegister(ins-&gt;rhs());</span>
<span class="lineNum">    3175 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3176 </span><span class="lineNoCov">          0 :     const unsigned numLanes = ins-&gt;numLanes();</span>
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :     const unsigned bytesPerLane = 16 / numLanes;</span>
<span class="lineNum">    3178 </span>            : 
<span class="lineNum">    3179 </span>            :     // Convert the shuffle to a byte-wise shuffle.
<span class="lineNum">    3180 </span>            :     uint8_t bLane[16];
<span class="lineNum">    3181 </span><span class="lineNoCov">          0 :     for (unsigned i = 0; i &lt; numLanes; i++) {</span>
<span class="lineNum">    3182 </span><span class="lineNoCov">          0 :         for (unsigned b = 0; b &lt; bytesPerLane; b++) {</span>
<span class="lineNum">    3183 </span><span class="lineNoCov">          0 :             bLane[i * bytesPerLane + b] = ins-&gt;lane(i) * bytesPerLane + b;</span>
<span class="lineNum">    3184 </span>            :         }
<span class="lineNum">    3185 </span>            :     }
<span class="lineNum">    3186 </span>            : 
<span class="lineNum">    3187 </span>            :     // Use pshufb if it is available.
<span class="lineNum">    3188 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSSE3()) {</span>
<span class="lineNum">    3189 </span><span class="lineNoCov">          0 :         FloatRegister scratch1 = ToFloatRegister(ins-&gt;temp());</span>
<span class="lineNum">    3190 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch2(masm);</span>
<span class="lineNum">    3191 </span>            : 
<span class="lineNum">    3192 </span>            :         // Use pshufb instructions to gather the lanes from each source vector.
<span class="lineNum">    3193 </span>            :         // A negative index creates a zero lane, so the two vectors can be combined.
<span class="lineNum">    3194 </span>            : 
<span class="lineNum">    3195 </span>            :         // Set scratch2 = lanes from lhs.
<span class="lineNum">    3196 </span>            :         int8_t idx[16];
<span class="lineNum">    3197 </span><span class="lineNoCov">          0 :         for (unsigned i = 0; i &lt; 16; i++)</span>
<span class="lineNum">    3198 </span><span class="lineNoCov">          0 :             idx[i] = bLane[i] &lt; 16 ? bLane[i] : -1;</span>
<span class="lineNum">    3199 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(SimdConstant::CreateX16(idx), scratch1);</span>
<span class="lineNum">    3200 </span><span class="lineNoCov">          0 :         FloatRegister lhsCopy = masm.reusedInputInt32x4(lhs, scratch2);</span>
<span class="lineNum">    3201 </span><span class="lineNoCov">          0 :         masm.vpshufb(scratch1, lhsCopy, scratch2);</span>
<span class="lineNum">    3202 </span>            : 
<span class="lineNum">    3203 </span>            :         // Set output = lanes from rhs.
<span class="lineNum">    3204 </span><span class="lineNoCov">          0 :         for (unsigned i = 0; i &lt; 16; i++)</span>
<span class="lineNum">    3205 </span><span class="lineNoCov">          0 :             idx[i] = bLane[i] &gt;= 16 ? bLane[i] - 16 : -1;</span>
<span class="lineNum">    3206 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(SimdConstant::CreateX16(idx), scratch1);</span>
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :         FloatRegister rhsCopy = masm.reusedInputInt32x4(rhs, output);</span>
<span class="lineNum">    3208 </span><span class="lineNoCov">          0 :         masm.vpshufb(scratch1, rhsCopy, output);</span>
<span class="lineNum">    3209 </span>            : 
<span class="lineNum">    3210 </span>            :         // Combine.
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :         masm.vpor(scratch2, output, output);</span>
<span class="lineNum">    3212 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3213 </span>            :     }
<span class="lineNum">    3214 </span>            : 
<span class="lineNum">    3215 </span>            :     // Worst-case fallback for pre-SSE3 machines. Bounce through memory.
<span class="lineNum">    3216 </span><span class="lineNoCov">          0 :     Register temp = ToRegister(ins-&gt;getTemp(0));</span>
<span class="lineNum">    3217 </span><span class="lineNoCov">          0 :     masm.reserveStack(3 * Simd128DataSize);</span>
<span class="lineNum">    3218 </span><span class="lineNoCov">          0 :     masm.storeAlignedSimd128Int(lhs, Address(StackPointer, Simd128DataSize));</span>
<span class="lineNum">    3219 </span><span class="lineNoCov">          0 :     masm.storeAlignedSimd128Int(rhs, Address(StackPointer, 2 * Simd128DataSize));</span>
<span class="lineNum">    3220 </span><span class="lineNoCov">          0 :     for (unsigned i = 0; i &lt; 16; i++) {</span>
<span class="lineNum">    3221 </span><span class="lineNoCov">          0 :         masm.load8ZeroExtend(Address(StackPointer, Simd128DataSize + bLane[i]), temp);</span>
<span class="lineNum">    3222 </span><span class="lineNoCov">          0 :         masm.store8(temp, Address(StackPointer, i));</span>
<span class="lineNum">    3223 </span>            :     }
<span class="lineNum">    3224 </span><span class="lineNoCov">          0 :     masm.loadAlignedSimd128Int(Address(StackPointer, 0), output);</span>
<span class="lineNum">    3225 </span><span class="lineNoCov">          0 :     masm.freeStack(3 * Simd128DataSize);</span>
<span class="lineNum">    3226 </span>            : }
<a name="3227"><span class="lineNum">    3227 </span>            : </a>
<span class="lineNum">    3228 </span>            : void
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdShuffleX4(LSimdShuffleX4* ins)</span>
<span class="lineNum">    3230 </span>            : {
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3232 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    3233 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3234 </span>            : 
<span class="lineNum">    3235 </span><span class="lineNoCov">          0 :     uint32_t x = ins-&gt;lane(0);</span>
<span class="lineNum">    3236 </span><span class="lineNoCov">          0 :     uint32_t y = ins-&gt;lane(1);</span>
<span class="lineNum">    3237 </span><span class="lineNoCov">          0 :     uint32_t z = ins-&gt;lane(2);</span>
<span class="lineNum">    3238 </span><span class="lineNoCov">          0 :     uint32_t w = ins-&gt;lane(3);</span>
<span class="lineNum">    3239 </span>            : 
<span class="lineNum">    3240 </span>            :     // Check that lanes come from LHS in majority:
<span class="lineNum">    3241 </span><span class="lineNoCov">          0 :     unsigned numLanesFromLHS = (x &lt; 4) + (y &lt; 4) + (z &lt; 4) + (w &lt; 4);</span>
<span class="lineNum">    3242 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(numLanesFromLHS &gt;= 2);</span>
<span class="lineNum">    3243 </span>            : 
<span class="lineNum">    3244 </span>            :     // When reading this method, remember that vshufps takes the two first
<span class="lineNum">    3245 </span>            :     // inputs of the destination operand (right operand) and the two last
<span class="lineNum">    3246 </span>            :     // inputs of the source operand (left operand).
<span class="lineNum">    3247 </span>            :     //
<span class="lineNum">    3248 </span>            :     // Legend for explanations:
<span class="lineNum">    3249 </span>            :     // - L: LHS
<span class="lineNum">    3250 </span>            :     // - R: RHS
<span class="lineNum">    3251 </span>            :     // - T: temporary
<span class="lineNum">    3252 </span>            : 
<span class="lineNum">    3253 </span>            :     uint32_t mask;
<span class="lineNum">    3254 </span>            : 
<span class="lineNum">    3255 </span>            :     // If all lanes came from a single vector, we should have constructed a
<span class="lineNum">    3256 </span>            :     // MSimdSwizzle instead.
<span class="lineNum">    3257 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(numLanesFromLHS &lt; 4);</span>
<span class="lineNum">    3258 </span>            : 
<span class="lineNum">    3259 </span>            :     // If all values stay in their lane, this is a blend.
<span class="lineNum">    3260 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    3261 </span><span class="lineNoCov">          0 :         if (x % 4 == 0 &amp;&amp; y % 4 == 1 &amp;&amp; z % 4 == 2 &amp;&amp; w % 4 == 3) {</span>
<span class="lineNum">    3262 </span><span class="lineNoCov">          0 :             masm.vblendps(masm.blendpsMask(x &gt;= 4, y &gt;= 4, z &gt;= 4, w &gt;= 4), rhs, lhs, out);</span>
<span class="lineNum">    3263 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3264 </span>            :         }
<span class="lineNum">    3265 </span>            :     }
<span class="lineNum">    3266 </span>            : 
<span class="lineNum">    3267 </span>            :     // One element of the second, all other elements of the first
<span class="lineNum">    3268 </span><span class="lineNoCov">          0 :     if (numLanesFromLHS == 3) {</span>
<span class="lineNum">    3269 </span><span class="lineNoCov">          0 :         unsigned firstMask = -1, secondMask = -1;</span>
<span class="lineNum">    3270 </span>            : 
<span class="lineNum">    3271 </span>            :         // register-register vmovss preserves the high lanes.
<span class="lineNum">    3272 </span><span class="lineNoCov">          0 :         if (ins-&gt;lanesMatch(4, 1, 2, 3) &amp;&amp; rhs.kind() == Operand::FPREG) {</span>
<span class="lineNum">    3273 </span><span class="lineNoCov">          0 :             masm.vmovss(FloatRegister::FromCode(rhs.fpu()), lhs, out);</span>
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3275 </span>            :         }
<span class="lineNum">    3276 </span>            : 
<span class="lineNum">    3277 </span>            :         // SSE4.1 vinsertps can handle any single element.
<span class="lineNum">    3278 </span><span class="lineNoCov">          0 :         unsigned numLanesUnchanged = (x == 0) + (y == 1) + (z == 2) + (w == 3);</span>
<span class="lineNum">    3279 </span><span class="lineNoCov">          0 :         if (AssemblerX86Shared::HasSSE41() &amp;&amp; numLanesUnchanged == 3) {</span>
<span class="lineNum">    3280 </span>            :             unsigned srcLane;
<span class="lineNum">    3281 </span>            :             unsigned dstLane;
<span class="lineNum">    3282 </span><span class="lineNoCov">          0 :             if (x &gt;= 4) {</span>
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :                 srcLane = x - 4;</span>
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :                 dstLane = 0;</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :             } else if (y &gt;= 4) {</span>
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :                 srcLane = y - 4;</span>
<span class="lineNum">    3287 </span><span class="lineNoCov">          0 :                 dstLane = 1;</span>
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :             } else if (z &gt;= 4) {</span>
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :                 srcLane = z - 4;</span>
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :                 dstLane = 2;</span>
<span class="lineNum">    3291 </span>            :             } else {
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :                 MOZ_ASSERT(w &gt;= 4);</span>
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :                 srcLane = w - 4;</span>
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :                 dstLane = 3;</span>
<span class="lineNum">    3295 </span>            :             }
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 :             masm.vinsertps(masm.vinsertpsMask(srcLane, dstLane), rhs, lhs, out);</span>
<span class="lineNum">    3297 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3298 </span>            :         }
<span class="lineNum">    3299 </span>            : 
<span class="lineNum">    3300 </span><span class="lineNoCov">          0 :         FloatRegister rhsCopy = ToFloatRegister(ins-&gt;temp());</span>
<span class="lineNum">    3301 </span>            : 
<span class="lineNum">    3302 </span><span class="lineNoCov">          0 :         if (x &lt; 4 &amp;&amp; y &lt; 4) {</span>
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 :             if (w &gt;= 4) {</span>
<span class="lineNum">    3304 </span><span class="lineNoCov">          0 :                 w %= 4;</span>
<span class="lineNum">    3305 </span>            :                 // T = (Rw Rw Lz Lz) = vshufps(firstMask, lhs, rhs, rhsCopy)
<span class="lineNum">    3306 </span><span class="lineNoCov">          0 :                 firstMask = MacroAssembler::ComputeShuffleMask(w, w, z, z);</span>
<span class="lineNum">    3307 </span>            :                 // (Lx Ly Lz Rw) = (Lx Ly Tz Tx) = vshufps(secondMask, T, lhs, out)
<span class="lineNum">    3308 </span><span class="lineNoCov">          0 :                 secondMask = MacroAssembler::ComputeShuffleMask(x, y, 2, 0);</span>
<span class="lineNum">    3309 </span>            :             } else {
<span class="lineNum">    3310 </span><span class="lineNoCov">          0 :                 MOZ_ASSERT(z &gt;= 4);</span>
<span class="lineNum">    3311 </span><span class="lineNoCov">          0 :                 z %= 4;</span>
<span class="lineNum">    3312 </span>            :                 // T = (Rz Rz Lw Lw) = vshufps(firstMask, lhs, rhs, rhsCopy)
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 :                 firstMask = MacroAssembler::ComputeShuffleMask(z, z, w, w);</span>
<span class="lineNum">    3314 </span>            :                 // (Lx Ly Rz Lw) = (Lx Ly Tx Tz) = vshufps(secondMask, T, lhs, out)
<span class="lineNum">    3315 </span><span class="lineNoCov">          0 :                 secondMask = MacroAssembler::ComputeShuffleMask(x, y, 0, 2);</span>
<span class="lineNum">    3316 </span>            :             }
<span class="lineNum">    3317 </span>            : 
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :             masm.vshufps(firstMask, lhs, rhsCopy, rhsCopy);</span>
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :             masm.vshufps(secondMask, rhsCopy, lhs, out);</span>
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3321 </span>            :         }
<span class="lineNum">    3322 </span>            : 
<span class="lineNum">    3323 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(z &lt; 4 &amp;&amp; w &lt; 4);</span>
<span class="lineNum">    3324 </span>            : 
<span class="lineNum">    3325 </span><span class="lineNoCov">          0 :         if (y &gt;= 4) {</span>
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 :             y %= 4;</span>
<span class="lineNum">    3327 </span>            :             // T = (Ry Ry Lx Lx) = vshufps(firstMask, lhs, rhs, rhsCopy)
<span class="lineNum">    3328 </span><span class="lineNoCov">          0 :             firstMask = MacroAssembler::ComputeShuffleMask(y, y, x, x);</span>
<span class="lineNum">    3329 </span>            :             // (Lx Ry Lz Lw) = (Tz Tx Lz Lw) = vshufps(secondMask, lhs, T, out)
<span class="lineNum">    3330 </span><span class="lineNoCov">          0 :             secondMask = MacroAssembler::ComputeShuffleMask(2, 0, z, w);</span>
<span class="lineNum">    3331 </span>            :         } else {
<span class="lineNum">    3332 </span><span class="lineNoCov">          0 :             MOZ_ASSERT(x &gt;= 4);</span>
<span class="lineNum">    3333 </span><span class="lineNoCov">          0 :             x %= 4;</span>
<span class="lineNum">    3334 </span>            :             // T = (Rx Rx Ly Ly) = vshufps(firstMask, lhs, rhs, rhsCopy)
<span class="lineNum">    3335 </span><span class="lineNoCov">          0 :             firstMask = MacroAssembler::ComputeShuffleMask(x, x, y, y);</span>
<span class="lineNum">    3336 </span>            :             // (Rx Ly Lz Lw) = (Tx Tz Lz Lw) = vshufps(secondMask, lhs, T, out)
<span class="lineNum">    3337 </span><span class="lineNoCov">          0 :             secondMask = MacroAssembler::ComputeShuffleMask(0, 2, z, w);</span>
<span class="lineNum">    3338 </span>            :         }
<span class="lineNum">    3339 </span>            : 
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :         masm.vshufps(firstMask, lhs, rhsCopy, rhsCopy);</span>
<span class="lineNum">    3341 </span><span class="lineNoCov">          0 :         if (AssemblerX86Shared::HasAVX()) {</span>
<span class="lineNum">    3342 </span><span class="lineNoCov">          0 :             masm.vshufps(secondMask, lhs, rhsCopy, out);</span>
<span class="lineNum">    3343 </span>            :         } else {
<span class="lineNum">    3344 </span><span class="lineNoCov">          0 :             masm.vshufps(secondMask, lhs, rhsCopy, rhsCopy);</span>
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :             masm.moveSimd128Float(rhsCopy, out);</span>
<span class="lineNum">    3346 </span>            :         }
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3348 </span>            :     }
<span class="lineNum">    3349 </span>            : 
<span class="lineNum">    3350 </span>            :     // Two elements from one vector, two other elements from the other
<span class="lineNum">    3351 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(numLanesFromLHS == 2);</span>
<span class="lineNum">    3352 </span>            : 
<span class="lineNum">    3353 </span>            :     // TODO Here and below, symmetric case would be more handy to avoid a move,
<span class="lineNum">    3354 </span>            :     // but can't be reached because operands would get swapped (bug 1084404).
<span class="lineNum">    3355 </span><span class="lineNoCov">          0 :     if (ins-&gt;lanesMatch(2, 3, 6, 7)) {</span>
<span class="lineNum">    3356 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    3357 </span><span class="lineNoCov">          0 :         if (AssemblerX86Shared::HasAVX()) {</span>
<span class="lineNum">    3358 </span><span class="lineNoCov">          0 :             FloatRegister rhsCopy = masm.reusedInputAlignedFloat32x4(rhs, scratch);</span>
<span class="lineNum">    3359 </span><span class="lineNoCov">          0 :             masm.vmovhlps(lhs, rhsCopy, out);</span>
<span class="lineNum">    3360 </span>            :         } else {
<span class="lineNum">    3361 </span><span class="lineNoCov">          0 :             masm.loadAlignedSimd128Float(rhs, scratch);</span>
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :             masm.vmovhlps(lhs, scratch, scratch);</span>
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :             masm.moveSimd128Float(scratch, out);</span>
<span class="lineNum">    3364 </span>            :         }
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3366 </span>            :     }
<span class="lineNum">    3367 </span>            : 
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :     if (ins-&gt;lanesMatch(0, 1, 4, 5)) {</span>
<span class="lineNum">    3369 </span><span class="lineNoCov">          0 :         FloatRegister rhsCopy;</span>
<span class="lineNum">    3370 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    3371 </span><span class="lineNoCov">          0 :         if (rhs.kind() == Operand::FPREG) {</span>
<span class="lineNum">    3372 </span>            :             // No need to make an actual copy, since the operand is already
<span class="lineNum">    3373 </span>            :             // in a register, and it won't be clobbered by the vmovlhps.
<span class="lineNum">    3374 </span><span class="lineNoCov">          0 :             rhsCopy = FloatRegister::FromCode(rhs.fpu());</span>
<span class="lineNum">    3375 </span>            :         } else {
<span class="lineNum">    3376 </span><span class="lineNoCov">          0 :             masm.loadAlignedSimd128Float(rhs, scratch);</span>
<span class="lineNum">    3377 </span><span class="lineNoCov">          0 :             rhsCopy = scratch;</span>
<span class="lineNum">    3378 </span>            :         }
<span class="lineNum">    3379 </span><span class="lineNoCov">          0 :         masm.vmovlhps(rhsCopy, lhs, out);</span>
<span class="lineNum">    3380 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3381 </span>            :     }
<span class="lineNum">    3382 </span>            : 
<span class="lineNum">    3383 </span><span class="lineNoCov">          0 :     if (ins-&gt;lanesMatch(0, 4, 1, 5)) {</span>
<span class="lineNum">    3384 </span><span class="lineNoCov">          0 :         masm.vunpcklps(rhs, lhs, out);</span>
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3386 </span>            :     }
<span class="lineNum">    3387 </span>            : 
<span class="lineNum">    3388 </span>            :     // TODO swapped case would be better (bug 1084404)
<span class="lineNum">    3389 </span><span class="lineNoCov">          0 :     if (ins-&gt;lanesMatch(4, 0, 5, 1)) {</span>
<span class="lineNum">    3390 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    3391 </span><span class="lineNoCov">          0 :         if (AssemblerX86Shared::HasAVX()) {</span>
<span class="lineNum">    3392 </span><span class="lineNoCov">          0 :             FloatRegister rhsCopy = masm.reusedInputAlignedFloat32x4(rhs, scratch);</span>
<span class="lineNum">    3393 </span><span class="lineNoCov">          0 :             masm.vunpcklps(lhs, rhsCopy, out);</span>
<span class="lineNum">    3394 </span>            :         } else {
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :             masm.loadAlignedSimd128Float(rhs, scratch);</span>
<span class="lineNum">    3396 </span><span class="lineNoCov">          0 :             masm.vunpcklps(lhs, scratch, scratch);</span>
<span class="lineNum">    3397 </span><span class="lineNoCov">          0 :             masm.moveSimd128Float(scratch, out);</span>
<span class="lineNum">    3398 </span>            :         }
<span class="lineNum">    3399 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3400 </span>            :     }
<span class="lineNum">    3401 </span>            : 
<span class="lineNum">    3402 </span><span class="lineNoCov">          0 :     if (ins-&gt;lanesMatch(2, 6, 3, 7)) {</span>
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 :         masm.vunpckhps(rhs, lhs, out);</span>
<span class="lineNum">    3404 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3405 </span>            :     }
<span class="lineNum">    3406 </span>            : 
<span class="lineNum">    3407 </span>            :     // TODO swapped case would be better (bug 1084404)
<span class="lineNum">    3408 </span><span class="lineNoCov">          0 :     if (ins-&gt;lanesMatch(6, 2, 7, 3)) {</span>
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :         ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    3410 </span><span class="lineNoCov">          0 :         if (AssemblerX86Shared::HasAVX()) {</span>
<span class="lineNum">    3411 </span><span class="lineNoCov">          0 :             FloatRegister rhsCopy = masm.reusedInputAlignedFloat32x4(rhs, scratch);</span>
<span class="lineNum">    3412 </span><span class="lineNoCov">          0 :             masm.vunpckhps(lhs, rhsCopy, out);</span>
<span class="lineNum">    3413 </span>            :         } else {
<span class="lineNum">    3414 </span><span class="lineNoCov">          0 :             masm.loadAlignedSimd128Float(rhs, scratch);</span>
<span class="lineNum">    3415 </span><span class="lineNoCov">          0 :             masm.vunpckhps(lhs, scratch, scratch);</span>
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 :             masm.moveSimd128Float(scratch, out);</span>
<span class="lineNum">    3417 </span>            :         }
<span class="lineNum">    3418 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3419 </span>            :     }
<span class="lineNum">    3420 </span>            : 
<span class="lineNum">    3421 </span>            :     // In one vshufps
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 :     if (x &lt; 4 &amp;&amp; y &lt; 4) {</span>
<span class="lineNum">    3423 </span><span class="lineNoCov">          0 :         mask = MacroAssembler::ComputeShuffleMask(x, y, z % 4, w % 4);</span>
<span class="lineNum">    3424 </span><span class="lineNoCov">          0 :         masm.vshufps(mask, rhs, lhs, out);</span>
<span class="lineNum">    3425 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3426 </span>            :     }
<span class="lineNum">    3427 </span>            : 
<span class="lineNum">    3428 </span>            :     // At creation, we should have explicitly swapped in this case.
<span class="lineNum">    3429 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(!(z &gt;= 4 &amp;&amp; w &gt;= 4));</span>
<span class="lineNum">    3430 </span>            : 
<span class="lineNum">    3431 </span>            :     // In two vshufps, for the most generic case:
<span class="lineNum">    3432 </span>            :     uint32_t firstMask[4], secondMask[4];
<span class="lineNum">    3433 </span><span class="lineNoCov">          0 :     unsigned i = 0, j = 2, k = 0;</span>
<span class="lineNum">    3434 </span>            : 
<span class="lineNum">    3435 </span>            : #define COMPUTE_MASK(lane)       \
<span class="lineNum">    3436 </span>            :     if (lane &gt;= 4) {             \
<span class="lineNum">    3437 </span>            :         firstMask[j] = lane % 4; \
<span class="lineNum">    3438 </span>            :         secondMask[k++] = j++;   \
<span class="lineNum">    3439 </span>            :     } else {                     \
<span class="lineNum">    3440 </span>            :         firstMask[i] = lane;     \
<span class="lineNum">    3441 </span>            :         secondMask[k++] = i++;   \
<span class="lineNum">    3442 </span>            :     }
<span class="lineNum">    3443 </span>            : 
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :     COMPUTE_MASK(x)</span>
<span class="lineNum">    3445 </span><span class="lineNoCov">          0 :     COMPUTE_MASK(y)</span>
<span class="lineNum">    3446 </span><span class="lineNoCov">          0 :     COMPUTE_MASK(z)</span>
<span class="lineNum">    3447 </span><span class="lineNoCov">          0 :     COMPUTE_MASK(w)</span>
<span class="lineNum">    3448 </span>            : #undef COMPUTE_MASK
<span class="lineNum">    3449 </span>            : 
<span class="lineNum">    3450 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(i == 2 &amp;&amp; j == 4 &amp;&amp; k == 4);</span>
<span class="lineNum">    3451 </span>            : 
<span class="lineNum">    3452 </span><span class="lineNoCov">          0 :     mask = MacroAssembler::ComputeShuffleMask(firstMask[0], firstMask[1],</span>
<span class="lineNum">    3453 </span><span class="lineNoCov">          0 :                                               firstMask[2], firstMask[3]);</span>
<span class="lineNum">    3454 </span><span class="lineNoCov">          0 :     masm.vshufps(mask, rhs, lhs, lhs);</span>
<span class="lineNum">    3455 </span>            : 
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :     mask = MacroAssembler::ComputeShuffleMask(secondMask[0], secondMask[1],</span>
<span class="lineNum">    3457 </span><span class="lineNoCov">          0 :                                               secondMask[2], secondMask[3]);</span>
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :     masm.vshufps(mask, lhs, lhs, lhs);</span>
<span class="lineNum">    3459 </span>            : }
<a name="3460"><span class="lineNum">    3460 </span>            : </a>
<span class="lineNum">    3461 </span>            : void
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdBinaryCompIx16(LSimdBinaryCompIx16* ins)</span>
<span class="lineNum">    3463 </span>            : {
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 :     static const SimdConstant allOnes = SimdConstant::SplatX16(-1);</span>
<span class="lineNum">    3465 </span>            : 
<span class="lineNum">    3466 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :     MOZ_ASSERT_IF(!Assembler::HasAVX(), output == lhs);</span>
<span class="lineNum">    3470 </span>            : 
<span class="lineNum">    3471 </span><span class="lineNoCov">          0 :     ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    3472 </span>            : 
<span class="lineNum">    3473 </span><span class="lineNoCov">          0 :     MSimdBinaryComp::Operation op = ins-&gt;operation();</span>
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :     switch (op) {</span>
<span class="lineNum">    3475 </span>            :       case MSimdBinaryComp::greaterThan:
<span class="lineNum">    3476 </span><span class="lineNoCov">          0 :         masm.vpcmpgtb(rhs, lhs, output);</span>
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3478 </span>            :       case MSimdBinaryComp::equal:
<span class="lineNum">    3479 </span><span class="lineNoCov">          0 :         masm.vpcmpeqb(rhs, lhs, output);</span>
<span class="lineNum">    3480 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3481 </span>            :       case MSimdBinaryComp::lessThan:
<span class="lineNum">    3482 </span>            :         // src := rhs
<span class="lineNum">    3483 </span><span class="lineNoCov">          0 :         if (rhs.kind() == Operand::FPREG)</span>
<span class="lineNum">    3484 </span><span class="lineNoCov">          0 :             masm.moveSimd128Int(ToFloatRegister(ins-&gt;rhs()), scratch);</span>
<span class="lineNum">    3485 </span>            :         else
<span class="lineNum">    3486 </span><span class="lineNoCov">          0 :             masm.loadAlignedSimd128Int(rhs, scratch);</span>
<span class="lineNum">    3487 </span>            : 
<span class="lineNum">    3488 </span>            :         // src := src &gt; lhs (i.e. lhs &lt; rhs)
<span class="lineNum">    3489 </span>            :         // Improve by doing custom lowering (rhs is tied to the output register)
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :         masm.vpcmpgtb(ToOperand(ins-&gt;lhs()), scratch, scratch);</span>
<span class="lineNum">    3491 </span><span class="lineNoCov">          0 :         masm.moveSimd128Int(scratch, output);</span>
<span class="lineNum">    3492 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3493 </span>            :       case MSimdBinaryComp::notEqual:
<span class="lineNum">    3494 </span>            :         // Ideally for notEqual, greaterThanOrEqual, and lessThanOrEqual, we
<span class="lineNum">    3495 </span>            :         // should invert the comparison by, e.g. swapping the arms of a select
<span class="lineNum">    3496 </span>            :         // if that's what it's used in.
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, scratch);</span>
<span class="lineNum">    3498 </span><span class="lineNoCov">          0 :         masm.vpcmpeqb(rhs, lhs, output);</span>
<span class="lineNum">    3499 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(Operand(scratch), output);</span>
<span class="lineNum">    3500 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3501 </span>            :       case MSimdBinaryComp::greaterThanOrEqual:
<span class="lineNum">    3502 </span>            :         // src := rhs
<span class="lineNum">    3503 </span><span class="lineNoCov">          0 :         if (rhs.kind() == Operand::FPREG)</span>
<span class="lineNum">    3504 </span><span class="lineNoCov">          0 :             masm.moveSimd128Int(ToFloatRegister(ins-&gt;rhs()), scratch);</span>
<span class="lineNum">    3505 </span>            :         else
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :             masm.loadAlignedSimd128Int(rhs, scratch);</span>
<span class="lineNum">    3507 </span><span class="lineNoCov">          0 :         masm.vpcmpgtb(ToOperand(ins-&gt;lhs()), scratch, scratch);</span>
<span class="lineNum">    3508 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, output);</span>
<span class="lineNum">    3509 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(Operand(scratch), output);</span>
<span class="lineNum">    3510 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3511 </span>            :       case MSimdBinaryComp::lessThanOrEqual:
<span class="lineNum">    3512 </span>            :         // lhs &lt;= rhs is equivalent to !(rhs &lt; lhs), which we compute here.
<span class="lineNum">    3513 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, scratch);</span>
<span class="lineNum">    3514 </span><span class="lineNoCov">          0 :         masm.vpcmpgtb(rhs, lhs, output);</span>
<span class="lineNum">    3515 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(Operand(scratch), output);</span>
<span class="lineNum">    3516 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3517 </span>            :     }
<span class="lineNum">    3518 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    3519 </span>            : }
<a name="3520"><span class="lineNum">    3520 </span>            : </a>
<span class="lineNum">    3521 </span>            : void
<span class="lineNum">    3522 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdBinaryCompIx8(LSimdBinaryCompIx8* ins)</span>
<span class="lineNum">    3523 </span>            : {
<span class="lineNum">    3524 </span><span class="lineNoCov">          0 :     static const SimdConstant allOnes = SimdConstant::SplatX8(-1);</span>
<span class="lineNum">    3525 </span>            : 
<span class="lineNum">    3526 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3527 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3529 </span><span class="lineNoCov">          0 :     MOZ_ASSERT_IF(!Assembler::HasAVX(), output == lhs);</span>
<span class="lineNum">    3530 </span>            : 
<span class="lineNum">    3531 </span><span class="lineNoCov">          0 :     ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    3532 </span>            : 
<span class="lineNum">    3533 </span><span class="lineNoCov">          0 :     MSimdBinaryComp::Operation op = ins-&gt;operation();</span>
<span class="lineNum">    3534 </span><span class="lineNoCov">          0 :     switch (op) {</span>
<span class="lineNum">    3535 </span>            :       case MSimdBinaryComp::greaterThan:
<span class="lineNum">    3536 </span><span class="lineNoCov">          0 :         masm.vpcmpgtw(rhs, lhs, output);</span>
<span class="lineNum">    3537 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3538 </span>            :       case MSimdBinaryComp::equal:
<span class="lineNum">    3539 </span><span class="lineNoCov">          0 :         masm.vpcmpeqw(rhs, lhs, output);</span>
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3541 </span>            :       case MSimdBinaryComp::lessThan:
<span class="lineNum">    3542 </span>            :         // src := rhs
<span class="lineNum">    3543 </span><span class="lineNoCov">          0 :         if (rhs.kind() == Operand::FPREG)</span>
<span class="lineNum">    3544 </span><span class="lineNoCov">          0 :             masm.moveSimd128Int(ToFloatRegister(ins-&gt;rhs()), scratch);</span>
<span class="lineNum">    3545 </span>            :         else
<span class="lineNum">    3546 </span><span class="lineNoCov">          0 :             masm.loadAlignedSimd128Int(rhs, scratch);</span>
<span class="lineNum">    3547 </span>            : 
<span class="lineNum">    3548 </span>            :         // src := src &gt; lhs (i.e. lhs &lt; rhs)
<span class="lineNum">    3549 </span>            :         // Improve by doing custom lowering (rhs is tied to the output register)
<span class="lineNum">    3550 </span><span class="lineNoCov">          0 :         masm.vpcmpgtw(ToOperand(ins-&gt;lhs()), scratch, scratch);</span>
<span class="lineNum">    3551 </span><span class="lineNoCov">          0 :         masm.moveSimd128Int(scratch, output);</span>
<span class="lineNum">    3552 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3553 </span>            :       case MSimdBinaryComp::notEqual:
<span class="lineNum">    3554 </span>            :         // Ideally for notEqual, greaterThanOrEqual, and lessThanOrEqual, we
<span class="lineNum">    3555 </span>            :         // should invert the comparison by, e.g. swapping the arms of a select
<span class="lineNum">    3556 </span>            :         // if that's what it's used in.
<span class="lineNum">    3557 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, scratch);</span>
<span class="lineNum">    3558 </span><span class="lineNoCov">          0 :         masm.vpcmpeqw(rhs, lhs, output);</span>
<span class="lineNum">    3559 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(Operand(scratch), output);</span>
<span class="lineNum">    3560 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3561 </span>            :       case MSimdBinaryComp::greaterThanOrEqual:
<span class="lineNum">    3562 </span>            :         // src := rhs
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :         if (rhs.kind() == Operand::FPREG)</span>
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :             masm.moveSimd128Int(ToFloatRegister(ins-&gt;rhs()), scratch);</span>
<span class="lineNum">    3565 </span>            :         else
<span class="lineNum">    3566 </span><span class="lineNoCov">          0 :             masm.loadAlignedSimd128Int(rhs, scratch);</span>
<span class="lineNum">    3567 </span><span class="lineNoCov">          0 :         masm.vpcmpgtw(ToOperand(ins-&gt;lhs()), scratch, scratch);</span>
<span class="lineNum">    3568 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, output);</span>
<span class="lineNum">    3569 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(Operand(scratch), output);</span>
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3571 </span>            :       case MSimdBinaryComp::lessThanOrEqual:
<span class="lineNum">    3572 </span>            :         // lhs &lt;= rhs is equivalent to !(rhs &lt; lhs), which we compute here.
<span class="lineNum">    3573 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, scratch);</span>
<span class="lineNum">    3574 </span><span class="lineNoCov">          0 :         masm.vpcmpgtw(rhs, lhs, output);</span>
<span class="lineNum">    3575 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(Operand(scratch), output);</span>
<span class="lineNum">    3576 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3577 </span>            :     }
<span class="lineNum">    3578 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    3579 </span>            : }
<a name="3580"><span class="lineNum">    3580 </span>            : </a>
<span class="lineNum">    3581 </span>            : void
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdBinaryCompIx4(LSimdBinaryCompIx4* ins)</span>
<span class="lineNum">    3583 </span>            : {
<span class="lineNum">    3584 </span><span class="lineNoCov">          0 :     static const SimdConstant allOnes = SimdConstant::SplatX4(-1);</span>
<span class="lineNum">    3585 </span>            : 
<span class="lineNum">    3586 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    3588 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToFloatRegister(ins-&gt;output()) == lhs);</span>
<span class="lineNum">    3589 </span>            : 
<span class="lineNum">    3590 </span><span class="lineNoCov">          0 :     ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    3591 </span>            : 
<span class="lineNum">    3592 </span><span class="lineNoCov">          0 :     MSimdBinaryComp::Operation op = ins-&gt;operation();</span>
<span class="lineNum">    3593 </span><span class="lineNoCov">          0 :     switch (op) {</span>
<span class="lineNum">    3594 </span>            :       case MSimdBinaryComp::greaterThan:
<span class="lineNum">    3595 </span><span class="lineNoCov">          0 :         masm.packedGreaterThanInt32x4(rhs, lhs);</span>
<span class="lineNum">    3596 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3597 </span>            :       case MSimdBinaryComp::equal:
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :         masm.packedEqualInt32x4(rhs, lhs);</span>
<span class="lineNum">    3599 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3600 </span>            :       case MSimdBinaryComp::lessThan:
<span class="lineNum">    3601 </span>            :         // src := rhs
<span class="lineNum">    3602 </span><span class="lineNoCov">          0 :         if (rhs.kind() == Operand::FPREG)</span>
<span class="lineNum">    3603 </span><span class="lineNoCov">          0 :             masm.moveSimd128Int(ToFloatRegister(ins-&gt;rhs()), scratch);</span>
<span class="lineNum">    3604 </span>            :         else
<span class="lineNum">    3605 </span><span class="lineNoCov">          0 :             masm.loadAlignedSimd128Int(rhs, scratch);</span>
<span class="lineNum">    3606 </span>            : 
<span class="lineNum">    3607 </span>            :         // src := src &gt; lhs (i.e. lhs &lt; rhs)
<span class="lineNum">    3608 </span>            :         // Improve by doing custom lowering (rhs is tied to the output register)
<span class="lineNum">    3609 </span><span class="lineNoCov">          0 :         masm.packedGreaterThanInt32x4(ToOperand(ins-&gt;lhs()), scratch);</span>
<span class="lineNum">    3610 </span><span class="lineNoCov">          0 :         masm.moveSimd128Int(scratch, lhs);</span>
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3612 </span>            :       case MSimdBinaryComp::notEqual:
<span class="lineNum">    3613 </span>            :         // Ideally for notEqual, greaterThanOrEqual, and lessThanOrEqual, we
<span class="lineNum">    3614 </span>            :         // should invert the comparison by, e.g. swapping the arms of a select
<span class="lineNum">    3615 </span>            :         // if that's what it's used in.
<span class="lineNum">    3616 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, scratch);</span>
<span class="lineNum">    3617 </span><span class="lineNoCov">          0 :         masm.packedEqualInt32x4(rhs, lhs);</span>
<span class="lineNum">    3618 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(Operand(scratch), lhs);</span>
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3620 </span>            :       case MSimdBinaryComp::greaterThanOrEqual:
<span class="lineNum">    3621 </span>            :         // src := rhs
<span class="lineNum">    3622 </span><span class="lineNoCov">          0 :         if (rhs.kind() == Operand::FPREG)</span>
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :             masm.moveSimd128Int(ToFloatRegister(ins-&gt;rhs()), scratch);</span>
<span class="lineNum">    3624 </span>            :         else
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :             masm.loadAlignedSimd128Int(rhs, scratch);</span>
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 :         masm.packedGreaterThanInt32x4(ToOperand(ins-&gt;lhs()), scratch);</span>
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, lhs);</span>
<span class="lineNum">    3628 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(Operand(scratch), lhs);</span>
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3630 </span>            :       case MSimdBinaryComp::lessThanOrEqual:
<span class="lineNum">    3631 </span>            :         // lhs &lt;= rhs is equivalent to !(rhs &lt; lhs), which we compute here.
<span class="lineNum">    3632 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, scratch);</span>
<span class="lineNum">    3633 </span><span class="lineNoCov">          0 :         masm.packedGreaterThanInt32x4(rhs, lhs);</span>
<span class="lineNum">    3634 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(Operand(scratch), lhs);</span>
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3636 </span>            :     }
<span class="lineNum">    3637 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    3638 </span>            : }
<a name="3639"><span class="lineNum">    3639 </span>            : </a>
<span class="lineNum">    3640 </span>            : void
<span class="lineNum">    3641 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdBinaryCompFx4(LSimdBinaryCompFx4* ins)</span>
<span class="lineNum">    3642 </span>            : {
<span class="lineNum">    3643 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3644 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    3645 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3646 </span>            : 
<span class="lineNum">    3647 </span><span class="lineNoCov">          0 :     MSimdBinaryComp::Operation op = ins-&gt;operation();</span>
<span class="lineNum">    3648 </span><span class="lineNoCov">          0 :     switch (op) {</span>
<span class="lineNum">    3649 </span>            :       case MSimdBinaryComp::equal:
<span class="lineNum">    3650 </span><span class="lineNoCov">          0 :         masm.vcmpeqps(rhs, lhs, output);</span>
<span class="lineNum">    3651 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3652 </span>            :       case MSimdBinaryComp::lessThan:
<span class="lineNum">    3653 </span><span class="lineNoCov">          0 :         masm.vcmpltps(rhs, lhs, output);</span>
<span class="lineNum">    3654 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3655 </span>            :       case MSimdBinaryComp::lessThanOrEqual:
<span class="lineNum">    3656 </span><span class="lineNoCov">          0 :         masm.vcmpleps(rhs, lhs, output);</span>
<span class="lineNum">    3657 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3658 </span>            :       case MSimdBinaryComp::notEqual:
<span class="lineNum">    3659 </span><span class="lineNoCov">          0 :         masm.vcmpneqps(rhs, lhs, output);</span>
<span class="lineNum">    3660 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3661 </span>            :       case MSimdBinaryComp::greaterThanOrEqual:
<span class="lineNum">    3662 </span>            :       case MSimdBinaryComp::greaterThan:
<span class="lineNum">    3663 </span>            :         // We reverse these before register allocation so that we don't have to
<span class="lineNum">    3664 </span>            :         // copy into and out of temporaries after codegen.
<span class="lineNum">    3665 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;lowering should have reversed this&quot;);</span>
<span class="lineNum">    3666 </span>            :     }
<span class="lineNum">    3667 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    3668 </span>            : }
<a name="3669"><span class="lineNum">    3669 </span>            : </a>
<span class="lineNum">    3670 </span>            : void
<span class="lineNum">    3671 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdBinaryArithIx16(LSimdBinaryArithIx16* ins)</span>
<span class="lineNum">    3672 </span>            : {
<span class="lineNum">    3673 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3674 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    3675 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3676 </span>            : 
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 :     MSimdBinaryArith::Operation op = ins-&gt;operation();</span>
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 :     switch (op) {</span>
<span class="lineNum">    3679 </span>            :       case MSimdBinaryArith::Op_add:
<span class="lineNum">    3680 </span><span class="lineNoCov">          0 :         masm.vpaddb(rhs, lhs, output);</span>
<span class="lineNum">    3681 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3682 </span>            :       case MSimdBinaryArith::Op_sub:
<span class="lineNum">    3683 </span><span class="lineNoCov">          0 :         masm.vpsubb(rhs, lhs, output);</span>
<span class="lineNum">    3684 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3685 </span>            :       case MSimdBinaryArith::Op_mul:
<span class="lineNum">    3686 </span>            :         // 8x16 mul is a valid operation, but not supported in SSE or AVX.
<span class="lineNum">    3687 </span>            :         // The operation is synthesized from 16x8 multiplies by
<span class="lineNum">    3688 </span>            :         // MSimdBinaryArith::AddLegalized().
<span class="lineNum">    3689 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3690 </span>            :       case MSimdBinaryArith::Op_div:
<span class="lineNum">    3691 </span>            :       case MSimdBinaryArith::Op_max:
<span class="lineNum">    3692 </span>            :       case MSimdBinaryArith::Op_min:
<span class="lineNum">    3693 </span>            :       case MSimdBinaryArith::Op_minNum:
<span class="lineNum">    3694 </span>            :       case MSimdBinaryArith::Op_maxNum:
<span class="lineNum">    3695 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3696 </span>            :     }
<span class="lineNum">    3697 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    3698 </span>            : }
<a name="3699"><span class="lineNum">    3699 </span>            : </a>
<span class="lineNum">    3700 </span>            : void
<span class="lineNum">    3701 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdBinaryArithIx8(LSimdBinaryArithIx8* ins)</span>
<span class="lineNum">    3702 </span>            : {
<span class="lineNum">    3703 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3704 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    3705 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3706 </span>            : 
<span class="lineNum">    3707 </span><span class="lineNoCov">          0 :     MSimdBinaryArith::Operation op = ins-&gt;operation();</span>
<span class="lineNum">    3708 </span><span class="lineNoCov">          0 :     switch (op) {</span>
<span class="lineNum">    3709 </span>            :       case MSimdBinaryArith::Op_add:
<span class="lineNum">    3710 </span><span class="lineNoCov">          0 :         masm.vpaddw(rhs, lhs, output);</span>
<span class="lineNum">    3711 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3712 </span>            :       case MSimdBinaryArith::Op_sub:
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 :         masm.vpsubw(rhs, lhs, output);</span>
<span class="lineNum">    3714 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3715 </span>            :       case MSimdBinaryArith::Op_mul:
<span class="lineNum">    3716 </span><span class="lineNoCov">          0 :         masm.vpmullw(rhs, lhs, output);</span>
<span class="lineNum">    3717 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3718 </span>            :       case MSimdBinaryArith::Op_div:
<span class="lineNum">    3719 </span>            :       case MSimdBinaryArith::Op_max:
<span class="lineNum">    3720 </span>            :       case MSimdBinaryArith::Op_min:
<span class="lineNum">    3721 </span>            :       case MSimdBinaryArith::Op_minNum:
<span class="lineNum">    3722 </span>            :       case MSimdBinaryArith::Op_maxNum:
<span class="lineNum">    3723 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3724 </span>            :     }
<span class="lineNum">    3725 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    3726 </span>            : }
<a name="3727"><span class="lineNum">    3727 </span>            : </a>
<span class="lineNum">    3728 </span>            : void
<span class="lineNum">    3729 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdBinaryArithIx4(LSimdBinaryArithIx4* ins)</span>
<span class="lineNum">    3730 </span>            : {
<span class="lineNum">    3731 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3732 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    3733 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3734 </span>            : 
<span class="lineNum">    3735 </span><span class="lineNoCov">          0 :     ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    3736 </span>            : 
<span class="lineNum">    3737 </span><span class="lineNoCov">          0 :     MSimdBinaryArith::Operation op = ins-&gt;operation();</span>
<span class="lineNum">    3738 </span><span class="lineNoCov">          0 :     switch (op) {</span>
<span class="lineNum">    3739 </span>            :       case MSimdBinaryArith::Op_add:
<span class="lineNum">    3740 </span><span class="lineNoCov">          0 :         masm.vpaddd(rhs, lhs, output);</span>
<span class="lineNum">    3741 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3742 </span>            :       case MSimdBinaryArith::Op_sub:
<span class="lineNum">    3743 </span><span class="lineNoCov">          0 :         masm.vpsubd(rhs, lhs, output);</span>
<span class="lineNum">    3744 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3745 </span>            :       case MSimdBinaryArith::Op_mul: {
<span class="lineNum">    3746 </span><span class="lineNoCov">          0 :         if (AssemblerX86Shared::HasSSE41()) {</span>
<span class="lineNum">    3747 </span><span class="lineNoCov">          0 :             masm.vpmulld(rhs, lhs, output);</span>
<span class="lineNum">    3748 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3749 </span>            :         }
<span class="lineNum">    3750 </span>            : 
<span class="lineNum">    3751 </span><span class="lineNoCov">          0 :         masm.loadAlignedSimd128Int(rhs, scratch);</span>
<span class="lineNum">    3752 </span><span class="lineNoCov">          0 :         masm.vpmuludq(lhs, scratch, scratch);</span>
<span class="lineNum">    3753 </span>            :         // scratch contains (Rx, _, Rz, _) where R is the resulting vector.
<span class="lineNum">    3754 </span>            : 
<span class="lineNum">    3755 </span><span class="lineNoCov">          0 :         FloatRegister temp = ToFloatRegister(ins-&gt;temp());</span>
<span class="lineNum">    3756 </span><span class="lineNoCov">          0 :         masm.vpshufd(MacroAssembler::ComputeShuffleMask(1, 1, 3, 3), lhs, lhs);</span>
<span class="lineNum">    3757 </span><span class="lineNoCov">          0 :         masm.vpshufd(MacroAssembler::ComputeShuffleMask(1, 1, 3, 3), rhs, temp);</span>
<span class="lineNum">    3758 </span><span class="lineNoCov">          0 :         masm.vpmuludq(temp, lhs, lhs);</span>
<span class="lineNum">    3759 </span>            :         // lhs contains (Ry, _, Rw, _) where R is the resulting vector.
<span class="lineNum">    3760 </span>            : 
<span class="lineNum">    3761 </span><span class="lineNoCov">          0 :         masm.vshufps(MacroAssembler::ComputeShuffleMask(0, 2, 0, 2), scratch, lhs, lhs);</span>
<span class="lineNum">    3762 </span>            :         // lhs contains (Ry, Rw, Rx, Rz)
<span class="lineNum">    3763 </span><span class="lineNoCov">          0 :         masm.vshufps(MacroAssembler::ComputeShuffleMask(2, 0, 3, 1), lhs, lhs, lhs);</span>
<span class="lineNum">    3764 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3765 </span>            :       }
<span class="lineNum">    3766 </span>            :       case MSimdBinaryArith::Op_div:
<span class="lineNum">    3767 </span>            :         // x86 doesn't have SIMD i32 div.
<span class="lineNum">    3768 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3769 </span>            :       case MSimdBinaryArith::Op_max:
<span class="lineNum">    3770 </span>            :         // we can do max with a single instruction only if we have SSE4.1
<span class="lineNum">    3771 </span>            :         // using the PMAXSD instruction.
<span class="lineNum">    3772 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3773 </span>            :       case MSimdBinaryArith::Op_min:
<span class="lineNum">    3774 </span>            :         // we can do max with a single instruction only if we have SSE4.1
<span class="lineNum">    3775 </span>            :         // using the PMINSD instruction.
<span class="lineNum">    3776 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3777 </span>            :       case MSimdBinaryArith::Op_minNum:
<span class="lineNum">    3778 </span>            :       case MSimdBinaryArith::Op_maxNum:
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3780 </span>            :     }
<span class="lineNum">    3781 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    3782 </span>            : }
<a name="3783"><span class="lineNum">    3783 </span>            : </a>
<span class="lineNum">    3784 </span>            : void
<span class="lineNum">    3785 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdBinaryArithFx4(LSimdBinaryArithFx4* ins)</span>
<span class="lineNum">    3786 </span>            : {
<span class="lineNum">    3787 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3788 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    3789 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3790 </span>            : 
<span class="lineNum">    3791 </span><span class="lineNoCov">          0 :     ScratchSimd128Scope scratch(masm);</span>
<span class="lineNum">    3792 </span>            : 
<span class="lineNum">    3793 </span><span class="lineNoCov">          0 :     MSimdBinaryArith::Operation op = ins-&gt;operation();</span>
<span class="lineNum">    3794 </span><span class="lineNoCov">          0 :     switch (op) {</span>
<span class="lineNum">    3795 </span>            :       case MSimdBinaryArith::Op_add:
<span class="lineNum">    3796 </span><span class="lineNoCov">          0 :         masm.vaddps(rhs, lhs, output);</span>
<span class="lineNum">    3797 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3798 </span>            :       case MSimdBinaryArith::Op_sub:
<span class="lineNum">    3799 </span><span class="lineNoCov">          0 :         masm.vsubps(rhs, lhs, output);</span>
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3801 </span>            :       case MSimdBinaryArith::Op_mul:
<span class="lineNum">    3802 </span><span class="lineNoCov">          0 :         masm.vmulps(rhs, lhs, output);</span>
<span class="lineNum">    3803 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3804 </span>            :       case MSimdBinaryArith::Op_div:
<span class="lineNum">    3805 </span><span class="lineNoCov">          0 :         masm.vdivps(rhs, lhs, output);</span>
<span class="lineNum">    3806 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3807 </span>            :       case MSimdBinaryArith::Op_max: {
<span class="lineNum">    3808 </span><span class="lineNoCov">          0 :         FloatRegister lhsCopy = masm.reusedInputFloat32x4(lhs, scratch);</span>
<span class="lineNum">    3809 </span><span class="lineNoCov">          0 :         masm.vcmpunordps(rhs, lhsCopy, scratch);</span>
<span class="lineNum">    3810 </span>            : 
<span class="lineNum">    3811 </span><span class="lineNoCov">          0 :         FloatRegister tmp = ToFloatRegister(ins-&gt;temp());</span>
<span class="lineNum">    3812 </span><span class="lineNoCov">          0 :         FloatRegister rhsCopy = masm.reusedInputAlignedFloat32x4(rhs, tmp);</span>
<span class="lineNum">    3813 </span><span class="lineNoCov">          0 :         masm.vmaxps(Operand(lhs), rhsCopy, tmp);</span>
<span class="lineNum">    3814 </span><span class="lineNoCov">          0 :         masm.vmaxps(rhs, lhs, output);</span>
<span class="lineNum">    3815 </span>            : 
<span class="lineNum">    3816 </span><span class="lineNoCov">          0 :         masm.vandps(tmp, output, output);</span>
<span class="lineNum">    3817 </span><span class="lineNoCov">          0 :         masm.vorps(scratch, output, output); // or in the all-ones NaNs</span>
<span class="lineNum">    3818 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3819 </span>            :       }
<span class="lineNum">    3820 </span>            :       case MSimdBinaryArith::Op_min: {
<span class="lineNum">    3821 </span><span class="lineNoCov">          0 :         FloatRegister rhsCopy = masm.reusedInputAlignedFloat32x4(rhs, scratch);</span>
<span class="lineNum">    3822 </span><span class="lineNoCov">          0 :         masm.vminps(Operand(lhs), rhsCopy, scratch);</span>
<span class="lineNum">    3823 </span><span class="lineNoCov">          0 :         masm.vminps(rhs, lhs, output);</span>
<span class="lineNum">    3824 </span><span class="lineNoCov">          0 :         masm.vorps(scratch, output, output); // NaN or'd with arbitrary bits is NaN</span>
<span class="lineNum">    3825 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3826 </span>            :       }
<span class="lineNum">    3827 </span>            :       case MSimdBinaryArith::Op_minNum: {
<span class="lineNum">    3828 </span><span class="lineNoCov">          0 :         FloatRegister tmp = ToFloatRegister(ins-&gt;temp());</span>
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(SimdConstant::SplatX4(int32_t(0x80000000)), tmp);</span>
<span class="lineNum">    3830 </span>            : 
<span class="lineNum">    3831 </span><span class="lineNoCov">          0 :         FloatRegister mask = scratch;</span>
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :         FloatRegister tmpCopy = masm.reusedInputFloat32x4(tmp, scratch);</span>
<span class="lineNum">    3833 </span><span class="lineNoCov">          0 :         masm.vpcmpeqd(Operand(lhs), tmpCopy, mask);</span>
<span class="lineNum">    3834 </span><span class="lineNoCov">          0 :         masm.vandps(tmp, mask, mask);</span>
<span class="lineNum">    3835 </span>            : 
<span class="lineNum">    3836 </span><span class="lineNoCov">          0 :         FloatRegister lhsCopy = masm.reusedInputFloat32x4(lhs, tmp);</span>
<span class="lineNum">    3837 </span><span class="lineNoCov">          0 :         masm.vminps(rhs, lhsCopy, tmp);</span>
<span class="lineNum">    3838 </span><span class="lineNoCov">          0 :         masm.vorps(mask, tmp, tmp);</span>
<span class="lineNum">    3839 </span>            : 
<span class="lineNum">    3840 </span><span class="lineNoCov">          0 :         FloatRegister rhsCopy = masm.reusedInputAlignedFloat32x4(rhs, mask);</span>
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :         masm.vcmpneqps(rhs, rhsCopy, mask);</span>
<span class="lineNum">    3842 </span>            : 
<span class="lineNum">    3843 </span><span class="lineNoCov">          0 :         if (AssemblerX86Shared::HasAVX()) {</span>
<span class="lineNum">    3844 </span><span class="lineNoCov">          0 :             masm.vblendvps(mask, lhs, tmp, output);</span>
<span class="lineNum">    3845 </span>            :         } else {
<span class="lineNum">    3846 </span>            :             // Emulate vblendvps.
<span class="lineNum">    3847 </span>            :             // With SSE.4.1 we could use blendvps, however it's awkward since
<span class="lineNum">    3848 </span>            :             // it requires the mask to be in xmm0.
<span class="lineNum">    3849 </span><span class="lineNoCov">          0 :             if (lhs != output)</span>
<span class="lineNum">    3850 </span><span class="lineNoCov">          0 :                 masm.moveSimd128Float(lhs, output);</span>
<span class="lineNum">    3851 </span><span class="lineNoCov">          0 :             masm.vandps(Operand(mask), output, output);</span>
<span class="lineNum">    3852 </span><span class="lineNoCov">          0 :             masm.vandnps(Operand(tmp), mask, mask);</span>
<span class="lineNum">    3853 </span><span class="lineNoCov">          0 :             masm.vorps(Operand(mask), output, output);</span>
<span class="lineNum">    3854 </span>            :         }
<span class="lineNum">    3855 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3856 </span>            :       }
<span class="lineNum">    3857 </span>            :       case MSimdBinaryArith::Op_maxNum: {
<span class="lineNum">    3858 </span><span class="lineNoCov">          0 :         FloatRegister mask = scratch;</span>
<span class="lineNum">    3859 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(SimdConstant::SplatX4(0), mask);</span>
<span class="lineNum">    3860 </span><span class="lineNoCov">          0 :         masm.vpcmpeqd(Operand(lhs), mask, mask);</span>
<span class="lineNum">    3861 </span>            : 
<span class="lineNum">    3862 </span><span class="lineNoCov">          0 :         FloatRegister tmp = ToFloatRegister(ins-&gt;temp());</span>
<span class="lineNum">    3863 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(SimdConstant::SplatX4(int32_t(0x80000000)), tmp);</span>
<span class="lineNum">    3864 </span><span class="lineNoCov">          0 :         masm.vandps(tmp, mask, mask);</span>
<span class="lineNum">    3865 </span>            : 
<span class="lineNum">    3866 </span><span class="lineNoCov">          0 :         FloatRegister lhsCopy = masm.reusedInputFloat32x4(lhs, tmp);</span>
<span class="lineNum">    3867 </span><span class="lineNoCov">          0 :         masm.vmaxps(rhs, lhsCopy, tmp);</span>
<span class="lineNum">    3868 </span><span class="lineNoCov">          0 :         masm.vandnps(Operand(tmp), mask, mask);</span>
<span class="lineNum">    3869 </span>            : 
<span class="lineNum">    3870 </span>            :         // Ensure tmp always contains the temporary result
<span class="lineNum">    3871 </span><span class="lineNoCov">          0 :         mask = tmp;</span>
<span class="lineNum">    3872 </span><span class="lineNoCov">          0 :         tmp = scratch;</span>
<span class="lineNum">    3873 </span>            : 
<span class="lineNum">    3874 </span><span class="lineNoCov">          0 :         FloatRegister rhsCopy = masm.reusedInputAlignedFloat32x4(rhs, mask);</span>
<span class="lineNum">    3875 </span><span class="lineNoCov">          0 :         masm.vcmpneqps(rhs, rhsCopy, mask);</span>
<span class="lineNum">    3876 </span>            : 
<span class="lineNum">    3877 </span><span class="lineNoCov">          0 :         if (AssemblerX86Shared::HasAVX()) {</span>
<span class="lineNum">    3878 </span><span class="lineNoCov">          0 :             masm.vblendvps(mask, lhs, tmp, output);</span>
<span class="lineNum">    3879 </span>            :         } else {
<span class="lineNum">    3880 </span>            :             // Emulate vblendvps.
<span class="lineNum">    3881 </span>            :             // With SSE.4.1 we could use blendvps, however it's awkward since
<span class="lineNum">    3882 </span>            :             // it requires the mask to be in xmm0.
<span class="lineNum">    3883 </span><span class="lineNoCov">          0 :             if (lhs != output)</span>
<span class="lineNum">    3884 </span><span class="lineNoCov">          0 :                 masm.moveSimd128Float(lhs, output);</span>
<span class="lineNum">    3885 </span><span class="lineNoCov">          0 :             masm.vandps(Operand(mask), output, output);</span>
<span class="lineNum">    3886 </span><span class="lineNoCov">          0 :             masm.vandnps(Operand(tmp), mask, mask);</span>
<span class="lineNum">    3887 </span><span class="lineNoCov">          0 :             masm.vorps(Operand(mask), output, output);</span>
<span class="lineNum">    3888 </span>            :         }
<span class="lineNum">    3889 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3890 </span>            :       }
<span class="lineNum">    3891 </span>            :     }
<span class="lineNum">    3892 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    3893 </span>            : }
<a name="3894"><span class="lineNum">    3894 </span>            : </a>
<span class="lineNum">    3895 </span>            : void
<span class="lineNum">    3896 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdBinarySaturating(LSimdBinarySaturating* ins)</span>
<span class="lineNum">    3897 </span>            : {
<span class="lineNum">    3898 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    3899 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    3900 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3901 </span>            : 
<span class="lineNum">    3902 </span><span class="lineNoCov">          0 :     SimdSign sign = ins-&gt;signedness();</span>
<span class="lineNum">    3903 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(sign != SimdSign::NotApplicable);</span>
<span class="lineNum">    3904 </span>            : 
<span class="lineNum">    3905 </span><span class="lineNoCov">          0 :     switch (ins-&gt;type()) {</span>
<span class="lineNum">    3906 </span>            :       case MIRType::Int8x16:
<span class="lineNum">    3907 </span><span class="lineNoCov">          0 :         switch (ins-&gt;operation()) {</span>
<span class="lineNum">    3908 </span>            :           case MSimdBinarySaturating::add:
<span class="lineNum">    3909 </span><span class="lineNoCov">          0 :             if (sign == SimdSign::Signed)</span>
<span class="lineNum">    3910 </span><span class="lineNoCov">          0 :                 masm.vpaddsb(rhs, lhs, output);</span>
<span class="lineNum">    3911 </span>            :             else
<span class="lineNum">    3912 </span><span class="lineNoCov">          0 :                 masm.vpaddusb(rhs, lhs, output);</span>
<span class="lineNum">    3913 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3914 </span>            :           case MSimdBinarySaturating::sub:
<span class="lineNum">    3915 </span><span class="lineNoCov">          0 :             if (sign == SimdSign::Signed)</span>
<span class="lineNum">    3916 </span><span class="lineNoCov">          0 :                 masm.vpsubsb(rhs, lhs, output);</span>
<span class="lineNum">    3917 </span>            :             else
<span class="lineNum">    3918 </span><span class="lineNoCov">          0 :                 masm.vpsubusb(rhs, lhs, output);</span>
<span class="lineNum">    3919 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3920 </span>            :         }
<span class="lineNum">    3921 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3922 </span>            : 
<span class="lineNum">    3923 </span>            :       case MIRType::Int16x8:
<span class="lineNum">    3924 </span><span class="lineNoCov">          0 :         switch (ins-&gt;operation()) {</span>
<span class="lineNum">    3925 </span>            :           case MSimdBinarySaturating::add:
<span class="lineNum">    3926 </span><span class="lineNoCov">          0 :             if (sign == SimdSign::Signed)</span>
<span class="lineNum">    3927 </span><span class="lineNoCov">          0 :                 masm.vpaddsw(rhs, lhs, output);</span>
<span class="lineNum">    3928 </span>            :             else
<span class="lineNum">    3929 </span><span class="lineNoCov">          0 :                 masm.vpaddusw(rhs, lhs, output);</span>
<span class="lineNum">    3930 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3931 </span>            :           case MSimdBinarySaturating::sub:
<span class="lineNum">    3932 </span><span class="lineNoCov">          0 :             if (sign == SimdSign::Signed)</span>
<span class="lineNum">    3933 </span><span class="lineNoCov">          0 :                 masm.vpsubsw(rhs, lhs, output);</span>
<span class="lineNum">    3934 </span>            :             else
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :                 masm.vpsubusw(rhs, lhs, output);</span>
<span class="lineNum">    3936 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3937 </span>            :         }
<span class="lineNum">    3938 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3939 </span>            : 
<span class="lineNum">    3940 </span>            :       default:
<span class="lineNum">    3941 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3942 </span>            :     }
<span class="lineNum">    3943 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unsupported type for SIMD saturating arithmetic&quot;);</span>
<span class="lineNum">    3944 </span>            : }
<a name="3945"><span class="lineNum">    3945 </span>            : </a>
<span class="lineNum">    3946 </span>            : void
<span class="lineNum">    3947 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdUnaryArithIx16(LSimdUnaryArithIx16* ins)</span>
<span class="lineNum">    3948 </span>            : {
<span class="lineNum">    3949 </span><span class="lineNoCov">          0 :     Operand in = ToOperand(ins-&gt;input());</span>
<span class="lineNum">    3950 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3951 </span>            : 
<span class="lineNum">    3952 </span><span class="lineNoCov">          0 :     static const SimdConstant allOnes = SimdConstant::SplatX16(-1);</span>
<span class="lineNum">    3953 </span>            : 
<span class="lineNum">    3954 </span><span class="lineNoCov">          0 :     switch (ins-&gt;operation()) {</span>
<span class="lineNum">    3955 </span>            :       case MSimdUnaryArith::neg:
<span class="lineNum">    3956 </span><span class="lineNoCov">          0 :         masm.zeroSimd128Int(out);</span>
<span class="lineNum">    3957 </span><span class="lineNoCov">          0 :         masm.packedSubInt8(in, out);</span>
<span class="lineNum">    3958 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3959 </span>            :       case MSimdUnaryArith::not_:
<span class="lineNum">    3960 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, out);</span>
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(in, out);</span>
<span class="lineNum">    3962 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3963 </span>            :       case MSimdUnaryArith::abs:
<span class="lineNum">    3964 </span>            :       case MSimdUnaryArith::reciprocalApproximation:
<span class="lineNum">    3965 </span>            :       case MSimdUnaryArith::reciprocalSqrtApproximation:
<span class="lineNum">    3966 </span>            :       case MSimdUnaryArith::sqrt:
<span class="lineNum">    3967 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3968 </span>            :     }
<span class="lineNum">    3969 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    3970 </span>            : }
<a name="3971"><span class="lineNum">    3971 </span>            : </a>
<span class="lineNum">    3972 </span>            : void
<span class="lineNum">    3973 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdUnaryArithIx8(LSimdUnaryArithIx8* ins)</span>
<span class="lineNum">    3974 </span>            : {
<span class="lineNum">    3975 </span><span class="lineNoCov">          0 :     Operand in = ToOperand(ins-&gt;input());</span>
<span class="lineNum">    3976 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    3977 </span>            : 
<span class="lineNum">    3978 </span><span class="lineNoCov">          0 :     static const SimdConstant allOnes = SimdConstant::SplatX8(-1);</span>
<span class="lineNum">    3979 </span>            : 
<span class="lineNum">    3980 </span><span class="lineNoCov">          0 :     switch (ins-&gt;operation()) {</span>
<span class="lineNum">    3981 </span>            :       case MSimdUnaryArith::neg:
<span class="lineNum">    3982 </span><span class="lineNoCov">          0 :         masm.zeroSimd128Int(out);</span>
<span class="lineNum">    3983 </span><span class="lineNoCov">          0 :         masm.packedSubInt16(in, out);</span>
<span class="lineNum">    3984 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3985 </span>            :       case MSimdUnaryArith::not_:
<span class="lineNum">    3986 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, out);</span>
<span class="lineNum">    3987 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(in, out);</span>
<span class="lineNum">    3988 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    3989 </span>            :       case MSimdUnaryArith::abs:
<span class="lineNum">    3990 </span>            :       case MSimdUnaryArith::reciprocalApproximation:
<span class="lineNum">    3991 </span>            :       case MSimdUnaryArith::reciprocalSqrtApproximation:
<span class="lineNum">    3992 </span>            :       case MSimdUnaryArith::sqrt:
<span class="lineNum">    3993 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    3994 </span>            :     }
<span class="lineNum">    3995 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    3996 </span>            : }
<a name="3997"><span class="lineNum">    3997 </span>            : </a>
<span class="lineNum">    3998 </span>            : void
<span class="lineNum">    3999 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdUnaryArithIx4(LSimdUnaryArithIx4* ins)</span>
<span class="lineNum">    4000 </span>            : {
<span class="lineNum">    4001 </span><span class="lineNoCov">          0 :     Operand in = ToOperand(ins-&gt;input());</span>
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    4003 </span>            : 
<span class="lineNum">    4004 </span><span class="lineNoCov">          0 :     static const SimdConstant allOnes = SimdConstant::SplatX4(-1);</span>
<span class="lineNum">    4005 </span>            : 
<span class="lineNum">    4006 </span><span class="lineNoCov">          0 :     switch (ins-&gt;operation()) {</span>
<span class="lineNum">    4007 </span>            :       case MSimdUnaryArith::neg:
<span class="lineNum">    4008 </span><span class="lineNoCov">          0 :         masm.zeroSimd128Int(out);</span>
<span class="lineNum">    4009 </span><span class="lineNoCov">          0 :         masm.packedSubInt32(in, out);</span>
<span class="lineNum">    4010 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4011 </span>            :       case MSimdUnaryArith::not_:
<span class="lineNum">    4012 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Int(allOnes, out);</span>
<span class="lineNum">    4013 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(in, out);</span>
<span class="lineNum">    4014 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4015 </span>            :       case MSimdUnaryArith::abs:
<span class="lineNum">    4016 </span>            :       case MSimdUnaryArith::reciprocalApproximation:
<span class="lineNum">    4017 </span>            :       case MSimdUnaryArith::reciprocalSqrtApproximation:
<span class="lineNum">    4018 </span>            :       case MSimdUnaryArith::sqrt:
<span class="lineNum">    4019 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4020 </span>            :     }
<span class="lineNum">    4021 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    4022 </span>            : }
<a name="4023"><span class="lineNum">    4023 </span>            : </a>
<span class="lineNum">    4024 </span>            : void
<span class="lineNum">    4025 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdUnaryArithFx4(LSimdUnaryArithFx4* ins)</span>
<span class="lineNum">    4026 </span>            : {
<span class="lineNum">    4027 </span><span class="lineNoCov">          0 :     Operand in = ToOperand(ins-&gt;input());</span>
<span class="lineNum">    4028 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    4029 </span>            : 
<span class="lineNum">    4030 </span>            :     // All ones but the sign bit
<span class="lineNum">    4031 </span><span class="lineNoCov">          0 :     float signMask = SpecificNaN&lt;float&gt;(0, FloatingPoint&lt;float&gt;::kSignificandBits);</span>
<span class="lineNum">    4032 </span><span class="lineNoCov">          0 :     static const SimdConstant signMasks = SimdConstant::SplatX4(signMask);</span>
<span class="lineNum">    4033 </span>            : 
<span class="lineNum">    4034 </span>            :     // All ones including the sign bit
<span class="lineNum">    4035 </span><span class="lineNoCov">          0 :     float ones = SpecificNaN&lt;float&gt;(1, FloatingPoint&lt;float&gt;::kSignificandBits);</span>
<span class="lineNum">    4036 </span><span class="lineNoCov">          0 :     static const SimdConstant allOnes = SimdConstant::SplatX4(ones);</span>
<span class="lineNum">    4037 </span>            : 
<span class="lineNum">    4038 </span>            :     // All zeros but the sign bit
<span class="lineNum">    4039 </span><span class="lineNoCov">          0 :     static const SimdConstant minusZero = SimdConstant::SplatX4(-0.f);</span>
<span class="lineNum">    4040 </span>            : 
<span class="lineNum">    4041 </span><span class="lineNoCov">          0 :     switch (ins-&gt;operation()) {</span>
<span class="lineNum">    4042 </span>            :       case MSimdUnaryArith::abs:
<span class="lineNum">    4043 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Float(signMasks, out);</span>
<span class="lineNum">    4044 </span><span class="lineNoCov">          0 :         masm.bitwiseAndSimd128(in, out);</span>
<span class="lineNum">    4045 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4046 </span>            :       case MSimdUnaryArith::neg:
<span class="lineNum">    4047 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Float(minusZero, out);</span>
<span class="lineNum">    4048 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(in, out);</span>
<span class="lineNum">    4049 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4050 </span>            :       case MSimdUnaryArith::not_:
<span class="lineNum">    4051 </span><span class="lineNoCov">          0 :         masm.loadConstantSimd128Float(allOnes, out);</span>
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :         masm.bitwiseXorSimd128(in, out);</span>
<span class="lineNum">    4053 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4054 </span>            :       case MSimdUnaryArith::reciprocalApproximation:
<span class="lineNum">    4055 </span><span class="lineNoCov">          0 :         masm.packedRcpApproximationFloat32x4(in, out);</span>
<span class="lineNum">    4056 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4057 </span>            :       case MSimdUnaryArith::reciprocalSqrtApproximation:
<span class="lineNum">    4058 </span><span class="lineNoCov">          0 :         masm.packedRcpSqrtApproximationFloat32x4(in, out);</span>
<span class="lineNum">    4059 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4060 </span>            :       case MSimdUnaryArith::sqrt:
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :         masm.packedSqrtFloat32x4(in, out);</span>
<span class="lineNum">    4062 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4063 </span>            :     }
<span class="lineNum">    4064 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD op&quot;);</span>
<span class="lineNum">    4065 </span>            : }
<a name="4066"><span class="lineNum">    4066 </span>            : </a>
<span class="lineNum">    4067 </span>            : void
<span class="lineNum">    4068 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdBinaryBitwise(LSimdBinaryBitwise* ins)</span>
<span class="lineNum">    4069 </span>            : {
<span class="lineNum">    4070 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    4071 </span><span class="lineNoCov">          0 :     Operand rhs = ToOperand(ins-&gt;rhs());</span>
<span class="lineNum">    4072 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    4073 </span>            : 
<span class="lineNum">    4074 </span><span class="lineNoCov">          0 :     MSimdBinaryBitwise::Operation op = ins-&gt;operation();</span>
<span class="lineNum">    4075 </span><span class="lineNoCov">          0 :     switch (op) {</span>
<span class="lineNum">    4076 </span>            :       case MSimdBinaryBitwise::and_:
<span class="lineNum">    4077 </span><span class="lineNoCov">          0 :         if (ins-&gt;type() == MIRType::Float32x4)</span>
<span class="lineNum">    4078 </span><span class="lineNoCov">          0 :             masm.vandps(rhs, lhs, output);</span>
<span class="lineNum">    4079 </span>            :         else
<span class="lineNum">    4080 </span><span class="lineNoCov">          0 :             masm.vpand(rhs, lhs, output);</span>
<span class="lineNum">    4081 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4082 </span>            :       case MSimdBinaryBitwise::or_:
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :         if (ins-&gt;type() == MIRType::Float32x4)</span>
<span class="lineNum">    4084 </span><span class="lineNoCov">          0 :             masm.vorps(rhs, lhs, output);</span>
<span class="lineNum">    4085 </span>            :         else
<span class="lineNum">    4086 </span><span class="lineNoCov">          0 :             masm.vpor(rhs, lhs, output);</span>
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4088 </span>            :       case MSimdBinaryBitwise::xor_:
<span class="lineNum">    4089 </span><span class="lineNoCov">          0 :         if (ins-&gt;type() == MIRType::Float32x4)</span>
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :             masm.vxorps(rhs, lhs, output);</span>
<span class="lineNum">    4091 </span>            :         else
<span class="lineNum">    4092 </span><span class="lineNoCov">          0 :             masm.vpxor(rhs, lhs, output);</span>
<span class="lineNum">    4093 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4094 </span>            :     }
<span class="lineNum">    4095 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD bitwise op&quot;);</span>
<span class="lineNum">    4096 </span>            : }
<a name="4097"><span class="lineNum">    4097 </span>            : </a>
<span class="lineNum">    4098 </span>            : void
<span class="lineNum">    4099 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdShift(LSimdShift* ins)</span>
<span class="lineNum">    4100 </span>            : {
<span class="lineNum">    4101 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    4102 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ToFloatRegister(ins-&gt;vector()) == out); // defineReuseInput(0);</span>
<span class="lineNum">    4103 </span>            : 
<span class="lineNum">    4104 </span>            :     // The shift amount is masked to the number of bits in a lane.
<span class="lineNum">    4105 </span><span class="lineNoCov">          0 :     uint32_t shiftmask = (128u / SimdTypeToLength(ins-&gt;type())) - 1;</span>
<span class="lineNum">    4106 </span>            : 
<span class="lineNum">    4107 </span>            :     // Note that SSE doesn't have instructions for shifting 8x16 vectors.
<span class="lineNum">    4108 </span>            :     // These shifts are synthesized by the MSimdShift::AddLegalized() function.
<span class="lineNum">    4109 </span><span class="lineNoCov">          0 :     const LAllocation* val = ins-&gt;value();</span>
<span class="lineNum">    4110 </span><span class="lineNoCov">          0 :     if (val-&gt;isConstant()) {</span>
<span class="lineNum">    4111 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ins-&gt;temp()-&gt;isBogusTemp());</span>
<span class="lineNum">    4112 </span><span class="lineNoCov">          0 :         Imm32 count(uint32_t(ToInt32(val)) &amp; shiftmask);</span>
<span class="lineNum">    4113 </span><span class="lineNoCov">          0 :         switch (ins-&gt;type()) {</span>
<span class="lineNum">    4114 </span>            :           case MIRType::Int16x8:
<span class="lineNum">    4115 </span><span class="lineNoCov">          0 :             switch (ins-&gt;operation()) {</span>
<span class="lineNum">    4116 </span>            :               case MSimdShift::lsh:
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :                 masm.packedLeftShiftByScalarInt16x8(count, out);</span>
<span class="lineNum">    4118 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4119 </span>            :               case MSimdShift::rsh:
<span class="lineNum">    4120 </span><span class="lineNoCov">          0 :                 masm.packedRightShiftByScalarInt16x8(count, out);</span>
<span class="lineNum">    4121 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4122 </span>            :               case MSimdShift::ursh:
<span class="lineNum">    4123 </span><span class="lineNoCov">          0 :                 masm.packedUnsignedRightShiftByScalarInt16x8(count, out);</span>
<span class="lineNum">    4124 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4125 </span>            :             }
<span class="lineNum">    4126 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4127 </span>            :           case MIRType::Int32x4:
<span class="lineNum">    4128 </span><span class="lineNoCov">          0 :             switch (ins-&gt;operation()) {</span>
<span class="lineNum">    4129 </span>            :               case MSimdShift::lsh:
<span class="lineNum">    4130 </span><span class="lineNoCov">          0 :                 masm.packedLeftShiftByScalarInt32x4(count, out);</span>
<span class="lineNum">    4131 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4132 </span>            :               case MSimdShift::rsh:
<span class="lineNum">    4133 </span><span class="lineNoCov">          0 :                 masm.packedRightShiftByScalarInt32x4(count, out);</span>
<span class="lineNum">    4134 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4135 </span>            :               case MSimdShift::ursh:
<span class="lineNum">    4136 </span><span class="lineNoCov">          0 :                 masm.packedUnsignedRightShiftByScalarInt32x4(count, out);</span>
<span class="lineNum">    4137 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4138 </span>            :             }
<span class="lineNum">    4139 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4140 </span>            :           default:
<span class="lineNum">    4141 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unsupported type for SIMD shifts&quot;);</span>
<span class="lineNum">    4142 </span>            :         }
<span class="lineNum">    4143 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unexpected SIMD bitwise op&quot;);</span>
<span class="lineNum">    4144 </span>            :     }
<span class="lineNum">    4145 </span>            : 
<span class="lineNum">    4146 </span>            :     // Truncate val to 5 bits. We should have a temp register for that.
<span class="lineNum">    4147 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(val-&gt;isRegister());</span>
<span class="lineNum">    4148 </span><span class="lineNoCov">          0 :     Register count = ToRegister(ins-&gt;temp());</span>
<span class="lineNum">    4149 </span><span class="lineNoCov">          0 :     masm.mov(ToRegister(val), count);</span>
<span class="lineNum">    4150 </span><span class="lineNoCov">          0 :     masm.andl(Imm32(shiftmask), count);</span>
<span class="lineNum">    4151 </span><span class="lineNoCov">          0 :     ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">    4152 </span><span class="lineNoCov">          0 :     masm.vmovd(count, scratch);</span>
<span class="lineNum">    4153 </span>            : 
<span class="lineNum">    4154 </span><span class="lineNoCov">          0 :     switch (ins-&gt;type()) {</span>
<span class="lineNum">    4155 </span>            :       case MIRType::Int16x8:
<span class="lineNum">    4156 </span><span class="lineNoCov">          0 :         switch (ins-&gt;operation()) {</span>
<span class="lineNum">    4157 </span>            :           case MSimdShift::lsh:
<span class="lineNum">    4158 </span><span class="lineNoCov">          0 :             masm.packedLeftShiftByScalarInt16x8(scratch, out);</span>
<span class="lineNum">    4159 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4160 </span>            :           case MSimdShift::rsh:
<span class="lineNum">    4161 </span><span class="lineNoCov">          0 :             masm.packedRightShiftByScalarInt16x8(scratch, out);</span>
<span class="lineNum">    4162 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4163 </span>            :           case MSimdShift::ursh:
<span class="lineNum">    4164 </span><span class="lineNoCov">          0 :             masm.packedUnsignedRightShiftByScalarInt16x8(scratch, out);</span>
<span class="lineNum">    4165 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4166 </span>            :         }
<span class="lineNum">    4167 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4168 </span>            :       case MIRType::Int32x4:
<span class="lineNum">    4169 </span><span class="lineNoCov">          0 :         switch (ins-&gt;operation()) {</span>
<span class="lineNum">    4170 </span>            :           case MSimdShift::lsh:
<span class="lineNum">    4171 </span><span class="lineNoCov">          0 :             masm.packedLeftShiftByScalarInt32x4(scratch, out);</span>
<span class="lineNum">    4172 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4173 </span>            :           case MSimdShift::rsh:
<span class="lineNum">    4174 </span><span class="lineNoCov">          0 :             masm.packedRightShiftByScalarInt32x4(scratch, out);</span>
<span class="lineNum">    4175 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4176 </span>            :           case MSimdShift::ursh:
<span class="lineNum">    4177 </span><span class="lineNoCov">          0 :             masm.packedUnsignedRightShiftByScalarInt32x4(scratch, out);</span>
<span class="lineNum">    4178 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4179 </span>            :         }
<span class="lineNum">    4180 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4181 </span>            :       default:
<span class="lineNum">    4182 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unsupported type for SIMD shifts&quot;);</span>
<span class="lineNum">    4183 </span>            :     }
<span class="lineNum">    4184 </span><span class="lineNoCov">          0 :     MOZ_CRASH(&quot;unexpected SIMD bitwise op&quot;);</span>
<span class="lineNum">    4185 </span>            : }
<a name="4186"><span class="lineNum">    4186 </span>            : </a>
<span class="lineNum">    4187 </span>            : void
<span class="lineNum">    4188 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitSimdSelect(LSimdSelect* ins)</span>
<span class="lineNum">    4189 </span>            : {
<span class="lineNum">    4190 </span><span class="lineNoCov">          0 :     FloatRegister mask = ToFloatRegister(ins-&gt;mask());</span>
<span class="lineNum">    4191 </span><span class="lineNoCov">          0 :     FloatRegister onTrue = ToFloatRegister(ins-&gt;lhs());</span>
<span class="lineNum">    4192 </span><span class="lineNoCov">          0 :     FloatRegister onFalse = ToFloatRegister(ins-&gt;rhs());</span>
<span class="lineNum">    4193 </span><span class="lineNoCov">          0 :     FloatRegister output = ToFloatRegister(ins-&gt;output());</span>
<span class="lineNum">    4194 </span><span class="lineNoCov">          0 :     FloatRegister temp = ToFloatRegister(ins-&gt;temp());</span>
<span class="lineNum">    4195 </span>            : 
<span class="lineNum">    4196 </span><span class="lineNoCov">          0 :     if (onTrue != output)</span>
<span class="lineNum">    4197 </span><span class="lineNoCov">          0 :         masm.vmovaps(onTrue, output);</span>
<span class="lineNum">    4198 </span><span class="lineNoCov">          0 :     if (mask != temp)</span>
<span class="lineNum">    4199 </span><span class="lineNoCov">          0 :         masm.vmovaps(mask, temp);</span>
<span class="lineNum">    4200 </span>            : 
<span class="lineNum">    4201 </span><span class="lineNoCov">          0 :     MSimdSelect* mir = ins-&gt;mir();</span>
<span class="lineNum">    4202 </span><span class="lineNoCov">          0 :     unsigned lanes = SimdTypeToLength(mir-&gt;type());</span>
<span class="lineNum">    4203 </span>            : 
<span class="lineNum">    4204 </span><span class="lineNoCov">          0 :     if (AssemblerX86Shared::HasAVX() &amp;&amp; lanes == 4) {</span>
<span class="lineNum">    4205 </span>            :         // TBD: Use vpblendvb for lanes &gt; 4, HasAVX.
<span class="lineNum">    4206 </span><span class="lineNoCov">          0 :         masm.vblendvps(mask, onTrue, onFalse, output);</span>
<span class="lineNum">    4207 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4208 </span>            :     }
<span class="lineNum">    4209 </span>            : 
<span class="lineNum">    4210 </span>            :     // SSE4.1 has plain blendvps which can do this, but it is awkward
<span class="lineNum">    4211 </span>            :     // to use because it requires the mask to be in xmm0.
<span class="lineNum">    4212 </span>            : 
<span class="lineNum">    4213 </span><span class="lineNoCov">          0 :     masm.bitwiseAndSimd128(Operand(temp), output);</span>
<span class="lineNum">    4214 </span><span class="lineNoCov">          0 :     masm.bitwiseAndNotSimd128(Operand(onFalse), temp);</span>
<span class="lineNum">    4215 </span><span class="lineNoCov">          0 :     masm.bitwiseOrSimd128(Operand(temp), output);</span>
<span class="lineNum">    4216 </span>            : }
<a name="4217"><span class="lineNum">    4217 </span>            : </a>
<span class="lineNum">    4218 </span>            : void
<span class="lineNum">    4219 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitCompareExchangeTypedArrayElement(LCompareExchangeTypedArrayElement* lir)</span>
<span class="lineNum">    4220 </span>            : {
<span class="lineNum">    4221 </span><span class="lineNoCov">          0 :     Register elements = ToRegister(lir-&gt;elements());</span>
<span class="lineNum">    4222 </span><span class="lineNoCov">          0 :     AnyRegister output = ToAnyRegister(lir-&gt;output());</span>
<span class="lineNum">    4223 </span><span class="lineNoCov">          0 :     Register temp = lir-&gt;temp()-&gt;isBogusTemp() ? InvalidReg : ToRegister(lir-&gt;temp());</span>
<span class="lineNum">    4224 </span>            : 
<span class="lineNum">    4225 </span><span class="lineNoCov">          0 :     Register oldval = ToRegister(lir-&gt;oldval());</span>
<span class="lineNum">    4226 </span><span class="lineNoCov">          0 :     Register newval = ToRegister(lir-&gt;newval());</span>
<span class="lineNum">    4227 </span>            : 
<span class="lineNum">    4228 </span><span class="lineNoCov">          0 :     Scalar::Type arrayType = lir-&gt;mir()-&gt;arrayType();</span>
<span class="lineNum">    4229 </span><span class="lineNoCov">          0 :     int width = Scalar::byteSize(arrayType);</span>
<span class="lineNum">    4230 </span>            : 
<span class="lineNum">    4231 </span><span class="lineNoCov">          0 :     if (lir-&gt;index()-&gt;isConstant()) {</span>
<span class="lineNum">    4232 </span><span class="lineNoCov">          0 :         Address dest(elements, ToInt32(lir-&gt;index()) * width);</span>
<span class="lineNum">    4233 </span><span class="lineNoCov">          0 :         masm.compareExchangeToTypedIntArray(arrayType, dest, oldval, newval, temp, output);</span>
<span class="lineNum">    4234 </span>            :     } else {
<span class="lineNum">    4235 </span><span class="lineNoCov">          0 :         BaseIndex dest(elements, ToRegister(lir-&gt;index()), ScaleFromElemWidth(width));</span>
<span class="lineNum">    4236 </span><span class="lineNoCov">          0 :         masm.compareExchangeToTypedIntArray(arrayType, dest, oldval, newval, temp, output);</span>
<span class="lineNum">    4237 </span>            :     }
<span class="lineNum">    4238 </span><span class="lineNoCov">          0 : }</span>
<a name="4239"><span class="lineNum">    4239 </span>            : </a>
<span class="lineNum">    4240 </span>            : void
<span class="lineNum">    4241 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitAtomicExchangeTypedArrayElement(LAtomicExchangeTypedArrayElement* lir)</span>
<span class="lineNum">    4242 </span>            : {
<span class="lineNum">    4243 </span><span class="lineNoCov">          0 :     Register elements = ToRegister(lir-&gt;elements());</span>
<span class="lineNum">    4244 </span><span class="lineNoCov">          0 :     AnyRegister output = ToAnyRegister(lir-&gt;output());</span>
<span class="lineNum">    4245 </span><span class="lineNoCov">          0 :     Register temp = lir-&gt;temp()-&gt;isBogusTemp() ? InvalidReg : ToRegister(lir-&gt;temp());</span>
<span class="lineNum">    4246 </span>            : 
<span class="lineNum">    4247 </span><span class="lineNoCov">          0 :     Register value = ToRegister(lir-&gt;value());</span>
<span class="lineNum">    4248 </span>            : 
<span class="lineNum">    4249 </span><span class="lineNoCov">          0 :     Scalar::Type arrayType = lir-&gt;mir()-&gt;arrayType();</span>
<span class="lineNum">    4250 </span><span class="lineNoCov">          0 :     int width = Scalar::byteSize(arrayType);</span>
<span class="lineNum">    4251 </span>            : 
<span class="lineNum">    4252 </span><span class="lineNoCov">          0 :     if (lir-&gt;index()-&gt;isConstant()) {</span>
<span class="lineNum">    4253 </span><span class="lineNoCov">          0 :         Address dest(elements, ToInt32(lir-&gt;index()) * width);</span>
<span class="lineNum">    4254 </span><span class="lineNoCov">          0 :         masm.atomicExchangeToTypedIntArray(arrayType, dest, value, temp, output);</span>
<span class="lineNum">    4255 </span>            :     } else {
<span class="lineNum">    4256 </span><span class="lineNoCov">          0 :         BaseIndex dest(elements, ToRegister(lir-&gt;index()), ScaleFromElemWidth(width));</span>
<span class="lineNum">    4257 </span><span class="lineNoCov">          0 :         masm.atomicExchangeToTypedIntArray(arrayType, dest, value, temp, output);</span>
<span class="lineNum">    4258 </span>            :     }
<span class="lineNum">    4259 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4260 </span>            : 
<a name="4261"><span class="lineNum">    4261 </span>            : template&lt;typename S, typename T&gt;</a>
<span class="lineNum">    4262 </span>            : void
<span class="lineNum">    4263 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::atomicBinopToTypedIntArray(AtomicOp op, Scalar::Type arrayType, const S&amp; value,</span>
<span class="lineNum">    4264 </span>            :                                                    const T&amp; mem, Register temp1, Register temp2, AnyRegister output)
<span class="lineNum">    4265 </span>            : {
<span class="lineNum">    4266 </span><span class="lineNoCov">          0 :     switch (arrayType) {</span>
<span class="lineNum">    4267 </span>            :       case Scalar::Int8:
<span class="lineNum">    4268 </span><span class="lineNoCov">          0 :         switch (op) {</span>
<span class="lineNum">    4269 </span>            :           case AtomicFetchAddOp:
<span class="lineNum">    4270 </span><span class="lineNoCov">          0 :             masm.atomicFetchAdd8SignExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4271 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4272 </span>            :           case AtomicFetchSubOp:
<span class="lineNum">    4273 </span><span class="lineNoCov">          0 :             masm.atomicFetchSub8SignExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4275 </span>            :           case AtomicFetchAndOp:
<span class="lineNum">    4276 </span><span class="lineNoCov">          0 :             masm.atomicFetchAnd8SignExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4277 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4278 </span>            :           case AtomicFetchOrOp:
<span class="lineNum">    4279 </span><span class="lineNoCov">          0 :             masm.atomicFetchOr8SignExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4280 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4281 </span>            :           case AtomicFetchXorOp:
<span class="lineNum">    4282 </span><span class="lineNoCov">          0 :             masm.atomicFetchXor8SignExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4283 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4284 </span>            :           default:
<span class="lineNum">    4285 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Invalid typed array atomic operation&quot;);</span>
<span class="lineNum">    4286 </span>            :         }
<span class="lineNum">    4287 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4288 </span>            :       case Scalar::Uint8:
<span class="lineNum">    4289 </span><span class="lineNoCov">          0 :         switch (op) {</span>
<span class="lineNum">    4290 </span>            :           case AtomicFetchAddOp:
<span class="lineNum">    4291 </span><span class="lineNoCov">          0 :             masm.atomicFetchAdd8ZeroExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4292 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4293 </span>            :           case AtomicFetchSubOp:
<span class="lineNum">    4294 </span><span class="lineNoCov">          0 :             masm.atomicFetchSub8ZeroExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4295 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4296 </span>            :           case AtomicFetchAndOp:
<span class="lineNum">    4297 </span><span class="lineNoCov">          0 :             masm.atomicFetchAnd8ZeroExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4298 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4299 </span>            :           case AtomicFetchOrOp:
<span class="lineNum">    4300 </span><span class="lineNoCov">          0 :             masm.atomicFetchOr8ZeroExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4301 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4302 </span>            :           case AtomicFetchXorOp:
<span class="lineNum">    4303 </span><span class="lineNoCov">          0 :             masm.atomicFetchXor8ZeroExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4304 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4305 </span>            :           default:
<span class="lineNum">    4306 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Invalid typed array atomic operation&quot;);</span>
<span class="lineNum">    4307 </span>            :         }
<span class="lineNum">    4308 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4309 </span>            :       case Scalar::Int16:
<span class="lineNum">    4310 </span><span class="lineNoCov">          0 :         switch (op) {</span>
<span class="lineNum">    4311 </span>            :           case AtomicFetchAddOp:
<span class="lineNum">    4312 </span><span class="lineNoCov">          0 :             masm.atomicFetchAdd16SignExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4313 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4314 </span>            :           case AtomicFetchSubOp:
<span class="lineNum">    4315 </span><span class="lineNoCov">          0 :             masm.atomicFetchSub16SignExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4316 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4317 </span>            :           case AtomicFetchAndOp:
<span class="lineNum">    4318 </span><span class="lineNoCov">          0 :             masm.atomicFetchAnd16SignExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4319 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4320 </span>            :           case AtomicFetchOrOp:
<span class="lineNum">    4321 </span><span class="lineNoCov">          0 :             masm.atomicFetchOr16SignExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4322 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4323 </span>            :           case AtomicFetchXorOp:
<span class="lineNum">    4324 </span><span class="lineNoCov">          0 :             masm.atomicFetchXor16SignExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4325 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4326 </span>            :           default:
<span class="lineNum">    4327 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Invalid typed array atomic operation&quot;);</span>
<span class="lineNum">    4328 </span>            :         }
<span class="lineNum">    4329 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4330 </span>            :       case Scalar::Uint16:
<span class="lineNum">    4331 </span><span class="lineNoCov">          0 :         switch (op) {</span>
<span class="lineNum">    4332 </span>            :           case AtomicFetchAddOp:
<span class="lineNum">    4333 </span><span class="lineNoCov">          0 :             masm.atomicFetchAdd16ZeroExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4334 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4335 </span>            :           case AtomicFetchSubOp:
<span class="lineNum">    4336 </span><span class="lineNoCov">          0 :             masm.atomicFetchSub16ZeroExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4337 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4338 </span>            :           case AtomicFetchAndOp:
<span class="lineNum">    4339 </span><span class="lineNoCov">          0 :             masm.atomicFetchAnd16ZeroExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4341 </span>            :           case AtomicFetchOrOp:
<span class="lineNum">    4342 </span><span class="lineNoCov">          0 :             masm.atomicFetchOr16ZeroExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4343 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4344 </span>            :           case AtomicFetchXorOp:
<span class="lineNum">    4345 </span><span class="lineNoCov">          0 :             masm.atomicFetchXor16ZeroExtend(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4346 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4347 </span>            :           default:
<span class="lineNum">    4348 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Invalid typed array atomic operation&quot;);</span>
<span class="lineNum">    4349 </span>            :         }
<span class="lineNum">    4350 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4351 </span>            :       case Scalar::Int32:
<span class="lineNum">    4352 </span><span class="lineNoCov">          0 :         switch (op) {</span>
<span class="lineNum">    4353 </span>            :           case AtomicFetchAddOp:
<span class="lineNum">    4354 </span><span class="lineNoCov">          0 :             masm.atomicFetchAdd32(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4355 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4356 </span>            :           case AtomicFetchSubOp:
<span class="lineNum">    4357 </span><span class="lineNoCov">          0 :             masm.atomicFetchSub32(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4358 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4359 </span>            :           case AtomicFetchAndOp:
<span class="lineNum">    4360 </span><span class="lineNoCov">          0 :             masm.atomicFetchAnd32(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4361 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4362 </span>            :           case AtomicFetchOrOp:
<span class="lineNum">    4363 </span><span class="lineNoCov">          0 :             masm.atomicFetchOr32(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4364 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4365 </span>            :           case AtomicFetchXorOp:
<span class="lineNum">    4366 </span><span class="lineNoCov">          0 :             masm.atomicFetchXor32(value, mem, temp1, output.gpr());</span>
<span class="lineNum">    4367 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4368 </span>            :           default:
<span class="lineNum">    4369 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Invalid typed array atomic operation&quot;);</span>
<span class="lineNum">    4370 </span>            :         }
<span class="lineNum">    4371 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4372 </span>            :       case Scalar::Uint32:
<span class="lineNum">    4373 </span>            :         // At the moment, the code in MCallOptimize.cpp requires the output
<span class="lineNum">    4374 </span>            :         // type to be double for uint32 arrays.  See bug 1077305.
<span class="lineNum">    4375 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(output.isFloat());</span>
<span class="lineNum">    4376 </span><span class="lineNoCov">          0 :         switch (op) {</span>
<span class="lineNum">    4377 </span>            :           case AtomicFetchAddOp:
<span class="lineNum">    4378 </span><span class="lineNoCov">          0 :             masm.atomicFetchAdd32(value, mem, InvalidReg, temp1);</span>
<span class="lineNum">    4379 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4380 </span>            :           case AtomicFetchSubOp:
<span class="lineNum">    4381 </span><span class="lineNoCov">          0 :             masm.atomicFetchSub32(value, mem, InvalidReg, temp1);</span>
<span class="lineNum">    4382 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4383 </span>            :           case AtomicFetchAndOp:
<span class="lineNum">    4384 </span><span class="lineNoCov">          0 :             masm.atomicFetchAnd32(value, mem, temp2, temp1);</span>
<span class="lineNum">    4385 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4386 </span>            :           case AtomicFetchOrOp:
<span class="lineNum">    4387 </span><span class="lineNoCov">          0 :             masm.atomicFetchOr32(value, mem, temp2, temp1);</span>
<span class="lineNum">    4388 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4389 </span>            :           case AtomicFetchXorOp:
<span class="lineNum">    4390 </span><span class="lineNoCov">          0 :             masm.atomicFetchXor32(value, mem, temp2, temp1);</span>
<span class="lineNum">    4391 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4392 </span>            :           default:
<span class="lineNum">    4393 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Invalid typed array atomic operation&quot;);</span>
<span class="lineNum">    4394 </span>            :         }
<span class="lineNum">    4395 </span><span class="lineNoCov">          0 :         masm.convertUInt32ToDouble(temp1, output.fpu());</span>
<span class="lineNum">    4396 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4397 </span>            :       default:
<span class="lineNum">    4398 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Invalid typed array type&quot;);</span>
<span class="lineNum">    4399 </span>            :     }
<span class="lineNum">    4400 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4401 </span>            : 
<span class="lineNum">    4402 </span>            : template void
<span class="lineNum">    4403 </span>            : CodeGeneratorX86Shared::atomicBinopToTypedIntArray(AtomicOp op, Scalar::Type arrayType,
<span class="lineNum">    4404 </span>            :                                                     const Imm32&amp; value, const Address&amp; mem,
<span class="lineNum">    4405 </span>            :                                                     Register temp1, Register temp2, AnyRegister output);
<span class="lineNum">    4406 </span>            : template void
<span class="lineNum">    4407 </span>            : CodeGeneratorX86Shared::atomicBinopToTypedIntArray(AtomicOp op, Scalar::Type arrayType,
<span class="lineNum">    4408 </span>            :                                                     const Imm32&amp; value, const BaseIndex&amp; mem,
<span class="lineNum">    4409 </span>            :                                                     Register temp1, Register temp2, AnyRegister output);
<span class="lineNum">    4410 </span>            : template void
<span class="lineNum">    4411 </span>            : CodeGeneratorX86Shared::atomicBinopToTypedIntArray(AtomicOp op, Scalar::Type arrayType,
<span class="lineNum">    4412 </span>            :                                                     const Register&amp; value, const Address&amp; mem,
<span class="lineNum">    4413 </span>            :                                                     Register temp1, Register temp2, AnyRegister output);
<span class="lineNum">    4414 </span>            : template void
<span class="lineNum">    4415 </span>            : CodeGeneratorX86Shared::atomicBinopToTypedIntArray(AtomicOp op, Scalar::Type arrayType,
<span class="lineNum">    4416 </span>            :                                                     const Register&amp; value, const BaseIndex&amp; mem,
<span class="lineNum">    4417 </span>            :                                                     Register temp1, Register temp2, AnyRegister output);
<span class="lineNum">    4418 </span>            : 
<span class="lineNum">    4419 </span>            : // Binary operation for effect, result discarded.
<a name="4420"><span class="lineNum">    4420 </span>            : template&lt;typename S, typename T&gt;</a>
<span class="lineNum">    4421 </span>            : void
<span class="lineNum">    4422 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::atomicBinopToTypedIntArray(AtomicOp op, Scalar::Type arrayType, const S&amp; value,</span>
<span class="lineNum">    4423 </span>            :                                                     const T&amp; mem)
<span class="lineNum">    4424 </span>            : {
<span class="lineNum">    4425 </span><span class="lineNoCov">          0 :     switch (arrayType) {</span>
<span class="lineNum">    4426 </span>            :       case Scalar::Int8:
<span class="lineNum">    4427 </span>            :       case Scalar::Uint8:
<span class="lineNum">    4428 </span><span class="lineNoCov">          0 :         switch (op) {</span>
<span class="lineNum">    4429 </span>            :           case AtomicFetchAddOp:
<span class="lineNum">    4430 </span><span class="lineNoCov">          0 :             masm.atomicAdd8(value, mem);</span>
<span class="lineNum">    4431 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4432 </span>            :           case AtomicFetchSubOp:
<span class="lineNum">    4433 </span><span class="lineNoCov">          0 :             masm.atomicSub8(value, mem);</span>
<span class="lineNum">    4434 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4435 </span>            :           case AtomicFetchAndOp:
<span class="lineNum">    4436 </span><span class="lineNoCov">          0 :             masm.atomicAnd8(value, mem);</span>
<span class="lineNum">    4437 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4438 </span>            :           case AtomicFetchOrOp:
<span class="lineNum">    4439 </span><span class="lineNoCov">          0 :             masm.atomicOr8(value, mem);</span>
<span class="lineNum">    4440 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4441 </span>            :           case AtomicFetchXorOp:
<span class="lineNum">    4442 </span><span class="lineNoCov">          0 :             masm.atomicXor8(value, mem);</span>
<span class="lineNum">    4443 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4444 </span>            :           default:
<span class="lineNum">    4445 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Invalid typed array atomic operation&quot;);</span>
<span class="lineNum">    4446 </span>            :         }
<span class="lineNum">    4447 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4448 </span>            :       case Scalar::Int16:
<span class="lineNum">    4449 </span>            :       case Scalar::Uint16:
<span class="lineNum">    4450 </span><span class="lineNoCov">          0 :         switch (op) {</span>
<span class="lineNum">    4451 </span>            :           case AtomicFetchAddOp:
<span class="lineNum">    4452 </span><span class="lineNoCov">          0 :             masm.atomicAdd16(value, mem);</span>
<span class="lineNum">    4453 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4454 </span>            :           case AtomicFetchSubOp:
<span class="lineNum">    4455 </span><span class="lineNoCov">          0 :             masm.atomicSub16(value, mem);</span>
<span class="lineNum">    4456 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4457 </span>            :           case AtomicFetchAndOp:
<span class="lineNum">    4458 </span><span class="lineNoCov">          0 :             masm.atomicAnd16(value, mem);</span>
<span class="lineNum">    4459 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4460 </span>            :           case AtomicFetchOrOp:
<span class="lineNum">    4461 </span><span class="lineNoCov">          0 :             masm.atomicOr16(value, mem);</span>
<span class="lineNum">    4462 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4463 </span>            :           case AtomicFetchXorOp:
<span class="lineNum">    4464 </span><span class="lineNoCov">          0 :             masm.atomicXor16(value, mem);</span>
<span class="lineNum">    4465 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4466 </span>            :           default:
<span class="lineNum">    4467 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Invalid typed array atomic operation&quot;);</span>
<span class="lineNum">    4468 </span>            :         }
<span class="lineNum">    4469 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4470 </span>            :       case Scalar::Int32:
<span class="lineNum">    4471 </span>            :       case Scalar::Uint32:
<span class="lineNum">    4472 </span><span class="lineNoCov">          0 :         switch (op) {</span>
<span class="lineNum">    4473 </span>            :           case AtomicFetchAddOp:
<span class="lineNum">    4474 </span><span class="lineNoCov">          0 :             masm.atomicAdd32(value, mem);</span>
<span class="lineNum">    4475 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4476 </span>            :           case AtomicFetchSubOp:
<span class="lineNum">    4477 </span><span class="lineNoCov">          0 :             masm.atomicSub32(value, mem);</span>
<span class="lineNum">    4478 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4479 </span>            :           case AtomicFetchAndOp:
<span class="lineNum">    4480 </span><span class="lineNoCov">          0 :             masm.atomicAnd32(value, mem);</span>
<span class="lineNum">    4481 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4482 </span>            :           case AtomicFetchOrOp:
<span class="lineNum">    4483 </span><span class="lineNoCov">          0 :             masm.atomicOr32(value, mem);</span>
<span class="lineNum">    4484 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4485 </span>            :           case AtomicFetchXorOp:
<span class="lineNum">    4486 </span><span class="lineNoCov">          0 :             masm.atomicXor32(value, mem);</span>
<span class="lineNum">    4487 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">    4488 </span>            :           default:
<span class="lineNum">    4489 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Invalid typed array atomic operation&quot;);</span>
<span class="lineNum">    4490 </span>            :         }
<span class="lineNum">    4491 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">    4492 </span>            :       default:
<span class="lineNum">    4493 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Invalid typed array type&quot;);</span>
<span class="lineNum">    4494 </span>            :     }
<span class="lineNum">    4495 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4496 </span>            : 
<span class="lineNum">    4497 </span>            : template void
<span class="lineNum">    4498 </span>            : CodeGeneratorX86Shared::atomicBinopToTypedIntArray(AtomicOp op, Scalar::Type arrayType,
<span class="lineNum">    4499 </span>            :                                                    const Imm32&amp; value, const Address&amp; mem);
<span class="lineNum">    4500 </span>            : template void
<span class="lineNum">    4501 </span>            : CodeGeneratorX86Shared::atomicBinopToTypedIntArray(AtomicOp op, Scalar::Type arrayType,
<span class="lineNum">    4502 </span>            :                                                    const Imm32&amp; value, const BaseIndex&amp; mem);
<span class="lineNum">    4503 </span>            : template void
<span class="lineNum">    4504 </span>            : CodeGeneratorX86Shared::atomicBinopToTypedIntArray(AtomicOp op, Scalar::Type arrayType,
<span class="lineNum">    4505 </span>            :                                                    const Register&amp; value, const Address&amp; mem);
<span class="lineNum">    4506 </span>            : template void
<span class="lineNum">    4507 </span>            : CodeGeneratorX86Shared::atomicBinopToTypedIntArray(AtomicOp op, Scalar::Type arrayType,
<span class="lineNum">    4508 </span>            :                                                    const Register&amp; value, const BaseIndex&amp; mem);
<span class="lineNum">    4509 </span>            : 
<span class="lineNum">    4510 </span>            : 
<a name="4511"><span class="lineNum">    4511 </span>            : template &lt;typename T&gt;</a>
<span class="lineNum">    4512 </span>            : static inline void
<span class="lineNum">    4513 </span><span class="lineNoCov">          0 : AtomicBinopToTypedArray(CodeGeneratorX86Shared* cg, AtomicOp op,</span>
<span class="lineNum">    4514 </span>            :                         Scalar::Type arrayType, const LAllocation* value, const T&amp; mem,
<span class="lineNum">    4515 </span>            :                         Register temp1, Register temp2, AnyRegister output)
<span class="lineNum">    4516 </span>            : {
<span class="lineNum">    4517 </span><span class="lineNoCov">          0 :     if (value-&gt;isConstant())</span>
<span class="lineNum">    4518 </span><span class="lineNoCov">          0 :         cg-&gt;atomicBinopToTypedIntArray(op, arrayType, Imm32(ToInt32(value)), mem, temp1, temp2, output);</span>
<span class="lineNum">    4519 </span>            :     else
<span class="lineNum">    4520 </span><span class="lineNoCov">          0 :         cg-&gt;atomicBinopToTypedIntArray(op, arrayType, ToRegister(value), mem, temp1, temp2, output);</span>
<span class="lineNum">    4521 </span><span class="lineNoCov">          0 : }</span>
<a name="4522"><span class="lineNum">    4522 </span>            : </a>
<span class="lineNum">    4523 </span>            : void
<span class="lineNum">    4524 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitAtomicTypedArrayElementBinop(LAtomicTypedArrayElementBinop* lir)</span>
<span class="lineNum">    4525 </span>            : {
<span class="lineNum">    4526 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(lir-&gt;mir()-&gt;hasUses());</span>
<span class="lineNum">    4527 </span>            : 
<span class="lineNum">    4528 </span><span class="lineNoCov">          0 :     AnyRegister output = ToAnyRegister(lir-&gt;output());</span>
<span class="lineNum">    4529 </span><span class="lineNoCov">          0 :     Register elements = ToRegister(lir-&gt;elements());</span>
<span class="lineNum">    4530 </span><span class="lineNoCov">          0 :     Register temp1 = lir-&gt;temp1()-&gt;isBogusTemp() ? InvalidReg : ToRegister(lir-&gt;temp1());</span>
<span class="lineNum">    4531 </span><span class="lineNoCov">          0 :     Register temp2 = lir-&gt;temp2()-&gt;isBogusTemp() ? InvalidReg : ToRegister(lir-&gt;temp2());</span>
<span class="lineNum">    4532 </span><span class="lineNoCov">          0 :     const LAllocation* value = lir-&gt;value();</span>
<span class="lineNum">    4533 </span>            : 
<span class="lineNum">    4534 </span><span class="lineNoCov">          0 :     Scalar::Type arrayType = lir-&gt;mir()-&gt;arrayType();</span>
<span class="lineNum">    4535 </span><span class="lineNoCov">          0 :     int width = Scalar::byteSize(arrayType);</span>
<span class="lineNum">    4536 </span>            : 
<span class="lineNum">    4537 </span><span class="lineNoCov">          0 :     if (lir-&gt;index()-&gt;isConstant()) {</span>
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :         Address mem(elements, ToInt32(lir-&gt;index()) * width);</span>
<span class="lineNum">    4539 </span><span class="lineNoCov">          0 :         AtomicBinopToTypedArray(this, lir-&gt;mir()-&gt;operation(), arrayType, value, mem, temp1, temp2, output);</span>
<span class="lineNum">    4540 </span>            :     } else {
<span class="lineNum">    4541 </span><span class="lineNoCov">          0 :         BaseIndex mem(elements, ToRegister(lir-&gt;index()), ScaleFromElemWidth(width));</span>
<span class="lineNum">    4542 </span><span class="lineNoCov">          0 :         AtomicBinopToTypedArray(this, lir-&gt;mir()-&gt;operation(), arrayType, value, mem, temp1, temp2, output);</span>
<span class="lineNum">    4543 </span>            :     }
<span class="lineNum">    4544 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4545 </span>            : 
<a name="4546"><span class="lineNum">    4546 </span>            : template &lt;typename T&gt;</a>
<span class="lineNum">    4547 </span>            : static inline void
<span class="lineNum">    4548 </span><span class="lineNoCov">          0 : AtomicBinopToTypedArray(CodeGeneratorX86Shared* cg, AtomicOp op,</span>
<span class="lineNum">    4549 </span>            :                         Scalar::Type arrayType, const LAllocation* value, const T&amp; mem)
<span class="lineNum">    4550 </span>            : {
<span class="lineNum">    4551 </span><span class="lineNoCov">          0 :     if (value-&gt;isConstant())</span>
<span class="lineNum">    4552 </span><span class="lineNoCov">          0 :         cg-&gt;atomicBinopToTypedIntArray(op, arrayType, Imm32(ToInt32(value)), mem);</span>
<span class="lineNum">    4553 </span>            :     else
<span class="lineNum">    4554 </span><span class="lineNoCov">          0 :         cg-&gt;atomicBinopToTypedIntArray(op, arrayType, ToRegister(value), mem);</span>
<span class="lineNum">    4555 </span><span class="lineNoCov">          0 : }</span>
<a name="4556"><span class="lineNum">    4556 </span>            : </a>
<span class="lineNum">    4557 </span>            : void
<span class="lineNum">    4558 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitAtomicTypedArrayElementBinopForEffect(LAtomicTypedArrayElementBinopForEffect* lir)</span>
<span class="lineNum">    4559 </span>            : {
<span class="lineNum">    4560 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(!lir-&gt;mir()-&gt;hasUses());</span>
<span class="lineNum">    4561 </span>            : 
<span class="lineNum">    4562 </span><span class="lineNoCov">          0 :     Register elements = ToRegister(lir-&gt;elements());</span>
<span class="lineNum">    4563 </span><span class="lineNoCov">          0 :     const LAllocation* value = lir-&gt;value();</span>
<span class="lineNum">    4564 </span><span class="lineNoCov">          0 :     Scalar::Type arrayType = lir-&gt;mir()-&gt;arrayType();</span>
<span class="lineNum">    4565 </span><span class="lineNoCov">          0 :     int width = Scalar::byteSize(arrayType);</span>
<span class="lineNum">    4566 </span>            : 
<span class="lineNum">    4567 </span><span class="lineNoCov">          0 :     if (lir-&gt;index()-&gt;isConstant()) {</span>
<span class="lineNum">    4568 </span><span class="lineNoCov">          0 :         Address mem(elements, ToInt32(lir-&gt;index()) * width);</span>
<span class="lineNum">    4569 </span><span class="lineNoCov">          0 :         AtomicBinopToTypedArray(this, lir-&gt;mir()-&gt;operation(), arrayType, value, mem);</span>
<span class="lineNum">    4570 </span>            :     } else {
<span class="lineNum">    4571 </span><span class="lineNoCov">          0 :         BaseIndex mem(elements, ToRegister(lir-&gt;index()), ScaleFromElemWidth(width));</span>
<span class="lineNum">    4572 </span><span class="lineNoCov">          0 :         AtomicBinopToTypedArray(this, lir-&gt;mir()-&gt;operation(), arrayType, value, mem);</span>
<span class="lineNum">    4573 </span>            :     }
<span class="lineNum">    4574 </span><span class="lineNoCov">          0 : }</span>
<a name="4575"><span class="lineNum">    4575 </span>            : </a>
<span class="lineNum">    4576 </span>            : void
<span class="lineNum">    4577 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitMemoryBarrier(LMemoryBarrier* ins)</span>
<span class="lineNum">    4578 </span>            : {
<span class="lineNum">    4579 </span><span class="lineNoCov">          0 :     if (ins-&gt;type() &amp; MembarStoreLoad)</span>
<span class="lineNum">    4580 </span><span class="lineNoCov">          0 :         masm.storeLoadFence();</span>
<span class="lineNum">    4581 </span><span class="lineNoCov">          0 : }</span>
<a name="4582"><span class="lineNum">    4582 </span>            : </a>
<span class="lineNum">    4583 </span>            : void
<span class="lineNum">    4584 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::setReturnDoubleRegs(LiveRegisterSet* regs)</span>
<span class="lineNum">    4585 </span>            : {
<span class="lineNum">    4586 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ReturnFloat32Reg.encoding() == X86Encoding::xmm0);</span>
<span class="lineNum">    4587 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ReturnDoubleReg.encoding() == X86Encoding::xmm0);</span>
<span class="lineNum">    4588 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ReturnSimd128Reg.encoding() == X86Encoding::xmm0);</span>
<span class="lineNum">    4589 </span><span class="lineNoCov">          0 :     regs-&gt;add(ReturnFloat32Reg);</span>
<span class="lineNum">    4590 </span><span class="lineNoCov">          0 :     regs-&gt;add(ReturnDoubleReg);</span>
<span class="lineNum">    4591 </span><span class="lineNoCov">          0 :     regs-&gt;add(ReturnSimd128Reg);</span>
<span class="lineNum">    4592 </span><span class="lineNoCov">          0 : }</span>
<a name="4593"><span class="lineNum">    4593 </span>            : </a>
<span class="lineNum">    4594 </span>            : void
<span class="lineNum">    4595 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitOutOfLineWasmTruncateCheck(OutOfLineWasmTruncateCheck* ool)</span>
<span class="lineNum">    4596 </span>            : {
<span class="lineNum">    4597 </span><span class="lineNoCov">          0 :     FloatRegister input = ool-&gt;input();</span>
<span class="lineNum">    4598 </span><span class="lineNoCov">          0 :     MIRType fromType = ool-&gt;fromType();</span>
<span class="lineNum">    4599 </span><span class="lineNoCov">          0 :     MIRType toType = ool-&gt;toType();</span>
<span class="lineNum">    4600 </span><span class="lineNoCov">          0 :     Label* oolRejoin = ool-&gt;rejoin();</span>
<span class="lineNum">    4601 </span><span class="lineNoCov">          0 :     bool isUnsigned = ool-&gt;isUnsigned();</span>
<span class="lineNum">    4602 </span><span class="lineNoCov">          0 :     wasm::BytecodeOffset off = ool-&gt;bytecodeOffset();</span>
<span class="lineNum">    4603 </span>            : 
<span class="lineNum">    4604 </span><span class="lineNoCov">          0 :     if (fromType == MIRType::Float32) {</span>
<span class="lineNum">    4605 </span><span class="lineNoCov">          0 :         if (toType == MIRType::Int32)</span>
<span class="lineNum">    4606 </span><span class="lineNoCov">          0 :             masm.outOfLineWasmTruncateFloat32ToInt32(input, isUnsigned, off, oolRejoin);</span>
<span class="lineNum">    4607 </span><span class="lineNoCov">          0 :         else if (toType == MIRType::Int64)</span>
<span class="lineNum">    4608 </span><span class="lineNoCov">          0 :             masm.outOfLineWasmTruncateFloat32ToInt64(input, isUnsigned, off, oolRejoin);</span>
<span class="lineNum">    4609 </span>            :         else
<span class="lineNum">    4610 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected type&quot;);</span>
<span class="lineNum">    4611 </span><span class="lineNoCov">          0 :     } else if (fromType == MIRType::Double) {</span>
<span class="lineNum">    4612 </span><span class="lineNoCov">          0 :         if (toType == MIRType::Int32)</span>
<span class="lineNum">    4613 </span><span class="lineNoCov">          0 :             masm.outOfLineWasmTruncateDoubleToInt32(input, isUnsigned, off, oolRejoin);</span>
<span class="lineNum">    4614 </span><span class="lineNoCov">          0 :         else if (toType == MIRType::Int64)</span>
<span class="lineNum">    4615 </span><span class="lineNoCov">          0 :             masm.outOfLineWasmTruncateDoubleToInt64(input, isUnsigned, off, oolRejoin);</span>
<span class="lineNum">    4616 </span>            :         else
<span class="lineNum">    4617 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;unexpected type&quot;);</span>
<span class="lineNum">    4618 </span>            :     } else {
<span class="lineNum">    4619 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unexpected type&quot;);</span>
<span class="lineNum">    4620 </span>            :     }
<span class="lineNum">    4621 </span><span class="lineNoCov">          0 : }</span>
<a name="4622"><span class="lineNum">    4622 </span>            : </a>
<span class="lineNum">    4623 </span>            : void
<span class="lineNum">    4624 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::canonicalizeIfDeterministic(Scalar::Type type, const LAllocation* value)</span>
<span class="lineNum">    4625 </span>            : {
<span class="lineNum">    4626 </span>            : #ifdef JS_MORE_DETERMINISTIC
<span class="lineNum">    4627 </span>            :     switch (type) {
<span class="lineNum">    4628 </span>            :       case Scalar::Float32: {
<span class="lineNum">    4629 </span>            :         FloatRegister in = ToFloatRegister(value);
<span class="lineNum">    4630 </span>            :         masm.canonicalizeFloatIfDeterministic(in);
<span class="lineNum">    4631 </span>            :         break;
<span class="lineNum">    4632 </span>            :       }
<span class="lineNum">    4633 </span>            :       case Scalar::Float64: {
<span class="lineNum">    4634 </span>            :         FloatRegister in = ToFloatRegister(value);
<span class="lineNum">    4635 </span>            :         masm.canonicalizeDoubleIfDeterministic(in);
<span class="lineNum">    4636 </span>            :         break;
<span class="lineNum">    4637 </span>            :       }
<span class="lineNum">    4638 </span>            :       case Scalar::Float32x4: {
<span class="lineNum">    4639 </span>            :         FloatRegister in = ToFloatRegister(value);
<span class="lineNum">    4640 </span>            :         MOZ_ASSERT(in.isSimd128());
<span class="lineNum">    4641 </span>            :         FloatRegister scratch = in != xmm0.asSimd128() ? xmm0 : xmm1;
<span class="lineNum">    4642 </span>            :         masm.push(scratch);
<span class="lineNum">    4643 </span>            :         masm.canonicalizeFloat32x4(in, scratch);
<span class="lineNum">    4644 </span>            :         masm.pop(scratch);
<span class="lineNum">    4645 </span>            :         break;
<span class="lineNum">    4646 </span>            :       }
<span class="lineNum">    4647 </span>            :       default: {
<span class="lineNum">    4648 </span>            :         // Other types don't need canonicalization.
<span class="lineNum">    4649 </span>            :         break;
<span class="lineNum">    4650 </span>            :       }
<span class="lineNum">    4651 </span>            :     }
<span class="lineNum">    4652 </span>            : #endif // JS_MORE_DETERMINISTIC
<span class="lineNum">    4653 </span><span class="lineNoCov">          0 : }</span>
<a name="4654"><span class="lineNum">    4654 </span>            : </a>
<span class="lineNum">    4655 </span>            : void
<span class="lineNum">    4656 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitCopySignF(LCopySignF* lir)</span>
<span class="lineNum">    4657 </span>            : {
<span class="lineNum">    4658 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(lir-&gt;getOperand(0));</span>
<span class="lineNum">    4659 </span><span class="lineNoCov">          0 :     FloatRegister rhs = ToFloatRegister(lir-&gt;getOperand(1));</span>
<span class="lineNum">    4660 </span>            : 
<span class="lineNum">    4661 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(lir-&gt;output());</span>
<span class="lineNum">    4662 </span>            : 
<span class="lineNum">    4663 </span><span class="lineNoCov">          0 :     if (lhs == rhs) {</span>
<span class="lineNum">    4664 </span><span class="lineNoCov">          0 :         if (lhs != out)</span>
<span class="lineNum">    4665 </span><span class="lineNoCov">          0 :             masm.moveFloat32(lhs, out);</span>
<span class="lineNum">    4666 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4667 </span>            :     }
<span class="lineNum">    4668 </span>            : 
<span class="lineNum">    4669 </span><span class="lineNoCov">          0 :     ScratchFloat32Scope scratch(masm);</span>
<span class="lineNum">    4670 </span>            : 
<span class="lineNum">    4671 </span><span class="lineNoCov">          0 :     float clearSignMask = BitwiseCast&lt;float&gt;(INT32_MAX);</span>
<span class="lineNum">    4672 </span><span class="lineNoCov">          0 :     masm.loadConstantFloat32(clearSignMask, scratch);</span>
<span class="lineNum">    4673 </span><span class="lineNoCov">          0 :     masm.vandps(scratch, lhs, out);</span>
<span class="lineNum">    4674 </span>            : 
<span class="lineNum">    4675 </span><span class="lineNoCov">          0 :     float keepSignMask = BitwiseCast&lt;float&gt;(INT32_MIN);</span>
<span class="lineNum">    4676 </span><span class="lineNoCov">          0 :     masm.loadConstantFloat32(keepSignMask, scratch);</span>
<span class="lineNum">    4677 </span><span class="lineNoCov">          0 :     masm.vandps(rhs, scratch, scratch);</span>
<span class="lineNum">    4678 </span>            : 
<span class="lineNum">    4679 </span><span class="lineNoCov">          0 :     masm.vorps(scratch, out, out);</span>
<span class="lineNum">    4680 </span>            : }
<a name="4681"><span class="lineNum">    4681 </span>            : </a>
<span class="lineNum">    4682 </span>            : void
<span class="lineNum">    4683 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitCopySignD(LCopySignD* lir)</span>
<span class="lineNum">    4684 </span>            : {
<span class="lineNum">    4685 </span><span class="lineNoCov">          0 :     FloatRegister lhs = ToFloatRegister(lir-&gt;getOperand(0));</span>
<span class="lineNum">    4686 </span><span class="lineNoCov">          0 :     FloatRegister rhs = ToFloatRegister(lir-&gt;getOperand(1));</span>
<span class="lineNum">    4687 </span>            : 
<span class="lineNum">    4688 </span><span class="lineNoCov">          0 :     FloatRegister out = ToFloatRegister(lir-&gt;output());</span>
<span class="lineNum">    4689 </span>            : 
<span class="lineNum">    4690 </span><span class="lineNoCov">          0 :     if (lhs == rhs) {</span>
<span class="lineNum">    4691 </span><span class="lineNoCov">          0 :         if (lhs != out)</span>
<span class="lineNum">    4692 </span><span class="lineNoCov">          0 :             masm.moveDouble(lhs, out);</span>
<span class="lineNum">    4693 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">    4694 </span>            :     }
<span class="lineNum">    4695 </span>            : 
<span class="lineNum">    4696 </span><span class="lineNoCov">          0 :     ScratchDoubleScope scratch(masm);</span>
<span class="lineNum">    4697 </span>            : 
<span class="lineNum">    4698 </span><span class="lineNoCov">          0 :     double clearSignMask = BitwiseCast&lt;double&gt;(INT64_MAX);</span>
<span class="lineNum">    4699 </span><span class="lineNoCov">          0 :     masm.loadConstantDouble(clearSignMask, scratch);</span>
<span class="lineNum">    4700 </span><span class="lineNoCov">          0 :     masm.vandpd(scratch, lhs, out);</span>
<span class="lineNum">    4701 </span>            : 
<span class="lineNum">    4702 </span><span class="lineNoCov">          0 :     double keepSignMask = BitwiseCast&lt;double&gt;(INT64_MIN);</span>
<span class="lineNum">    4703 </span><span class="lineNoCov">          0 :     masm.loadConstantDouble(keepSignMask, scratch);</span>
<span class="lineNum">    4704 </span><span class="lineNoCov">          0 :     masm.vandpd(rhs, scratch, scratch);</span>
<span class="lineNum">    4705 </span>            : 
<span class="lineNum">    4706 </span><span class="lineNoCov">          0 :     masm.vorpd(scratch, out, out);</span>
<span class="lineNum">    4707 </span>            : }
<a name="4708"><span class="lineNum">    4708 </span>            : </a>
<span class="lineNum">    4709 </span>            : void
<span class="lineNum">    4710 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitRotateI64(LRotateI64* lir)</span>
<span class="lineNum">    4711 </span>            : {
<span class="lineNum">    4712 </span><span class="lineNoCov">          0 :     MRotate* mir = lir-&gt;mir();</span>
<span class="lineNum">    4713 </span><span class="lineNoCov">          0 :     LAllocation* count = lir-&gt;count();</span>
<span class="lineNum">    4714 </span>            : 
<span class="lineNum">    4715 </span><span class="lineNoCov">          0 :     Register64 input = ToRegister64(lir-&gt;input());</span>
<span class="lineNum">    4716 </span><span class="lineNoCov">          0 :     Register64 output = ToOutRegister64(lir);</span>
<span class="lineNum">    4717 </span><span class="lineNoCov">          0 :     Register temp = ToTempRegisterOrInvalid(lir-&gt;temp());</span>
<span class="lineNum">    4718 </span>            : 
<span class="lineNum">    4719 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(input == output);</span>
<span class="lineNum">    4720 </span>            : 
<span class="lineNum">    4721 </span><span class="lineNoCov">          0 :     if (count-&gt;isConstant()) {</span>
<span class="lineNum">    4722 </span><span class="lineNoCov">          0 :         int32_t c = int32_t(count-&gt;toConstant()-&gt;toInt64() &amp; 0x3F);</span>
<span class="lineNum">    4723 </span><span class="lineNoCov">          0 :         if (!c)</span>
<span class="lineNum">    4724 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4725 </span><span class="lineNoCov">          0 :         if (mir-&gt;isLeftRotate())</span>
<span class="lineNum">    4726 </span><span class="lineNoCov">          0 :             masm.rotateLeft64(Imm32(c), input, output, temp);</span>
<span class="lineNum">    4727 </span>            :         else
<span class="lineNum">    4728 </span><span class="lineNoCov">          0 :             masm.rotateRight64(Imm32(c), input, output, temp);</span>
<span class="lineNum">    4729 </span>            :     } else {
<span class="lineNum">    4730 </span><span class="lineNoCov">          0 :         if (mir-&gt;isLeftRotate())</span>
<span class="lineNum">    4731 </span><span class="lineNoCov">          0 :             masm.rotateLeft64(ToRegister(count), input, output, temp);</span>
<span class="lineNum">    4732 </span>            :         else
<span class="lineNum">    4733 </span><span class="lineNoCov">          0 :             masm.rotateRight64(ToRegister(count), input, output, temp);</span>
<span class="lineNum">    4734 </span>            :     }
<span class="lineNum">    4735 </span>            : }
<a name="4736"><span class="lineNum">    4736 </span>            : </a>
<span class="lineNum">    4737 </span>            : void
<span class="lineNum">    4738 </span><span class="lineNoCov">          0 : CodeGeneratorX86Shared::visitPopcntI64(LPopcntI64* lir)</span>
<span class="lineNum">    4739 </span>            : {
<span class="lineNum">    4740 </span><span class="lineNoCov">          0 :     Register64 input = ToRegister64(lir-&gt;getInt64Operand(0));</span>
<span class="lineNum">    4741 </span><span class="lineNoCov">          0 :     Register64 output = ToOutRegister64(lir);</span>
<span class="lineNum">    4742 </span><span class="lineNoCov">          0 :     Register temp = InvalidReg;</span>
<span class="lineNum">    4743 </span><span class="lineNoCov">          0 :     if (!AssemblerX86Shared::HasPOPCNT())</span>
<span class="lineNum">    4744 </span><span class="lineNoCov">          0 :         temp = ToRegister(lir-&gt;getTemp(0));</span>
<span class="lineNum">    4745 </span>            : 
<span class="lineNum">    4746 </span><span class="lineNoCov">          0 :     masm.popcnt64(input, output, temp);</span>
<span class="lineNum">    4747 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4748 </span>            : 
<span class="lineNum">    4749 </span>            : } // namespace jit
<span class="lineNum">    4750 </span>            : } // namespace js
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
