Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 26 02:46:13 2025
| Host         : Nagesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file {C:/Users/nages/verilog_projects/Cognitive Radio 3/timing_report.txt} -rpx {C:/Users/nages/verilog_projects/Cognitive Radio 3/timing_report.rpx}
| Design       : FFT64pt
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

in_imag[0]
in_imag[10]
in_imag[11]
in_imag[12]
in_imag[13]
in_imag[14]
in_imag[15]
in_imag[1]
in_imag[2]
in_imag[3]
in_imag[4]
in_imag[5]
in_imag[6]
in_imag[7]
in_imag[8]
in_imag[9]
in_real[0]
in_real[10]
in_real[11]
in_real[12]
in_real[13]
in_real[14]
in_real[15]
in_real[1]
in_real[2]
in_real[3]
in_real[4]
in_real[5]
in_real[6]
in_real[7]
in_real[8]
in_real[9]
in_valid
rstn

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

out_imag[0]
out_imag[10]
out_imag[11]
out_imag[12]
out_imag[13]
out_imag[14]
out_imag[15]
out_imag[1]
out_imag[2]
out_imag[3]
out_imag[4]
out_imag[5]
out_imag[6]
out_imag[7]
out_imag[8]
out_imag[9]
out_last
out_real[0]
out_real[10]
out_real[11]
out_real[12]
out_real[13]
out_real[14]
out_real[15]
out_real[1]
out_real[2]
out_real[3]
out_real[4]
out_real[5]
out_real[6]
out_real[7]
out_real[8]
out_real[9]
out_valid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.035    -2879.521                    480                51955        0.122        0.000                      0                51955        1.500        0.000                       0                 27193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -7.035    -2879.521                    480                51955        0.122        0.000                      0                51955        1.500        0.000                       0                 27193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          480  Failing Endpoints,  Worst Slack       -7.035ns,  Total Violation    -2879.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.035ns  (required time - arrival time)
  Source:                 O_real_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_real_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.914ns  (logic 6.916ns (63.370%)  route 3.998ns (36.630%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  O_real_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  O_real_reg[10][15]/Q
                         net (fo=30, unplaced)        0.646     3.217    O_real_reg[10][15]
                                                                      r  out_real3__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      3.367     6.584 r  out_real3__8/P[29]
                         net (fo=19, unplaced)        0.646     7.230    out_real3__8_n_76
                                                                      r  out_real2__8/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[14])
                                                      1.523     8.753 r  out_real2__8/P[14]
                         net (fo=1, unplaced)         0.646     9.398    data10[0]
                                                                      r  out_real[3]_i_141/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     9.503 r  out_real[3]_i_141/O
                         net (fo=1, unplaced)         0.582    10.085    out_real[3]_i_141_n_0
                                                                      r  out_real[3]_i_106/I1
                         LUT6 (Prop_lut6_I1_O)        0.105    10.190 r  out_real[3]_i_106/O
                         net (fo=1, unplaced)         0.328    10.518    out_real[3]_i_106_n_0
                                                                      r  out_real[3]_i_51__5/I0
                         LUT5 (Prop_lut5_I0_O)        0.105    10.623 r  out_real[3]_i_51__5/O
                         net (fo=1, unplaced)         0.000    10.623    out_real[3]_i_51__5_n_0
                                                                      r  out_real_reg[3]_i_19__3/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.199    10.822 r  out_real_reg[3]_i_19__3/O
                         net (fo=2, unplaced)         0.595    11.417    out_real_reg[3]_i_19__3_n_0
                                                                      r  out_real[3]_i_4__13/I4
                         LUT6 (Prop_lut6_I4_O)        0.242    11.659 r  out_real[3]_i_4__13/O
                         net (fo=2, unplaced)         0.548    12.207    out_real[3]_i_4__13_n_0
                                                                      r  out_real_reg[3]_i_1__9/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.625 r  out_real_reg[3]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.008    12.633    out_real_reg[3]_i_1__9_n_0
                                                                      r  out_real_reg[7]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.731 r  out_real_reg[7]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.731    out_real_reg[7]_i_1__9_n_0
                                                                      r  out_real_reg[11]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.829 r  out_real_reg[11]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.829    out_real_reg[11]_i_1__9_n_0
                                                                      r  out_real_reg[15]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    13.106 r  out_real_reg[15]_i_1__9/O[1]
                         net (fo=1, unplaced)         0.000    13.106    out_real_reg[15]_i_1__9_n_6
                         FDCE                                         r  out_real_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     5.881    clk_IBUF_BUFG
                         FDCE                                         r  out_real_reg[13]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDCE (Setup_fdce_C_D)        0.059     6.071    out_real_reg[13]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                 -7.035    

Slack (VIOLATED) :        -7.033ns  (required time - arrival time)
  Source:                 O_real_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_real_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 6.914ns (63.363%)  route 3.998ns (36.637%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  O_real_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  O_real_reg[10][15]/Q
                         net (fo=30, unplaced)        0.646     3.217    O_real_reg[10][15]
                                                                      r  out_real3__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      3.367     6.584 r  out_real3__8/P[29]
                         net (fo=19, unplaced)        0.646     7.230    out_real3__8_n_76
                                                                      r  out_real2__8/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[14])
                                                      1.523     8.753 r  out_real2__8/P[14]
                         net (fo=1, unplaced)         0.646     9.398    data10[0]
                                                                      r  out_real[3]_i_141/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     9.503 r  out_real[3]_i_141/O
                         net (fo=1, unplaced)         0.582    10.085    out_real[3]_i_141_n_0
                                                                      r  out_real[3]_i_106/I1
                         LUT6 (Prop_lut6_I1_O)        0.105    10.190 r  out_real[3]_i_106/O
                         net (fo=1, unplaced)         0.328    10.518    out_real[3]_i_106_n_0
                                                                      r  out_real[3]_i_51__5/I0
                         LUT5 (Prop_lut5_I0_O)        0.105    10.623 r  out_real[3]_i_51__5/O
                         net (fo=1, unplaced)         0.000    10.623    out_real[3]_i_51__5_n_0
                                                                      r  out_real_reg[3]_i_19__3/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.199    10.822 r  out_real_reg[3]_i_19__3/O
                         net (fo=2, unplaced)         0.595    11.417    out_real_reg[3]_i_19__3_n_0
                                                                      r  out_real[3]_i_4__13/I4
                         LUT6 (Prop_lut6_I4_O)        0.242    11.659 r  out_real[3]_i_4__13/O
                         net (fo=2, unplaced)         0.548    12.207    out_real[3]_i_4__13_n_0
                                                                      r  out_real_reg[3]_i_1__9/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.625 r  out_real_reg[3]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.008    12.633    out_real_reg[3]_i_1__9_n_0
                                                                      r  out_real_reg[7]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.731 r  out_real_reg[7]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.731    out_real_reg[7]_i_1__9_n_0
                                                                      r  out_real_reg[11]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.829 r  out_real_reg[11]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.829    out_real_reg[11]_i_1__9_n_0
                                                                      r  out_real_reg[15]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    13.104 r  out_real_reg[15]_i_1__9/O[3]
                         net (fo=1, unplaced)         0.000    13.104    out_real_reg[15]_i_1__9_n_4
                         FDCE                                         r  out_real_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     5.881    clk_IBUF_BUFG
                         FDCE                                         r  out_real_reg[15]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDCE (Setup_fdce_C_D)        0.059     6.071    out_real_reg[15]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                 -7.033    

Slack (VIOLATED) :        -6.972ns  (required time - arrival time)
  Source:                 O_real_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_real_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.851ns  (logic 6.853ns (63.157%)  route 3.998ns (36.843%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  O_real_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  O_real_reg[10][15]/Q
                         net (fo=30, unplaced)        0.646     3.217    O_real_reg[10][15]
                                                                      r  out_real3__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      3.367     6.584 r  out_real3__8/P[29]
                         net (fo=19, unplaced)        0.646     7.230    out_real3__8_n_76
                                                                      r  out_real2__8/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[14])
                                                      1.523     8.753 r  out_real2__8/P[14]
                         net (fo=1, unplaced)         0.646     9.398    data10[0]
                                                                      r  out_real[3]_i_141/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     9.503 r  out_real[3]_i_141/O
                         net (fo=1, unplaced)         0.582    10.085    out_real[3]_i_141_n_0
                                                                      r  out_real[3]_i_106/I1
                         LUT6 (Prop_lut6_I1_O)        0.105    10.190 r  out_real[3]_i_106/O
                         net (fo=1, unplaced)         0.328    10.518    out_real[3]_i_106_n_0
                                                                      r  out_real[3]_i_51__5/I0
                         LUT5 (Prop_lut5_I0_O)        0.105    10.623 r  out_real[3]_i_51__5/O
                         net (fo=1, unplaced)         0.000    10.623    out_real[3]_i_51__5_n_0
                                                                      r  out_real_reg[3]_i_19__3/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.199    10.822 r  out_real_reg[3]_i_19__3/O
                         net (fo=2, unplaced)         0.595    11.417    out_real_reg[3]_i_19__3_n_0
                                                                      r  out_real[3]_i_4__13/I4
                         LUT6 (Prop_lut6_I4_O)        0.242    11.659 r  out_real[3]_i_4__13/O
                         net (fo=2, unplaced)         0.548    12.207    out_real[3]_i_4__13_n_0
                                                                      r  out_real_reg[3]_i_1__9/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.625 r  out_real_reg[3]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.008    12.633    out_real_reg[3]_i_1__9_n_0
                                                                      r  out_real_reg[7]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.731 r  out_real_reg[7]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.731    out_real_reg[7]_i_1__9_n_0
                                                                      r  out_real_reg[11]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.829 r  out_real_reg[11]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.829    out_real_reg[11]_i_1__9_n_0
                                                                      r  out_real_reg[15]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    13.043 r  out_real_reg[15]_i_1__9/O[2]
                         net (fo=1, unplaced)         0.000    13.043    out_real_reg[15]_i_1__9_n_5
                         FDCE                                         r  out_real_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     5.881    clk_IBUF_BUFG
                         FDCE                                         r  out_real_reg[14]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDCE (Setup_fdce_C_D)        0.059     6.071    out_real_reg[14]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                         -13.043    
  -------------------------------------------------------------------
                         slack                                 -6.972    

Slack (VIOLATED) :        -6.949ns  (required time - arrival time)
  Source:                 O_real_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_real_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.828ns  (logic 6.830ns (63.079%)  route 3.998ns (36.921%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  O_real_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  O_real_reg[10][15]/Q
                         net (fo=30, unplaced)        0.646     3.217    O_real_reg[10][15]
                                                                      r  out_real3__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      3.367     6.584 r  out_real3__8/P[29]
                         net (fo=19, unplaced)        0.646     7.230    out_real3__8_n_76
                                                                      r  out_real2__8/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[14])
                                                      1.523     8.753 r  out_real2__8/P[14]
                         net (fo=1, unplaced)         0.646     9.398    data10[0]
                                                                      r  out_real[3]_i_141/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     9.503 r  out_real[3]_i_141/O
                         net (fo=1, unplaced)         0.582    10.085    out_real[3]_i_141_n_0
                                                                      r  out_real[3]_i_106/I1
                         LUT6 (Prop_lut6_I1_O)        0.105    10.190 r  out_real[3]_i_106/O
                         net (fo=1, unplaced)         0.328    10.518    out_real[3]_i_106_n_0
                                                                      r  out_real[3]_i_51__5/I0
                         LUT5 (Prop_lut5_I0_O)        0.105    10.623 r  out_real[3]_i_51__5/O
                         net (fo=1, unplaced)         0.000    10.623    out_real[3]_i_51__5_n_0
                                                                      r  out_real_reg[3]_i_19__3/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.199    10.822 r  out_real_reg[3]_i_19__3/O
                         net (fo=2, unplaced)         0.595    11.417    out_real_reg[3]_i_19__3_n_0
                                                                      r  out_real[3]_i_4__13/I4
                         LUT6 (Prop_lut6_I4_O)        0.242    11.659 r  out_real[3]_i_4__13/O
                         net (fo=2, unplaced)         0.548    12.207    out_real[3]_i_4__13_n_0
                                                                      r  out_real_reg[3]_i_1__9/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.625 r  out_real_reg[3]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.008    12.633    out_real_reg[3]_i_1__9_n_0
                                                                      r  out_real_reg[7]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.731 r  out_real_reg[7]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.731    out_real_reg[7]_i_1__9_n_0
                                                                      r  out_real_reg[11]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.829 r  out_real_reg[11]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.829    out_real_reg[11]_i_1__9_n_0
                                                                      r  out_real_reg[15]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    13.020 r  out_real_reg[15]_i_1__9/O[0]
                         net (fo=1, unplaced)         0.000    13.020    out_real_reg[15]_i_1__9_n_7
                         FDCE                                         r  out_real_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     5.881    clk_IBUF_BUFG
                         FDCE                                         r  out_real_reg[12]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDCE (Setup_fdce_C_D)        0.059     6.071    out_real_reg[12]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                 -6.949    

Slack (VIOLATED) :        -6.937ns  (required time - arrival time)
  Source:                 O_real_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_real_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 6.818ns (63.038%)  route 3.998ns (36.962%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  O_real_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  O_real_reg[10][15]/Q
                         net (fo=30, unplaced)        0.646     3.217    O_real_reg[10][15]
                                                                      r  out_real3__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      3.367     6.584 r  out_real3__8/P[29]
                         net (fo=19, unplaced)        0.646     7.230    out_real3__8_n_76
                                                                      r  out_real2__8/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[14])
                                                      1.523     8.753 r  out_real2__8/P[14]
                         net (fo=1, unplaced)         0.646     9.398    data10[0]
                                                                      r  out_real[3]_i_141/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     9.503 r  out_real[3]_i_141/O
                         net (fo=1, unplaced)         0.582    10.085    out_real[3]_i_141_n_0
                                                                      r  out_real[3]_i_106/I1
                         LUT6 (Prop_lut6_I1_O)        0.105    10.190 r  out_real[3]_i_106/O
                         net (fo=1, unplaced)         0.328    10.518    out_real[3]_i_106_n_0
                                                                      r  out_real[3]_i_51__5/I0
                         LUT5 (Prop_lut5_I0_O)        0.105    10.623 r  out_real[3]_i_51__5/O
                         net (fo=1, unplaced)         0.000    10.623    out_real[3]_i_51__5_n_0
                                                                      r  out_real_reg[3]_i_19__3/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.199    10.822 r  out_real_reg[3]_i_19__3/O
                         net (fo=2, unplaced)         0.595    11.417    out_real_reg[3]_i_19__3_n_0
                                                                      r  out_real[3]_i_4__13/I4
                         LUT6 (Prop_lut6_I4_O)        0.242    11.659 r  out_real[3]_i_4__13/O
                         net (fo=2, unplaced)         0.548    12.207    out_real[3]_i_4__13_n_0
                                                                      r  out_real_reg[3]_i_1__9/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.625 r  out_real_reg[3]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.008    12.633    out_real_reg[3]_i_1__9_n_0
                                                                      r  out_real_reg[7]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.731 r  out_real_reg[7]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.731    out_real_reg[7]_i_1__9_n_0
                                                                      r  out_real_reg[11]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    13.008 r  out_real_reg[11]_i_1__9/O[1]
                         net (fo=1, unplaced)         0.000    13.008    out_real_reg[11]_i_1__9_n_6
                         FDCE                                         r  out_real_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     5.881    clk_IBUF_BUFG
                         FDCE                                         r  out_real_reg[9]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDCE (Setup_fdce_C_D)        0.059     6.071    out_real_reg[9]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                 -6.937    

Slack (VIOLATED) :        -6.935ns  (required time - arrival time)
  Source:                 O_real_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_real_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.814ns  (logic 6.816ns (63.031%)  route 3.998ns (36.969%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  O_real_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  O_real_reg[10][15]/Q
                         net (fo=30, unplaced)        0.646     3.217    O_real_reg[10][15]
                                                                      r  out_real3__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      3.367     6.584 r  out_real3__8/P[29]
                         net (fo=19, unplaced)        0.646     7.230    out_real3__8_n_76
                                                                      r  out_real2__8/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[14])
                                                      1.523     8.753 r  out_real2__8/P[14]
                         net (fo=1, unplaced)         0.646     9.398    data10[0]
                                                                      r  out_real[3]_i_141/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     9.503 r  out_real[3]_i_141/O
                         net (fo=1, unplaced)         0.582    10.085    out_real[3]_i_141_n_0
                                                                      r  out_real[3]_i_106/I1
                         LUT6 (Prop_lut6_I1_O)        0.105    10.190 r  out_real[3]_i_106/O
                         net (fo=1, unplaced)         0.328    10.518    out_real[3]_i_106_n_0
                                                                      r  out_real[3]_i_51__5/I0
                         LUT5 (Prop_lut5_I0_O)        0.105    10.623 r  out_real[3]_i_51__5/O
                         net (fo=1, unplaced)         0.000    10.623    out_real[3]_i_51__5_n_0
                                                                      r  out_real_reg[3]_i_19__3/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.199    10.822 r  out_real_reg[3]_i_19__3/O
                         net (fo=2, unplaced)         0.595    11.417    out_real_reg[3]_i_19__3_n_0
                                                                      r  out_real[3]_i_4__13/I4
                         LUT6 (Prop_lut6_I4_O)        0.242    11.659 r  out_real[3]_i_4__13/O
                         net (fo=2, unplaced)         0.548    12.207    out_real[3]_i_4__13_n_0
                                                                      r  out_real_reg[3]_i_1__9/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.625 r  out_real_reg[3]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.008    12.633    out_real_reg[3]_i_1__9_n_0
                                                                      r  out_real_reg[7]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.731 r  out_real_reg[7]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.731    out_real_reg[7]_i_1__9_n_0
                                                                      r  out_real_reg[11]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    13.006 r  out_real_reg[11]_i_1__9/O[3]
                         net (fo=1, unplaced)         0.000    13.006    out_real_reg[11]_i_1__9_n_4
                         FDCE                                         r  out_real_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     5.881    clk_IBUF_BUFG
                         FDCE                                         r  out_real_reg[11]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDCE (Setup_fdce_C_D)        0.059     6.071    out_real_reg[11]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                 -6.935    

Slack (VIOLATED) :        -6.929ns  (required time - arrival time)
  Source:                 O_imag_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 6.818ns (63.085%)  route 3.990ns (36.915%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  O_imag_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  O_imag_reg[10][15]/Q
                         net (fo=30, unplaced)        0.646     3.217    O_imag_reg[10][15]
                                                                      r  out_imag3__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      3.367     6.584 r  out_imag3__8/P[29]
                         net (fo=19, unplaced)        0.646     7.230    out_imag3__8_n_76
                                                                      r  out_imag2__8/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[18])
                                                      1.523     8.753 r  out_imag2__8/P[18]
                         net (fo=1, unplaced)         0.646     9.398    out_imag2__8_n_87
                                                                      r  out_imag[7]_i_178/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     9.503 r  out_imag[7]_i_178/O
                         net (fo=1, unplaced)         0.582    10.085    out_imag[7]_i_178_n_0
                                                                      r  out_imag[7]_i_123/I1
                         LUT6 (Prop_lut6_I1_O)        0.105    10.190 r  out_imag[7]_i_123/O
                         net (fo=1, unplaced)         0.328    10.518    out_imag[7]_i_123_n_0
                                                                      r  out_imag[7]_i_56__5/I0
                         LUT5 (Prop_lut5_I0_O)        0.105    10.623 r  out_imag[7]_i_56__5/O
                         net (fo=1, unplaced)         0.000    10.623    out_imag[7]_i_56__5_n_0
                                                                      r  out_imag_reg[7]_i_20/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.199    10.822 r  out_imag_reg[7]_i_20/O
                         net (fo=2, unplaced)         0.595    11.417    out_imag_reg[7]_i_20_n_0
                                                                      r  out_imag[7]_i_4__9/I4
                         LUT6 (Prop_lut6_I4_O)        0.242    11.659 r  out_imag[7]_i_4__9/O
                         net (fo=2, unplaced)         0.548    12.207    out_imag[7]_i_4__9_n_0
                                                                      r  out_imag_reg[7]_i_1__9/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.625 r  out_imag_reg[7]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.625    out_imag_reg[7]_i_1__9_n_0
                                                                      r  out_imag_reg[11]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.723 r  out_imag_reg[11]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.723    out_imag_reg[11]_i_1__9_n_0
                                                                      r  out_imag_reg[15]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    13.000 r  out_imag_reg[15]_i_1__9/O[1]
                         net (fo=1, unplaced)         0.000    13.000    out_imag_reg[15]_i_1__9_n_6
                         FDCE                                         r  out_imag_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     5.881    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[13]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDCE (Setup_fdce_C_D)        0.059     6.071    out_imag_reg[13]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                 -6.929    

Slack (VIOLATED) :        -6.927ns  (required time - arrival time)
  Source:                 O_imag_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 6.816ns (63.078%)  route 3.990ns (36.922%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  O_imag_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  O_imag_reg[10][15]/Q
                         net (fo=30, unplaced)        0.646     3.217    O_imag_reg[10][15]
                                                                      r  out_imag3__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      3.367     6.584 r  out_imag3__8/P[29]
                         net (fo=19, unplaced)        0.646     7.230    out_imag3__8_n_76
                                                                      r  out_imag2__8/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[18])
                                                      1.523     8.753 r  out_imag2__8/P[18]
                         net (fo=1, unplaced)         0.646     9.398    out_imag2__8_n_87
                                                                      r  out_imag[7]_i_178/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     9.503 r  out_imag[7]_i_178/O
                         net (fo=1, unplaced)         0.582    10.085    out_imag[7]_i_178_n_0
                                                                      r  out_imag[7]_i_123/I1
                         LUT6 (Prop_lut6_I1_O)        0.105    10.190 r  out_imag[7]_i_123/O
                         net (fo=1, unplaced)         0.328    10.518    out_imag[7]_i_123_n_0
                                                                      r  out_imag[7]_i_56__5/I0
                         LUT5 (Prop_lut5_I0_O)        0.105    10.623 r  out_imag[7]_i_56__5/O
                         net (fo=1, unplaced)         0.000    10.623    out_imag[7]_i_56__5_n_0
                                                                      r  out_imag_reg[7]_i_20/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.199    10.822 r  out_imag_reg[7]_i_20/O
                         net (fo=2, unplaced)         0.595    11.417    out_imag_reg[7]_i_20_n_0
                                                                      r  out_imag[7]_i_4__9/I4
                         LUT6 (Prop_lut6_I4_O)        0.242    11.659 r  out_imag[7]_i_4__9/O
                         net (fo=2, unplaced)         0.548    12.207    out_imag[7]_i_4__9_n_0
                                                                      r  out_imag_reg[7]_i_1__9/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.625 r  out_imag_reg[7]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.625    out_imag_reg[7]_i_1__9_n_0
                                                                      r  out_imag_reg[11]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.723 r  out_imag_reg[11]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.723    out_imag_reg[11]_i_1__9_n_0
                                                                      r  out_imag_reg[15]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    12.998 r  out_imag_reg[15]_i_1__9/O[3]
                         net (fo=1, unplaced)         0.000    12.998    out_imag_reg[15]_i_1__9_n_4
                         FDCE                                         r  out_imag_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     5.881    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[15]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDCE (Setup_fdce_C_D)        0.059     6.071    out_imag_reg[15]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 -6.927    

Slack (VIOLATED) :        -6.874ns  (required time - arrival time)
  Source:                 O_real_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_real_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 6.755ns (62.821%)  route 3.998ns (37.179%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  O_real_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  O_real_reg[10][15]/Q
                         net (fo=30, unplaced)        0.646     3.217    O_real_reg[10][15]
                                                                      r  out_real3__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      3.367     6.584 r  out_real3__8/P[29]
                         net (fo=19, unplaced)        0.646     7.230    out_real3__8_n_76
                                                                      r  out_real2__8/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[14])
                                                      1.523     8.753 r  out_real2__8/P[14]
                         net (fo=1, unplaced)         0.646     9.398    data10[0]
                                                                      r  out_real[3]_i_141/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     9.503 r  out_real[3]_i_141/O
                         net (fo=1, unplaced)         0.582    10.085    out_real[3]_i_141_n_0
                                                                      r  out_real[3]_i_106/I1
                         LUT6 (Prop_lut6_I1_O)        0.105    10.190 r  out_real[3]_i_106/O
                         net (fo=1, unplaced)         0.328    10.518    out_real[3]_i_106_n_0
                                                                      r  out_real[3]_i_51__5/I0
                         LUT5 (Prop_lut5_I0_O)        0.105    10.623 r  out_real[3]_i_51__5/O
                         net (fo=1, unplaced)         0.000    10.623    out_real[3]_i_51__5_n_0
                                                                      r  out_real_reg[3]_i_19__3/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.199    10.822 r  out_real_reg[3]_i_19__3/O
                         net (fo=2, unplaced)         0.595    11.417    out_real_reg[3]_i_19__3_n_0
                                                                      r  out_real[3]_i_4__13/I4
                         LUT6 (Prop_lut6_I4_O)        0.242    11.659 r  out_real[3]_i_4__13/O
                         net (fo=2, unplaced)         0.548    12.207    out_real[3]_i_4__13_n_0
                                                                      r  out_real_reg[3]_i_1__9/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.625 r  out_real_reg[3]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.008    12.633    out_real_reg[3]_i_1__9_n_0
                                                                      r  out_real_reg[7]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.731 r  out_real_reg[7]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.731    out_real_reg[7]_i_1__9_n_0
                                                                      r  out_real_reg[11]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.945 r  out_real_reg[11]_i_1__9/O[2]
                         net (fo=1, unplaced)         0.000    12.945    out_real_reg[11]_i_1__9_n_5
                         FDCE                                         r  out_real_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     5.881    clk_IBUF_BUFG
                         FDCE                                         r  out_real_reg[10]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDCE (Setup_fdce_C_D)        0.059     6.071    out_real_reg[10]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                 -6.874    

Slack (VIOLATED) :        -6.866ns  (required time - arrival time)
  Source:                 O_imag_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.745ns  (logic 6.755ns (62.868%)  route 3.990ns (37.132%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  O_imag_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  O_imag_reg[10][15]/Q
                         net (fo=30, unplaced)        0.646     3.217    O_imag_reg[10][15]
                                                                      r  out_imag3__8/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[29])
                                                      3.367     6.584 r  out_imag3__8/P[29]
                         net (fo=19, unplaced)        0.646     7.230    out_imag3__8_n_76
                                                                      r  out_imag2__8/C[47]
                         DSP48E1 (Prop_dsp48e1_C[47]_P[18])
                                                      1.523     8.753 r  out_imag2__8/P[18]
                         net (fo=1, unplaced)         0.646     9.398    out_imag2__8_n_87
                                                                      r  out_imag[7]_i_178/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     9.503 r  out_imag[7]_i_178/O
                         net (fo=1, unplaced)         0.582    10.085    out_imag[7]_i_178_n_0
                                                                      r  out_imag[7]_i_123/I1
                         LUT6 (Prop_lut6_I1_O)        0.105    10.190 r  out_imag[7]_i_123/O
                         net (fo=1, unplaced)         0.328    10.518    out_imag[7]_i_123_n_0
                                                                      r  out_imag[7]_i_56__5/I0
                         LUT5 (Prop_lut5_I0_O)        0.105    10.623 r  out_imag[7]_i_56__5/O
                         net (fo=1, unplaced)         0.000    10.623    out_imag[7]_i_56__5_n_0
                                                                      r  out_imag_reg[7]_i_20/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.199    10.822 r  out_imag_reg[7]_i_20/O
                         net (fo=2, unplaced)         0.595    11.417    out_imag_reg[7]_i_20_n_0
                                                                      r  out_imag[7]_i_4__9/I4
                         LUT6 (Prop_lut6_I4_O)        0.242    11.659 r  out_imag[7]_i_4__9/O
                         net (fo=2, unplaced)         0.548    12.207    out_imag[7]_i_4__9_n_0
                                                                      r  out_imag_reg[7]_i_1__9/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    12.625 r  out_imag_reg[7]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.625    out_imag_reg[7]_i_1__9_n_0
                                                                      r  out_imag_reg[11]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.723 r  out_imag_reg[11]_i_1__9/CO[3]
                         net (fo=1, unplaced)         0.000    12.723    out_imag_reg[11]_i_1__9_n_0
                                                                      r  out_imag_reg[15]_i_1__9/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    12.937 r  out_imag_reg[15]_i_1__9/O[2]
                         net (fo=1, unplaced)         0.000    12.937    out_imag_reg[15]_i_1__9_n_5
                         FDCE                                         r  out_imag_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     5.881    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[14]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDCE (Setup_fdce_C_D)        0.059     6.071    out_imag_reg[14]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                         -12.937    
  -------------------------------------------------------------------
                         slack                                 -6.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fft_even/fft_even/fft_even/x_imag_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fft_even/fft_even/fft_even/even_in_imag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/x_imag_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  fft_even/fft_even/fft_even/x_imag_reg[2][0]/Q
                         net (fo=1, unplaced)         0.119     0.899    fft_even/fft_even/fft_even/x_imag_reg_n_0_[2][0]
                                                                      r  fft_even/fft_even/fft_even/even_in_imag[0]_i_1__1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.997 r  fft_even/fft_even/fft_even/even_in_imag[0]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.997    fft_even/fft_even/fft_even/even_in_imag[0]_i_1__1_n_0
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    fft_even/fft_even/fft_even/even_in_imag_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fft_even/fft_even/fft_even/x_imag_reg[2][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fft_even/fft_even/fft_even/even_in_imag_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/x_imag_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  fft_even/fft_even/fft_even/x_imag_reg[2][10]/Q
                         net (fo=1, unplaced)         0.119     0.899    fft_even/fft_even/fft_even/x_imag_reg_n_0_[2][10]
                                                                      r  fft_even/fft_even/fft_even/even_in_imag[10]_i_1__1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.997 r  fft_even/fft_even/fft_even/even_in_imag[10]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.997    fft_even/fft_even/fft_even/even_in_imag[10]_i_1__1_n_0
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[10]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    fft_even/fft_even/fft_even/even_in_imag_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fft_even/fft_even/fft_even/x_imag_reg[2][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fft_even/fft_even/fft_even/even_in_imag_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/x_imag_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  fft_even/fft_even/fft_even/x_imag_reg[2][11]/Q
                         net (fo=1, unplaced)         0.119     0.899    fft_even/fft_even/fft_even/x_imag_reg_n_0_[2][11]
                                                                      r  fft_even/fft_even/fft_even/even_in_imag[11]_i_1__1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.997 r  fft_even/fft_even/fft_even/even_in_imag[11]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.997    fft_even/fft_even/fft_even/even_in_imag[11]_i_1__1_n_0
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[11]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    fft_even/fft_even/fft_even/even_in_imag_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fft_even/fft_even/fft_even/x_imag_reg[2][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fft_even/fft_even/fft_even/even_in_imag_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/x_imag_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  fft_even/fft_even/fft_even/x_imag_reg[2][12]/Q
                         net (fo=1, unplaced)         0.119     0.899    fft_even/fft_even/fft_even/x_imag_reg_n_0_[2][12]
                                                                      r  fft_even/fft_even/fft_even/even_in_imag[12]_i_1__1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.997 r  fft_even/fft_even/fft_even/even_in_imag[12]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.997    fft_even/fft_even/fft_even/even_in_imag[12]_i_1__1_n_0
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[12]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    fft_even/fft_even/fft_even/even_in_imag_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fft_even/fft_even/fft_even/x_imag_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fft_even/fft_even/fft_even/even_in_imag_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/x_imag_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  fft_even/fft_even/fft_even/x_imag_reg[2][13]/Q
                         net (fo=1, unplaced)         0.119     0.899    fft_even/fft_even/fft_even/x_imag_reg_n_0_[2][13]
                                                                      r  fft_even/fft_even/fft_even/even_in_imag[13]_i_1__1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.997 r  fft_even/fft_even/fft_even/even_in_imag[13]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.997    fft_even/fft_even/fft_even/even_in_imag[13]_i_1__1_n_0
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[13]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    fft_even/fft_even/fft_even/even_in_imag_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fft_even/fft_even/fft_even/x_imag_reg[2][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fft_even/fft_even/fft_even/even_in_imag_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/x_imag_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  fft_even/fft_even/fft_even/x_imag_reg[2][14]/Q
                         net (fo=1, unplaced)         0.119     0.899    fft_even/fft_even/fft_even/x_imag_reg_n_0_[2][14]
                                                                      r  fft_even/fft_even/fft_even/even_in_imag[14]_i_1__1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.997 r  fft_even/fft_even/fft_even/even_in_imag[14]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.997    fft_even/fft_even/fft_even/even_in_imag[14]_i_1__1_n_0
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[14]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    fft_even/fft_even/fft_even/even_in_imag_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fft_even/fft_even/fft_even/x_imag_reg[2][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fft_even/fft_even/fft_even/even_in_imag_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/x_imag_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  fft_even/fft_even/fft_even/x_imag_reg[2][15]/Q
                         net (fo=1, unplaced)         0.119     0.899    fft_even/fft_even/fft_even/x_imag_reg_n_0_[2][15]
                                                                      r  fft_even/fft_even/fft_even/even_in_imag[15]_i_1__1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.997 r  fft_even/fft_even/fft_even/even_in_imag[15]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.997    fft_even/fft_even/fft_even/even_in_imag[15]_i_1__1_n_0
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[15]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    fft_even/fft_even/fft_even/even_in_imag_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fft_even/fft_even/fft_even/x_imag_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fft_even/fft_even/fft_even/even_in_imag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/x_imag_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  fft_even/fft_even/fft_even/x_imag_reg[2][1]/Q
                         net (fo=1, unplaced)         0.119     0.899    fft_even/fft_even/fft_even/x_imag_reg_n_0_[2][1]
                                                                      r  fft_even/fft_even/fft_even/even_in_imag[1]_i_1__1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.997 r  fft_even/fft_even/fft_even/even_in_imag[1]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.997    fft_even/fft_even/fft_even/even_in_imag[1]_i_1__1_n_0
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    fft_even/fft_even/fft_even/even_in_imag_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fft_even/fft_even/fft_even/x_imag_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fft_even/fft_even/fft_even/even_in_imag_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/x_imag_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  fft_even/fft_even/fft_even/x_imag_reg[2][2]/Q
                         net (fo=1, unplaced)         0.119     0.899    fft_even/fft_even/fft_even/x_imag_reg_n_0_[2][2]
                                                                      r  fft_even/fft_even/fft_even/even_in_imag[2]_i_1__1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.997 r  fft_even/fft_even/fft_even/even_in_imag[2]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.997    fft_even/fft_even/fft_even/even_in_imag[2]_i_1__1_n_0
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    fft_even/fft_even/fft_even/even_in_imag_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fft_even/fft_even/fft_even/x_imag_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fft_even/fft_even/fft_even/even_in_imag_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.239ns (66.757%)  route 0.119ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/x_imag_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  fft_even/fft_even/fft_even/x_imag_reg[2][3]/Q
                         net (fo=1, unplaced)         0.119     0.899    fft_even/fft_even/fft_even/x_imag_reg_n_0_[2][3]
                                                                      r  fft_even/fft_even/fft_even/even_in_imag[3]_i_1__1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.997 r  fft_even/fft_even/fft_even/even_in_imag[3]_i_1__1/O
                         net (fo=1, unplaced)         0.000     0.997    fft_even/fft_even/fft_even/even_in_imag[3]_i_1__1_n_0
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDCE                                         r  fft_even/fft_even/fft_even/even_in_imag_reg[3]/C
                         clock pessimism             -0.209     0.784    
                         FDCE (Hold_fdce_C_D)         0.091     0.875    fft_even/fft_even/fft_even/even_in_imag_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         4.000       2.408                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                E_imag_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                E_imag_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                E_imag_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                E_imag_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                E_imag_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                E_imag_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                E_imag_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                E_imag_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                E_imag_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                E_imag_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_imag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  out_imag_reg[0]/Q
                         net (fo=1, unplaced)         0.646     3.217    out_imag_OBUF[0]
                                                                      r  out_imag_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  out_imag_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.714    out_imag[0]
                                                                      r  out_imag[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  out_imag_reg[10]/Q
                         net (fo=1, unplaced)         0.646     3.217    out_imag_OBUF[10]
                                                                      r  out_imag_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  out_imag_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.714    out_imag[10]
                                                                      r  out_imag[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  out_imag_reg[11]/Q
                         net (fo=1, unplaced)         0.646     3.217    out_imag_OBUF[11]
                                                                      r  out_imag_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  out_imag_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.714    out_imag[11]
                                                                      r  out_imag[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  out_imag_reg[12]/Q
                         net (fo=1, unplaced)         0.646     3.217    out_imag_OBUF[12]
                                                                      r  out_imag_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  out_imag_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.714    out_imag[12]
                                                                      r  out_imag[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  out_imag_reg[13]/Q
                         net (fo=1, unplaced)         0.646     3.217    out_imag_OBUF[13]
                                                                      r  out_imag_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  out_imag_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.714    out_imag[13]
                                                                      r  out_imag[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  out_imag_reg[14]/Q
                         net (fo=1, unplaced)         0.646     3.217    out_imag_OBUF[14]
                                                                      r  out_imag_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  out_imag_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.714    out_imag[14]
                                                                      r  out_imag[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  out_imag_reg[15]/Q
                         net (fo=1, unplaced)         0.646     3.217    out_imag_OBUF[15]
                                                                      r  out_imag_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  out_imag_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.714    out_imag[15]
                                                                      r  out_imag[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  out_imag_reg[1]/Q
                         net (fo=1, unplaced)         0.646     3.217    out_imag_OBUF[1]
                                                                      r  out_imag_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  out_imag_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.714    out_imag[1]
                                                                      r  out_imag[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  out_imag_reg[2]/Q
                         net (fo=1, unplaced)         0.646     3.217    out_imag_OBUF[2]
                                                                      r  out_imag_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  out_imag_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.714    out_imag[2]
                                                                      r  out_imag[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.584     2.193    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.572 r  out_imag_reg[3]/Q
                         net (fo=1, unplaced)         0.646     3.217    out_imag_OBUF[3]
                                                                      r  out_imag_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  out_imag_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.714    out_imag[3]
                                                                      r  out_imag[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_imag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  out_imag_reg[0]/Q
                         net (fo=1, unplaced)         0.320     1.100    out_imag_OBUF[0]
                                                                      r  out_imag_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  out_imag_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.284    out_imag[0]
                                                                      r  out_imag[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  out_imag_reg[10]/Q
                         net (fo=1, unplaced)         0.320     1.100    out_imag_OBUF[10]
                                                                      r  out_imag_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  out_imag_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.284    out_imag[10]
                                                                      r  out_imag[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  out_imag_reg[11]/Q
                         net (fo=1, unplaced)         0.320     1.100    out_imag_OBUF[11]
                                                                      r  out_imag_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  out_imag_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.284    out_imag[11]
                                                                      r  out_imag[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  out_imag_reg[12]/Q
                         net (fo=1, unplaced)         0.320     1.100    out_imag_OBUF[12]
                                                                      r  out_imag_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  out_imag_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.284    out_imag[12]
                                                                      r  out_imag[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  out_imag_reg[13]/Q
                         net (fo=1, unplaced)         0.320     1.100    out_imag_OBUF[13]
                                                                      r  out_imag_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  out_imag_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.284    out_imag[13]
                                                                      r  out_imag[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  out_imag_reg[14]/Q
                         net (fo=1, unplaced)         0.320     1.100    out_imag_OBUF[14]
                                                                      r  out_imag_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  out_imag_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.284    out_imag[14]
                                                                      r  out_imag[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  out_imag_reg[15]/Q
                         net (fo=1, unplaced)         0.320     1.100    out_imag_OBUF[15]
                                                                      r  out_imag_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  out_imag_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.284    out_imag[15]
                                                                      r  out_imag[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  out_imag_reg[1]/Q
                         net (fo=1, unplaced)         0.320     1.100    out_imag_OBUF[1]
                                                                      r  out_imag_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  out_imag_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.284    out_imag[1]
                                                                      r  out_imag[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  out_imag_reg[2]/Q
                         net (fo=1, unplaced)         0.320     1.100    out_imag_OBUF[2]
                                                                      r  out_imag_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  out_imag_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.284    out_imag[2]
                                                                      r  out_imag[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_imag_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_imag[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.114     0.639    clk_IBUF_BUFG
                         FDCE                                         r  out_imag_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.780 r  out_imag_reg[3]/Q
                         net (fo=1, unplaced)         0.320     1.100    out_imag_OBUF[3]
                                                                      r  out_imag_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  out_imag_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.284    out_imag[3]
                                                                      r  out_imag[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         31325 Endpoints
Min Delay         31325 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            x_imag_reg[63][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.092ns (42.901%)  route 1.454ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
                                                                      r  in_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  in_valid_IBUF_inst/O
                         net (fo=66, unplaced)        0.646     1.528    in_valid_IBUF
                                                                      r  e_count[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  e_count[4]_i_4/O
                         net (fo=4, unplaced)         0.371     2.004    e_count[4]_i_4_n_0
                                                                      r  x_real[63][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     2.109 r  x_real[63][15]_i_1/O
                         net (fo=32, unplaced)        0.437     2.546    x_real[63][15]_i_1_n_0
                         FDCE                                         r  x_imag_reg[63][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     1.881    clk_IBUF_BUFG
                         FDCE                                         r  x_imag_reg[63][0]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            x_imag_reg[63][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.092ns (42.901%)  route 1.454ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
                                                                      r  in_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  in_valid_IBUF_inst/O
                         net (fo=66, unplaced)        0.646     1.528    in_valid_IBUF
                                                                      r  e_count[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  e_count[4]_i_4/O
                         net (fo=4, unplaced)         0.371     2.004    e_count[4]_i_4_n_0
                                                                      r  x_real[63][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     2.109 r  x_real[63][15]_i_1/O
                         net (fo=32, unplaced)        0.437     2.546    x_real[63][15]_i_1_n_0
                         FDCE                                         r  x_imag_reg[63][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     1.881    clk_IBUF_BUFG
                         FDCE                                         r  x_imag_reg[63][10]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            x_imag_reg[63][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.092ns (42.901%)  route 1.454ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
                                                                      r  in_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  in_valid_IBUF_inst/O
                         net (fo=66, unplaced)        0.646     1.528    in_valid_IBUF
                                                                      r  e_count[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  e_count[4]_i_4/O
                         net (fo=4, unplaced)         0.371     2.004    e_count[4]_i_4_n_0
                                                                      r  x_real[63][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     2.109 r  x_real[63][15]_i_1/O
                         net (fo=32, unplaced)        0.437     2.546    x_real[63][15]_i_1_n_0
                         FDCE                                         r  x_imag_reg[63][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     1.881    clk_IBUF_BUFG
                         FDCE                                         r  x_imag_reg[63][11]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            x_imag_reg[63][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.092ns (42.901%)  route 1.454ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
                                                                      r  in_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  in_valid_IBUF_inst/O
                         net (fo=66, unplaced)        0.646     1.528    in_valid_IBUF
                                                                      r  e_count[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  e_count[4]_i_4/O
                         net (fo=4, unplaced)         0.371     2.004    e_count[4]_i_4_n_0
                                                                      r  x_real[63][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     2.109 r  x_real[63][15]_i_1/O
                         net (fo=32, unplaced)        0.437     2.546    x_real[63][15]_i_1_n_0
                         FDCE                                         r  x_imag_reg[63][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     1.881    clk_IBUF_BUFG
                         FDCE                                         r  x_imag_reg[63][12]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            x_imag_reg[63][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.092ns (42.901%)  route 1.454ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
                                                                      r  in_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  in_valid_IBUF_inst/O
                         net (fo=66, unplaced)        0.646     1.528    in_valid_IBUF
                                                                      r  e_count[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  e_count[4]_i_4/O
                         net (fo=4, unplaced)         0.371     2.004    e_count[4]_i_4_n_0
                                                                      r  x_real[63][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     2.109 r  x_real[63][15]_i_1/O
                         net (fo=32, unplaced)        0.437     2.546    x_real[63][15]_i_1_n_0
                         FDCE                                         r  x_imag_reg[63][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     1.881    clk_IBUF_BUFG
                         FDCE                                         r  x_imag_reg[63][13]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            x_imag_reg[63][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.092ns (42.901%)  route 1.454ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
                                                                      r  in_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  in_valid_IBUF_inst/O
                         net (fo=66, unplaced)        0.646     1.528    in_valid_IBUF
                                                                      r  e_count[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  e_count[4]_i_4/O
                         net (fo=4, unplaced)         0.371     2.004    e_count[4]_i_4_n_0
                                                                      r  x_real[63][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     2.109 r  x_real[63][15]_i_1/O
                         net (fo=32, unplaced)        0.437     2.546    x_real[63][15]_i_1_n_0
                         FDCE                                         r  x_imag_reg[63][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     1.881    clk_IBUF_BUFG
                         FDCE                                         r  x_imag_reg[63][14]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            x_imag_reg[63][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.092ns (42.901%)  route 1.454ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
                                                                      r  in_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  in_valid_IBUF_inst/O
                         net (fo=66, unplaced)        0.646     1.528    in_valid_IBUF
                                                                      r  e_count[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  e_count[4]_i_4/O
                         net (fo=4, unplaced)         0.371     2.004    e_count[4]_i_4_n_0
                                                                      r  x_real[63][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     2.109 r  x_real[63][15]_i_1/O
                         net (fo=32, unplaced)        0.437     2.546    x_real[63][15]_i_1_n_0
                         FDCE                                         r  x_imag_reg[63][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     1.881    clk_IBUF_BUFG
                         FDCE                                         r  x_imag_reg[63][15]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            x_imag_reg[63][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.092ns (42.901%)  route 1.454ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
                                                                      r  in_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  in_valid_IBUF_inst/O
                         net (fo=66, unplaced)        0.646     1.528    in_valid_IBUF
                                                                      r  e_count[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  e_count[4]_i_4/O
                         net (fo=4, unplaced)         0.371     2.004    e_count[4]_i_4_n_0
                                                                      r  x_real[63][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     2.109 r  x_real[63][15]_i_1/O
                         net (fo=32, unplaced)        0.437     2.546    x_real[63][15]_i_1_n_0
                         FDCE                                         r  x_imag_reg[63][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     1.881    clk_IBUF_BUFG
                         FDCE                                         r  x_imag_reg[63][1]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            x_imag_reg[63][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.092ns (42.901%)  route 1.454ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
                                                                      r  in_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  in_valid_IBUF_inst/O
                         net (fo=66, unplaced)        0.646     1.528    in_valid_IBUF
                                                                      r  e_count[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  e_count[4]_i_4/O
                         net (fo=4, unplaced)         0.371     2.004    e_count[4]_i_4_n_0
                                                                      r  x_real[63][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     2.109 r  x_real[63][15]_i_1/O
                         net (fo=32, unplaced)        0.437     2.546    x_real[63][15]_i_1_n_0
                         FDCE                                         r  x_imag_reg[63][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     1.881    clk_IBUF_BUFG
                         FDCE                                         r  x_imag_reg[63][2]/C

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            x_imag_reg[63][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 1.092ns (42.901%)  route 1.454ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
                                                                      r  in_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  in_valid_IBUF_inst/O
                         net (fo=66, unplaced)        0.646     1.528    in_valid_IBUF
                                                                      r  e_count[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  e_count[4]_i_4/O
                         net (fo=4, unplaced)         0.371     2.004    e_count[4]_i_4_n_0
                                                                      r  x_real[63][15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     2.109 r  x_real[63][15]_i_1/O
                         net (fo=32, unplaced)        0.437     2.546    x_real[63][15]_i_1_n_0
                         FDCE                                         r  x_imag_reg[63][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.439     1.881    clk_IBUF_BUFG
                         FDCE                                         r  x_imag_reg[63][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fft_even/fft_even/fft_even/fft_even/even_in_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rstn_IBUF_inst/O
                         net (fo=184, unplaced)       0.320     0.499    fft_even/fft_even/fft_even/fft_even/rstn_IBUF
                         FDRE                                         r  fft_even/fft_even/fft_even/fft_even/even_in_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDRE                                         r  fft_even/fft_even/fft_even/fft_even/even_in_valid_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fft_even/fft_even/fft_even/fft_odd/even_in_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rstn_IBUF_inst/O
                         net (fo=184, unplaced)       0.320     0.499    fft_even/fft_even/fft_even/fft_odd/rstn_IBUF
                         FDRE                                         r  fft_even/fft_even/fft_even/fft_odd/even_in_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_even/fft_odd/clk_IBUF_BUFG
                         FDRE                                         r  fft_even/fft_even/fft_even/fft_odd/even_in_valid_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fft_even/fft_even/fft_odd/fft_even/even_in_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rstn_IBUF_inst/O
                         net (fo=184, unplaced)       0.320     0.499    fft_even/fft_even/fft_odd/fft_even/rstn_IBUF
                         FDRE                                         r  fft_even/fft_even/fft_odd/fft_even/even_in_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_odd/fft_even/clk_IBUF_BUFG
                         FDRE                                         r  fft_even/fft_even/fft_odd/fft_even/even_in_valid_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fft_even/fft_even/fft_odd/fft_odd/even_in_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rstn_IBUF_inst/O
                         net (fo=184, unplaced)       0.320     0.499    fft_even/fft_even/fft_odd/fft_odd/rstn_IBUF
                         FDRE                                         r  fft_even/fft_even/fft_odd/fft_odd/even_in_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_even/fft_odd/fft_odd/clk_IBUF_BUFG
                         FDRE                                         r  fft_even/fft_even/fft_odd/fft_odd/even_in_valid_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fft_even/fft_odd/fft_even/fft_even/even_in_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rstn_IBUF_inst/O
                         net (fo=184, unplaced)       0.320     0.499    fft_even/fft_odd/fft_even/fft_even/rstn_IBUF
                         FDRE                                         r  fft_even/fft_odd/fft_even/fft_even/even_in_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_odd/fft_even/fft_even/clk_IBUF_BUFG
                         FDRE                                         r  fft_even/fft_odd/fft_even/fft_even/even_in_valid_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fft_even/fft_odd/fft_even/fft_odd/even_in_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rstn_IBUF_inst/O
                         net (fo=184, unplaced)       0.320     0.499    fft_even/fft_odd/fft_even/fft_odd/rstn_IBUF
                         FDRE                                         r  fft_even/fft_odd/fft_even/fft_odd/even_in_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_odd/fft_even/fft_odd/clk_IBUF_BUFG
                         FDRE                                         r  fft_even/fft_odd/fft_even/fft_odd/even_in_valid_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fft_even/fft_odd/fft_odd/fft_even/even_in_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rstn_IBUF_inst/O
                         net (fo=184, unplaced)       0.320     0.499    fft_even/fft_odd/fft_odd/fft_even/rstn_IBUF
                         FDRE                                         r  fft_even/fft_odd/fft_odd/fft_even/even_in_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_odd/fft_odd/fft_even/clk_IBUF_BUFG
                         FDRE                                         r  fft_even/fft_odd/fft_odd/fft_even/even_in_valid_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fft_even/fft_odd/fft_odd/fft_odd/even_in_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rstn_IBUF_inst/O
                         net (fo=184, unplaced)       0.320     0.499    fft_even/fft_odd/fft_odd/fft_odd/rstn_IBUF
                         FDRE                                         r  fft_even/fft_odd/fft_odd/fft_odd/even_in_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_even/fft_odd/fft_odd/fft_odd/clk_IBUF_BUFG
                         FDRE                                         r  fft_even/fft_odd/fft_odd/fft_odd/even_in_valid_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fft_odd/fft_even/fft_even/fft_even/even_in_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rstn_IBUF_inst/O
                         net (fo=184, unplaced)       0.320     0.499    fft_odd/fft_even/fft_even/fft_even/rstn_IBUF
                         FDRE                                         r  fft_odd/fft_even/fft_even/fft_even/even_in_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_odd/fft_even/fft_even/fft_even/clk_IBUF_BUFG
                         FDRE                                         r  fft_odd/fft_even/fft_even/fft_even/even_in_valid_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fft_odd/fft_even/fft_even/fft_odd/even_in_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  rstn_IBUF_inst/O
                         net (fo=184, unplaced)       0.320     0.499    fft_odd/fft_even/fft_even/fft_odd/rstn_IBUF
                         FDRE                                         r  fft_odd/fft_even/fft_even/fft_odd/even_in_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=27192, unplaced)     0.259     0.993    fft_odd/fft_even/fft_even/fft_odd/clk_IBUF_BUFG
                         FDRE                                         r  fft_odd/fft_even/fft_even/fft_odd/even_in_valid_reg/C





