
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c808  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000c808  2000c808  00014808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000534  2000c810  2000c810  00014810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000024c  2000cd44  2000cd44  00014d44  2**2
                  ALLOC
  4 .stack        00003000  2000cf90  2000cf90  00014d44  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  00014d44  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000009a0  00000000  00000000  0001504a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000019e4  00000000  00000000  000159ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000e067  00000000  00000000  000173ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001c5e  00000000  00000000  00025435  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000059db  00000000  00000000  00027093  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002bf4  00000000  00000000  0002ca70  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004d01  00000000  00000000  0002f664  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003d95  00000000  00000000  00034365  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000761eb  00000000  00000000  000380fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000ae2e5  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000920  00000000  00000000  000ae30a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20002b29 	.word	0x20002b29
2000006c:	20002b55 	.word	0x20002b55
20000070:	200036a5 	.word	0x200036a5
20000074:	200036d1 	.word	0x200036d1
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	200022dd 	.word	0x200022dd
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20003ab5 	.word	0x20003ab5
2000021c:	20003add 	.word	0x20003add
20000220:	20003b05 	.word	0x20003b05
20000224:	20003b2d 	.word	0x20003b2d
20000228:	20003b55 	.word	0x20003b55
2000022c:	20003b7d 	.word	0x20003b7d
20000230:	20003ba5 	.word	0x20003ba5
20000234:	20003bcd 	.word	0x20003bcd
20000238:	20003bf5 	.word	0x20003bf5
2000023c:	20003c1d 	.word	0x20003c1d
20000240:	20003c45 	.word	0x20003c45
20000244:	20003c6d 	.word	0x20003c6d
20000248:	20003c95 	.word	0x20003c95
2000024c:	20003cbd 	.word	0x20003cbd
20000250:	20003ce5 	.word	0x20003ce5
20000254:	20003d0d 	.word	0x20003d0d
20000258:	20003d35 	.word	0x20003d35
2000025c:	20003d5d 	.word	0x20003d5d
20000260:	20003d85 	.word	0x20003d85
20000264:	20003dad 	.word	0x20003dad
20000268:	20003dd5 	.word	0x20003dd5
2000026c:	20003dfd 	.word	0x20003dfd
20000270:	20003e25 	.word	0x20003e25
20000274:	20003e4d 	.word	0x20003e4d
20000278:	20003e75 	.word	0x20003e75
2000027c:	20003e9d 	.word	0x20003e9d
20000280:	20003ec5 	.word	0x20003ec5
20000284:	20003eed 	.word	0x20003eed
20000288:	20003f15 	.word	0x20003f15
2000028c:	20003f3d 	.word	0x20003f3d
20000290:	20003f65 	.word	0x20003f65
20000294:	20003f8d 	.word	0x20003f8d

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20003821 	.word	0x20003821
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000c810 	.word	0x2000c810
20000450:	2000c810 	.word	0x2000c810
20000454:	2000c810 	.word	0x2000c810
20000458:	2000cd44 	.word	0x2000cd44
2000045c:	00000000 	.word	0x00000000
20000460:	2000cd44 	.word	0x2000cd44
20000464:	2000cf90 	.word	0x2000cf90
20000468:	20004d25 	.word	0x20004d25
2000046c:	20001041 	.word	0x20001041

20000470 <__do_global_dtors_aux>:
20000470:	f64c 5344 	movw	r3, #52548	; 0xcd44
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f64c 0010 	movw	r0, #51216	; 0xc810
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <update_last_screen_state>:
    disp_update((void*)&g_disp_update_argument);
    start_hardware_timer();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
200004a0:	f64c 535c 	movw	r3, #52572	; 0xcd5c
200004a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004a8:	f64c 5250 	movw	r2, #52560	; 0xcd50
200004ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
200004b0:	e892 0003 	ldmia.w	r2, {r0, r1}
200004b4:	e883 0003 	stmia.w	r3, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
200004b8:	f64c 5264 	movw	r2, #52580	; 0xcd64
200004bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200004c0:	601a      	str	r2, [r3, #0]
    lasttrg=trg;
200004c2:	f64c 5368 	movw	r3, #52584	; 0xcd68
200004c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004ca:	681b      	ldr	r3, [r3, #0]
200004cc:	f822 3b02 	strh.w	r3, [r2], #2
200004d0:	ea4f 4313 	mov.w	r3, r3, lsr #16
200004d4:	7013      	strb	r3, [r2, #0]
}
200004d6:	4770      	bx	lr

200004d8 <lcd_init>:

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
200004d8:	b510      	push	{r4, lr}
    disp_init();
200004da:	f001 fc67 	bl	20001dac <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
200004de:	f24e 1000 	movw	r0, #57600	; 0xe100
200004e2:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
200004e6:	f001 fced 	bl	20001ec4 <set_clk>
    lcd_state.target_mode = MANUAL_MODE;
200004ea:	f64c 5450 	movw	r4, #52560	; 0xcd50
200004ee:	f2c2 0400 	movt	r4, #8192	; 0x2000
200004f2:	f04f 0300 	mov.w	r3, #0
200004f6:	71a3      	strb	r3, [r4, #6]
    lcd_state.distance = (uint8_t)get_distance();
200004f8:	f001 f8d6 	bl	200016a8 <get_distance>
200004fc:	f004 fbf2 	bl	20004ce4 <__aeabi_f2uiz>
20000500:	7120      	strb	r0, [r4, #4]
    lcd_state.target_pos = &trg;
20000502:	f64c 5268 	movw	r2, #52584	; 0xcd68
20000506:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000050a:	6022      	str	r2, [r4, #0]
    g_disp_update_argument.lcd_state = &lcd_state;
2000050c:	f64c 6020 	movw	r0, #52768	; 0xce20
20000510:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000514:	6004      	str	r4, [r0, #0]
    lcd_last_state.target_pos = &trg;
20000516:	f64c 535c 	movw	r3, #52572	; 0xcd5c
2000051a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000051e:	601a      	str	r2, [r3, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
20000520:	6043      	str	r3, [r0, #4]
    disp_update((void*)&g_disp_update_argument);
20000522:	f001 fa1b 	bl	2000195c <disp_update>
    start_hardware_timer();
20000526:	f001 fc97 	bl	20001e58 <start_hardware_timer>
}
2000052a:	bd10      	pop	{r4, pc}

2000052c <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
2000052c:	b510      	push	{r4, lr}
    // Digital Pitch control
    if (n64_pressed(Down)) {
2000052e:	7803      	ldrb	r3, [r0, #0]
20000530:	f013 0420 	ands.w	r4, r3, #32
20000534:	d00c      	beq.n	20000550 <do_servos_manual+0x24>
20000536:	780a      	ldrb	r2, [r1, #0]
20000538:	f002 0220 	and.w	r2, r2, #32
2000053c:	b2d2      	uxtb	r2, r2
2000053e:	b93a      	cbnz	r2, 20000550 <do_servos_manual+0x24>
        servo_do(Y_SET_FORWARD);
20000540:	f240 1248 	movw	r2, #328	; 0x148
20000544:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000548:	f04f 0400 	mov.w	r4, #0
2000054c:	6014      	str	r4, [r2, #0]
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
    // Digital Pitch control
    if (n64_pressed(Down)) {
2000054e:	e022      	b.n	20000596 <do_servos_manual+0x6a>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000550:	f003 0210 	and.w	r2, r3, #16
20000554:	b2d2      	uxtb	r2, r2
20000556:	b162      	cbz	r2, 20000572 <do_servos_manual+0x46>
20000558:	780a      	ldrb	r2, [r1, #0]
2000055a:	f002 0210 	and.w	r2, r2, #16
2000055e:	b2d2      	uxtb	r2, r2
20000560:	b962      	cbnz	r2, 2000057c <do_servos_manual+0x50>
        servo_do(Y_SET_REVERSE);
20000562:	f240 124c 	movw	r2, #332	; 0x14c
20000566:	f2c4 0205 	movt	r2, #16389	; 0x4005
2000056a:	f04f 0400 	mov.w	r4, #0
2000056e:	6014      	str	r4, [r2, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000570:	e011      	b.n	20000596 <do_servos_manual+0x6a>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
20000572:	780a      	ldrb	r2, [r1, #0]
20000574:	f002 0210 	and.w	r2, r2, #16
20000578:	b2d2      	uxtb	r2, r2
2000057a:	b92a      	cbnz	r2, 20000588 <do_servos_manual+0x5c>
2000057c:	b95c      	cbnz	r4, 20000596 <do_servos_manual+0x6a>
2000057e:	780a      	ldrb	r2, [r1, #0]
20000580:	f002 0220 	and.w	r2, r2, #32
20000584:	b2d2      	uxtb	r2, r2
20000586:	b132      	cbz	r2, 20000596 <do_servos_manual+0x6a>
        servo_do(Y_SET_NEUTRAL);
20000588:	f240 1244 	movw	r2, #324	; 0x144
2000058c:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000590:	f04f 0400 	mov.w	r4, #0
20000594:	6014      	str	r4, [r2, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000596:	f013 0240 	ands.w	r2, r3, #64	; 0x40
2000059a:	d00c      	beq.n	200005b6 <do_servos_manual+0x8a>
2000059c:	780c      	ldrb	r4, [r1, #0]
2000059e:	f004 0440 	and.w	r4, r4, #64	; 0x40
200005a2:	b2e4      	uxtb	r4, r4
200005a4:	b93c      	cbnz	r4, 200005b6 <do_servos_manual+0x8a>
        servo_do(X_SET_FORWARD);
200005a6:	f240 1308 	movw	r3, #264	; 0x108
200005aa:	f2c4 0305 	movt	r3, #16389	; 0x4005
200005ae:	f04f 0200 	mov.w	r2, #0
200005b2:	601a      	str	r2, [r3, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200005b4:	e022      	b.n	200005fc <do_servos_manual+0xd0>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200005b6:	f013 0380 	ands.w	r3, r3, #128	; 0x80
200005ba:	d00c      	beq.n	200005d6 <do_servos_manual+0xaa>
200005bc:	780c      	ldrb	r4, [r1, #0]
200005be:	f004 0480 	and.w	r4, r4, #128	; 0x80
200005c2:	b2e4      	uxtb	r4, r4
200005c4:	b93c      	cbnz	r4, 200005d6 <do_servos_manual+0xaa>
        servo_do(X_SET_REVERSE);
200005c6:	f240 130c 	movw	r3, #268	; 0x10c
200005ca:	f2c4 0305 	movt	r3, #16389	; 0x4005
200005ce:	f04f 0200 	mov.w	r2, #0
200005d2:	601a      	str	r2, [r3, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200005d4:	e012      	b.n	200005fc <do_servos_manual+0xd0>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
200005d6:	b922      	cbnz	r2, 200005e2 <do_servos_manual+0xb6>
200005d8:	780a      	ldrb	r2, [r1, #0]
200005da:	f002 0240 	and.w	r2, r2, #64	; 0x40
200005de:	b2d2      	uxtb	r2, r2
200005e0:	b92a      	cbnz	r2, 200005ee <do_servos_manual+0xc2>
200005e2:	b95b      	cbnz	r3, 200005fc <do_servos_manual+0xd0>
200005e4:	780b      	ldrb	r3, [r1, #0]
200005e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
200005ea:	b2db      	uxtb	r3, r3
200005ec:	b133      	cbz	r3, 200005fc <do_servos_manual+0xd0>
        servo_do(X_SET_NEUTRAL);
200005ee:	f240 1304 	movw	r3, #260	; 0x104
200005f2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200005f6:	f04f 0200 	mov.w	r2, #0
200005fa:	601a      	str	r2, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200005fc:	f990 2002 	ldrsb.w	r2, [r0, #2]
20000600:	f991 3002 	ldrsb.w	r3, [r1, #2]
20000604:	429a      	cmp	r2, r3
20000606:	d105      	bne.n	20000614 <do_servos_manual+0xe8>
    	state->Y_axis != last_state->Y_axis ) {
20000608:	f990 2003 	ldrsb.w	r2, [r0, #3]
2000060c:	f991 3003 	ldrsb.w	r3, [r1, #3]
20000610:	429a      	cmp	r2, r3
20000612:	d00c      	beq.n	2000062e <do_servos_manual+0x102>

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
20000614:	f64c 5448 	movw	r4, #52552	; 0xcd48
20000618:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000061c:	4621      	mov	r1, r4
2000061e:	f001 f889 	bl	20001734 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
20000622:	6820      	ldr	r0, [r4, #0]
20000624:	f001 f894 	bl	20001750 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
20000628:	6860      	ldr	r0, [r4, #4]
2000062a:	f001 f8a3 	bl	20001774 <set_y_servo_analog_pw>
2000062e:	bd10      	pop	{r4, pc}

20000630 <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
20000630:	b508      	push	{r3, lr}
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000632:	f64a 3098 	movw	r0, #43928	; 0xab98
20000636:	f2c0 0002 	movt	r0, #2
2000063a:	f001 f89b 	bl	20001774 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
2000063e:	f240 1254 	movw	r2, #340	; 0x154
20000642:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000646:	6813      	ldr	r3, [r2, #0]
20000648:	2b00      	cmp	r3, #0
2000064a:	d1fc      	bne.n	20000646 <_reload_motion+0x16>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
2000064c:	f64e 0048 	movw	r0, #59464	; 0xe848
20000650:	f2c0 0001 	movt	r0, #1
20000654:	f001 f88e 	bl	20001774 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
20000658:	f04f 00fa 	mov.w	r0, #250	; 0xfa
2000065c:	f001 fd40 	bl	200020e0 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
20000660:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000664:	f2c0 0002 	movt	r0, #2
20000668:	f001 f884 	bl	20001774 <set_y_servo_analog_pw>
}
2000066c:	bd08      	pop	{r3, pc}
2000066e:	bf00      	nop

20000670 <lights_set>:
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);

}

void lights_set(uint8_t pattern) {
20000670:	b570      	push	{r4, r5, r6, lr}
20000672:	4604      	mov	r4, r0

	printf("Lights set: 0x%x\r\n", pattern);
20000674:	f64b 70c4 	movw	r0, #49092	; 0xbfc4
20000678:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000067c:	4621      	mov	r1, r4
2000067e:	f004 ff91 	bl	200055a4 <printf>
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
20000682:	f3c4 0540 	ubfx	r5, r4, #1, #1
20000686:	f3c4 0680 	ubfx	r6, r4, #2, #1
2000068a:	f004 0401 	and.w	r4, r4, #1
2000068e:	f64b 70d8 	movw	r0, #49112	; 0xbfd8
20000692:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000696:	4621      	mov	r1, r4
20000698:	462a      	mov	r2, r5
2000069a:	4633      	mov	r3, r6
2000069c:	f004 ff82 	bl	200055a4 <printf>
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
200006a0:	f04f 0004 	mov.w	r0, #4
200006a4:	4621      	mov	r1, r4
200006a6:	f003 f89b 	bl	200037e0 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
200006aa:	f04f 0005 	mov.w	r0, #5
200006ae:	4629      	mov	r1, r5
200006b0:	f003 f896 	bl	200037e0 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
200006b4:	f04f 0006 	mov.w	r0, #6
200006b8:	4631      	mov	r1, r6
200006ba:	f003 f891 	bl	200037e0 <MSS_GPIO_set_output>
}
200006be:	bd70      	pop	{r4, r5, r6, pc}

200006c0 <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
200006c0:	b538      	push	{r3, r4, r5, lr}

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {
200006c2:	7803      	ldrb	r3, [r0, #0]
200006c4:	f003 0302 	and.w	r3, r3, #2
200006c8:	b2db      	uxtb	r3, r3
200006ca:	2b00      	cmp	r3, #0
200006cc:	f000 8083 	beq.w	200007d6 <do_manual_reload+0x116>
200006d0:	780b      	ldrb	r3, [r1, #0]
200006d2:	f003 0302 	and.w	r3, r3, #2
200006d6:	b2db      	uxtb	r3, r3
200006d8:	2b00      	cmp	r3, #0
200006da:	d17c      	bne.n	200007d6 <do_manual_reload+0x116>
200006dc:	f64c 5358 	movw	r3, #52568	; 0xcd58
200006e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e4:	781b      	ldrb	r3, [r3, #0]
200006e6:	2b00      	cmp	r3, #0
200006e8:	d175      	bne.n	200007d6 <do_manual_reload+0x116>

		if (in_reload_position) {
200006ea:	f64c 536d 	movw	r3, #52589	; 0xcd6d
200006ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006f2:	781b      	ldrb	r3, [r3, #0]
200006f4:	b36b      	cbz	r3, 20000752 <do_manual_reload+0x92>
			lcd_state.chamber_status = CHAMBER_LOADED;
200006f6:	f64c 5350 	movw	r3, #52560	; 0xcd50
200006fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006fe:	f04f 0201 	mov.w	r2, #1
20000702:	715a      	strb	r2, [r3, #5]
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000704:	f64e 0448 	movw	r4, #59464	; 0xe848
20000708:	f2c0 0401 	movt	r4, #1
2000070c:	4620      	mov	r0, r4
2000070e:	f001 f831 	bl	20001774 <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
20000712:	4620      	mov	r0, r4
20000714:	f001 f81c 	bl	20001750 <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
20000718:	f04f 00fa 	mov.w	r0, #250	; 0xfa
2000071c:	f001 fce0 	bl	200020e0 <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
20000720:	f240 1344 	movw	r3, #324	; 0x144
20000724:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000728:	f04f 0400 	mov.w	r4, #0
2000072c:	601c      	str	r4, [r3, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
2000072e:	f04f 006e 	mov.w	r0, #110	; 0x6e
20000732:	f001 fcd5 	bl	200020e0 <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
20000736:	f240 1304 	movw	r3, #260	; 0x104
2000073a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000073e:	601c      	str	r4, [r3, #0]
			in_reload_position = 0;
20000740:	f64c 536d 	movw	r3, #52589	; 0xcd6d
20000744:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000748:	701c      	strb	r4, [r3, #0]
			lights_set(LIGHTS_IDLE);
2000074a:	4620      	mov	r0, r4
2000074c:	f7ff ff90 	bl	20000670 <lights_set>
20000750:	bd38      	pop	{r3, r4, r5, pc}
		}
		else {
			in_reload_position = 1;
20000752:	f64c 536d 	movw	r3, #52589	; 0xcd6d
20000756:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000075a:	f04f 0201 	mov.w	r2, #1
2000075e:	701a      	strb	r2, [r3, #0]
			lights_set(LIGHTS_RELOADING);
20000760:	f04f 0004 	mov.w	r0, #4
20000764:	f7ff ff84 	bl	20000670 <lights_set>
			// go to down left limit
			set_x_servo_analog_pw(185000);
20000768:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
2000076c:	f2c0 0002 	movt	r0, #2
20000770:	f000 ffee 	bl	20001750 <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000774:	f64a 3098 	movw	r0, #43928	; 0xab98
20000778:	f2c0 0002 	movt	r0, #2
2000077c:	f000 fffa 	bl	20001774 <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
20000780:	f240 1254 	movw	r2, #340	; 0x154
20000784:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000788:	f240 1110 	movw	r1, #272	; 0x110
2000078c:	f2c4 0105 	movt	r1, #16389	; 0x4005
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
20000790:	f240 1444 	movw	r4, #324	; 0x144
20000794:	f2c4 0405 	movt	r4, #16389	; 0x4005
20000798:	f04f 0000 	mov.w	r0, #0
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
2000079c:	f240 1504 	movw	r5, #260	; 0x104
200007a0:	f2c4 0505 	movt	r5, #16389	; 0x4005
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
200007a4:	e005      	b.n	200007b2 <do_manual_reload+0xf2>
				if (!servo_r(READ_LOWER_STOP)) {
200007a6:	6813      	ldr	r3, [r2, #0]
200007a8:	b903      	cbnz	r3, 200007ac <do_manual_reload+0xec>
					servo_do(Y_SET_NEUTRAL);
200007aa:	6020      	str	r0, [r4, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
200007ac:	680b      	ldr	r3, [r1, #0]
200007ae:	b903      	cbnz	r3, 200007b2 <do_manual_reload+0xf2>
					servo_do(X_SET_NEUTRAL);
200007b0:	6028      	str	r0, [r5, #0]
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
200007b2:	6813      	ldr	r3, [r2, #0]
200007b4:	2b00      	cmp	r3, #0
200007b6:	d1f6      	bne.n	200007a6 <do_manual_reload+0xe6>
200007b8:	680b      	ldr	r3, [r1, #0]
200007ba:	2b00      	cmp	r3, #0
200007bc:	d1f3      	bne.n	200007a6 <do_manual_reload+0xe6>
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
200007be:	f240 1304 	movw	r3, #260	; 0x104
200007c2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007c6:	f04f 0200 	mov.w	r2, #0
200007ca:	601a      	str	r2, [r3, #0]
			servo_do(Y_SET_NEUTRAL);
200007cc:	f240 1344 	movw	r3, #324	; 0x144
200007d0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007d4:	601a      	str	r2, [r3, #0]
200007d6:	bd38      	pop	{r3, r4, r5, pc}

200007d8 <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
200007d8:	b538      	push	{r3, r4, r5, lr}
200007da:	4604      	mov	r4, r0
200007dc:	460d      	mov	r5, r1
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200007de:	f64c 5358 	movw	r3, #52568	; 0xcd58
200007e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e6:	781b      	ldrb	r3, [r3, #0]
200007e8:	b9cb      	cbnz	r3, 2000081e <do_ready_live_fire+0x46>
200007ea:	7803      	ldrb	r3, [r0, #0]
200007ec:	f003 0308 	and.w	r3, r3, #8
200007f0:	b2db      	uxtb	r3, r3
200007f2:	bb6b      	cbnz	r3, 20000850 <do_ready_live_fire+0x78>
200007f4:	780b      	ldrb	r3, [r1, #0]
200007f6:	f003 0308 	and.w	r3, r3, #8
200007fa:	b2db      	uxtb	r3, r3
200007fc:	b343      	cbz	r3, 20000850 <do_ready_live_fire+0x78>
		g_live_fire_enabled = 1;
200007fe:	f64c 5358 	movw	r3, #52568	; 0xcd58
20000802:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000806:	f04f 0001 	mov.w	r0, #1
2000080a:	7018      	strb	r0, [r3, #0]
		lights_set(LIGHTS_SAFETY_OFF);
2000080c:	f7ff ff30 	bl	20000670 <lights_set>
		printf("DANGER ZONE: Live-fire enabled.\r\n");
20000810:	f64b 70f4 	movw	r0, #49140	; 0xbff4
20000814:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000818:	f004 ff32 	bl	20005680 <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
2000081c:	e018      	b.n	20000850 <do_ready_live_fire+0x78>
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
2000081e:	7803      	ldrb	r3, [r0, #0]
20000820:	f003 0308 	and.w	r3, r3, #8
20000824:	b2db      	uxtb	r3, r3
20000826:	b99b      	cbnz	r3, 20000850 <do_ready_live_fire+0x78>
20000828:	780b      	ldrb	r3, [r1, #0]
2000082a:	f003 0308 	and.w	r3, r3, #8
2000082e:	b2db      	uxtb	r3, r3
20000830:	b173      	cbz	r3, 20000850 <do_ready_live_fire+0x78>
		g_live_fire_enabled = 0;
20000832:	f64c 5358 	movw	r3, #52568	; 0xcd58
20000836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083a:	f04f 0000 	mov.w	r0, #0
2000083e:	7018      	strb	r0, [r3, #0]
		lights_set(LIGHTS_IDLE);
20000840:	f7ff ff16 	bl	20000670 <lights_set>
		printf("Live-fire disabled.\r\n");
20000844:	f24c 0018 	movw	r0, #49176	; 0xc018
20000848:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000084c:	f004 ff18 	bl	20005680 <puts>
	}

	// FOR VIDEO ONLY
	if (n64_pressed(C_Left)) {
20000850:	7863      	ldrb	r3, [r4, #1]
20000852:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000856:	b2db      	uxtb	r3, r3
20000858:	b1cb      	cbz	r3, 2000088e <do_ready_live_fire+0xb6>
2000085a:	786b      	ldrb	r3, [r5, #1]
2000085c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000860:	b2db      	uxtb	r3, r3
20000862:	b9a3      	cbnz	r3, 2000088e <do_ready_live_fire+0xb6>
		if (REPEATED_FIRING_MODE) {
20000864:	f64c 536c 	movw	r3, #52588	; 0xcd6c
20000868:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000086c:	781b      	ldrb	r3, [r3, #0]
2000086e:	b13b      	cbz	r3, 20000880 <do_ready_live_fire+0xa8>
			REPEATED_FIRING_MODE = 0;
20000870:	f64c 536c 	movw	r3, #52588	; 0xcd6c
20000874:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000878:	f04f 0200 	mov.w	r2, #0
2000087c:	701a      	strb	r2, [r3, #0]
2000087e:	bd38      	pop	{r3, r4, r5, pc}
		}
		else {
			REPEATED_FIRING_MODE = 1;
20000880:	f64c 536c 	movw	r3, #52588	; 0xcd6c
20000884:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000888:	f04f 0201 	mov.w	r2, #1
2000088c:	701a      	strb	r2, [r3, #0]
2000088e:	bd38      	pop	{r3, r4, r5, pc}

20000890 <lights_init>:
#define LIGHTS_RELOADING   0x04
#define LIGHTS_b           0x05
#define LIGHTS_c           0x06
#define LIGHTS_d           0x07

void lights_init() {
20000890:	b508      	push	{r3, lr}

    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
20000892:	f04f 0004 	mov.w	r0, #4
20000896:	f04f 0105 	mov.w	r1, #5
2000089a:	f002 ff83 	bl	200037a4 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
2000089e:	f04f 0005 	mov.w	r0, #5
200008a2:	4601      	mov	r1, r0
200008a4:	f002 ff7e 	bl	200037a4 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
200008a8:	f04f 0006 	mov.w	r0, #6
200008ac:	f04f 0105 	mov.w	r1, #5
200008b0:	f002 ff78 	bl	200037a4 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
200008b4:	f04f 0004 	mov.w	r0, #4
200008b8:	f04f 0100 	mov.w	r1, #0
200008bc:	f002 ff90 	bl	200037e0 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
200008c0:	f04f 0005 	mov.w	r0, #5
200008c4:	f04f 0100 	mov.w	r1, #0
200008c8:	f002 ff8a 	bl	200037e0 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
200008cc:	f04f 0006 	mov.w	r0, #6
200008d0:	f04f 0100 	mov.w	r1, #0
200008d4:	f002 ff84 	bl	200037e0 <MSS_GPIO_set_output>

}
200008d8:	bd08      	pop	{r3, pc}
200008da:	bf00      	nop

200008dc <trigger_solenoid_activate>:
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
}

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200008dc:	b510      	push	{r4, lr}
200008de:	4604      	mov	r4, r0

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200008e0:	f04f 0001 	mov.w	r0, #1
200008e4:	4601      	mov	r1, r0
200008e6:	f002 ff7b 	bl	200037e0 <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
200008ea:	4620      	mov	r0, r4
200008ec:	f001 fbf8 	bl	200020e0 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200008f0:	f04f 0001 	mov.w	r0, #1
200008f4:	f04f 0100 	mov.w	r1, #0
200008f8:	f002 ff72 	bl	200037e0 <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
200008fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
20000900:	f001 fbee 	bl	200020e0 <use_me_carefully_ms_delay_timer>
}
20000904:	bd10      	pop	{r4, pc}
20000906:	bf00      	nop

20000908 <_fire_dart>:
}
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
20000908:	b508      	push	{r3, lr}
	if ( ! g_live_fire_enabled) {
2000090a:	f64c 5358 	movw	r3, #52568	; 0xcd58
2000090e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000912:	781b      	ldrb	r3, [r3, #0]
20000914:	b933      	cbnz	r3, 20000924 <_fire_dart+0x1c>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
20000916:	f24c 0030 	movw	r0, #49200	; 0xc030
2000091a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000091e:	f004 feaf 	bl	20005680 <puts>
		return;
20000922:	bd08      	pop	{r3, pc}
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
20000924:	f64c 5350 	movw	r3, #52560	; 0xcd50
20000928:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000092c:	f04f 0200 	mov.w	r2, #0
20000930:	715a      	strb	r2, [r3, #5]
	disp_update((void*)&g_disp_update_argument);
20000932:	f64c 6020 	movw	r0, #52768	; 0xce20
20000936:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000093a:	f001 f80f 	bl	2000195c <disp_update>
	start_hardware_timer();
2000093e:	f001 fa8b 	bl	20001e58 <start_hardware_timer>

	lights_set(LIGHTS_FIRING);
20000942:	f04f 0003 	mov.w	r0, #3
20000946:	f7ff fe93 	bl	20000670 <lights_set>
	trigger_solenoid_activate(TRIGGER_DURATION);
2000094a:	f04f 0064 	mov.w	r0, #100	; 0x64
2000094e:	f7ff ffc5 	bl	200008dc <trigger_solenoid_activate>
    _reload_motion();
20000952:	f7ff fe6d 	bl	20000630 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
20000956:	f64c 536c 	movw	r3, #52588	; 0xcd6c
2000095a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000095e:	781b      	ldrb	r3, [r3, #0]
20000960:	b97b      	cbnz	r3, 20000982 <_fire_dart+0x7a>
    	g_live_fire_enabled = 0;
20000962:	f64c 5358 	movw	r3, #52568	; 0xcd58
20000966:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000096a:	f04f 0000 	mov.w	r0, #0
2000096e:	7018      	strb	r0, [r3, #0]
    	lights_set(LIGHTS_IDLE);
20000970:	f7ff fe7e 	bl	20000670 <lights_set>
    	printf("Live-fire disabled.\r\n");
20000974:	f24c 0018 	movw	r0, #49176	; 0xc018
20000978:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000097c:	f004 fe80 	bl	20005680 <puts>
20000980:	bd08      	pop	{r3, pc}
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
20000982:	f04f 0001 	mov.w	r0, #1
20000986:	f7ff fe73 	bl	20000670 <lights_set>
2000098a:	bd08      	pop	{r3, pc}
2000098c:	0000      	lsls	r0, r0, #0
	...

20000990 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20000994:	b08d      	sub	sp, #52	; 0x34
20000996:	4604      	mov	r4, r0
20000998:	460e      	mov	r6, r1
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
2000099a:	f64c 5358 	movw	r3, #52568	; 0xcd58
2000099e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009a2:	781b      	ldrb	r3, [r3, #0]
200009a4:	2b00      	cmp	r3, #0
200009a6:	f000 8312 	beq.w	20000fce <do_automatic+0x63e>
200009aa:	7843      	ldrb	r3, [r0, #1]
200009ac:	f003 0308 	and.w	r3, r3, #8
200009b0:	b2db      	uxtb	r3, r3
200009b2:	2b00      	cmp	r3, #0
200009b4:	f000 830b 	beq.w	20000fce <do_automatic+0x63e>
200009b8:	784b      	ldrb	r3, [r1, #1]
200009ba:	f003 0308 	and.w	r3, r3, #8
200009be:	b2db      	uxtb	r3, r3
200009c0:	2b00      	cmp	r3, #0
200009c2:	f040 8304 	bne.w	20000fce <do_automatic+0x63e>
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
200009c6:	f24c 0068 	movw	r0, #49256	; 0xc068
200009ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009ce:	f004 fe57 	bl	20005680 <puts>
    lights_set(LIGHTS_AUTO_MODE);
200009d2:	f04f 0002 	mov.w	r0, #2
200009d6:	f7ff fe4b 	bl	20000670 <lights_set>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
200009da:	f240 1304 	movw	r3, #260	; 0x104
200009de:	f2c4 0305 	movt	r3, #16389	; 0x4005
200009e2:	f04f 0700 	mov.w	r7, #0
200009e6:	601f      	str	r7, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
200009e8:	f240 1344 	movw	r3, #324	; 0x144
200009ec:	f2c4 0305 	movt	r3, #16389	; 0x4005
200009f0:	601f      	str	r7, [r3, #0]
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = MANUAL_MODE;
200009f2:	f64c 5350 	movw	r3, #52560	; 0xcd50
200009f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009fa:	719f      	strb	r7, [r3, #6]
200009fc:	9701      	str	r7, [sp, #4]
200009fe:	9702      	str	r7, [sp, #8]
20000a00:	f644 18f0 	movw	r8, #18928	; 0x49f0
20000a04:	f2c0 0802 	movt	r8, #2
20000a08:	46c2      	mov	sl, r8
20000a0a:	f04f 0301 	mov.w	r3, #1
20000a0e:	9303      	str	r3, [sp, #12]

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
20000a10:	f240 1304 	movw	r3, #260	; 0x104
20000a14:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a18:	9307      	str	r3, [sp, #28]
20000a1a:	46b9      	mov	r9, r7
                servo_do(Y_SET_NEUTRAL);
20000a1c:	f240 1344 	movw	r3, #324	; 0x144
20000a20:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a24:	9308      	str	r3, [sp, #32]
20000a26:	9706      	str	r7, [sp, #24]
20000a28:	9709      	str	r7, [sp, #36]	; 0x24
        		active = 0;
        	}
        }
		lasttrg = trg;
20000a2a:	f64c 5b64 	movw	fp, #52580	; 0xcd64
20000a2e:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20000a32:	4625      	mov	r5, r4
    
    //speaker_play(BEGIN_AUTO);
    while (active) {

       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
20000a34:	786b      	ldrb	r3, [r5, #1]
20000a36:	f003 0388 	and.w	r3, r3, #136	; 0x88
20000a3a:	2b88      	cmp	r3, #136	; 0x88
20000a3c:	d10c      	bne.n	20000a58 <do_automatic+0xc8>
20000a3e:	7873      	ldrb	r3, [r6, #1]
20000a40:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000a44:	b2db      	uxtb	r3, r3
20000a46:	b93b      	cbnz	r3, 20000a58 <do_automatic+0xc8>
        	X_SCALE_PW += scaling_modifier;
20000a48:	f64c 0314 	movw	r3, #51220	; 0xc814
20000a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a50:	881a      	ldrh	r2, [r3, #0]
20000a52:	f102 0214 	add.w	r2, r2, #20
20000a56:	801a      	strh	r2, [r3, #0]
        }
        if (state->R && n64_pressed(C_Left)) {
20000a58:	786b      	ldrb	r3, [r5, #1]
20000a5a:	f003 0348 	and.w	r3, r3, #72	; 0x48
20000a5e:	2b48      	cmp	r3, #72	; 0x48
20000a60:	d10c      	bne.n	20000a7c <do_automatic+0xec>
20000a62:	7873      	ldrb	r3, [r6, #1]
20000a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000a68:	b2db      	uxtb	r3, r3
20000a6a:	b93b      	cbnz	r3, 20000a7c <do_automatic+0xec>
        	X_SCALE_PW -= scaling_modifier;
20000a6c:	f64c 0314 	movw	r3, #51220	; 0xc814
20000a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a74:	881a      	ldrh	r2, [r3, #0]
20000a76:	f1a2 0214 	sub.w	r2, r2, #20
20000a7a:	801a      	strh	r2, [r3, #0]
        }
        if (state->R && n64_pressed(C_Up)) {
20000a7c:	786b      	ldrb	r3, [r5, #1]
20000a7e:	f003 0318 	and.w	r3, r3, #24
20000a82:	2b18      	cmp	r3, #24
20000a84:	d10c      	bne.n	20000aa0 <do_automatic+0x110>
20000a86:	7873      	ldrb	r3, [r6, #1]
20000a88:	f003 0310 	and.w	r3, r3, #16
20000a8c:	b2db      	uxtb	r3, r3
20000a8e:	b93b      	cbnz	r3, 20000aa0 <do_automatic+0x110>
        	Y_SCALE_PW += scaling_modifier;
20000a90:	f64c 031c 	movw	r3, #51228	; 0xc81c
20000a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a98:	881a      	ldrh	r2, [r3, #0]
20000a9a:	f102 0214 	add.w	r2, r2, #20
20000a9e:	801a      	strh	r2, [r3, #0]
        }
        if (state->R && n64_pressed(C_Down)) {
20000aa0:	786b      	ldrb	r3, [r5, #1]
20000aa2:	f003 0328 	and.w	r3, r3, #40	; 0x28
20000aa6:	2b28      	cmp	r3, #40	; 0x28
20000aa8:	d10c      	bne.n	20000ac4 <do_automatic+0x134>
20000aaa:	7873      	ldrb	r3, [r6, #1]
20000aac:	f003 0320 	and.w	r3, r3, #32
20000ab0:	b2db      	uxtb	r3, r3
20000ab2:	b93b      	cbnz	r3, 20000ac4 <do_automatic+0x134>
        	Y_SCALE_PW -= scaling_modifier;
20000ab4:	f64c 031c 	movw	r3, #51228	; 0xc81c
20000ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000abc:	881a      	ldrh	r2, [r3, #0]
20000abe:	f1a2 0214 	sub.w	r2, r2, #20
20000ac2:	801a      	strh	r2, [r3, #0]
        }
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
20000ac4:	782b      	ldrb	r3, [r5, #0]
20000ac6:	f003 0304 	and.w	r3, r3, #4
20000aca:	b2db      	uxtb	r3, r3
20000acc:	2b00      	cmp	r3, #0
20000ace:	d057      	beq.n	20000b80 <do_automatic+0x1f0>
20000ad0:	786b      	ldrb	r3, [r5, #1]
20000ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000ad6:	b2db      	uxtb	r3, r3
20000ad8:	b193      	cbz	r3, 20000b00 <do_automatic+0x170>
20000ada:	7873      	ldrb	r3, [r6, #1]
20000adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000ae0:	b2db      	uxtb	r3, r3
20000ae2:	b96b      	cbnz	r3, 20000b00 <do_automatic+0x170>
        	PIXY_X_DEADZONE += 1;
20000ae4:	f64c 0316 	movw	r3, #51222	; 0xc816
20000ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aec:	881a      	ldrh	r2, [r3, #0]
20000aee:	f102 0201 	add.w	r2, r2, #1
20000af2:	801a      	strh	r2, [r3, #0]
        }
        if (state->Z && n64_pressed(C_Left)) {
20000af4:	782b      	ldrb	r3, [r5, #0]
20000af6:	f003 0304 	and.w	r3, r3, #4
20000afa:	b2db      	uxtb	r3, r3
20000afc:	2b00      	cmp	r3, #0
20000afe:	d03f      	beq.n	20000b80 <do_automatic+0x1f0>
20000b00:	786b      	ldrb	r3, [r5, #1]
20000b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000b06:	b2db      	uxtb	r3, r3
20000b08:	b18b      	cbz	r3, 20000b2e <do_automatic+0x19e>
20000b0a:	7873      	ldrb	r3, [r6, #1]
20000b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000b10:	b2db      	uxtb	r3, r3
20000b12:	b963      	cbnz	r3, 20000b2e <do_automatic+0x19e>
        	PIXY_X_DEADZONE -= 1;
20000b14:	f64c 0316 	movw	r3, #51222	; 0xc816
20000b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b1c:	881a      	ldrh	r2, [r3, #0]
20000b1e:	f102 32ff 	add.w	r2, r2, #4294967295
20000b22:	801a      	strh	r2, [r3, #0]
        }
        if (state->Z && n64_pressed(C_Up)) {
20000b24:	782b      	ldrb	r3, [r5, #0]
20000b26:	f003 0304 	and.w	r3, r3, #4
20000b2a:	b2db      	uxtb	r3, r3
20000b2c:	b343      	cbz	r3, 20000b80 <do_automatic+0x1f0>
20000b2e:	786b      	ldrb	r3, [r5, #1]
20000b30:	f003 0310 	and.w	r3, r3, #16
20000b34:	b2db      	uxtb	r3, r3
20000b36:	b18b      	cbz	r3, 20000b5c <do_automatic+0x1cc>
20000b38:	7873      	ldrb	r3, [r6, #1]
20000b3a:	f003 0310 	and.w	r3, r3, #16
20000b3e:	b2db      	uxtb	r3, r3
20000b40:	b963      	cbnz	r3, 20000b5c <do_automatic+0x1cc>
        	PIXY_Y_DEADZONE += 1;
20000b42:	f64c 0318 	movw	r3, #51224	; 0xc818
20000b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b4a:	881a      	ldrh	r2, [r3, #0]
20000b4c:	f102 0201 	add.w	r2, r2, #1
20000b50:	801a      	strh	r2, [r3, #0]
        }
        if (state->Z && n64_pressed(C_Down)) {
20000b52:	782b      	ldrb	r3, [r5, #0]
20000b54:	f003 0304 	and.w	r3, r3, #4
20000b58:	b2db      	uxtb	r3, r3
20000b5a:	b18b      	cbz	r3, 20000b80 <do_automatic+0x1f0>
20000b5c:	786b      	ldrb	r3, [r5, #1]
20000b5e:	f003 0320 	and.w	r3, r3, #32
20000b62:	b2db      	uxtb	r3, r3
20000b64:	b163      	cbz	r3, 20000b80 <do_automatic+0x1f0>
20000b66:	7873      	ldrb	r3, [r6, #1]
20000b68:	f003 0320 	and.w	r3, r3, #32
20000b6c:	b2db      	uxtb	r3, r3
20000b6e:	b93b      	cbnz	r3, 20000b80 <do_automatic+0x1f0>
        	PIXY_Y_DEADZONE -= 1;
20000b70:	f64c 0318 	movw	r3, #51224	; 0xc818
20000b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b78:	881a      	ldrh	r2, [r3, #0]
20000b7a:	f102 32ff 	add.w	r2, r2, #4294967295
20000b7e:	801a      	strh	r2, [r3, #0]
		}
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
20000b80:	786b      	ldrb	r3, [r5, #1]
20000b82:	f003 0208 	and.w	r2, r3, #8
20000b86:	b2d2      	uxtb	r2, r2
20000b88:	2a00      	cmp	r2, #0
20000b8a:	d075      	beq.n	20000c78 <do_automatic+0x2e8>
20000b8c:	782a      	ldrb	r2, [r5, #0]
20000b8e:	f002 0204 	and.w	r2, r2, #4
20000b92:	b2d2      	uxtb	r2, r2
20000b94:	2a00      	cmp	r2, #0
20000b96:	f000 8216 	beq.w	20000fc6 <do_automatic+0x636>
20000b9a:	f013 0f80 	tst.w	r3, #128	; 0x80
20000b9e:	d019      	beq.n	20000bd4 <do_automatic+0x244>
20000ba0:	7872      	ldrb	r2, [r6, #1]
20000ba2:	f002 0280 	and.w	r2, r2, #128	; 0x80
20000ba6:	b2d2      	uxtb	r2, r2
20000ba8:	b9a2      	cbnz	r2, 20000bd4 <do_automatic+0x244>
        	PIXY_X_CENTER += 1;
20000baa:	f64c 031a 	movw	r3, #51226	; 0xc81a
20000bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bb2:	881a      	ldrh	r2, [r3, #0]
20000bb4:	f102 0201 	add.w	r2, r2, #1
20000bb8:	801a      	strh	r2, [r3, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
20000bba:	786b      	ldrb	r3, [r5, #1]
20000bbc:	f003 0208 	and.w	r2, r3, #8
20000bc0:	b2d2      	uxtb	r2, r2
20000bc2:	2a00      	cmp	r2, #0
20000bc4:	d058      	beq.n	20000c78 <do_automatic+0x2e8>
20000bc6:	782a      	ldrb	r2, [r5, #0]
20000bc8:	f002 0204 	and.w	r2, r2, #4
20000bcc:	b2d2      	uxtb	r2, r2
20000bce:	2a00      	cmp	r2, #0
20000bd0:	f000 81f9 	beq.w	20000fc6 <do_automatic+0x636>
20000bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000bd8:	b2db      	uxtb	r3, r3
20000bda:	2b00      	cmp	r3, #0
20000bdc:	f000 81f3 	beq.w	20000fc6 <do_automatic+0x636>
20000be0:	7873      	ldrb	r3, [r6, #1]
20000be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000be6:	b2db      	uxtb	r3, r3
20000be8:	2b00      	cmp	r3, #0
20000bea:	f040 81ec 	bne.w	20000fc6 <do_automatic+0x636>
        	PIXY_X_CENTER -= 1;
20000bee:	f64c 031a 	movw	r3, #51226	; 0xc81a
20000bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bf6:	881a      	ldrh	r2, [r3, #0]
20000bf8:	f102 32ff 	add.w	r2, r2, #4294967295
20000bfc:	801a      	strh	r2, [r3, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
20000bfe:	786a      	ldrb	r2, [r5, #1]
20000c00:	f002 0308 	and.w	r3, r2, #8
20000c04:	b2db      	uxtb	r3, r3
20000c06:	2b00      	cmp	r3, #0
20000c08:	d036      	beq.n	20000c78 <do_automatic+0x2e8>
20000c0a:	782b      	ldrb	r3, [r5, #0]
20000c0c:	f003 0304 	and.w	r3, r3, #4
20000c10:	b2db      	uxtb	r3, r3
20000c12:	2b00      	cmp	r3, #0
20000c14:	f000 81d9 	beq.w	20000fca <do_automatic+0x63a>
20000c18:	f002 0210 	and.w	r2, r2, #16
20000c1c:	b2d2      	uxtb	r2, r2
20000c1e:	2a00      	cmp	r2, #0
20000c20:	f000 81d3 	beq.w	20000fca <do_automatic+0x63a>
20000c24:	7873      	ldrb	r3, [r6, #1]
20000c26:	f003 0310 	and.w	r3, r3, #16
20000c2a:	b2db      	uxtb	r3, r3
20000c2c:	2b00      	cmp	r3, #0
20000c2e:	f040 81cc 	bne.w	20000fca <do_automatic+0x63a>
        	PIXY_Y_CENTER += 1;
20000c32:	f64c 031e 	movw	r3, #51230	; 0xc81e
20000c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c3a:	881a      	ldrh	r2, [r3, #0]
20000c3c:	f102 0201 	add.w	r2, r2, #1
20000c40:	801a      	strh	r2, [r3, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
20000c42:	786a      	ldrb	r2, [r5, #1]
20000c44:	f002 0308 	and.w	r3, r2, #8
20000c48:	b2db      	uxtb	r3, r3
20000c4a:	b1ab      	cbz	r3, 20000c78 <do_automatic+0x2e8>
20000c4c:	782b      	ldrb	r3, [r5, #0]
20000c4e:	f003 0304 	and.w	r3, r3, #4
20000c52:	b2db      	uxtb	r3, r3
20000c54:	b183      	cbz	r3, 20000c78 <do_automatic+0x2e8>
20000c56:	f002 0220 	and.w	r2, r2, #32
20000c5a:	b2d2      	uxtb	r2, r2
20000c5c:	b162      	cbz	r2, 20000c78 <do_automatic+0x2e8>
20000c5e:	7873      	ldrb	r3, [r6, #1]
20000c60:	f003 0320 	and.w	r3, r3, #32
20000c64:	b2db      	uxtb	r3, r3
20000c66:	b93b      	cbnz	r3, 20000c78 <do_automatic+0x2e8>
        	PIXY_Y_CENTER -= 1;
20000c68:	f64c 031e 	movw	r3, #51230	; 0xc81e
20000c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c70:	881a      	ldrh	r2, [r3, #0]
20000c72:	f102 32ff 	add.w	r2, r2, #4294967295
20000c76:	801a      	strh	r2, [r3, #0]
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
20000c78:	782b      	ldrb	r3, [r5, #0]
20000c7a:	f003 0308 	and.w	r3, r3, #8
20000c7e:	b2db      	uxtb	r3, r3
20000c80:	b303      	cbz	r3, 20000cc4 <do_automatic+0x334>
20000c82:	7833      	ldrb	r3, [r6, #0]
20000c84:	f003 0308 	and.w	r3, r3, #8
20000c88:	b2db      	uxtb	r3, r3
20000c8a:	b9db      	cbnz	r3, 20000cc4 <do_automatic+0x334>
        	X_SCALE_PW = X_SCALE_PW_DEF;
20000c8c:	f64c 0314 	movw	r3, #51220	; 0xc814
20000c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c94:	f44f 72c8 	mov.w	r2, #400	; 0x190
20000c98:	801a      	strh	r2, [r3, #0]
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
20000c9a:	f64c 031c 	movw	r3, #51228	; 0xc81c
20000c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ca2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000ca6:	801a      	strh	r2, [r3, #0]
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
20000ca8:	f64c 0316 	movw	r3, #51222	; 0xc816
20000cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cb0:	f04f 0212 	mov.w	r2, #18
20000cb4:	801a      	strh	r2, [r3, #0]
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
20000cb6:	f64c 0318 	movw	r3, #51224	; 0xc818
20000cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cbe:	f04f 0210 	mov.w	r2, #16
20000cc2:	801a      	strh	r2, [r3, #0]
        }

        if ( Pixy_get_target_location(&target) == -1 ) {
20000cc4:	a80b      	add	r0, sp, #44	; 0x2c
20000cc6:	f000 fcd7 	bl	20001678 <Pixy_get_target_location>
20000cca:	f1b0 3fff 	cmp.w	r0, #4294967295
20000cce:	d10f      	bne.n	20000cf0 <do_automatic+0x360>

        	// TODO use a defined value
        	//use_me_carefully_ms_delay_timer(5);
        	junk_frame_count++;
20000cd0:	f107 0701 	add.w	r7, r7, #1

        	if (junk_frame_count == 30) {
20000cd4:	2f1e      	cmp	r7, #30
20000cd6:	f040 8127 	bne.w	20000f28 <do_automatic+0x598>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
20000cda:	f644 14f0 	movw	r4, #18928	; 0x49f0
20000cde:	f2c0 0402 	movt	r4, #2
20000ce2:	4620      	mov	r0, r4
20000ce4:	f000 fd34 	bl	20001750 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000ce8:	4620      	mov	r0, r4
20000cea:	f000 fd43 	bl	20001774 <set_y_servo_analog_pw>
20000cee:	e11b      	b.n	20000f28 <do_automatic+0x598>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
20000cf0:	f24c 0090 	movw	r0, #49296	; 0xc090
20000cf4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cf8:	f9bd 102c 	ldrsh.w	r1, [sp, #44]	; 0x2c
20000cfc:	f9bd 202e 	ldrsh.w	r2, [sp, #46]	; 0x2e
20000d00:	f004 fc50 	bl	200055a4 <printf>
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
20000d04:	f9bd 302c 	ldrsh.w	r3, [sp, #44]	; 0x2c
20000d08:	f64c 021a 	movw	r2, #51226	; 0xc81a
20000d0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000d10:	8812      	ldrh	r2, [r2, #0]
20000d12:	4293      	cmp	r3, r2
20000d14:	da16      	bge.n	20000d44 <do_automatic+0x3b4>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
20000d16:	ebc3 0002 	rsb	r0, r3, r2
20000d1a:	f64c 0114 	movw	r1, #51220	; 0xc814
20000d1e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d22:	f8b1 c000 	ldrh.w	ip, [r1]
20000d26:	f645 5178 	movw	r1, #23928	; 0x5d78
20000d2a:	f2c0 0102 	movt	r1, #2
20000d2e:	fb0c 1100 	mla	r1, ip, r0, r1
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
20000d32:	f64a 3e98 	movw	lr, #43928	; 0xab98
20000d36:	f2c0 0e02 	movt	lr, #2
20000d3a:	4571      	cmp	r1, lr
20000d3c:	bf28      	it	cs
20000d3e:	4671      	movcs	r1, lr
20000d40:	9105      	str	r1, [sp, #20]
20000d42:	e016      	b.n	20000d72 <do_automatic+0x3e2>
		    }
		    else if (target.x > PIXY_X_CENTER) {
20000d44:	4293      	cmp	r3, r2
20000d46:	dd14      	ble.n	20000d72 <do_automatic+0x3e2>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000d48:	ebc3 0c02 	rsb	ip, r3, r2
20000d4c:	f64c 0114 	movw	r1, #51220	; 0xc814
20000d50:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d54:	8808      	ldrh	r0, [r1, #0]
20000d56:	f643 6138 	movw	r1, #15928	; 0x3e38
20000d5a:	f2c0 0102 	movt	r1, #2
20000d5e:	fb00 110c 	mla	r1, r0, ip, r1
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
20000d62:	f64e 0e48 	movw	lr, #59464	; 0xe848
20000d66:	f2c0 0e01 	movt	lr, #1
20000d6a:	4571      	cmp	r1, lr
20000d6c:	bf38      	it	cc
20000d6e:	4671      	movcc	r1, lr
20000d70:	9105      	str	r1, [sp, #20]
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000d72:	f64c 0116 	movw	r1, #51222	; 0xc816
20000d76:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d7a:	8809      	ldrh	r1, [r1, #0]
20000d7c:	ebc1 0002 	rsb	r0, r1, r2
20000d80:	4283      	cmp	r3, r0
20000d82:	dd0e      	ble.n	20000da2 <do_automatic+0x412>
20000d84:	440a      	add	r2, r1
20000d86:	4293      	cmp	r3, r2
20000d88:	da0b      	bge.n	20000da2 <do_automatic+0x412>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000d8a:	9a02      	ldr	r2, [sp, #8]
20000d8c:	f102 0301 	add.w	r3, r2, #1
20000d90:	b2db      	uxtb	r3, r3
20000d92:	9302      	str	r3, [sp, #8]
		    	printf("X on target!\r\n");
20000d94:	f24c 00a0 	movw	r0, #49312	; 0xc0a0
20000d98:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d9c:	f004 fc70 	bl	20005680 <puts>
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000da0:	e001      	b.n	20000da6 <do_automatic+0x416>
20000da2:	f8cd 9008 	str.w	r9, [sp, #8]
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000da6:	4650      	mov	r0, sl
20000da8:	f003 fa46 	bl	20004238 <__aeabi_ui2d>
20000dac:	a38b      	add	r3, pc, #556	; (adr r3, 20000fdc <do_automatic+0x64c>)
20000dae:	e9d3 2300 	ldrd	r2, r3, [r3]
20000db2:	f003 fab7 	bl	20004324 <__aeabi_dmul>
20000db6:	f003 fcc7 	bl	20004748 <__aeabi_d2uiz>
20000dba:	4604      	mov	r4, r0
20000dbc:	9805      	ldr	r0, [sp, #20]
20000dbe:	f003 fa3b 	bl	20004238 <__aeabi_ui2d>
20000dc2:	a388      	add	r3, pc, #544	; (adr r3, 20000fe4 <do_automatic+0x654>)
20000dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
20000dc8:	f003 faac 	bl	20004324 <__aeabi_dmul>
20000dcc:	f003 fcbc 	bl	20004748 <__aeabi_d2uiz>
20000dd0:	eb00 0a04 	add.w	sl, r0, r4

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000dd4:	f9bd 302e 	ldrsh.w	r3, [sp, #46]	; 0x2e
20000dd8:	f64c 021e 	movw	r2, #51230	; 0xc81e
20000ddc:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000de0:	8812      	ldrh	r2, [r2, #0]
20000de2:	4293      	cmp	r3, r2
20000de4:	da16      	bge.n	20000e14 <do_automatic+0x484>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000de6:	ebc2 0003 	rsb	r0, r2, r3
20000dea:	f64c 011c 	movw	r1, #51228	; 0xc81c
20000dee:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000df2:	f8b1 c000 	ldrh.w	ip, [r1]
20000df6:	f643 6138 	movw	r1, #15928	; 0x3e38
20000dfa:	f2c0 0102 	movt	r1, #2
20000dfe:	fb0c 1100 	mla	r1, ip, r0, r1
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
20000e02:	f64e 0e48 	movw	lr, #59464	; 0xe848
20000e06:	f2c0 0e01 	movt	lr, #1
20000e0a:	4571      	cmp	r1, lr
20000e0c:	bf38      	it	cc
20000e0e:	4671      	movcc	r1, lr
20000e10:	9104      	str	r1, [sp, #16]
20000e12:	e016      	b.n	20000e42 <do_automatic+0x4b2>
		    }
		    else if (target.y > PIXY_Y_CENTER) {
20000e14:	4293      	cmp	r3, r2
20000e16:	dd14      	ble.n	20000e42 <do_automatic+0x4b2>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
20000e18:	ebc2 0c03 	rsb	ip, r2, r3
20000e1c:	f64c 011c 	movw	r1, #51228	; 0xc81c
20000e20:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000e24:	8808      	ldrh	r0, [r1, #0]
20000e26:	f645 5178 	movw	r1, #23928	; 0x5d78
20000e2a:	f2c0 0102 	movt	r1, #2
20000e2e:	fb00 110c 	mla	r1, r0, ip, r1
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
20000e32:	f64a 3e98 	movw	lr, #43928	; 0xab98
20000e36:	f2c0 0e02 	movt	lr, #2
20000e3a:	4571      	cmp	r1, lr
20000e3c:	bf28      	it	cs
20000e3e:	4671      	movcs	r1, lr
20000e40:	9104      	str	r1, [sp, #16]
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000e42:	f64c 0118 	movw	r1, #51224	; 0xc818
20000e46:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000e4a:	8809      	ldrh	r1, [r1, #0]
20000e4c:	ebc1 0002 	rsb	r0, r1, r2
20000e50:	4283      	cmp	r3, r0
20000e52:	dd0e      	ble.n	20000e72 <do_automatic+0x4e2>
20000e54:	440a      	add	r2, r1
20000e56:	4293      	cmp	r3, r2
20000e58:	da0b      	bge.n	20000e72 <do_automatic+0x4e2>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
20000e5a:	f24c 00b0 	movw	r0, #49328	; 0xc0b0
20000e5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e62:	f004 fc0d 	bl	20005680 <puts>
		    	y_on_target++;
20000e66:	9a01      	ldr	r2, [sp, #4]
20000e68:	f102 0301 	add.w	r3, r2, #1
20000e6c:	b2db      	uxtb	r3, r3
20000e6e:	9301      	str	r3, [sp, #4]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000e70:	e001      	b.n	20000e76 <do_automatic+0x4e6>
20000e72:	f8cd 9004 	str.w	r9, [sp, #4]
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000e76:	4640      	mov	r0, r8
20000e78:	f003 f9de 	bl	20004238 <__aeabi_ui2d>
20000e7c:	a357      	add	r3, pc, #348	; (adr r3, 20000fdc <do_automatic+0x64c>)
20000e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000e82:	f003 fa4f 	bl	20004324 <__aeabi_dmul>
20000e86:	f003 fc5f 	bl	20004748 <__aeabi_d2uiz>
20000e8a:	4604      	mov	r4, r0
20000e8c:	9804      	ldr	r0, [sp, #16]
20000e8e:	f003 f9d3 	bl	20004238 <__aeabi_ui2d>
20000e92:	a354      	add	r3, pc, #336	; (adr r3, 20000fe4 <do_automatic+0x654>)
20000e94:	e9d3 2300 	ldrd	r2, r3, [r3]
20000e98:	f003 fa44 	bl	20004324 <__aeabi_dmul>
20000e9c:	f003 fc54 	bl	20004748 <__aeabi_d2uiz>
20000ea0:	eb00 0804 	add.w	r8, r0, r4

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000ea4:	4650      	mov	r0, sl
20000ea6:	f000 fc53 	bl	20001750 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000eaa:	4640      	mov	r0, r8
20000eac:	f000 fc62 	bl	20001774 <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
20000eb0:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
20000eb4:	f000 fc70 	bl	20001798 <disp_scale_x>
20000eb8:	f64c 5468 	movw	r4, #52584	; 0xcd68
20000ebc:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000ec0:	7020      	strb	r0, [r4, #0]
        	trg.y = disp_scale_y(target.y);
20000ec2:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
20000ec6:	f000 fc75 	bl	200017b4 <disp_scale_y>
20000eca:	7060      	strb	r0, [r4, #1]
        	lcd_state.target_pos = &trg;
20000ecc:	f64c 5350 	movw	r3, #52560	; 0xcd50
20000ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed4:	601c      	str	r4, [r3, #0]
        	disp_update((void*)&g_disp_update_argument);
20000ed6:	f64c 6020 	movw	r0, #52768	; 0xce20
20000eda:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ede:	f000 fd3d 	bl	2000195c <disp_update>
        	start_hardware_timer();
20000ee2:	f000 ffb9 	bl	20001e58 <start_hardware_timer>
        	update_last_screen_state();
20000ee6:	f7ff fadb 	bl	200004a0 <update_last_screen_state>
            // spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
20000eea:	9a01      	ldr	r2, [sp, #4]
20000eec:	2a0a      	cmp	r2, #10
20000eee:	bf94      	ite	ls
20000ef0:	2300      	movls	r3, #0
20000ef2:	2301      	movhi	r3, #1
20000ef4:	9a02      	ldr	r2, [sp, #8]
20000ef6:	2a0a      	cmp	r2, #10
20000ef8:	bf94      	ite	ls
20000efa:	2300      	movls	r3, #0
20000efc:	f003 0301 	andhi.w	r3, r3, #1
20000f00:	b90b      	cbnz	r3, 20000f06 <do_automatic+0x576>
20000f02:	464f      	mov	r7, r9
20000f04:	e010      	b.n	20000f28 <do_automatic+0x598>
        		printf("Target acquired, firing!\r\n");
20000f06:	f24c 00c0 	movw	r0, #49344	; 0xc0c0
20000f0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f0e:	f004 fbb7 	bl	20005680 <puts>
        		_fire_dart();
20000f12:	f7ff fcf9 	bl	20000908 <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
20000f16:	9b07      	ldr	r3, [sp, #28]
20000f18:	f8c3 9000 	str.w	r9, [r3]
                servo_do(Y_SET_NEUTRAL);
20000f1c:	9a08      	ldr	r2, [sp, #32]
20000f1e:	f8c2 9000 	str.w	r9, [r2]
20000f22:	9f06      	ldr	r7, [sp, #24]
20000f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
20000f26:	9303      	str	r3, [sp, #12]
        		active = 0;
        	}
        }
		lasttrg = trg;
20000f28:	f64c 5368 	movw	r3, #52584	; 0xcd68
20000f2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f30:	681b      	ldr	r3, [r3, #0]
20000f32:	f8ab 3000 	strh.w	r3, [fp]
20000f36:	ea4f 4313 	mov.w	r3, r3, lsr #16
20000f3a:	4a27      	ldr	r2, [pc, #156]	; (20000fd8 <do_automatic+0x648>)
20000f3c:	7013      	strb	r3, [r2, #0]
        if (n64_pressed(B)) {
20000f3e:	782b      	ldrb	r3, [r5, #0]
20000f40:	f003 0302 	and.w	r3, r3, #2
20000f44:	b2db      	uxtb	r3, r3
20000f46:	b34b      	cbz	r3, 20000f9c <do_automatic+0x60c>
20000f48:	7833      	ldrb	r3, [r6, #0]
20000f4a:	f003 0302 	and.w	r3, r3, #2
20000f4e:	b2db      	uxtb	r3, r3
20000f50:	bb23      	cbnz	r3, 20000f9c <do_automatic+0x60c>
20000f52:	462c      	mov	r4, r5
            active = 0;
            servo_do(X_SET_NEUTRAL);
20000f54:	f240 1304 	movw	r3, #260	; 0x104
20000f58:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f5c:	f04f 0500 	mov.w	r5, #0
20000f60:	601d      	str	r5, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000f62:	f240 1344 	movw	r3, #324	; 0x144
20000f66:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f6a:	601d      	str	r5, [r3, #0]
            g_live_fire_enabled = 0;
20000f6c:	f64c 5358 	movw	r3, #52568	; 0xcd58
20000f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f74:	701d      	strb	r5, [r3, #0]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000f76:	f24c 00dc 	movw	r0, #49372	; 0xc0dc
20000f7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f7e:	f004 fb7f 	bl	20005680 <puts>
            lights_set(LIGHTS_IDLE);
20000f82:	4628      	mov	r0, r5
20000f84:	f7ff fb74 	bl	20000670 <lights_set>
        }

        *last_state = *state;
20000f88:	4630      	mov	r0, r6
20000f8a:	4621      	mov	r1, r4
20000f8c:	f04f 0204 	mov.w	r2, #4
20000f90:	f004 f9d2 	bl	20005338 <memcpy>
        n64_get_state( state );
20000f94:	4620      	mov	r0, r4
20000f96:	f000 fb9b 	bl	200016d0 <n64_get_state>
20000f9a:	e00c      	b.n	20000fb6 <do_automatic+0x626>
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
            lights_set(LIGHTS_IDLE);
        }

        *last_state = *state;
20000f9c:	4630      	mov	r0, r6
20000f9e:	4629      	mov	r1, r5
20000fa0:	f04f 0204 	mov.w	r2, #4
20000fa4:	f004 f9c8 	bl	20005338 <memcpy>
        n64_get_state( state );
20000fa8:	4628      	mov	r0, r5
20000faa:	f000 fb91 	bl	200016d0 <n64_get_state>
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = MANUAL_MODE;
    
    //speaker_play(BEGIN_AUTO);
    while (active) {
20000fae:	9b03      	ldr	r3, [sp, #12]
20000fb0:	2b00      	cmp	r3, #0
20000fb2:	f47f ad3f 	bne.w	20000a34 <do_automatic+0xa4>
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
20000fb6:	f64c 5350 	movw	r3, #52560	; 0xcd50
20000fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fbe:	f04f 0200 	mov.w	r2, #0
20000fc2:	719a      	strb	r2, [r3, #6]
20000fc4:	e003      	b.n	20000fce <do_automatic+0x63e>
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
20000fc6:	786a      	ldrb	r2, [r5, #1]
20000fc8:	e61f      	b.n	20000c0a <do_automatic+0x27a>
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
20000fca:	786a      	ldrb	r2, [r5, #1]
20000fcc:	e63e      	b.n	20000c4c <do_automatic+0x2bc>
    
    //speaker_play(END_AUTO);

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000fce:	b00d      	add	sp, #52	; 0x34
20000fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20000fd4:	f3af 8000 	nop.w
20000fd8:	2000cd66 	.word	0x2000cd66
20000fdc:	33333333 	.word	0x33333333
20000fe0:	3feb3333 	.word	0x3feb3333
20000fe4:	33333333 	.word	0x33333333
20000fe8:	3fc33333 	.word	0x3fc33333
20000fec:	f3af 8000 	nop.w

20000ff0 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
20000ff0:	b508      	push	{r3, lr}
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
20000ff2:	f64c 5358 	movw	r3, #52568	; 0xcd58
20000ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ffa:	781b      	ldrb	r3, [r3, #0]
20000ffc:	b18b      	cbz	r3, 20001022 <do_solenoid+0x32>
20000ffe:	7803      	ldrb	r3, [r0, #0]
20001000:	f003 0304 	and.w	r3, r3, #4
20001004:	b2db      	uxtb	r3, r3
20001006:	b163      	cbz	r3, 20001022 <do_solenoid+0x32>
20001008:	780b      	ldrb	r3, [r1, #0]
2000100a:	f003 0304 	and.w	r3, r3, #4
2000100e:	b2db      	uxtb	r3, r3
20001010:	b93b      	cbnz	r3, 20001022 <do_solenoid+0x32>
        printf("Z pressed, activating trigger solenoid\r\n");
20001012:	f24c 1010 	movw	r0, #49424	; 0xc110
20001016:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000101a:	f004 fb31 	bl	20005680 <puts>
		_fire_dart();
2000101e:	f7ff fc73 	bl	20000908 <_fire_dart>
20001022:	bd08      	pop	{r3, pc}

20001024 <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
20001024:	b508      	push	{r3, lr}
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
20001026:	f04f 0001 	mov.w	r0, #1
2000102a:	f04f 0105 	mov.w	r1, #5
2000102e:	f002 fbb9 	bl	200037a4 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
20001032:	f04f 0001 	mov.w	r0, #1
20001036:	f04f 0100 	mov.w	r1, #0
2000103a:	f002 fbd1 	bl	200037e0 <MSS_GPIO_set_output>
}
2000103e:	bd08      	pop	{r3, pc}

20001040 <main>:
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;

int main() {
20001040:	b570      	push	{r4, r5, r6, lr}
20001042:	b082      	sub	sp, #8

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20001044:	f002 fb78 	bl	20003738 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20001048:	f04f 0000 	mov.w	r0, #0
2000104c:	f04f 0105 	mov.w	r1, #5
20001050:	f002 fba8 	bl	200037a4 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20001054:	f04f 0000 	mov.w	r0, #0
20001058:	4601      	mov	r1, r0
2000105a:	f002 fbc1 	bl	200037e0 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000105e:	f7ff ffe1 	bl	20001024 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
20001062:	f000 fb3f 	bl	200016e4 <n64_reset>
    n64_enable();
20001066:	f000 fb45 	bl	200016f4 <n64_enable>

    n64_get_state(&last_buttons);
2000106a:	4668      	mov	r0, sp
2000106c:	f000 fb30 	bl	200016d0 <n64_get_state>
    //_reload_motion();

    /*
     * Lights initialization
     */
    lights_init();
20001070:	f7ff fc0e 	bl	20000890 <lights_init>
    lights_set(LIGHTS_IDLE);
20001074:	f04f 0000 	mov.w	r0, #0
20001078:	f7ff fafa 	bl	20000670 <lights_set>

    /*
     * Pixy initalization
     */
    Pixy_init();
2000107c:	f000 f996 	bl	200013ac <Pixy_init>
    //speaker_init();

    /*
    * Initialize the lcd screen
    */
    lcd_init();
20001080:	f7ff fa2a 	bl	200004d8 <lcd_init>

    /*
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
20001084:	f24c 1038 	movw	r0, #49464	; 0xc138
20001088:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000108c:	f004 faf8 	bl	20005680 <puts>
    while (1) {

        n64_get_state( &n64_buttons );
20001090:	ac01      	add	r4, sp, #4
        do_automatic( &n64_buttons, &last_buttons );

        do_manual_reload( &n64_buttons, &last_buttons );

        update_last_screen_state();
        disp_update(&g_disp_update_argument);
20001092:	f64c 6620 	movw	r6, #52768	; 0xce20
20001096:	f2c2 0600 	movt	r6, #8192	; 0x2000
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
    while (1) {

        n64_get_state( &n64_buttons );
2000109a:	4620      	mov	r0, r4
2000109c:	f000 fb18 	bl	200016d0 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
200010a0:	4620      	mov	r0, r4
200010a2:	4669      	mov	r1, sp
200010a4:	f7ff fb98 	bl	200007d8 <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
200010a8:	4620      	mov	r0, r4
200010aa:	4669      	mov	r1, sp
200010ac:	f7ff ffa0 	bl	20000ff0 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
200010b0:	4620      	mov	r0, r4
200010b2:	4669      	mov	r1, sp
200010b4:	f7ff fa3a 	bl	2000052c <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
200010b8:	4620      	mov	r0, r4
200010ba:	4669      	mov	r1, sp
200010bc:	f7ff fc68 	bl	20000990 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
200010c0:	4620      	mov	r0, r4
200010c2:	4669      	mov	r1, sp
200010c4:	f7ff fafc 	bl	200006c0 <do_manual_reload>

        update_last_screen_state();
200010c8:	f7ff f9ea 	bl	200004a0 <update_last_screen_state>
        disp_update(&g_disp_update_argument);
200010cc:	4630      	mov	r0, r6
200010ce:	f000 fc45 	bl	2000195c <disp_update>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
200010d2:	9b01      	ldr	r3, [sp, #4]
200010d4:	9300      	str	r3, [sp, #0]
200010d6:	e7e0      	b.n	2000109a <main+0x5a>

200010d8 <LCD_drawCircle>:
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
200010d8:	b510      	push	{r4, lr}
200010da:	b086      	sub	sp, #24
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
200010dc:	f04f 0c7c 	mov.w	ip, #124	; 0x7c
200010e0:	f88d c014 	strb.w	ip, [sp, #20]
		uint8_t message2[] = {0x03};
200010e4:	f04f 0c03 	mov.w	ip, #3
200010e8:	f88d c010 	strb.w	ip, [sp, #16]
		uint8_t message3[] = {x};
200010ec:	f88d 000c 	strb.w	r0, [sp, #12]
		uint8_t message4[] = {y};
200010f0:	f88d 1008 	strb.w	r1, [sp, #8]
		uint8_t message5[] = {rad};
200010f4:	f88d 2004 	strb.w	r2, [sp, #4]
		uint8_t message6[] = {set};
200010f8:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200010fc:	f64c 6430 	movw	r4, #52784	; 0xce30
20001100:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001104:	4620      	mov	r0, r4
20001106:	a905      	add	r1, sp, #20
20001108:	f04f 0201 	mov.w	r2, #1
2000110c:	f001 fb20 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20001110:	4620      	mov	r0, r4
20001112:	a904      	add	r1, sp, #16
20001114:	f04f 0201 	mov.w	r2, #1
20001118:	f001 fb1a 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
2000111c:	4620      	mov	r0, r4
2000111e:	a903      	add	r1, sp, #12
20001120:	f04f 0201 	mov.w	r2, #1
20001124:	f001 fb14 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20001128:	4620      	mov	r0, r4
2000112a:	a902      	add	r1, sp, #8
2000112c:	f04f 0201 	mov.w	r2, #1
20001130:	f001 fb0e 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20001134:	4620      	mov	r0, r4
20001136:	a901      	add	r1, sp, #4
20001138:	f04f 0201 	mov.w	r2, #1
2000113c:	f001 fb08 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20001140:	4620      	mov	r0, r4
20001142:	4669      	mov	r1, sp
20001144:	f04f 0201 	mov.w	r2, #1
20001148:	f001 fb02 	bl	20002750 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
2000114c:	b006      	add	sp, #24
2000114e:	bd10      	pop	{r4, pc}

20001150 <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
20001150:	b510      	push	{r4, lr}
20001152:	b088      	sub	sp, #32
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20001154:	f04f 0c7c 	mov.w	ip, #124	; 0x7c
20001158:	f88d c01c 	strb.w	ip, [sp, #28]
		uint8_t message2[] = {0x0C};
2000115c:	f04f 0c0c 	mov.w	ip, #12
20001160:	f88d c018 	strb.w	ip, [sp, #24]
		uint8_t message3[] = {x1};
20001164:	f88d 0014 	strb.w	r0, [sp, #20]
		uint8_t message4[] = {y1};
20001168:	f88d 1010 	strb.w	r1, [sp, #16]
		uint8_t message5[] = {x2};
2000116c:	f88d 200c 	strb.w	r2, [sp, #12]
		uint8_t message6[] = {y2};
20001170:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message7[] = {set};
20001174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20001176:	f88d 3004 	strb.w	r3, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000117a:	f64c 6430 	movw	r4, #52784	; 0xce30
2000117e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001182:	4620      	mov	r0, r4
20001184:	a907      	add	r1, sp, #28
20001186:	f04f 0201 	mov.w	r2, #1
2000118a:	f001 fae1 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
2000118e:	4620      	mov	r0, r4
20001190:	a906      	add	r1, sp, #24
20001192:	f04f 0201 	mov.w	r2, #1
20001196:	f001 fadb 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
2000119a:	4620      	mov	r0, r4
2000119c:	a905      	add	r1, sp, #20
2000119e:	f04f 0201 	mov.w	r2, #1
200011a2:	f001 fad5 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
200011a6:	4620      	mov	r0, r4
200011a8:	a904      	add	r1, sp, #16
200011aa:	f04f 0201 	mov.w	r2, #1
200011ae:	f001 facf 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
200011b2:	4620      	mov	r0, r4
200011b4:	a903      	add	r1, sp, #12
200011b6:	f04f 0201 	mov.w	r2, #1
200011ba:	f001 fac9 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
200011be:	4620      	mov	r0, r4
200011c0:	a902      	add	r1, sp, #8
200011c2:	f04f 0201 	mov.w	r2, #1
200011c6:	f001 fac3 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
200011ca:	4620      	mov	r0, r4
200011cc:	a901      	add	r1, sp, #4
200011ce:	f04f 0201 	mov.w	r2, #1
200011d2:	f001 fabd 	bl	20002750 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
200011d6:	b008      	add	sp, #32
200011d8:	bd10      	pop	{r4, pc}
200011da:	bf00      	nop

200011dc <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
200011dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200011e0:	b088      	sub	sp, #32
200011e2:	4605      	mov	r5, r0
200011e4:	460c      	mov	r4, r1
200011e6:	4616      	mov	r6, r2
200011e8:	461f      	mov	r7, r3
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
200011ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200011ec:	2b00      	cmp	r3, #0
200011ee:	d038      	beq.n	20001262 <LCD_drawBox+0x86>
			uint8_t message[] = {0x7C};
200011f0:	f04f 037c 	mov.w	r3, #124	; 0x7c
200011f4:	f88d 301c 	strb.w	r3, [sp, #28]
			uint8_t message2[] = {0x0F};
200011f8:	f04f 030f 	mov.w	r3, #15
200011fc:	f88d 3018 	strb.w	r3, [sp, #24]
			uint8_t message3[] = {x1};
20001200:	f88d 0014 	strb.w	r0, [sp, #20]
			uint8_t message4[] = {y1};
20001204:	f88d 1010 	strb.w	r1, [sp, #16]
			uint8_t message5[] = {x2};
20001208:	f88d 200c 	strb.w	r2, [sp, #12]
			uint8_t message6[] = {y2};
2000120c:	f88d 7008 	strb.w	r7, [sp, #8]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001210:	f64c 6430 	movw	r4, #52784	; 0xce30
20001214:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001218:	4620      	mov	r0, r4
2000121a:	a907      	add	r1, sp, #28
2000121c:	f04f 0201 	mov.w	r2, #1
20001220:	f001 fa96 	bl	20002750 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20001224:	4620      	mov	r0, r4
20001226:	a906      	add	r1, sp, #24
20001228:	f04f 0201 	mov.w	r2, #1
2000122c:	f001 fa90 	bl	20002750 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20001230:	4620      	mov	r0, r4
20001232:	a905      	add	r1, sp, #20
20001234:	f04f 0201 	mov.w	r2, #1
20001238:	f001 fa8a 	bl	20002750 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
2000123c:	4620      	mov	r0, r4
2000123e:	a904      	add	r1, sp, #16
20001240:	f04f 0201 	mov.w	r2, #1
20001244:	f001 fa84 	bl	20002750 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20001248:	4620      	mov	r0, r4
2000124a:	a903      	add	r1, sp, #12
2000124c:	f04f 0201 	mov.w	r2, #1
20001250:	f001 fa7e 	bl	20002750 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20001254:	4620      	mov	r0, r4
20001256:	a902      	add	r1, sp, #8
20001258:	f04f 0201 	mov.w	r2, #1
2000125c:	f001 fa78 	bl	20002750 <MSS_UART_polled_tx>
20001260:	e01f      	b.n	200012a2 <LCD_drawBox+0xc6>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
20001262:	f04f 0800 	mov.w	r8, #0
20001266:	f8cd 8000 	str.w	r8, [sp]
2000126a:	462a      	mov	r2, r5
2000126c:	463b      	mov	r3, r7
2000126e:	f7ff ff6f 	bl	20001150 <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
20001272:	f8cd 8000 	str.w	r8, [sp]
20001276:	4628      	mov	r0, r5
20001278:	4621      	mov	r1, r4
2000127a:	4632      	mov	r2, r6
2000127c:	4623      	mov	r3, r4
2000127e:	f7ff ff67 	bl	20001150 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
20001282:	f8cd 8000 	str.w	r8, [sp]
20001286:	4628      	mov	r0, r5
20001288:	4639      	mov	r1, r7
2000128a:	4632      	mov	r2, r6
2000128c:	463b      	mov	r3, r7
2000128e:	f7ff ff5f 	bl	20001150 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
20001292:	f8cd 8000 	str.w	r8, [sp]
20001296:	4630      	mov	r0, r6
20001298:	4621      	mov	r1, r4
2000129a:	4632      	mov	r2, r6
2000129c:	463b      	mov	r3, r7
2000129e:	f7ff ff57 	bl	20001150 <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
200012a2:	b008      	add	sp, #32
200012a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200012a8 <LCD_setY>:
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
200012a8:	b510      	push	{r4, lr}
200012aa:	b084      	sub	sp, #16
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
200012ac:	f04f 037c 	mov.w	r3, #124	; 0x7c
200012b0:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x19};
200012b4:	f04f 0319 	mov.w	r3, #25
200012b8:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posY};
200012bc:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200012c0:	f64c 6430 	movw	r4, #52784	; 0xce30
200012c4:	f2c2 0400 	movt	r4, #8192	; 0x2000
200012c8:	4620      	mov	r0, r4
200012ca:	a903      	add	r1, sp, #12
200012cc:	f04f 0201 	mov.w	r2, #1
200012d0:	f001 fa3e 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
200012d4:	4620      	mov	r0, r4
200012d6:	a902      	add	r1, sp, #8
200012d8:	f04f 0201 	mov.w	r2, #1
200012dc:	f001 fa38 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
200012e0:	4620      	mov	r0, r4
200012e2:	a901      	add	r1, sp, #4
200012e4:	f04f 0201 	mov.w	r2, #1
200012e8:	f001 fa32 	bl	20002750 <MSS_UART_polled_tx>
	}
200012ec:	b004      	add	sp, #16
200012ee:	bd10      	pop	{r4, pc}

200012f0 <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
200012f0:	b510      	push	{r4, lr}
200012f2:	b084      	sub	sp, #16
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
200012f4:	f04f 037c 	mov.w	r3, #124	; 0x7c
200012f8:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x18};
200012fc:	f04f 0318 	mov.w	r3, #24
20001300:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posX};
20001304:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001308:	f64c 6430 	movw	r4, #52784	; 0xce30
2000130c:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001310:	4620      	mov	r0, r4
20001312:	a903      	add	r1, sp, #12
20001314:	f04f 0201 	mov.w	r2, #1
20001318:	f001 fa1a 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
2000131c:	4620      	mov	r0, r4
2000131e:	a902      	add	r1, sp, #8
20001320:	f04f 0201 	mov.w	r2, #1
20001324:	f001 fa14 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20001328:	4620      	mov	r0, r4
2000132a:	a901      	add	r1, sp, #4
2000132c:	f04f 0201 	mov.w	r2, #1
20001330:	f001 fa0e 	bl	20002750 <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
20001334:	b004      	add	sp, #16
20001336:	bd10      	pop	{r4, pc}

20001338 <LCD_setPos>:
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
20001338:	b510      	push	{r4, lr}
2000133a:	460c      	mov	r4, r1
		LCD_setX(posX);
2000133c:	f7ff ffd8 	bl	200012f0 <LCD_setX>
		LCD_setY(posY);
20001340:	4620      	mov	r0, r4
20001342:	f7ff ffb1 	bl	200012a8 <LCD_setY>
	}
20001346:	bd10      	pop	{r4, pc}

20001348 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
20001348:	b510      	push	{r4, lr}
2000134a:	b082      	sub	sp, #8
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
2000134c:	f04f 037c 	mov.w	r3, #124	; 0x7c
20001350:	f88d 3004 	strb.w	r3, [sp, #4]
		uint8_t message2[] = {0x00};
20001354:	f04f 0300 	mov.w	r3, #0
20001358:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000135c:	f64c 6430 	movw	r4, #52784	; 0xce30
20001360:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001364:	4620      	mov	r0, r4
20001366:	a901      	add	r1, sp, #4
20001368:	f04f 0201 	mov.w	r2, #1
2000136c:	f001 f9f0 	bl	20002750 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20001370:	4620      	mov	r0, r4
20001372:	4669      	mov	r1, sp
20001374:	f04f 0201 	mov.w	r2, #1
20001378:	f001 f9ea 	bl	20002750 <MSS_UART_polled_tx>
	}
2000137c:	b002      	add	sp, #8
2000137e:	bd10      	pop	{r4, pc}

20001380 <LCD_printStr>:
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
	
	void LCD_printStr(char Str[78])
	{
20001380:	b508      	push	{r3, lr}
20001382:	4601      	mov	r1, r0
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
20001384:	f64c 6030 	movw	r0, #52784	; 0xce30
20001388:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000138c:	f001 fa52 	bl	20002834 <MSS_UART_polled_tx_string>
	}
20001390:	bd08      	pop	{r3, pc}
20001392:	bf00      	nop

20001394 <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
20001394:	b508      	push	{r3, lr}
		MSS_UART_init(
20001396:	f64c 6030 	movw	r0, #52784	; 0xce30
2000139a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000139e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
200013a2:	f04f 0203 	mov.w	r2, #3
200013a6:	f001 f8d1 	bl	2000254c <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
200013aa:	bd08      	pop	{r3, pc}

200013ac <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
200013ac:	b510      	push	{r4, lr}
200013ae:	b082      	sub	sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
200013b0:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
200013b4:	f003 fce6 	bl	20004d84 <malloc>
200013b8:	f64c 6328 	movw	r3, #52776	; 0xce28
200013bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013c0:	6018      	str	r0, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
200013c2:	f64c 6480 	movw	r4, #52864	; 0xce80
200013c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200013ca:	4620      	mov	r0, r4
200013cc:	f001 fc30 	bl	20002c30 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
200013d0:	f04f 0308 	mov.w	r3, #8
200013d4:	9300      	str	r3, [sp, #0]
200013d6:	4620      	mov	r0, r4
200013d8:	f04f 0100 	mov.w	r1, #0
200013dc:	460a      	mov	r2, r1
200013de:	f04f 0307 	mov.w	r3, #7
200013e2:	f001 fd6f 	bl	20002ec4 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
200013e6:	b002      	add	sp, #8
200013e8:	bd10      	pop	{r4, pc}
200013ea:	bf00      	nop

200013ec <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
200013ec:	b538      	push	{r3, r4, r5, lr}
200013ee:	4605      	mov	r5, r0

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200013f0:	f64c 6480 	movw	r4, #52864	; 0xce80
200013f4:	f2c2 0400 	movt	r4, #8192	; 0x2000
200013f8:	4620      	mov	r0, r4
200013fa:	f04f 0100 	mov.w	r1, #0
200013fe:	f001 fdf1 	bl	20002fe4 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20001402:	4620      	mov	r0, r4
20001404:	4629      	mov	r1, r5
20001406:	f001 feb9 	bl	2000317c <MSS_SPI_transfer_frame>
2000140a:	4605      	mov	r5, r0
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
2000140c:	4620      	mov	r0, r4
2000140e:	f04f 0100 	mov.w	r1, #0
20001412:	f001 fe6b 	bl	200030ec <MSS_SPI_clear_slave_select>

    return in_rx;
}
20001416:	b2e8      	uxtb	r0, r5
20001418:	bd38      	pop	{r3, r4, r5, pc}
2000141a:	bf00      	nop

2000141c <getWord>:

uint16_t getWord() {
2000141c:	b510      	push	{r4, lr}
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
2000141e:	f64c 536f 	movw	r3, #52591	; 0xcd6f
20001422:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001426:	781b      	ldrb	r3, [r3, #0]
20001428:	b32b      	cbz	r3, 20001476 <getWord+0x5a>
        w = getByte(PIXY_SYNC_BYTE_DATA);
2000142a:	f04f 005b 	mov.w	r0, #91	; 0x5b
2000142e:	f7ff ffdd 	bl	200013ec <getByte>
        cout = g_outBuf[g_outReadIndex++];
20001432:	f64c 536e 	movw	r3, #52590	; 0xcd6e
20001436:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000143a:	7819      	ldrb	r1, [r3, #0]
2000143c:	f64c 5274 	movw	r2, #52596	; 0xcd74
20001440:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001444:	5c52      	ldrb	r2, [r2, r1]
20001446:	f101 0101 	add.w	r1, r1, #1
2000144a:	b2c9      	uxtb	r1, r1
2000144c:	7019      	strb	r1, [r3, #0]
        g_outLen--;
2000144e:	f64c 536f 	movw	r3, #52591	; 0xcd6f
20001452:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001456:	f893 c000 	ldrb.w	ip, [r3]
2000145a:	f10c 3cff 	add.w	ip, ip, #4294967295
2000145e:	f883 c000 	strb.w	ip, [r3]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20001462:	2940      	cmp	r1, #64	; 0x40
20001464:	d10d      	bne.n	20001482 <getWord+0x66>
            g_outReadIndex = 0;
20001466:	f64c 536e 	movw	r3, #52590	; 0xcd6e
2000146a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000146e:	f04f 0100 	mov.w	r1, #0
20001472:	7019      	strb	r1, [r3, #0]
20001474:	e005      	b.n	20001482 <getWord+0x66>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20001476:	f04f 005a 	mov.w	r0, #90	; 0x5a
2000147a:	f7ff ffb7 	bl	200013ec <getByte>
2000147e:	f04f 0200 	mov.w	r2, #0

    w <<= 8;
20001482:	ea4f 2400 	mov.w	r4, r0, lsl #8
20001486:	b2a4      	uxth	r4, r4
    c = getByte(cout);  // send out data byte
20001488:	4610      	mov	r0, r2
2000148a:	f7ff ffaf 	bl	200013ec <getByte>
2000148e:	ea40 0004 	orr.w	r0, r0, r4
    w |= c;

    return w;
}
20001492:	b280      	uxth	r0, r0
20001494:	bd10      	pop	{r4, pc}
20001496:	bf00      	nop

20001498 <Pixy_get_start>:
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}

int Pixy_get_start(void) {
20001498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
2000149c:	f7ff ffbe 	bl	2000141c <getWord>
200014a0:	f64f 74ff 	movw	r4, #65535	; 0xffff
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
200014a4:	f64a 2555 	movw	r5, #43605	; 0xaa55
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
200014a8:	f64a 2756 	movw	r7, #43606	; 0xaa56
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
200014ac:	f245 56aa 	movw	r6, #21930	; 0x55aa
            getByte(0);  // we're out of sync! (backwards)
200014b0:	f04f 0800 	mov.w	r8, #0
200014b4:	e006      	b.n	200014c4 <Pixy_get_start+0x2c>
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
200014b6:	f7ff ffb1 	bl	2000141c <getWord>
        if (w == 0 && lastw == 0)
200014ba:	ea44 0300 	orr.w	r3, r4, r0
200014be:	b29b      	uxth	r3, r3
200014c0:	2b00      	cmp	r3, #0
200014c2:	d02c      	beq.n	2000151e <Pixy_get_start+0x86>
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
200014c4:	42ac      	cmp	r4, r5
200014c6:	bf14      	ite	ne
200014c8:	2400      	movne	r4, #0
200014ca:	2401      	moveq	r4, #1
200014cc:	42a8      	cmp	r0, r5
200014ce:	bf14      	ite	ne
200014d0:	2300      	movne	r3, #0
200014d2:	f004 0301 	andeq.w	r3, r4, #1
200014d6:	b153      	cbz	r3, 200014ee <Pixy_get_start+0x56>
            g_blockType = NORMAL_BLOCK;
200014d8:	f64c 632c 	movw	r3, #52780	; 0xce2c
200014dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014e0:	f04f 0200 	mov.w	r2, #0
200014e4:	701a      	strb	r2, [r3, #0]
200014e6:	f04f 0001 	mov.w	r0, #1
            return 1;  // code found!
200014ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
200014ee:	42b8      	cmp	r0, r7
200014f0:	bf14      	ite	ne
200014f2:	2400      	movne	r4, #0
200014f4:	f004 0401 	andeq.w	r4, r4, #1
200014f8:	b144      	cbz	r4, 2000150c <Pixy_get_start+0x74>
            g_blockType = CC_BLOCK;  // found color code block
200014fa:	f64c 632c 	movw	r3, #52780	; 0xce2c
200014fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001502:	f04f 0001 	mov.w	r0, #1
20001506:	7018      	strb	r0, [r3, #0]
            return 1;
20001508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } else if (w == PIXY_START_WORDX)
2000150c:	42b0      	cmp	r0, r6
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
2000150e:	bf18      	it	ne
20001510:	4604      	movne	r4, r0
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
20001512:	d1d0      	bne.n	200014b6 <Pixy_get_start+0x1e>
            getByte(0);  // we're out of sync! (backwards)
20001514:	4640      	mov	r0, r8
20001516:	f7ff ff69 	bl	200013ec <getByte>
2000151a:	4634      	mov	r4, r6
2000151c:	e7cb      	b.n	200014b6 <Pixy_get_start+0x1e>
2000151e:	f04f 0000 	mov.w	r0, #0

        lastw = w;
    }
}
20001522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20001526:	bf00      	nop

20001528 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20001528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000152c:	b083      	sub	sp, #12
2000152e:	9000      	str	r0, [sp, #0]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20001530:	f64c 5370 	movw	r3, #52592	; 0xcd70
20001534:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001538:	681b      	ldr	r3, [r3, #0]
2000153a:	b91b      	cbnz	r3, 20001544 <Pixy_get_blocks+0x1c>
        if (Pixy_get_start() == 0)
2000153c:	f7ff ffac 	bl	20001498 <Pixy_get_start>
20001540:	b938      	cbnz	r0, 20001552 <Pixy_get_blocks+0x2a>
20001542:	e092      	b.n	2000166a <Pixy_get_blocks+0x142>
            return 0;
    } else
        g_skipStart = 0;
20001544:	f64c 5370 	movw	r3, #52592	; 0xcd70
20001548:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000154c:	f04f 0200 	mov.w	r2, #0
20001550:	601a      	str	r2, [r3, #0]
20001552:	f04f 0600 	mov.w	r6, #0
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
20001556:	f64c 6b28 	movw	fp, #52776	; 0xce28
2000155a:	f2c2 0b00 	movt	fp, #8192	; 0x2000

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
2000155e:	f64c 672c 	movw	r7, #52780	; 0xce2c
20001562:	f2c2 0700 	movt	r7, #8192	; 0x2000

        // check checksum
        if (checksum == sum)
            blockCount++;
        else
            printf("checksum error!\n");
20001566:	f24c 1290 	movw	r2, #49552	; 0xc190
2000156a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000156e:	9201      	str	r2, [sp, #4]
20001570:	e06e      	b.n	20001650 <Pixy_get_blocks+0x128>
    } else
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20001572:	f7ff ff53 	bl	2000141c <getWord>
20001576:	4680      	mov	r8, r0
        if (checksum ==
20001578:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000157c:	4298      	cmp	r0, r3
2000157e:	d10e      	bne.n	2000159e <Pixy_get_blocks+0x76>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20001580:	f64c 5370 	movw	r3, #52592	; 0xcd70
20001584:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001588:	f04f 0201 	mov.w	r2, #1
2000158c:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
2000158e:	f64c 632c 	movw	r3, #52780	; 0xce2c
20001592:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001596:	f04f 0200 	mov.w	r2, #0
2000159a:	701a      	strb	r2, [r3, #0]
            return blockCount;
2000159c:	e067      	b.n	2000166e <Pixy_get_blocks+0x146>
        } else if (checksum == PIXY_START_WORD_CC) {
2000159e:	f64a 2256 	movw	r2, #43606	; 0xaa56
200015a2:	4290      	cmp	r0, r2
200015a4:	d10c      	bne.n	200015c0 <Pixy_get_blocks+0x98>
            g_skipStart = 1;
200015a6:	f64c 5370 	movw	r3, #52592	; 0xcd70
200015aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ae:	f04f 0201 	mov.w	r2, #1
200015b2:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
200015b4:	f64c 632c 	movw	r3, #52780	; 0xce2c
200015b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015bc:	701a      	strb	r2, [r3, #0]
            return blockCount;
200015be:	e056      	b.n	2000166e <Pixy_get_blocks+0x146>
        } else if (checksum == 0)
200015c0:	2800      	cmp	r0, #0
200015c2:	d054      	beq.n	2000166e <Pixy_get_blocks+0x146>
            return blockCount;

        block = g_blocks + blockCount;
200015c4:	eb06 0946 	add.w	r9, r6, r6, lsl #1
200015c8:	f8db 3000 	ldr.w	r3, [fp]
200015cc:	eb03 0989 	add.w	r9, r3, r9, lsl #2
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
200015d0:	f7ff ff24 	bl	2000141c <getWord>
            sum += w;
            *((uint16_t *)block + i) = w;
200015d4:	f8a9 0000 	strh.w	r0, [r9]
200015d8:	4605      	mov	r5, r0
200015da:	f04f 0401 	mov.w	r4, #1
200015de:	46c2      	mov	sl, r8
200015e0:	46b0      	mov	r8, r6
200015e2:	464e      	mov	r6, r9
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
200015e4:	783a      	ldrb	r2, [r7, #0]
200015e6:	2c04      	cmp	r4, #4
200015e8:	bfd4      	ite	le
200015ea:	2300      	movle	r3, #0
200015ec:	2301      	movgt	r3, #1
200015ee:	2a00      	cmp	r2, #0
200015f0:	bf14      	ite	ne
200015f2:	2300      	movne	r3, #0
200015f4:	f003 0301 	andeq.w	r3, r3, #1
200015f8:	b133      	cbz	r3, 20001608 <Pixy_get_blocks+0xe0>
200015fa:	4646      	mov	r6, r8
200015fc:	46d0      	mov	r8, sl
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
200015fe:	f04f 0300 	mov.w	r3, #0
20001602:	f8a9 300a 	strh.w	r3, [r9, #10]
                break;
20001606:	e00b      	b.n	20001620 <Pixy_get_blocks+0xf8>
            }
            w = getWord();
20001608:	f7ff ff08 	bl	2000141c <getWord>
            sum += w;
2000160c:	4405      	add	r5, r0
2000160e:	b2ad      	uxth	r5, r5
            *((uint16_t *)block + i) = w;
20001610:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
20001614:	f104 0401 	add.w	r4, r4, #1
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20001618:	2c06      	cmp	r4, #6
2000161a:	d1e3      	bne.n	200015e4 <Pixy_get_blocks+0xbc>
2000161c:	4646      	mov	r6, r8
2000161e:	46d0      	mov	r8, sl
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20001620:	4545      	cmp	r5, r8
            blockCount++;
20001622:	bf04      	itt	eq
20001624:	3601      	addeq	r6, #1
20001626:	b2b6      	uxtheq	r6, r6
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20001628:	d002      	beq.n	20001630 <Pixy_get_blocks+0x108>
            blockCount++;
        else
            printf("checksum error!\n");
2000162a:	9801      	ldr	r0, [sp, #4]
2000162c:	f004 f828 	bl	20005680 <puts>

        w = getWord();
20001630:	f7ff fef4 	bl	2000141c <getWord>
        if (w == PIXY_START_WORD)
20001634:	f64a 2255 	movw	r2, #43605	; 0xaa55
20001638:	4290      	cmp	r0, r2
            g_blockType = NORMAL_BLOCK;
2000163a:	bf04      	itt	eq
2000163c:	2300      	moveq	r3, #0
2000163e:	703b      	strbeq	r3, [r7, #0]
            blockCount++;
        else
            printf("checksum error!\n");

        w = getWord();
        if (w == PIXY_START_WORD)
20001640:	d006      	beq.n	20001650 <Pixy_get_blocks+0x128>
            g_blockType = NORMAL_BLOCK;
        else if (w == PIXY_START_WORD_CC)
20001642:	f64a 2256 	movw	r2, #43606	; 0xaa56
20001646:	4290      	cmp	r0, r2
20001648:	d111      	bne.n	2000166e <Pixy_get_blocks+0x146>
            g_blockType = CC_BLOCK;
2000164a:	f04f 0301 	mov.w	r3, #1
2000164e:	703b      	strb	r3, [r7, #0]
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20001650:	2e63      	cmp	r6, #99	; 0x63
20001652:	bf8c      	ite	hi
20001654:	2300      	movhi	r3, #0
20001656:	2301      	movls	r3, #1
20001658:	9a00      	ldr	r2, [sp, #0]
2000165a:	4296      	cmp	r6, r2
2000165c:	bf2c      	ite	cs
2000165e:	2300      	movcs	r3, #0
20001660:	f003 0301 	andcc.w	r3, r3, #1
20001664:	2b00      	cmp	r3, #0
20001666:	d184      	bne.n	20001572 <Pixy_get_blocks+0x4a>
20001668:	e002      	b.n	20001670 <Pixy_get_blocks+0x148>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
2000166a:	f04f 0600 	mov.w	r6, #0
2000166e:	4630      	mov	r0, r6
20001670:	b003      	add	sp, #12
20001672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20001676:	bf00      	nop

20001678 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20001678:	b510      	push	{r4, lr}
2000167a:	4604      	mov	r4, r0

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
2000167c:	f04f 0001 	mov.w	r0, #1
20001680:	f7ff ff52 	bl	20001528 <Pixy_get_blocks>
20001684:	b910      	cbnz	r0, 2000168c <Pixy_get_target_location+0x14>
20001686:	f04f 30ff 	mov.w	r0, #4294967295
2000168a:	bd10      	pop	{r4, pc}
        return -1;
    }

    target->x = g_blocks[0].x;
2000168c:	f64c 6328 	movw	r3, #52776	; 0xce28
20001690:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001694:	681a      	ldr	r2, [r3, #0]
20001696:	8852      	ldrh	r2, [r2, #2]
20001698:	8022      	strh	r2, [r4, #0]
    target->y = g_blocks[0].y;
2000169a:	681b      	ldr	r3, [r3, #0]
2000169c:	889b      	ldrh	r3, [r3, #4]
2000169e:	8063      	strh	r3, [r4, #2]
200016a0:	f04f 0000 	mov.w	r0, #0

    return 0;
}
200016a4:	bd10      	pop	{r4, pc}
200016a6:	bf00      	nop

200016a8 <get_distance>:

#include "dsensor_driver.h"

// read current distance
float get_distance()
{
200016a8:	b508      	push	{r3, lr}
	volatile uint32_t* distance_count = (volatile uint32_t*)DSNSR_ADDR;
	float distance = (*distance_count) * MULTIPLIER;
200016aa:	f240 2300 	movw	r3, #512	; 0x200
200016ae:	f2c4 0305 	movt	r3, #16389	; 0x4005
200016b2:	6818      	ldr	r0, [r3, #0]
200016b4:	f002 fdc0 	bl	20004238 <__aeabi_ui2d>
200016b8:	a303      	add	r3, pc, #12	; (adr r3, 200016c8 <get_distance+0x20>)
200016ba:	e9d3 2300 	ldrd	r2, r3, [r3]
200016be:	f002 fe31 	bl	20004324 <__aeabi_dmul>
200016c2:	f003 f861 	bl	20004788 <__aeabi_d2f>
	return distance;
}
200016c6:	bd08      	pop	{r3, pc}
200016c8:	69346daf 	.word	0x69346daf
200016cc:	3ebcfd3c 	.word	0x3ebcfd3c

200016d0 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
200016d0:	b508      	push	{r3, lr}
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
200016d2:	f240 0100 	movw	r1, #0
200016d6:	f2c4 0105 	movt	r1, #16389	; 0x4005
200016da:	f04f 0204 	mov.w	r2, #4
200016de:	f003 fe2b 	bl	20005338 <memcpy>
}
200016e2:	bd08      	pop	{r3, pc}

200016e4 <n64_reset>:

// send a reset signal
void n64_reset()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_RESET;
200016e4:	f240 0300 	movw	r3, #0
200016e8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200016ec:	f04f 02ff 	mov.w	r2, #255	; 0xff
200016f0:	601a      	str	r2, [r3, #0]
}
200016f2:	4770      	bx	lr

200016f4 <n64_enable>:

// enable button polling
void n64_enable()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_GET_BUTTONS;
200016f4:	f240 0300 	movw	r3, #0
200016f8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200016fc:	f04f 0201 	mov.w	r2, #1
20001700:	601a      	str	r2, [r3, #0]
}
20001702:	4770      	bx	lr

20001704 <_map_n64_to_pwm_val>:

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
20001704:	f100 0306 	add.w	r3, r0, #6
20001708:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000170c:	2b0c      	cmp	r3, #12
2000170e:	bf98      	it	ls
20001710:	2000      	movls	r0, #0
20001712:	f06f 034f 	mvn.w	r3, #79	; 0x4f
20001716:	4298      	cmp	r0, r3
20001718:	bfb8      	it	lt
2000171a:	4618      	movlt	r0, r3
2000171c:	2850      	cmp	r0, #80	; 0x50
2000171e:	bfa8      	it	ge
20001720:	2050      	movge	r0, #80	; 0x50
20001722:	f644 13f0 	movw	r3, #18928	; 0x49f0
20001726:	f2c0 0302 	movt	r3, #2
	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
}
2000172a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
2000172e:	fb02 3010 	mls	r0, r2, r0, r3
20001732:	4770      	bx	lr

20001734 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20001734:	b538      	push	{r3, r4, r5, lr}
20001736:	4605      	mov	r5, r0
20001738:	460c      	mov	r4, r1

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
2000173a:	f990 0002 	ldrsb.w	r0, [r0, #2]
2000173e:	f7ff ffe1 	bl	20001704 <_map_n64_to_pwm_val>
20001742:	6020      	str	r0, [r4, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
20001744:	f995 0003 	ldrsb.w	r0, [r5, #3]
20001748:	f7ff ffdc 	bl	20001704 <_map_n64_to_pwm_val>
2000174c:	6060      	str	r0, [r4, #4]
}
2000174e:	bd38      	pop	{r3, r4, r5, pc}

20001750 <set_x_servo_analog_pw>:
#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001750:	f64c 0320 	movw	r3, #51232	; 0xc820
20001754:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001758:	681b      	ldr	r3, [r3, #0]
2000175a:	4298      	cmp	r0, r3
2000175c:	d009      	beq.n	20001772 <set_x_servo_analog_pw+0x22>
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
2000175e:	f240 1300 	movw	r3, #256	; 0x100
20001762:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001766:	6018      	str	r0, [r3, #0]

    current_pw = new_pw;
20001768:	f64c 0320 	movw	r3, #51232	; 0xc820
2000176c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001770:	6018      	str	r0, [r3, #0]
20001772:	4770      	bx	lr

20001774 <set_y_servo_analog_pw>:
}

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001774:	f64c 0324 	movw	r3, #51236	; 0xc824
20001778:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000177c:	681b      	ldr	r3, [r3, #0]
2000177e:	4298      	cmp	r0, r3
20001780:	d009      	beq.n	20001796 <set_y_servo_analog_pw+0x22>
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
20001782:	f240 1340 	movw	r3, #320	; 0x140
20001786:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000178a:	6018      	str	r0, [r3, #0]

    current_pw = new_pw;
2000178c:	f64c 0324 	movw	r3, #51236	; 0xc824
20001790:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001794:	6018      	str	r0, [r3, #0]
20001796:	4770      	bx	lr

20001798 <disp_scale_x>:
*/

/*
* pixy_x will be between 0 and 319
*/
uint8_t disp_scale_x(uint16_t pixy_x){
20001798:	b508      	push	{r3, lr}
2000179a:	f003 f8fb 	bl	20004994 <__aeabi_ui2f>
2000179e:	f641 3149 	movw	r1, #6985	; 0x1b49
200017a2:	f6c3 61a2 	movt	r1, #16034	; 0x3ea2
200017a6:	f003 f94d 	bl	20004a44 <__aeabi_fmul>
200017aa:	f003 fa9b 	bl	20004ce4 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_X_MAX/ (float) PIXY_X_MAX;
	float scaled_value = (float) pixy_x * pixy_to_lcd;

	//DBG("scaled x val: %d, original: %d", (uint8_t) scaled_value, pixy_x);
	return (uint8_t) scaled_value;
}
200017ae:	b2c0      	uxtb	r0, r0
200017b0:	bd08      	pop	{r3, pc}
200017b2:	bf00      	nop

200017b4 <disp_scale_y>:

/*
 * pixy_t will be between 0 and 199
 */
uint8_t disp_scale_y(uint16_t pixy_y){
200017b4:	b508      	push	{r3, lr}
200017b6:	f003 f8ed 	bl	20004994 <__aeabi_ui2f>
200017ba:	f64f 4124 	movw	r1, #64548	; 0xfc24
200017be:	f6c3 61e4 	movt	r1, #16100	; 0x3ee4
200017c2:	f003 f93f 	bl	20004a44 <__aeabi_fmul>
200017c6:	f003 fa8d 	bl	20004ce4 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_Y_MAX/ (float) PIXY_Y_MAX;
	float scaled_value = (float) pixy_y * pixy_to_lcd;

	//DBG("scaled y val: %d, original: %d", (uint8_t) scaled_value, pixy_y);
	return (uint8_t) scaled_value;
}
200017ca:	b2c0      	uxtb	r0, r0
200017cc:	bd08      	pop	{r3, pc}
200017ce:	bf00      	nop

200017d0 <disp_upd_finish>:
	//DBG("writing mode %u", mode);
}

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
200017d0:	b508      	push	{r3, lr}
	g_disp_update_lock = 0;
200017d2:	f64c 631c 	movw	r3, #52764	; 0xce1c
200017d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017da:	f04f 0200 	mov.w	r2, #0
200017de:	701a      	strb	r2, [r3, #0]
	DBG("cleaning up update");
200017e0:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
200017e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017e8:	f24c 11b0 	movw	r1, #49584	; 0xc1b0
200017ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
200017f0:	f003 fed8 	bl	200055a4 <printf>
200017f4:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
200017f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017fc:	f24c 3114 	movw	r1, #49940	; 0xc314
20001800:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001804:	f003 fece 	bl	200055a4 <printf>
20001808:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
2000180c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001810:	f44f 7190 	mov.w	r1, #288	; 0x120
20001814:	f003 fec6 	bl	200055a4 <printf>
20001818:	f24c 10d4 	movw	r0, #49620	; 0xc1d4
2000181c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001820:	f003 fec0 	bl	200055a4 <printf>
20001824:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20001828:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000182c:	f003 ff28 	bl	20005680 <puts>
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;

}
20001830:	bd08      	pop	{r3, pc}
20001832:	bf00      	nop

20001834 <disp_write_mode>:
	sprintf(num, "%03d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
20001834:	b508      	push	{r3, lr}
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
20001836:	7803      	ldrb	r3, [r0, #0]
20001838:	2b01      	cmp	r3, #1
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
2000183a:	f04f 0007 	mov.w	r0, #7
2000183e:	f04f 0148 	mov.w	r1, #72	; 0x48

void disp_write_mode(void *m_v){
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
20001842:	d108      	bne.n	20001856 <disp_write_mode+0x22>
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
20001844:	f7ff fd78 	bl	20001338 <LCD_setPos>
		LCD_printStr(AUTO_STR);
20001848:	f24c 10e8 	movw	r0, #49640	; 0xc1e8
2000184c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001850:	f7ff fd96 	bl	20001380 <LCD_printStr>
20001854:	bd08      	pop	{r3, pc}
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
20001856:	f7ff fd6f 	bl	20001338 <LCD_setPos>
		LCD_printStr(MANUAL_STR);
2000185a:	f24c 10f0 	movw	r0, #49648	; 0xc1f0
2000185e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001862:	f7ff fd8d 	bl	20001380 <LCD_printStr>
20001866:	bd08      	pop	{r3, pc}

20001868 <disp_write_shots>:
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
20001868:	b510      	push	{r4, lr}
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
	uint8_t status = s->chamber_status;
2000186a:	7804      	ldrb	r4, [r0, #0]
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
2000186c:	f04f 0007 	mov.w	r0, #7
20001870:	f04f 0166 	mov.w	r1, #102	; 0x66
20001874:	f7ff fd60 	bl	20001338 <LCD_setPos>
	if(status == CHAMBER_LOADED){
20001878:	2c01      	cmp	r4, #1
		LCD_printStr(SHOTS_LOADED_STR);
2000187a:	bf07      	ittee	eq
2000187c:	f24c 10f8 	movweq	r0, #49656	; 0xc1f8
20001880:	f2c2 0000 	movteq	r0, #8192	; 0x2000
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
20001884:	f24c 2000 	movwne	r0, #49664	; 0xc200
20001888:	f2c2 0000 	movtne	r0, #8192	; 0x2000
2000188c:	f7ff fd78 	bl	20001380 <LCD_printStr>
20001890:	bd10      	pop	{r4, pc}
20001892:	bf00      	nop

20001894 <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
20001894:	b530      	push	{r4, r5, lr}
20001896:	b083      	sub	sp, #12
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint8_t distance = d->dist;
20001898:	7805      	ldrb	r5, [r0, #0]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
2000189a:	f04f 0007 	mov.w	r0, #7
2000189e:	f04f 012a 	mov.w	r1, #42	; 0x2a
200018a2:	f7ff fd49 	bl	20001338 <LCD_setPos>
	sprintf(num, "%03d", distance);
200018a6:	ac01      	add	r4, sp, #4
200018a8:	4620      	mov	r0, r4
200018aa:	f24c 2108 	movw	r1, #49672	; 0xc208
200018ae:	f2c2 0100 	movt	r1, #8192	; 0x2000
200018b2:	462a      	mov	r2, r5
200018b4:	f003 ff00 	bl	200056b8 <sprintf>
	LCD_printStr(num);
200018b8:	4620      	mov	r0, r4
200018ba:	f7ff fd61 	bl	20001380 <LCD_printStr>
	//DBG("writing distance %u", distance);
}
200018be:	b003      	add	sp, #12
200018c0:	bd30      	pop	{r4, r5, pc}
200018c2:	bf00      	nop

200018c4 <disp_write_targ_vals>:
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
200018c4:	b5f0      	push	{r4, r5, r6, r7, lr}
200018c6:	b083      	sub	sp, #12
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
200018c8:	6803      	ldr	r3, [r0, #0]
	circle_t* lasttarg = t->lasttarg;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
200018ca:	785f      	ldrb	r7, [r3, #1]

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
200018cc:	ae01      	add	r6, sp, #4
200018ce:	f24c 2408 	movw	r4, #49672	; 0xc208
200018d2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200018d6:	4630      	mov	r0, r6
200018d8:	4621      	mov	r1, r4
200018da:	781a      	ldrb	r2, [r3, #0]
200018dc:	f003 feec 	bl	200056b8 <sprintf>
	sprintf(vert, "%03d", ty);
200018e0:	466d      	mov	r5, sp
200018e2:	4668      	mov	r0, sp
200018e4:	4621      	mov	r1, r4
200018e6:	463a      	mov	r2, r7
200018e8:	f003 fee6 	bl	200056b8 <sprintf>

	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
200018ec:	f04f 0060 	mov.w	r0, #96	; 0x60
200018f0:	f04f 010f 	mov.w	r1, #15
200018f4:	f7ff fd20 	bl	20001338 <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
200018f8:	4630      	mov	r0, r6
200018fa:	f7ff fd41 	bl	20001380 <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
200018fe:	f04f 0088 	mov.w	r0, #136	; 0x88
20001902:	f04f 010f 	mov.w	r1, #15
20001906:	f7ff fd17 	bl	20001338 <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
2000190a:	4668      	mov	r0, sp
2000190c:	f7ff fd38 	bl	20001380 <LCD_printStr>

}
20001910:	b003      	add	sp, #12
20001912:	bdf0      	pop	{r4, r5, r6, r7, pc}

20001914 <disp_write_targ_circle>:
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
	}
}

void disp_write_targ_circle(void *t_v){
20001914:	b508      	push	{r3, lr}
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
20001916:	6803      	ldr	r3, [r0, #0]
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
20001918:	7818      	ldrb	r0, [r3, #0]
2000191a:	f100 0036 	add.w	r0, r0, #54	; 0x36
2000191e:	7859      	ldrb	r1, [r3, #1]
20001920:	f101 0122 	add.w	r1, r1, #34	; 0x22
20001924:	b2c0      	uxtb	r0, r0
20001926:	b2c9      	uxtb	r1, r1
20001928:	f04f 0203 	mov.w	r2, #3
2000192c:	f04f 0301 	mov.w	r3, #1
20001930:	f7ff fbd2 	bl	200010d8 <LCD_drawCircle>
}
20001934:	bd08      	pop	{r3, pc}
20001936:	bf00      	nop

20001938 <disp_erase_old_targ_circle>:
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
	DBG("drawing target (%u,%u)", tx, ty);*/

//}

void disp_erase_old_targ_circle(void *t_v){
20001938:	b508      	push	{r3, lr}
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;
	circle_t* lasttarg = t->lasttarg;
2000193a:	6843      	ldr	r3, [r0, #4]

	uint8_t lx;
	uint8_t ly;

	if(lasttarg != NULL){
2000193c:	b16b      	cbz	r3, 2000195a <disp_erase_old_targ_circle+0x22>
		lx = lasttarg->x;
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
2000193e:	7818      	ldrb	r0, [r3, #0]
20001940:	f100 0036 	add.w	r0, r0, #54	; 0x36
20001944:	7859      	ldrb	r1, [r3, #1]
20001946:	f101 0122 	add.w	r1, r1, #34	; 0x22
2000194a:	b2c0      	uxtb	r0, r0
2000194c:	b2c9      	uxtb	r1, r1
2000194e:	f04f 0203 	mov.w	r2, #3
20001952:	f04f 0300 	mov.w	r3, #0
20001956:	f7ff fbbf 	bl	200010d8 <LCD_drawCircle>
2000195a:	bd08      	pop	{r3, pc}

2000195c <disp_update>:
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
2000195c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock ){//This will probably drop some updates, and idgaf
20001960:	f64c 631c 	movw	r3, #52764	; 0xce1c
20001964:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001968:	781b      	ldrb	r3, [r3, #0]
2000196a:	b34b      	cbz	r3, 200019c0 <disp_update+0x64>
		//free(u_arg_global->lcd_state);
		//if(u_arg_global->last_state)
		//	free(u_arg_global->last_state);
		DBG("upd in progress");
2000196c:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
20001970:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001974:	f24c 11b0 	movw	r1, #49584	; 0xc1b0
20001978:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000197c:	f003 fe12 	bl	200055a4 <printf>
20001980:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
20001984:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001988:	f24c 3124 	movw	r1, #49956	; 0xc324
2000198c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001990:	f003 fe08 	bl	200055a4 <printf>
20001994:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
20001998:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000199c:	f04f 0133 	mov.w	r1, #51	; 0x33
200019a0:	f003 fe00 	bl	200055a4 <printf>
200019a4:	f24c 2010 	movw	r0, #49680	; 0xc210
200019a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019ac:	f003 fdfa 	bl	200055a4 <printf>
200019b0:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
200019b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019b8:	f003 fe62 	bl	20005680 <puts>
	//	free(u_arg_v);
		return; //add frees
200019bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	} if (u_arg_v == NULL || u_arg_global->lcd_state == NULL){
200019c0:	b108      	cbz	r0, 200019c6 <disp_update+0x6a>
200019c2:	6803      	ldr	r3, [r0, #0]
200019c4:	bb4b      	cbnz	r3, 20001a1a <disp_update+0xbe>
		DBG("args are NULL");
200019c6:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
200019ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019ce:	f24c 11b0 	movw	r1, #49584	; 0xc1b0
200019d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200019d6:	f003 fde5 	bl	200055a4 <printf>
200019da:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
200019de:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019e2:	f24c 3124 	movw	r1, #49956	; 0xc324
200019e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200019ea:	f003 fddb 	bl	200055a4 <printf>
200019ee:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
200019f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019f6:	f04f 0137 	mov.w	r1, #55	; 0x37
200019fa:	f003 fdd3 	bl	200055a4 <printf>
200019fe:	f24c 2020 	movw	r0, #49696	; 0xc220
20001a02:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a06:	f003 fdcd 	bl	200055a4 <printf>
20001a0a:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20001a0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a12:	f003 fe35 	bl	20005680 <puts>
		return;
20001a16:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}
	g_disp_update_lock = 1;
20001a1a:	f64c 631c 	movw	r3, #52764	; 0xce1c
20001a1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a22:	f04f 0201 	mov.w	r2, #1
20001a26:	701a      	strb	r2, [r3, #0]

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	//upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
	u_arg = *u_arg_global;
20001a28:	f64c 53d0 	movw	r3, #52688	; 0xcdd0
20001a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a30:	c803      	ldmia	r0!, {r0, r1}
20001a32:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
20001a36:	4603      	mov	r3, r0
	lcd_screen_state_t* last_state = u_arg.last_state;
20001a38:	460c      	mov	r4, r1
	//circle_t *targ = lcd_state->target_pos;
	//circle_t *lasttarg = last_state->target_pos;
	//circle_t *targ = malloc(sizeof(circle_t));
	//circle_t *lasttarg = NULL;

	uint8_t dist 		= lcd_state->distance;
20001a3a:	7906      	ldrb	r6, [r0, #4]
	uint8_t chamber_status = lcd_state->chamber_status;
20001a3c:	7947      	ldrb	r7, [r0, #5]
	uint8_t mode 		= lcd_state->target_mode;
20001a3e:	f890 8006 	ldrb.w	r8, [r0, #6]
	//upd_targ_arg_t* t_arg = NULL;
	//upd_dist_arg_t* d_arg = NULL;
	//upd_shots_arg_t* s_arg = NULL;
	//upd_mode_arg_t* m_arg = NULL;

	targ = *(lcd_state->target_pos);
20001a42:	f64c 50b4 	movw	r0, #52660	; 0xcdb4
20001a46:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a4a:	6819      	ldr	r1, [r3, #0]
20001a4c:	f04f 0203 	mov.w	r2, #3
20001a50:	f003 fc72 	bl	20005338 <memcpy>
	
	if(last_state){
20001a54:	b17c      	cbz	r4, 20001a76 <disp_update+0x11a>
		//lasttarg = malloc(sizeof(circle_t));
		lasttarg = *(last_state->target_pos);
20001a56:	f64c 50c0 	movw	r0, #52672	; 0xcdc0
20001a5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a5e:	6821      	ldr	r1, [r4, #0]
20001a60:	f04f 0203 	mov.w	r2, #3
20001a64:	f003 fc68 	bl	20005338 <memcpy>

		lastdist= last_state->distance;
20001a68:	f894 a004 	ldrb.w	sl, [r4, #4]
 		lastchamber = last_state->chamber_status;
20001a6c:	f894 9005 	ldrb.w	r9, [r4, #5]
 		lastmode= last_state->target_mode;
20001a70:	f894 b006 	ldrb.w	fp, [r4, #6]
20001a74:	e00c      	b.n	20001a90 <disp_update+0x134>
	} else { //force update
		lastdist = dist+1;
20001a76:	f106 0a01 	add.w	sl, r6, #1
20001a7a:	fa5f fa8a 	uxtb.w	sl, sl
		lastchamber = (chamber_status ? 0 : 1);
20001a7e:	f1d7 0901 	rsbs	r9, r7, #1
20001a82:	bf38      	it	cc
20001a84:	f04f 0900 	movcc.w	r9, #0
		lastmode = mode+1;
20001a88:	f108 0b01 	add.w	fp, r8, #1
20001a8c:	fa5f fb8b 	uxtb.w	fp, fp

	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(t_arg.lasttarg){
20001a90:	f64c 53c8 	movw	r3, #52680	; 0xcdc8
20001a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a98:	685b      	ldr	r3, [r3, #4]
20001a9a:	b913      	cbnz	r3, 20001aa2 <disp_update+0x146>
20001a9c:	f04f 0400 	mov.w	r4, #0
20001aa0:	e03e      	b.n	20001b20 <disp_update+0x1c4>
		DBG("Erasing previous target");
20001aa2:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
20001aa6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aaa:	f24c 11b0 	movw	r1, #49584	; 0xc1b0
20001aae:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ab2:	f003 fd77 	bl	200055a4 <printf>
20001ab6:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
20001aba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001abe:	f24c 3124 	movw	r1, #49956	; 0xc324
20001ac2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ac6:	f003 fd6d 	bl	200055a4 <printf>
20001aca:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
20001ace:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ad2:	f04f 016c 	mov.w	r1, #108	; 0x6c
20001ad6:	f003 fd65 	bl	200055a4 <printf>
20001ada:	f24c 2030 	movw	r0, #49712	; 0xc230
20001ade:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ae2:	f003 fd5f 	bl	200055a4 <printf>
20001ae6:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20001aea:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aee:	f003 fdc7 	bl	20005680 <puts>
		t_arg.lasttarg = &lasttarg;
20001af2:	f64c 54c8 	movw	r4, #52680	; 0xcdc8
20001af6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001afa:	f64c 53c0 	movw	r3, #52672	; 0xcdc0
20001afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b02:	6063      	str	r3, [r4, #4]
		add_timer_single((handler_t) disp_erase_old_targ_circle, &t_arg, to_ticks(upd_dur));
20001b04:	f04f 0000 	mov.w	r0, #0
20001b08:	f000 f9e2 	bl	20001ed0 <to_ticks>
20001b0c:	4602      	mov	r2, r0
20001b0e:	f641 1039 	movw	r0, #6457	; 0x1939
20001b12:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b16:	4621      	mov	r1, r4
20001b18:	f000 fadc 	bl	200020d4 <add_timer_single>
20001b1c:	f04f 0432 	mov.w	r4, #50	; 0x32
		upd_dur += TRG_ERASE_DELAY_MS;
	} if(t_arg.targ){
20001b20:	f64c 53c8 	movw	r3, #52680	; 0xcdc8
20001b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b28:	681b      	ldr	r3, [r3, #0]
20001b2a:	2b00      	cmp	r3, #0
20001b2c:	d04c      	beq.n	20001bc8 <disp_update+0x26c>
		DBG("Writing new target");
20001b2e:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
20001b32:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b36:	f24c 11b0 	movw	r1, #49584	; 0xc1b0
20001b3a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b3e:	f003 fd31 	bl	200055a4 <printf>
20001b42:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
20001b46:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b4a:	f24c 3124 	movw	r1, #49956	; 0xc324
20001b4e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b52:	f003 fd27 	bl	200055a4 <printf>
20001b56:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
20001b5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b5e:	f04f 0171 	mov.w	r1, #113	; 0x71
20001b62:	f003 fd1f 	bl	200055a4 <printf>
20001b66:	f24c 2048 	movw	r0, #49736	; 0xc248
20001b6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b6e:	f003 fd19 	bl	200055a4 <printf>
20001b72:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20001b76:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b7a:	f003 fd81 	bl	20005680 <puts>
		t_arg.targ = &targ;
20001b7e:	f64c 55c8 	movw	r5, #52680	; 0xcdc8
20001b82:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001b86:	f64c 53b4 	movw	r3, #52660	; 0xcdb4
20001b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b8e:	602b      	str	r3, [r5, #0]
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
20001b90:	4620      	mov	r0, r4
20001b92:	f000 f99d 	bl	20001ed0 <to_ticks>
20001b96:	4602      	mov	r2, r0
20001b98:	f641 1015 	movw	r0, #6421	; 0x1915
20001b9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ba0:	4629      	mov	r1, r5
20001ba2:	f000 fa97 	bl	200020d4 <add_timer_single>
		upd_dur += TRG_WRITE_DELAY_MS;
20001ba6:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001baa:	b2e4      	uxtb	r4, r4
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
20001bac:	4620      	mov	r0, r4
20001bae:	f000 f98f 	bl	20001ed0 <to_ticks>
20001bb2:	4602      	mov	r2, r0
20001bb4:	f641 00c5 	movw	r0, #6341	; 0x18c5
20001bb8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bbc:	4629      	mov	r1, r5
20001bbe:	f000 fa89 	bl	200020d4 <add_timer_single>
		upd_dur += TRG_VAL_DELAY_MS;
20001bc2:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001bc6:	b2e4      	uxtb	r4, r4
	} if(dist != lastdist){
20001bc8:	4556      	cmp	r6, sl
20001bca:	d03b      	beq.n	20001c44 <disp_update+0x2e8>
		DBG("adding distance update to fire in %u ms", upd_dur);
20001bcc:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
20001bd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bd4:	f24c 11b0 	movw	r1, #49584	; 0xc1b0
20001bd8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001bdc:	f003 fce2 	bl	200055a4 <printf>
20001be0:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
20001be4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001be8:	f24c 3124 	movw	r1, #49956	; 0xc324
20001bec:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001bf0:	f003 fcd8 	bl	200055a4 <printf>
20001bf4:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
20001bf8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bfc:	f04f 0178 	mov.w	r1, #120	; 0x78
20001c00:	f003 fcd0 	bl	200055a4 <printf>
20001c04:	f24c 205c 	movw	r0, #49756	; 0xc25c
20001c08:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c0c:	4621      	mov	r1, r4
20001c0e:	f003 fcc9 	bl	200055a4 <printf>
20001c12:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20001c16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c1a:	f003 fd31 	bl	20005680 <puts>
		d_arg.dist = dist;
20001c1e:	f64c 55b8 	movw	r5, #52664	; 0xcdb8
20001c22:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001c26:	702e      	strb	r6, [r5, #0]
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
20001c28:	4620      	mov	r0, r4
20001c2a:	f000 f951 	bl	20001ed0 <to_ticks>
20001c2e:	4602      	mov	r2, r0
20001c30:	f641 0095 	movw	r0, #6293	; 0x1895
20001c34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c38:	4629      	mov	r1, r5
20001c3a:	f000 fa4b 	bl	200020d4 <add_timer_single>
		upd_dur += DIST_DELAY_MS;
20001c3e:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001c42:	b2e4      	uxtb	r4, r4
	} if(chamber_status != lastchamber){
20001c44:	454f      	cmp	r7, r9
20001c46:	d03b      	beq.n	20001cc0 <disp_update+0x364>
		DBG("adding shots update to fire in %u ms", upd_dur);
20001c48:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
20001c4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c50:	f24c 11b0 	movw	r1, #49584	; 0xc1b0
20001c54:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001c58:	f003 fca4 	bl	200055a4 <printf>
20001c5c:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
20001c60:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c64:	f24c 3124 	movw	r1, #49956	; 0xc324
20001c68:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001c6c:	f003 fc9a 	bl	200055a4 <printf>
20001c70:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
20001c74:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c78:	f04f 017d 	mov.w	r1, #125	; 0x7d
20001c7c:	f003 fc92 	bl	200055a4 <printf>
20001c80:	f24c 2084 	movw	r0, #49796	; 0xc284
20001c84:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c88:	4621      	mov	r1, r4
20001c8a:	f003 fc8b 	bl	200055a4 <printf>
20001c8e:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20001c92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c96:	f003 fcf3 	bl	20005680 <puts>
		s_arg.chamber_status = chamber_status;
20001c9a:	f64c 55c4 	movw	r5, #52676	; 0xcdc4
20001c9e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001ca2:	702f      	strb	r7, [r5, #0]
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
20001ca4:	4620      	mov	r0, r4
20001ca6:	f000 f913 	bl	20001ed0 <to_ticks>
20001caa:	4602      	mov	r2, r0
20001cac:	f641 0069 	movw	r0, #6249	; 0x1869
20001cb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cb4:	4629      	mov	r1, r5
20001cb6:	f000 fa0d 	bl	200020d4 <add_timer_single>
		upd_dur += SHOTS_DELAY_MS;
20001cba:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001cbe:	b2e4      	uxtb	r4, r4
	} if(mode != lastmode){
20001cc0:	45d8      	cmp	r8, fp
20001cc2:	d03c      	beq.n	20001d3e <disp_update+0x3e2>
		DBG("adding mode update to fire in %u ms", upd_dur);
20001cc4:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
20001cc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ccc:	f24c 11b0 	movw	r1, #49584	; 0xc1b0
20001cd0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001cd4:	f003 fc66 	bl	200055a4 <printf>
20001cd8:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
20001cdc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ce0:	f24c 3124 	movw	r1, #49956	; 0xc324
20001ce4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ce8:	f003 fc5c 	bl	200055a4 <printf>
20001cec:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
20001cf0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cf4:	f04f 0182 	mov.w	r1, #130	; 0x82
20001cf8:	f003 fc54 	bl	200055a4 <printf>
20001cfc:	f24c 20ac 	movw	r0, #49836	; 0xc2ac
20001d00:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d04:	4621      	mov	r1, r4
20001d06:	f003 fc4d 	bl	200055a4 <printf>
20001d0a:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20001d0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d12:	f003 fcb5 	bl	20005680 <puts>
		m_arg.mode = mode;
20001d16:	f64c 55bc 	movw	r5, #52668	; 0xcdbc
20001d1a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001d1e:	f885 8000 	strb.w	r8, [r5]
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
20001d22:	4620      	mov	r0, r4
20001d24:	f000 f8d4 	bl	20001ed0 <to_ticks>
20001d28:	4602      	mov	r2, r0
20001d2a:	f641 0035 	movw	r0, #6197	; 0x1835
20001d2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d32:	4629      	mov	r1, r5
20001d34:	f000 f9ce 	bl	200020d4 <add_timer_single>
		upd_dur += MODE_DELAY_MS;
20001d38:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001d3c:	b2e4      	uxtb	r4, r4
	}
	DBG("adding cleanup to fire in %u ms", upd_dur);
20001d3e:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
20001d42:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d46:	f24c 11b0 	movw	r1, #49584	; 0xc1b0
20001d4a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d4e:	f003 fc29 	bl	200055a4 <printf>
20001d52:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
20001d56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d5a:	f24c 3124 	movw	r1, #49956	; 0xc324
20001d5e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d62:	f003 fc1f 	bl	200055a4 <printf>
20001d66:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
20001d6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d6e:	f04f 0187 	mov.w	r1, #135	; 0x87
20001d72:	f003 fc17 	bl	200055a4 <printf>
20001d76:	f24c 20d0 	movw	r0, #49872	; 0xc2d0
20001d7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d7e:	4621      	mov	r1, r4
20001d80:	f003 fc10 	bl	200055a4 <printf>
20001d84:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20001d88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d8c:	f003 fc78 	bl	20005680 <puts>
	add_timer_single((handler_t)disp_upd_finish, &u_arg, upd_dur);
20001d90:	f241 70d1 	movw	r0, #6097	; 0x17d1
20001d94:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d98:	f64c 51d0 	movw	r1, #52688	; 0xcdd0
20001d9c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001da0:	4622      	mov	r2, r4
20001da2:	f000 f997 	bl	200020d4 <add_timer_single>
20001da6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20001daa:	bf00      	nop

20001dac <disp_init>:
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
20001dac:	b510      	push	{r4, lr}
20001dae:	b082      	sub	sp, #8
	LCD_init();
20001db0:	f7ff faf0 	bl	20001394 <LCD_init>
	LCD_clearScreen();
20001db4:	f7ff fac8 	bl	20001348 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
20001db8:	f04f 0401 	mov.w	r4, #1
20001dbc:	9400      	str	r4, [sp, #0]
20001dbe:	f04f 0032 	mov.w	r0, #50	; 0x32
20001dc2:	f04f 011e 	mov.w	r1, #30
20001dc6:	f04f 029f 	mov.w	r2, #159	; 0x9f
20001dca:	f04f 037f 	mov.w	r3, #127	; 0x7f
20001dce:	f7ff fa05 	bl	200011dc <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
20001dd2:	f04f 004e 	mov.w	r0, #78	; 0x4e
20001dd6:	f04f 010f 	mov.w	r1, #15
20001dda:	f7ff faad 	bl	20001338 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
20001dde:	f24c 20f0 	movw	r0, #49904	; 0xc2f0
20001de2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001de6:	f7ff facb 	bl	20001380 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
20001dea:	f04f 0076 	mov.w	r0, #118	; 0x76
20001dee:	f04f 010f 	mov.w	r1, #15
20001df2:	f7ff faa1 	bl	20001338 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
20001df6:	f24c 20f4 	movw	r0, #49908	; 0xc2f4
20001dfa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001dfe:	f7ff fabf 	bl	20001380 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001e02:	4620      	mov	r0, r4
20001e04:	f04f 0132 	mov.w	r1, #50	; 0x32
20001e08:	f7ff fa96 	bl	20001338 <LCD_setPos>
	LCD_printStr(DIST_STR);
20001e0c:	f24c 20f8 	movw	r0, #49912	; 0xc2f8
20001e10:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e14:	f7ff fab4 	bl	20001380 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
20001e18:	4620      	mov	r0, r4
20001e1a:	f04f 016e 	mov.w	r1, #110	; 0x6e
20001e1e:	f7ff fa8b 	bl	20001338 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
20001e22:	f24c 3000 	movw	r0, #49920	; 0xc300
20001e26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e2a:	f7ff faa9 	bl	20001380 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
20001e2e:	4620      	mov	r0, r4
20001e30:	f04f 0150 	mov.w	r1, #80	; 0x50
20001e34:	f7ff fa80 	bl	20001338 <LCD_setPos>
	LCD_printStr(MODE_STR);
20001e38:	f24c 300c 	movw	r0, #49932	; 0xc30c
20001e3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e40:	f7ff fa9e 	bl	20001380 <LCD_printStr>

	g_disp_update_lock = 0;
20001e44:	f64c 631c 	movw	r3, #52764	; 0xce1c
20001e48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e4c:	f04f 0200 	mov.w	r2, #0
20001e50:	701a      	strb	r2, [r3, #0]
}
20001e52:	b002      	add	sp, #8
20001e54:	bd10      	pop	{r4, pc}
20001e56:	bf00      	nop

20001e58 <start_hardware_timer>:

        free(tmp);
    }
}

void start_hardware_timer() {
20001e58:	b430      	push	{r4, r5}
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001e5a:	f24e 1200 	movw	r2, #57600	; 0xe100
20001e5e:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001e62:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
20001e66:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20001e6a:	f242 0300 	movw	r3, #8192	; 0x2000
20001e6e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e72:	6b19      	ldr	r1, [r3, #48]	; 0x30
20001e74:	f021 0140 	bic.w	r1, r1, #64	; 0x40
20001e78:	6319      	str	r1, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001e7a:	f245 0100 	movw	r1, #20480	; 0x5000
20001e7e:	f2c4 0100 	movt	r1, #16384	; 0x4000
20001e82:	f04f 0000 	mov.w	r0, #0
20001e86:	6548      	str	r0, [r1, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20001e88:	f240 0300 	movw	r3, #0
20001e8c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001e90:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20001e94:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001e98:	f04f 0001 	mov.w	r0, #1
20001e9c:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20001ea0:	6108      	str	r0, [r1, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001ea2:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
    MSS_TIM1_load_immediate(root->time_left);
20001ea6:	f64c 55d8 	movw	r5, #52696	; 0xcdd8
20001eaa:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001eae:	682d      	ldr	r5, [r5, #0]
20001eb0:	686d      	ldr	r5, [r5, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
20001eb2:	604d      	str	r5, [r1, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001eb4:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    TIMER_BITBAND->TIM1INTEN = 1U;
20001eb8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001ebc:	6014      	str	r4, [r2, #0]
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}
20001ebe:	bc30      	pop	{r4, r5}
20001ec0:	4770      	bx	lr
20001ec2:	bf00      	nop

20001ec4 <set_clk>:
    add_timer(handler, arg, period, ONE_SHOT);
}

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
	g_clk_hz = clk_hz;
20001ec4:	f64c 53dc 	movw	r3, #52700	; 0xcddc
20001ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ecc:	6018      	str	r0, [r3, #0]
}
20001ece:	4770      	bx	lr

20001ed0 <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
20001ed0:	f64c 53dc 	movw	r3, #52700	; 0xcddc
20001ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ed8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
20001edc:	fbb2 f2f0 	udiv	r2, r2, r0
20001ee0:	6818      	ldr	r0, [r3, #0]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
	return ticks;
}
20001ee2:	fbb0 f0f2 	udiv	r0, r0, r2
20001ee6:	4770      	bx	lr

20001ee8 <_end_delay_timer>:
    return handlers_root;
}

// dumb delay timer callback lock
volatile uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
20001ee8:	b508      	push	{r3, lr}
	DBG("unlocking");
20001eea:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
20001eee:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ef2:	f24c 3150 	movw	r1, #50000	; 0xc350
20001ef6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001efa:	f003 fb53 	bl	200055a4 <printf>
20001efe:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
20001f02:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f06:	f24c 4148 	movw	r1, #50248	; 0xc448
20001f0a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001f0e:	f003 fb49 	bl	200055a4 <printf>
20001f12:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
20001f16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f1a:	f04f 01a9 	mov.w	r1, #169	; 0xa9
20001f1e:	f003 fb41 	bl	200055a4 <printf>
20001f22:	f24c 3068 	movw	r0, #50024	; 0xc368
20001f26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f2a:	f003 fb3b 	bl	200055a4 <printf>
20001f2e:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20001f32:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f36:	f003 fba3 	bl	20005680 <puts>
	delay_timer_lock = 0;
20001f3a:	f64c 632d 	movw	r3, #52781	; 0xce2d
20001f3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f42:	f04f 0200 	mov.w	r2, #0
20001f46:	701a      	strb	r2, [r3, #0]
}
20001f48:	bd08      	pop	{r3, pc}
20001f4a:	bf00      	nop

20001f4c <insert_timer>:
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
20001f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001f50:	b083      	sub	sp, #12
20001f52:	4605      	mov	r5, r0
	DBG("inserting timer");
20001f54:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
20001f58:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f5c:	f24c 3150 	movw	r1, #50000	; 0xc350
20001f60:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001f64:	f003 fb1e 	bl	200055a4 <printf>
20001f68:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
20001f6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f70:	f24c 3140 	movw	r1, #49984	; 0xc340
20001f74:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001f78:	f003 fb14 	bl	200055a4 <printf>
20001f7c:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
20001f80:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f84:	f04f 012e 	mov.w	r1, #46	; 0x2e
20001f88:	f003 fb0c 	bl	200055a4 <printf>
20001f8c:	f24c 3074 	movw	r0, #50036	; 0xc374
20001f90:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f94:	f003 fb06 	bl	200055a4 <printf>
20001f98:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20001f9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fa0:	f003 fb6e 	bl	20005680 <puts>
    // insert empty case
    if (root == NULL) {
20001fa4:	f64c 53d8 	movw	r3, #52696	; 0xcdd8
20001fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fac:	681c      	ldr	r4, [r3, #0]
20001fae:	b92c      	cbnz	r4, 20001fbc <insert_timer+0x70>
        root = newtimer;
20001fb0:	f64c 53d8 	movw	r3, #52696	; 0xcdd8
20001fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fb8:	601d      	str	r5, [r3, #0]
        return;
20001fba:	e073      	b.n	200020a4 <insert_timer+0x158>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001fbc:	686a      	ldr	r2, [r5, #4]
20001fbe:	6863      	ldr	r3, [r4, #4]
20001fc0:	429a      	cmp	r2, r3
20001fc2:	d306      	bcc.n	20001fd2 <insert_timer+0x86>
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001fc4:	6923      	ldr	r3, [r4, #16]
20001fc6:	2b00      	cmp	r3, #0
20001fc8:	d06a      	beq.n	200020a0 <insert_timer+0x154>
20001fca:	6859      	ldr	r1, [r3, #4]
20001fcc:	428a      	cmp	r2, r1
20001fce:	d830      	bhi.n	20002032 <insert_timer+0xe6>
20001fd0:	e066      	b.n	200020a0 <insert_timer+0x154>
        return;
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	DBG("inserting timer at root");
20001fd2:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
20001fd6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fda:	f24c 3150 	movw	r1, #50000	; 0xc350
20001fde:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001fe2:	f003 fadf 	bl	200055a4 <printf>
20001fe6:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
20001fea:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fee:	f24c 3140 	movw	r1, #49984	; 0xc340
20001ff2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ff6:	f003 fad5 	bl	200055a4 <printf>
20001ffa:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
20001ffe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002002:	f04f 0137 	mov.w	r1, #55	; 0x37
20002006:	f003 facd 	bl	200055a4 <printf>
2000200a:	f24c 3084 	movw	r0, #50052	; 0xc384
2000200e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002012:	f003 fac7 	bl	200055a4 <printf>
20002016:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
2000201a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000201e:	f003 fb2f 	bl	20005680 <puts>
        newtimer->next = root;
20002022:	f64c 53d8 	movw	r3, #52696	; 0xcdd8
20002026:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000202a:	681a      	ldr	r2, [r3, #0]
2000202c:	612a      	str	r2, [r5, #16]
        root = newtimer;
2000202e:	601d      	str	r5, [r3, #0]
        return;
20002030:	e038      	b.n	200020a4 <insert_timer+0x158>

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
        DBG("inserting timer in middle of list");
20002032:	f24c 16a0 	movw	r6, #49568	; 0xc1a0
20002036:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000203a:	f24c 3750 	movw	r7, #50000	; 0xc350
2000203e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20002042:	f24c 18cc 	movw	r8, #49612	; 0xc1cc
20002046:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000204a:	f24c 3a40 	movw	sl, #49984	; 0xc340
2000204e:	f2c2 0a00 	movt	sl, #8192	; 0x2000
20002052:	f24c 19d0 	movw	r9, #49616	; 0xc1d0
20002056:	f2c2 0900 	movt	r9, #8192	; 0x2000
2000205a:	f24c 3b9c 	movw	fp, #50076	; 0xc39c
2000205e:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20002062:	f24c 03d8 	movw	r3, #49368	; 0xc0d8
20002066:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000206a:	9301      	str	r3, [sp, #4]
2000206c:	4630      	mov	r0, r6
2000206e:	4639      	mov	r1, r7
20002070:	f003 fa98 	bl	200055a4 <printf>
20002074:	4640      	mov	r0, r8
20002076:	4651      	mov	r1, sl
20002078:	f003 fa94 	bl	200055a4 <printf>
2000207c:	4648      	mov	r0, r9
2000207e:	f04f 0141 	mov.w	r1, #65	; 0x41
20002082:	f003 fa8f 	bl	200055a4 <printf>
20002086:	4658      	mov	r0, fp
20002088:	f003 fa8c 	bl	200055a4 <printf>
2000208c:	9801      	ldr	r0, [sp, #4]
2000208e:	f003 faf7 	bl	20005680 <puts>
    	pos = pos->next;
20002092:	6924      	ldr	r4, [r4, #16]
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20002094:	6923      	ldr	r3, [r4, #16]
20002096:	b11b      	cbz	r3, 200020a0 <insert_timer+0x154>
20002098:	6859      	ldr	r1, [r3, #4]
2000209a:	686a      	ldr	r2, [r5, #4]
2000209c:	4291      	cmp	r1, r2
2000209e:	d3e5      	bcc.n	2000206c <insert_timer+0x120>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
200020a0:	612b      	str	r3, [r5, #16]
    pos->next = newtimer;
200020a2:	6125      	str	r5, [r4, #16]
}
200020a4:	b003      	add	sp, #12
200020a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200020aa:	bf00      	nop

200020ac <add_timer>:

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
200020ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200020ae:	4605      	mov	r5, r0
200020b0:	460f      	mov	r7, r1
200020b2:	4614      	mov	r4, r2
200020b4:	461e      	mov	r6, r3
    struct Timer* newtimer = malloc(sizeof(struct Timer));
200020b6:	f04f 0018 	mov.w	r0, #24
200020ba:	f002 fe63 	bl	20004d84 <malloc>


    newtimer->handler = handler;
200020be:	6005      	str	r5, [r0, #0]
    newtimer->time_left = period;
200020c0:	6044      	str	r4, [r0, #4]
    newtimer->period = period;
200020c2:	6084      	str	r4, [r0, #8]
    newtimer->mode = mode;
200020c4:	60c6      	str	r6, [r0, #12]
    newtimer->next = NULL;
200020c6:	f04f 0200 	mov.w	r2, #0
200020ca:	6102      	str	r2, [r0, #16]
    newtimer->arg = arg;
200020cc:	6147      	str	r7, [r0, #20]

    insert_timer(newtimer);
200020ce:	f7ff ff3d 	bl	20001f4c <insert_timer>
}
200020d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

200020d4 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
200020d4:	b508      	push	{r3, lr}
    add_timer(handler, arg, period, ONE_SHOT);
200020d6:	f04f 0301 	mov.w	r3, #1
200020da:	f7ff ffe7 	bl	200020ac <add_timer>
}
200020de:	bd08      	pop	{r3, pc}

200020e0 <use_me_carefully_ms_delay_timer>:
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
200020e0:	b510      	push	{r4, lr}
200020e2:	4604      	mov	r4, r0

	delay_timer_lock = 1;
200020e4:	f64c 632d 	movw	r3, #52781	; 0xce2d
200020e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ec:	f04f 0201 	mov.w	r2, #1
200020f0:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
200020f2:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
200020f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200020fa:	f24c 3150 	movw	r1, #50000	; 0xc350
200020fe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002102:	f003 fa4f 	bl	200055a4 <printf>
20002106:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
2000210a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000210e:	f24c 415c 	movw	r1, #50268	; 0xc45c
20002112:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002116:	f003 fa45 	bl	200055a4 <printf>
2000211a:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
2000211e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002122:	f04f 01b0 	mov.w	r1, #176	; 0xb0
20002126:	f003 fa3d 	bl	200055a4 <printf>
2000212a:	f24c 30c0 	movw	r0, #50112	; 0xc3c0
2000212e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002132:	4621      	mov	r1, r4
20002134:	f003 fa36 	bl	200055a4 <printf>
20002138:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
2000213c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002140:	f003 fa9e 	bl	20005680 <puts>
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
20002144:	4620      	mov	r0, r4
20002146:	f7ff fec3 	bl	20001ed0 <to_ticks>
2000214a:	4602      	mov	r2, r0
2000214c:	f641 60e9 	movw	r0, #7913	; 0x1ee9
20002150:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002154:	f04f 0100 	mov.w	r1, #0
20002158:	f7ff ffbc 	bl	200020d4 <add_timer_single>
	start_hardware_timer();
2000215c:	f7ff fe7c 	bl	20001e58 <start_hardware_timer>
	while (delay_timer_lock) {}
20002160:	f64c 622d 	movw	r2, #52781	; 0xce2d
20002164:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002168:	7813      	ldrb	r3, [r2, #0]
2000216a:	2b00      	cmp	r3, #0
2000216c:	d1fc      	bne.n	20002168 <use_me_carefully_ms_delay_timer+0x88>
}
2000216e:	bd10      	pop	{r4, pc}

20002170 <update_timers>:
	return ticks;
}

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
20002170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002174:	b085      	sub	sp, #20
	DBG("updating timers");
20002176:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
2000217a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000217e:	f24c 3150 	movw	r1, #50000	; 0xc350
20002182:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002186:	f003 fa0d 	bl	200055a4 <printf>
2000218a:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
2000218e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002192:	f24c 3130 	movw	r1, #49968	; 0xc330
20002196:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000219a:	f003 fa03 	bl	200055a4 <printf>
2000219e:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
200021a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021a6:	f04f 016f 	mov.w	r1, #111	; 0x6f
200021aa:	f003 f9fb 	bl	200055a4 <printf>
200021ae:	f24c 30ec 	movw	r0, #50156	; 0xc3ec
200021b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021b6:	f003 f9f5 	bl	200055a4 <printf>
200021ba:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
200021be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021c2:	f003 fa5d 	bl	20005680 <puts>
    // first, update all the time_left fields
    struct Timer* node = root;
200021c6:	f64c 53d8 	movw	r3, #52696	; 0xcdd8
200021ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021ce:	681b      	ldr	r3, [r3, #0]
    uint32_t elapsed = root->time_left;
200021d0:	6859      	ldr	r1, [r3, #4]

    while (node) {
200021d2:	b133      	cbz	r3, 200021e2 <update_timers+0x72>
        node->time_left -= elapsed;
200021d4:	685a      	ldr	r2, [r3, #4]
200021d6:	ebc1 0202 	rsb	r2, r1, r2
200021da:	605a      	str	r2, [r3, #4]
        node = node->next;
200021dc:	691b      	ldr	r3, [r3, #16]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
200021de:	2b00      	cmp	r3, #0
200021e0:	d1f8      	bne.n	200021d4 <update_timers+0x64>
200021e2:	f04f 0600 	mov.w	r6, #0
200021e6:	4637      	mov	r7, r6
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
200021e8:	f64c 55d8 	movw	r5, #52696	; 0xcdd8
200021ec:	f2c2 0500 	movt	r5, #8192	; 0x2000
        	DBG("returining one handler");
            handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	DBG("returining multiple handlers");
200021f0:	f24c 18a0 	movw	r8, #49568	; 0xc1a0
200021f4:	f2c2 0800 	movt	r8, #8192	; 0x2000
200021f8:	f24c 3a50 	movw	sl, #50000	; 0xc350
200021fc:	f2c2 0a00 	movt	sl, #8192	; 0x2000
20002200:	f24c 19cc 	movw	r9, #49612	; 0xc1cc
20002204:	f2c2 0900 	movt	r9, #8192	; 0x2000
20002208:	f24c 3b30 	movw	fp, #49968	; 0xc330
2000220c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20002210:	f24c 13d0 	movw	r3, #49616	; 0xc1d0
20002214:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002218:	9300      	str	r3, [sp, #0]
2000221a:	f24c 4314 	movw	r3, #50196	; 0xc414
2000221e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002222:	9302      	str	r3, [sp, #8]
20002224:	f24c 03d8 	movw	r3, #49368	; 0xc0d8
20002228:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000222c:	9301      	str	r3, [sp, #4]
        struct Handler* new_handler = malloc(sizeof(struct Handler));
        new_handler->handler = NULL;
        new_handler->next = NULL;

        if (handlers_root == NULL) {
        	DBG("returining one handler");
2000222e:	f24c 33fc 	movw	r3, #50172	; 0xc3fc
20002232:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002236:	9303      	str	r3, [sp, #12]
20002238:	e047      	b.n	200022ca <update_timers+0x15a>

    // second, deal with the zeroed timer
    while (root->time_left == 0) {

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
2000223a:	f04f 000c 	mov.w	r0, #12
2000223e:	f002 fda1 	bl	20004d84 <malloc>
20002242:	4604      	mov	r4, r0
        new_handler->handler = NULL;
20002244:	f04f 0300 	mov.w	r3, #0
20002248:	6003      	str	r3, [r0, #0]
        new_handler->next = NULL;
2000224a:	6043      	str	r3, [r0, #4]

        if (handlers_root == NULL) {
2000224c:	b9a7      	cbnz	r7, 20002278 <update_timers+0x108>
        	DBG("returining one handler");
2000224e:	4640      	mov	r0, r8
20002250:	4651      	mov	r1, sl
20002252:	f003 f9a7 	bl	200055a4 <printf>
20002256:	4648      	mov	r0, r9
20002258:	4659      	mov	r1, fp
2000225a:	f003 f9a3 	bl	200055a4 <printf>
2000225e:	9800      	ldr	r0, [sp, #0]
20002260:	f04f 0186 	mov.w	r1, #134	; 0x86
20002264:	f003 f99e 	bl	200055a4 <printf>
20002268:	9803      	ldr	r0, [sp, #12]
2000226a:	f003 f99b 	bl	200055a4 <printf>
2000226e:	9801      	ldr	r0, [sp, #4]
20002270:	f003 fa06 	bl	20005680 <puts>
20002274:	4627      	mov	r7, r4
20002276:	e013      	b.n	200022a0 <update_timers+0x130>
            handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	DBG("returining multiple handlers");
20002278:	4640      	mov	r0, r8
2000227a:	4651      	mov	r1, sl
2000227c:	f003 f992 	bl	200055a4 <printf>
20002280:	4648      	mov	r0, r9
20002282:	4659      	mov	r1, fp
20002284:	f003 f98e 	bl	200055a4 <printf>
20002288:	9800      	ldr	r0, [sp, #0]
2000228a:	f04f 018b 	mov.w	r1, #139	; 0x8b
2000228e:	f003 f989 	bl	200055a4 <printf>
20002292:	9802      	ldr	r0, [sp, #8]
20002294:	f003 f986 	bl	200055a4 <printf>
20002298:	9801      	ldr	r0, [sp, #4]
2000229a:	f003 f9f1 	bl	20005680 <puts>
            handlers_tail->next = new_handler;
2000229e:	6074      	str	r4, [r6, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
200022a0:	6828      	ldr	r0, [r5, #0]
        root = head->next;
200022a2:	6903      	ldr	r3, [r0, #16]
200022a4:	602b      	str	r3, [r5, #0]

        new_handler->handler = head->handler;
200022a6:	6803      	ldr	r3, [r0, #0]
200022a8:	6023      	str	r3, [r4, #0]
        new_handler->arg = head->arg;
200022aa:	6943      	ldr	r3, [r0, #20]
200022ac:	60a3      	str	r3, [r4, #8]
        if (head->mode == ONE_SHOT) {
200022ae:	68c3      	ldr	r3, [r0, #12]
200022b0:	2b01      	cmp	r3, #1
200022b2:	d102      	bne.n	200022ba <update_timers+0x14a>
            free(head);
200022b4:	f002 fd5e 	bl	20004d74 <free>
200022b8:	e006      	b.n	200022c8 <update_timers+0x158>
        }

        else {
            head->time_left = head->period;
200022ba:	6883      	ldr	r3, [r0, #8]
200022bc:	6043      	str	r3, [r0, #4]
            head->next = NULL;
200022be:	f04f 0300 	mov.w	r3, #0
200022c2:	6103      	str	r3, [r0, #16]
            insert_timer(head);
200022c4:	f7ff fe42 	bl	20001f4c <insert_timer>
200022c8:	4626      	mov	r6, r4
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
200022ca:	682b      	ldr	r3, [r5, #0]
200022cc:	685b      	ldr	r3, [r3, #4]
200022ce:	2b00      	cmp	r3, #0
200022d0:	d0b3      	beq.n	2000223a <update_timers+0xca>
            insert_timer(head);
        }
    }

    return handlers_root;
}
200022d2:	4638      	mov	r0, r7
200022d4:	b005      	add	sp, #20
200022d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200022da:	bf00      	nop

200022dc <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
200022dc:	b538      	push	{r3, r4, r5, lr}
	DBG("TIOMER INTERURUPT");
200022de:	f24c 10a0 	movw	r0, #49568	; 0xc1a0
200022e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022e6:	f24c 3150 	movw	r1, #50000	; 0xc350
200022ea:	f2c2 0100 	movt	r1, #8192	; 0x2000
200022ee:	f003 f959 	bl	200055a4 <printf>
200022f2:	f24c 10cc 	movw	r0, #49612	; 0xc1cc
200022f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022fa:	f24c 417c 	movw	r1, #50300	; 0xc47c
200022fe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002302:	f003 f94f 	bl	200055a4 <printf>
20002306:	f24c 10d0 	movw	r0, #49616	; 0xc1d0
2000230a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000230e:	f04f 010e 	mov.w	r1, #14
20002312:	f003 f947 	bl	200055a4 <printf>
20002316:	f24c 4034 	movw	r0, #50228	; 0xc434
2000231a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000231e:	f003 f941 	bl	200055a4 <printf>
20002322:	f24c 00d8 	movw	r0, #49368	; 0xc0d8
20002326:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000232a:	f003 f9a9 	bl	20005680 <puts>
    struct Handler* handlers = update_timers();
2000232e:	f7ff ff1f 	bl	20002170 <update_timers>
20002332:	4604      	mov	r4, r0
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    TIMER->TIM1_RIS = 1U;
20002334:	f245 0300 	movw	r3, #20480	; 0x5000
20002338:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000233c:	f04f 0201 	mov.w	r2, #1
20002340:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20002342:	f3bf 8f4f 	dsb	sy

    MSS_TIM1_clear_irq();

    // if not empty, start the timer again
    if (root) {
20002346:	f64c 53d8 	movw	r3, #52696	; 0xcdd8
2000234a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000234e:	681b      	ldr	r3, [r3, #0]
20002350:	b16b      	cbz	r3, 2000236e <Timer1_IRQHandler+0x92>
        MSS_TIM1_load_immediate(root->time_left);
20002352:	685a      	ldr	r2, [r3, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
20002354:	f245 0300 	movw	r3, #20480	; 0x5000
20002358:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000235c:	605a      	str	r2, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
2000235e:	f240 0300 	movw	r3, #0
20002362:	f2c4 230a 	movt	r3, #16906	; 0x420a
20002366:	f04f 0201 	mov.w	r2, #1
2000236a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
2000236e:	b14c      	cbz	r4, 20002384 <Timer1_IRQHandler+0xa8>
        handlers->handler(handlers->arg);
20002370:	6823      	ldr	r3, [r4, #0]
20002372:	68a0      	ldr	r0, [r4, #8]
20002374:	4798      	blx	r3

        struct Handler* tmp = handlers;
        handlers = handlers->next;
20002376:	6865      	ldr	r5, [r4, #4]

        free(tmp);
20002378:	4620      	mov	r0, r4
2000237a:	f002 fcfb 	bl	20004d74 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
2000237e:	b10d      	cbz	r5, 20002384 <Timer1_IRQHandler+0xa8>
20002380:	462c      	mov	r4, r5
20002382:	e7f5      	b.n	20002370 <Timer1_IRQHandler+0x94>
20002384:	bd38      	pop	{r3, r4, r5, pc}
20002386:	bf00      	nop

20002388 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20002388:	b480      	push	{r7}
2000238a:	b083      	sub	sp, #12
2000238c:	af00      	add	r7, sp, #0
2000238e:	6078      	str	r0, [r7, #4]
    return -1;
20002390:	f04f 33ff 	mov.w	r3, #4294967295
}
20002394:	4618      	mov	r0, r3
20002396:	f107 070c 	add.w	r7, r7, #12
2000239a:	46bd      	mov	sp, r7
2000239c:	bc80      	pop	{r7}
2000239e:	4770      	bx	lr

200023a0 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200023a0:	b480      	push	{r7}
200023a2:	b083      	sub	sp, #12
200023a4:	af00      	add	r7, sp, #0
200023a6:	6078      	str	r0, [r7, #4]
200023a8:	e7fe      	b.n	200023a8 <_exit+0x8>
200023aa:	bf00      	nop

200023ac <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
200023ac:	b480      	push	{r7}
200023ae:	b083      	sub	sp, #12
200023b0:	af00      	add	r7, sp, #0
200023b2:	6078      	str	r0, [r7, #4]
200023b4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
200023b6:	683b      	ldr	r3, [r7, #0]
200023b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
200023bc:	605a      	str	r2, [r3, #4]
    return 0;
200023be:	f04f 0300 	mov.w	r3, #0
}
200023c2:	4618      	mov	r0, r3
200023c4:	f107 070c 	add.w	r7, r7, #12
200023c8:	46bd      	mov	sp, r7
200023ca:	bc80      	pop	{r7}
200023cc:	4770      	bx	lr
200023ce:	bf00      	nop

200023d0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200023d0:	b480      	push	{r7}
200023d2:	b083      	sub	sp, #12
200023d4:	af00      	add	r7, sp, #0
200023d6:	6078      	str	r0, [r7, #4]
    return 1;
200023d8:	f04f 0301 	mov.w	r3, #1
}
200023dc:	4618      	mov	r0, r3
200023de:	f107 070c 	add.w	r7, r7, #12
200023e2:	46bd      	mov	sp, r7
200023e4:	bc80      	pop	{r7}
200023e6:	4770      	bx	lr

200023e8 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
200023e8:	b480      	push	{r7}
200023ea:	b085      	sub	sp, #20
200023ec:	af00      	add	r7, sp, #0
200023ee:	60f8      	str	r0, [r7, #12]
200023f0:	60b9      	str	r1, [r7, #8]
200023f2:	607a      	str	r2, [r7, #4]
    return 0;
200023f4:	f04f 0300 	mov.w	r3, #0
}
200023f8:	4618      	mov	r0, r3
200023fa:	f107 0714 	add.w	r7, r7, #20
200023fe:	46bd      	mov	sp, r7
20002400:	bc80      	pop	{r7}
20002402:	4770      	bx	lr

20002404 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20002404:	b480      	push	{r7}
20002406:	b085      	sub	sp, #20
20002408:	af00      	add	r7, sp, #0
2000240a:	60f8      	str	r0, [r7, #12]
2000240c:	60b9      	str	r1, [r7, #8]
2000240e:	607a      	str	r2, [r7, #4]
    return 0;
20002410:	f04f 0300 	mov.w	r3, #0
}
20002414:	4618      	mov	r0, r3
20002416:	f107 0714 	add.w	r7, r7, #20
2000241a:	46bd      	mov	sp, r7
2000241c:	bc80      	pop	{r7}
2000241e:	4770      	bx	lr

20002420 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20002420:	b580      	push	{r7, lr}
20002422:	b084      	sub	sp, #16
20002424:	af00      	add	r7, sp, #0
20002426:	60f8      	str	r0, [r7, #12]
20002428:	60b9      	str	r1, [r7, #8]
2000242a:	607a      	str	r2, [r7, #4]
2000242c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000242e:	f64c 53e0 	movw	r3, #52704	; 0xcde0
20002432:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002436:	681b      	ldr	r3, [r3, #0]
20002438:	2b00      	cmp	r3, #0
2000243a:	d110      	bne.n	2000245e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
2000243c:	f64c 6058 	movw	r0, #52824	; 0xce58
20002440:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002444:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20002448:	f04f 0203 	mov.w	r2, #3
2000244c:	f000 f87e 	bl	2000254c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20002450:	f64c 53e0 	movw	r3, #52704	; 0xcde0
20002454:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002458:	f04f 0201 	mov.w	r2, #1
2000245c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
2000245e:	683b      	ldr	r3, [r7, #0]
20002460:	f64c 6058 	movw	r0, #52824	; 0xce58
20002464:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002468:	6879      	ldr	r1, [r7, #4]
2000246a:	461a      	mov	r2, r3
2000246c:	f000 f970 	bl	20002750 <MSS_UART_polled_tx>
    
    return len;
20002470:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20002472:	4618      	mov	r0, r3
20002474:	f107 0710 	add.w	r7, r7, #16
20002478:	46bd      	mov	sp, r7
2000247a:	bd80      	pop	{r7, pc}

2000247c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
2000247c:	b580      	push	{r7, lr}
2000247e:	b084      	sub	sp, #16
20002480:	af00      	add	r7, sp, #0
20002482:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20002484:	f64c 53e4 	movw	r3, #52708	; 0xcde4
20002488:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000248c:	681b      	ldr	r3, [r3, #0]
2000248e:	2b00      	cmp	r3, #0
20002490:	d108      	bne.n	200024a4 <_sbrk+0x28>
    {
      heap_end = &_end;
20002492:	f64c 53e4 	movw	r3, #52708	; 0xcde4
20002496:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000249a:	f64c 7290 	movw	r2, #53136	; 0xcf90
2000249e:	f2c2 0200 	movt	r2, #8192	; 0x2000
200024a2:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
200024a4:	f64c 53e4 	movw	r3, #52708	; 0xcde4
200024a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024ac:	681b      	ldr	r3, [r3, #0]
200024ae:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200024b0:	f3ef 8308 	mrs	r3, MSP
200024b4:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
200024b6:	f64c 53e4 	movw	r3, #52708	; 0xcde4
200024ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024be:	681a      	ldr	r2, [r3, #0]
200024c0:	687b      	ldr	r3, [r7, #4]
200024c2:	441a      	add	r2, r3
200024c4:	68fb      	ldr	r3, [r7, #12]
200024c6:	429a      	cmp	r2, r3
200024c8:	d90f      	bls.n	200024ea <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200024ca:	f04f 0000 	mov.w	r0, #0
200024ce:	f04f 0101 	mov.w	r1, #1
200024d2:	f24c 4290 	movw	r2, #50320	; 0xc490
200024d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200024da:	f04f 0319 	mov.w	r3, #25
200024de:	f7ff ff9f 	bl	20002420 <_write_r>
      _exit (1);
200024e2:	f04f 0001 	mov.w	r0, #1
200024e6:	f7ff ff5b 	bl	200023a0 <_exit>
    }
  
    heap_end += incr;
200024ea:	f64c 53e4 	movw	r3, #52708	; 0xcde4
200024ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024f2:	681a      	ldr	r2, [r3, #0]
200024f4:	687b      	ldr	r3, [r7, #4]
200024f6:	441a      	add	r2, r3
200024f8:	f64c 53e4 	movw	r3, #52708	; 0xcde4
200024fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002500:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20002502:	68bb      	ldr	r3, [r7, #8]
}
20002504:	4618      	mov	r0, r3
20002506:	f107 0710 	add.w	r7, r7, #16
2000250a:	46bd      	mov	sp, r7
2000250c:	bd80      	pop	{r7, pc}
2000250e:	bf00      	nop

20002510 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002510:	b480      	push	{r7}
20002512:	b083      	sub	sp, #12
20002514:	af00      	add	r7, sp, #0
20002516:	4603      	mov	r3, r0
20002518:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000251a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000251e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002522:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002526:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000252a:	88f9      	ldrh	r1, [r7, #6]
2000252c:	f001 011f 	and.w	r1, r1, #31
20002530:	f04f 0001 	mov.w	r0, #1
20002534:	fa00 f101 	lsl.w	r1, r0, r1
20002538:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000253c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002540:	f107 070c 	add.w	r7, r7, #12
20002544:	46bd      	mov	sp, r7
20002546:	bc80      	pop	{r7}
20002548:	4770      	bx	lr
2000254a:	bf00      	nop

2000254c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
2000254c:	b580      	push	{r7, lr}
2000254e:	b088      	sub	sp, #32
20002550:	af00      	add	r7, sp, #0
20002552:	60f8      	str	r0, [r7, #12]
20002554:	60b9      	str	r1, [r7, #8]
20002556:	4613      	mov	r3, r2
20002558:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
2000255a:	f04f 0301 	mov.w	r3, #1
2000255e:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20002560:	f04f 0300 	mov.w	r3, #0
20002564:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002566:	68fa      	ldr	r2, [r7, #12]
20002568:	f64c 6358 	movw	r3, #52824	; 0xce58
2000256c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002570:	429a      	cmp	r2, r3
20002572:	d007      	beq.n	20002584 <MSS_UART_init+0x38>
20002574:	68fa      	ldr	r2, [r7, #12]
20002576:	f64c 6330 	movw	r3, #52784	; 0xce30
2000257a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000257e:	429a      	cmp	r2, r3
20002580:	d000      	beq.n	20002584 <MSS_UART_init+0x38>
20002582:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20002584:	68bb      	ldr	r3, [r7, #8]
20002586:	2b00      	cmp	r3, #0
20002588:	d100      	bne.n	2000258c <MSS_UART_init+0x40>
2000258a:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
2000258c:	f001 f94e 	bl	2000382c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20002590:	68fa      	ldr	r2, [r7, #12]
20002592:	f64c 6358 	movw	r3, #52824	; 0xce58
20002596:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000259a:	429a      	cmp	r2, r3
2000259c:	d12e      	bne.n	200025fc <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
2000259e:	68fb      	ldr	r3, [r7, #12]
200025a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200025a4:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200025a6:	68fb      	ldr	r3, [r7, #12]
200025a8:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200025ac:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200025ae:	68fb      	ldr	r3, [r7, #12]
200025b0:	f04f 020a 	mov.w	r2, #10
200025b4:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200025b6:	f64c 0330 	movw	r3, #51248	; 0xc830
200025ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025be:	681b      	ldr	r3, [r3, #0]
200025c0:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
200025c2:	f242 0300 	movw	r3, #8192	; 0x2000
200025c6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200025ca:	f242 0200 	movw	r2, #8192	; 0x2000
200025ce:	f2ce 0204 	movt	r2, #57348	; 0xe004
200025d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200025d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200025d8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
200025da:	f04f 000a 	mov.w	r0, #10
200025de:	f7ff ff97 	bl	20002510 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
200025e2:	f242 0300 	movw	r3, #8192	; 0x2000
200025e6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200025ea:	f242 0200 	movw	r2, #8192	; 0x2000
200025ee:	f2ce 0204 	movt	r2, #57348	; 0xe004
200025f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200025f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200025f8:	631a      	str	r2, [r3, #48]	; 0x30
200025fa:	e031      	b.n	20002660 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
200025fc:	68fa      	ldr	r2, [r7, #12]
200025fe:	f240 0300 	movw	r3, #0
20002602:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002606:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20002608:	68fa      	ldr	r2, [r7, #12]
2000260a:	f240 0300 	movw	r3, #0
2000260e:	f2c4 2320 	movt	r3, #16928	; 0x4220
20002612:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20002614:	68fb      	ldr	r3, [r7, #12]
20002616:	f04f 020b 	mov.w	r2, #11
2000261a:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
2000261c:	f64c 0334 	movw	r3, #51252	; 0xc834
20002620:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002624:	681b      	ldr	r3, [r3, #0]
20002626:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20002628:	f242 0300 	movw	r3, #8192	; 0x2000
2000262c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002630:	f242 0200 	movw	r2, #8192	; 0x2000
20002634:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002638:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000263a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
2000263e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20002640:	f04f 000b 	mov.w	r0, #11
20002644:	f7ff ff64 	bl	20002510 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20002648:	f242 0300 	movw	r3, #8192	; 0x2000
2000264c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002650:	f242 0200 	movw	r2, #8192	; 0x2000
20002654:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002658:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000265a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
2000265e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20002660:	68fb      	ldr	r3, [r7, #12]
20002662:	681b      	ldr	r3, [r3, #0]
20002664:	f04f 0200 	mov.w	r2, #0
20002668:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
2000266a:	68bb      	ldr	r3, [r7, #8]
2000266c:	2b00      	cmp	r3, #0
2000266e:	d021      	beq.n	200026b4 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20002670:	69ba      	ldr	r2, [r7, #24]
20002672:	68bb      	ldr	r3, [r7, #8]
20002674:	fbb2 f3f3 	udiv	r3, r2, r3
20002678:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
2000267a:	69fb      	ldr	r3, [r7, #28]
2000267c:	f003 0308 	and.w	r3, r3, #8
20002680:	2b00      	cmp	r3, #0
20002682:	d006      	beq.n	20002692 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20002684:	69fb      	ldr	r3, [r7, #28]
20002686:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000268a:	f103 0301 	add.w	r3, r3, #1
2000268e:	61fb      	str	r3, [r7, #28]
20002690:	e003      	b.n	2000269a <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20002692:	69fb      	ldr	r3, [r7, #28]
20002694:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002698:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
2000269a:	69fa      	ldr	r2, [r7, #28]
2000269c:	f64f 73ff 	movw	r3, #65535	; 0xffff
200026a0:	429a      	cmp	r2, r3
200026a2:	d900      	bls.n	200026a6 <MSS_UART_init+0x15a>
200026a4:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
200026a6:	69fa      	ldr	r2, [r7, #28]
200026a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
200026ac:	429a      	cmp	r2, r3
200026ae:	d801      	bhi.n	200026b4 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
200026b0:	69fb      	ldr	r3, [r7, #28]
200026b2:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
200026b4:	68fb      	ldr	r3, [r7, #12]
200026b6:	685b      	ldr	r3, [r3, #4]
200026b8:	f04f 0201 	mov.w	r2, #1
200026bc:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
200026c0:	68fb      	ldr	r3, [r7, #12]
200026c2:	681b      	ldr	r3, [r3, #0]
200026c4:	8afa      	ldrh	r2, [r7, #22]
200026c6:	ea4f 2212 	mov.w	r2, r2, lsr #8
200026ca:	b292      	uxth	r2, r2
200026cc:	b2d2      	uxtb	r2, r2
200026ce:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
200026d0:	68fb      	ldr	r3, [r7, #12]
200026d2:	681b      	ldr	r3, [r3, #0]
200026d4:	8afa      	ldrh	r2, [r7, #22]
200026d6:	b2d2      	uxtb	r2, r2
200026d8:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
200026da:	68fb      	ldr	r3, [r7, #12]
200026dc:	685b      	ldr	r3, [r3, #4]
200026de:	f04f 0200 	mov.w	r2, #0
200026e2:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
200026e6:	68fb      	ldr	r3, [r7, #12]
200026e8:	681b      	ldr	r3, [r3, #0]
200026ea:	79fa      	ldrb	r2, [r7, #7]
200026ec:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
200026ee:	68fb      	ldr	r3, [r7, #12]
200026f0:	681b      	ldr	r3, [r3, #0]
200026f2:	f04f 020e 	mov.w	r2, #14
200026f6:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
200026f8:	68fb      	ldr	r3, [r7, #12]
200026fa:	685b      	ldr	r3, [r3, #4]
200026fc:	f04f 0200 	mov.w	r2, #0
20002700:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20002704:	68fb      	ldr	r3, [r7, #12]
20002706:	f04f 0200 	mov.w	r2, #0
2000270a:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
2000270c:	68fb      	ldr	r3, [r7, #12]
2000270e:	f04f 0200 	mov.w	r2, #0
20002712:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20002714:	68fb      	ldr	r3, [r7, #12]
20002716:	f04f 0200 	mov.w	r2, #0
2000271a:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
2000271c:	68fb      	ldr	r3, [r7, #12]
2000271e:	f04f 0200 	mov.w	r2, #0
20002722:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20002724:	68fa      	ldr	r2, [r7, #12]
20002726:	f642 2321 	movw	r3, #10785	; 0x2a21
2000272a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000272e:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20002730:	68fb      	ldr	r3, [r7, #12]
20002732:	f04f 0200 	mov.w	r2, #0
20002736:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20002738:	68fb      	ldr	r3, [r7, #12]
2000273a:	f04f 0200 	mov.w	r2, #0
2000273e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20002740:	68fb      	ldr	r3, [r7, #12]
20002742:	f04f 0200 	mov.w	r2, #0
20002746:	729a      	strb	r2, [r3, #10]
}
20002748:	f107 0720 	add.w	r7, r7, #32
2000274c:	46bd      	mov	sp, r7
2000274e:	bd80      	pop	{r7, pc}

20002750 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20002750:	b480      	push	{r7}
20002752:	b089      	sub	sp, #36	; 0x24
20002754:	af00      	add	r7, sp, #0
20002756:	60f8      	str	r0, [r7, #12]
20002758:	60b9      	str	r1, [r7, #8]
2000275a:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
2000275c:	f04f 0300 	mov.w	r3, #0
20002760:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002762:	68fa      	ldr	r2, [r7, #12]
20002764:	f64c 6358 	movw	r3, #52824	; 0xce58
20002768:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000276c:	429a      	cmp	r2, r3
2000276e:	d007      	beq.n	20002780 <MSS_UART_polled_tx+0x30>
20002770:	68fa      	ldr	r2, [r7, #12]
20002772:	f64c 6330 	movw	r3, #52784	; 0xce30
20002776:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000277a:	429a      	cmp	r2, r3
2000277c:	d000      	beq.n	20002780 <MSS_UART_polled_tx+0x30>
2000277e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20002780:	68bb      	ldr	r3, [r7, #8]
20002782:	2b00      	cmp	r3, #0
20002784:	d100      	bne.n	20002788 <MSS_UART_polled_tx+0x38>
20002786:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20002788:	687b      	ldr	r3, [r7, #4]
2000278a:	2b00      	cmp	r3, #0
2000278c:	d100      	bne.n	20002790 <MSS_UART_polled_tx+0x40>
2000278e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002790:	68fa      	ldr	r2, [r7, #12]
20002792:	f64c 6358 	movw	r3, #52824	; 0xce58
20002796:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000279a:	429a      	cmp	r2, r3
2000279c:	d006      	beq.n	200027ac <MSS_UART_polled_tx+0x5c>
2000279e:	68fa      	ldr	r2, [r7, #12]
200027a0:	f64c 6330 	movw	r3, #52784	; 0xce30
200027a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027a8:	429a      	cmp	r2, r3
200027aa:	d13d      	bne.n	20002828 <MSS_UART_polled_tx+0xd8>
200027ac:	68bb      	ldr	r3, [r7, #8]
200027ae:	2b00      	cmp	r3, #0
200027b0:	d03a      	beq.n	20002828 <MSS_UART_polled_tx+0xd8>
200027b2:	687b      	ldr	r3, [r7, #4]
200027b4:	2b00      	cmp	r3, #0
200027b6:	d037      	beq.n	20002828 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
200027b8:	68fb      	ldr	r3, [r7, #12]
200027ba:	681b      	ldr	r3, [r3, #0]
200027bc:	7d1b      	ldrb	r3, [r3, #20]
200027be:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
200027c0:	68fb      	ldr	r3, [r7, #12]
200027c2:	7a9a      	ldrb	r2, [r3, #10]
200027c4:	7efb      	ldrb	r3, [r7, #27]
200027c6:	ea42 0303 	orr.w	r3, r2, r3
200027ca:	b2da      	uxtb	r2, r3
200027cc:	68fb      	ldr	r3, [r7, #12]
200027ce:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
200027d0:	7efb      	ldrb	r3, [r7, #27]
200027d2:	f003 0320 	and.w	r3, r3, #32
200027d6:	2b00      	cmp	r3, #0
200027d8:	d023      	beq.n	20002822 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
200027da:	f04f 0310 	mov.w	r3, #16
200027de:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200027e0:	687b      	ldr	r3, [r7, #4]
200027e2:	2b0f      	cmp	r3, #15
200027e4:	d801      	bhi.n	200027ea <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
200027e6:	687b      	ldr	r3, [r7, #4]
200027e8:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200027ea:	f04f 0300 	mov.w	r3, #0
200027ee:	617b      	str	r3, [r7, #20]
200027f0:	e00e      	b.n	20002810 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
200027f2:	68fb      	ldr	r3, [r7, #12]
200027f4:	681b      	ldr	r3, [r3, #0]
200027f6:	68b9      	ldr	r1, [r7, #8]
200027f8:	693a      	ldr	r2, [r7, #16]
200027fa:	440a      	add	r2, r1
200027fc:	7812      	ldrb	r2, [r2, #0]
200027fe:	701a      	strb	r2, [r3, #0]
20002800:	693b      	ldr	r3, [r7, #16]
20002802:	f103 0301 	add.w	r3, r3, #1
20002806:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002808:	697b      	ldr	r3, [r7, #20]
2000280a:	f103 0301 	add.w	r3, r3, #1
2000280e:	617b      	str	r3, [r7, #20]
20002810:	697a      	ldr	r2, [r7, #20]
20002812:	69fb      	ldr	r3, [r7, #28]
20002814:	429a      	cmp	r2, r3
20002816:	d3ec      	bcc.n	200027f2 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20002818:	687a      	ldr	r2, [r7, #4]
2000281a:	697b      	ldr	r3, [r7, #20]
2000281c:	ebc3 0302 	rsb	r3, r3, r2
20002820:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20002822:	687b      	ldr	r3, [r7, #4]
20002824:	2b00      	cmp	r3, #0
20002826:	d1c7      	bne.n	200027b8 <MSS_UART_polled_tx+0x68>
    }
}
20002828:	f107 0724 	add.w	r7, r7, #36	; 0x24
2000282c:	46bd      	mov	sp, r7
2000282e:	bc80      	pop	{r7}
20002830:	4770      	bx	lr
20002832:	bf00      	nop

20002834 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20002834:	b480      	push	{r7}
20002836:	b087      	sub	sp, #28
20002838:	af00      	add	r7, sp, #0
2000283a:	6078      	str	r0, [r7, #4]
2000283c:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
2000283e:	f04f 0300 	mov.w	r3, #0
20002842:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002844:	687a      	ldr	r2, [r7, #4]
20002846:	f64c 6358 	movw	r3, #52824	; 0xce58
2000284a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000284e:	429a      	cmp	r2, r3
20002850:	d007      	beq.n	20002862 <MSS_UART_polled_tx_string+0x2e>
20002852:	687a      	ldr	r2, [r7, #4]
20002854:	f64c 6330 	movw	r3, #52784	; 0xce30
20002858:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000285c:	429a      	cmp	r2, r3
2000285e:	d000      	beq.n	20002862 <MSS_UART_polled_tx_string+0x2e>
20002860:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20002862:	683b      	ldr	r3, [r7, #0]
20002864:	2b00      	cmp	r3, #0
20002866:	d100      	bne.n	2000286a <MSS_UART_polled_tx_string+0x36>
20002868:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000286a:	687a      	ldr	r2, [r7, #4]
2000286c:	f64c 6358 	movw	r3, #52824	; 0xce58
20002870:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002874:	429a      	cmp	r2, r3
20002876:	d006      	beq.n	20002886 <MSS_UART_polled_tx_string+0x52>
20002878:	687a      	ldr	r2, [r7, #4]
2000287a:	f64c 6330 	movw	r3, #52784	; 0xce30
2000287e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002882:	429a      	cmp	r2, r3
20002884:	d138      	bne.n	200028f8 <MSS_UART_polled_tx_string+0xc4>
20002886:	683b      	ldr	r3, [r7, #0]
20002888:	2b00      	cmp	r3, #0
2000288a:	d035      	beq.n	200028f8 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
2000288c:	683a      	ldr	r2, [r7, #0]
2000288e:	68bb      	ldr	r3, [r7, #8]
20002890:	4413      	add	r3, r2
20002892:	781b      	ldrb	r3, [r3, #0]
20002894:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20002896:	e02c      	b.n	200028f2 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20002898:	687b      	ldr	r3, [r7, #4]
2000289a:	681b      	ldr	r3, [r3, #0]
2000289c:	7d1b      	ldrb	r3, [r3, #20]
2000289e:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
200028a0:	687b      	ldr	r3, [r7, #4]
200028a2:	7a9a      	ldrb	r2, [r3, #10]
200028a4:	7dfb      	ldrb	r3, [r7, #23]
200028a6:	ea42 0303 	orr.w	r3, r2, r3
200028aa:	b2da      	uxtb	r2, r3
200028ac:	687b      	ldr	r3, [r7, #4]
200028ae:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
200028b0:	7dfb      	ldrb	r3, [r7, #23]
200028b2:	f003 0320 	and.w	r3, r3, #32
200028b6:	2b00      	cmp	r3, #0
200028b8:	d0ee      	beq.n	20002898 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
200028ba:	f04f 0300 	mov.w	r3, #0
200028be:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200028c0:	e011      	b.n	200028e6 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
200028c2:	687b      	ldr	r3, [r7, #4]
200028c4:	681b      	ldr	r3, [r3, #0]
200028c6:	693a      	ldr	r2, [r7, #16]
200028c8:	b2d2      	uxtb	r2, r2
200028ca:	701a      	strb	r2, [r3, #0]
                ++fill_size;
200028cc:	68fb      	ldr	r3, [r7, #12]
200028ce:	f103 0301 	add.w	r3, r3, #1
200028d2:	60fb      	str	r3, [r7, #12]
                char_idx++;
200028d4:	68bb      	ldr	r3, [r7, #8]
200028d6:	f103 0301 	add.w	r3, r3, #1
200028da:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
200028dc:	683a      	ldr	r2, [r7, #0]
200028de:	68bb      	ldr	r3, [r7, #8]
200028e0:	4413      	add	r3, r2
200028e2:	781b      	ldrb	r3, [r3, #0]
200028e4:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200028e6:	693b      	ldr	r3, [r7, #16]
200028e8:	2b00      	cmp	r3, #0
200028ea:	d002      	beq.n	200028f2 <MSS_UART_polled_tx_string+0xbe>
200028ec:	68fb      	ldr	r3, [r7, #12]
200028ee:	2b0f      	cmp	r3, #15
200028f0:	d9e7      	bls.n	200028c2 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200028f2:	693b      	ldr	r3, [r7, #16]
200028f4:	2b00      	cmp	r3, #0
200028f6:	d1cf      	bne.n	20002898 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
200028f8:	f107 071c 	add.w	r7, r7, #28
200028fc:	46bd      	mov	sp, r7
200028fe:	bc80      	pop	{r7}
20002900:	4770      	bx	lr
20002902:	bf00      	nop

20002904 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20002904:	b580      	push	{r7, lr}
20002906:	b084      	sub	sp, #16
20002908:	af00      	add	r7, sp, #0
2000290a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000290c:	687a      	ldr	r2, [r7, #4]
2000290e:	f64c 6358 	movw	r3, #52824	; 0xce58
20002912:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002916:	429a      	cmp	r2, r3
20002918:	d007      	beq.n	2000292a <MSS_UART_isr+0x26>
2000291a:	687a      	ldr	r2, [r7, #4]
2000291c:	f64c 6330 	movw	r3, #52784	; 0xce30
20002920:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002924:	429a      	cmp	r2, r3
20002926:	d000      	beq.n	2000292a <MSS_UART_isr+0x26>
20002928:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
2000292a:	687a      	ldr	r2, [r7, #4]
2000292c:	f64c 6358 	movw	r3, #52824	; 0xce58
20002930:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002934:	429a      	cmp	r2, r3
20002936:	d006      	beq.n	20002946 <MSS_UART_isr+0x42>
20002938:	687a      	ldr	r2, [r7, #4]
2000293a:	f64c 6330 	movw	r3, #52784	; 0xce30
2000293e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002942:	429a      	cmp	r2, r3
20002944:	d167      	bne.n	20002a16 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20002946:	687b      	ldr	r3, [r7, #4]
20002948:	681b      	ldr	r3, [r3, #0]
2000294a:	7a1b      	ldrb	r3, [r3, #8]
2000294c:	b2db      	uxtb	r3, r3
2000294e:	f003 030f 	and.w	r3, r3, #15
20002952:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20002954:	7bfb      	ldrb	r3, [r7, #15]
20002956:	2b0c      	cmp	r3, #12
20002958:	d854      	bhi.n	20002a04 <MSS_UART_isr+0x100>
2000295a:	a201      	add	r2, pc, #4	; (adr r2, 20002960 <MSS_UART_isr+0x5c>)
2000295c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20002960:	20002995 	.word	0x20002995
20002964:	20002a05 	.word	0x20002a05
20002968:	200029b1 	.word	0x200029b1
2000296c:	20002a05 	.word	0x20002a05
20002970:	200029cd 	.word	0x200029cd
20002974:	20002a05 	.word	0x20002a05
20002978:	200029e9 	.word	0x200029e9
2000297c:	20002a05 	.word	0x20002a05
20002980:	20002a05 	.word	0x20002a05
20002984:	20002a05 	.word	0x20002a05
20002988:	20002a05 	.word	0x20002a05
2000298c:	20002a05 	.word	0x20002a05
20002990:	200029cd 	.word	0x200029cd
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20002994:	687b      	ldr	r3, [r7, #4]
20002996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002998:	2b00      	cmp	r3, #0
2000299a:	d100      	bne.n	2000299e <MSS_UART_isr+0x9a>
2000299c:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
2000299e:	687b      	ldr	r3, [r7, #4]
200029a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200029a2:	2b00      	cmp	r3, #0
200029a4:	d030      	beq.n	20002a08 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200029a6:	687b      	ldr	r3, [r7, #4]
200029a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200029aa:	6878      	ldr	r0, [r7, #4]
200029ac:	4798      	blx	r3
                }
            }
            break;
200029ae:	e032      	b.n	20002a16 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200029b0:	687b      	ldr	r3, [r7, #4]
200029b2:	6a1b      	ldr	r3, [r3, #32]
200029b4:	2b00      	cmp	r3, #0
200029b6:	d100      	bne.n	200029ba <MSS_UART_isr+0xb6>
200029b8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
200029ba:	687b      	ldr	r3, [r7, #4]
200029bc:	6a1b      	ldr	r3, [r3, #32]
200029be:	2b00      	cmp	r3, #0
200029c0:	d024      	beq.n	20002a0c <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
200029c2:	687b      	ldr	r3, [r7, #4]
200029c4:	6a1b      	ldr	r3, [r3, #32]
200029c6:	6878      	ldr	r0, [r7, #4]
200029c8:	4798      	blx	r3
                }
            }
            break;
200029ca:	e024      	b.n	20002a16 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
200029cc:	687b      	ldr	r3, [r7, #4]
200029ce:	69db      	ldr	r3, [r3, #28]
200029d0:	2b00      	cmp	r3, #0
200029d2:	d100      	bne.n	200029d6 <MSS_UART_isr+0xd2>
200029d4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
200029d6:	687b      	ldr	r3, [r7, #4]
200029d8:	69db      	ldr	r3, [r3, #28]
200029da:	2b00      	cmp	r3, #0
200029dc:	d018      	beq.n	20002a10 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
200029de:	687b      	ldr	r3, [r7, #4]
200029e0:	69db      	ldr	r3, [r3, #28]
200029e2:	6878      	ldr	r0, [r7, #4]
200029e4:	4798      	blx	r3
                }
            }
            break;
200029e6:	e016      	b.n	20002a16 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200029e8:	687b      	ldr	r3, [r7, #4]
200029ea:	699b      	ldr	r3, [r3, #24]
200029ec:	2b00      	cmp	r3, #0
200029ee:	d100      	bne.n	200029f2 <MSS_UART_isr+0xee>
200029f0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
200029f2:	687b      	ldr	r3, [r7, #4]
200029f4:	699b      	ldr	r3, [r3, #24]
200029f6:	2b00      	cmp	r3, #0
200029f8:	d00c      	beq.n	20002a14 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
200029fa:	687b      	ldr	r3, [r7, #4]
200029fc:	699b      	ldr	r3, [r3, #24]
200029fe:	6878      	ldr	r0, [r7, #4]
20002a00:	4798      	blx	r3
                }
            }
            break;
20002a02:	e008      	b.n	20002a16 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20002a04:	be00      	bkpt	0x0000
20002a06:	e006      	b.n	20002a16 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20002a08:	bf00      	nop
20002a0a:	e004      	b.n	20002a16 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20002a0c:	bf00      	nop
20002a0e:	e002      	b.n	20002a16 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20002a10:	bf00      	nop
20002a12:	e000      	b.n	20002a16 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20002a14:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20002a16:	f107 0710 	add.w	r7, r7, #16
20002a1a:	46bd      	mov	sp, r7
20002a1c:	bd80      	pop	{r7, pc}
20002a1e:	bf00      	nop

20002a20 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20002a20:	b480      	push	{r7}
20002a22:	b087      	sub	sp, #28
20002a24:	af00      	add	r7, sp, #0
20002a26:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002a28:	687a      	ldr	r2, [r7, #4]
20002a2a:	f64c 6358 	movw	r3, #52824	; 0xce58
20002a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a32:	429a      	cmp	r2, r3
20002a34:	d007      	beq.n	20002a46 <default_tx_handler+0x26>
20002a36:	687a      	ldr	r2, [r7, #4]
20002a38:	f64c 6330 	movw	r3, #52784	; 0xce30
20002a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a40:	429a      	cmp	r2, r3
20002a42:	d000      	beq.n	20002a46 <default_tx_handler+0x26>
20002a44:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20002a46:	687b      	ldr	r3, [r7, #4]
20002a48:	68db      	ldr	r3, [r3, #12]
20002a4a:	2b00      	cmp	r3, #0
20002a4c:	d100      	bne.n	20002a50 <default_tx_handler+0x30>
20002a4e:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20002a50:	687b      	ldr	r3, [r7, #4]
20002a52:	691b      	ldr	r3, [r3, #16]
20002a54:	2b00      	cmp	r3, #0
20002a56:	d100      	bne.n	20002a5a <default_tx_handler+0x3a>
20002a58:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002a5a:	687a      	ldr	r2, [r7, #4]
20002a5c:	f64c 6358 	movw	r3, #52824	; 0xce58
20002a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a64:	429a      	cmp	r2, r3
20002a66:	d006      	beq.n	20002a76 <default_tx_handler+0x56>
20002a68:	687a      	ldr	r2, [r7, #4]
20002a6a:	f64c 6330 	movw	r3, #52784	; 0xce30
20002a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a72:	429a      	cmp	r2, r3
20002a74:	d152      	bne.n	20002b1c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20002a76:	687b      	ldr	r3, [r7, #4]
20002a78:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002a7a:	2b00      	cmp	r3, #0
20002a7c:	d04e      	beq.n	20002b1c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20002a7e:	687b      	ldr	r3, [r7, #4]
20002a80:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002a82:	2b00      	cmp	r3, #0
20002a84:	d04a      	beq.n	20002b1c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20002a86:	687b      	ldr	r3, [r7, #4]
20002a88:	681b      	ldr	r3, [r3, #0]
20002a8a:	7d1b      	ldrb	r3, [r3, #20]
20002a8c:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20002a8e:	687b      	ldr	r3, [r7, #4]
20002a90:	7a9a      	ldrb	r2, [r3, #10]
20002a92:	7afb      	ldrb	r3, [r7, #11]
20002a94:	ea42 0303 	orr.w	r3, r2, r3
20002a98:	b2da      	uxtb	r2, r3
20002a9a:	687b      	ldr	r3, [r7, #4]
20002a9c:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20002a9e:	7afb      	ldrb	r3, [r7, #11]
20002aa0:	f003 0320 	and.w	r3, r3, #32
20002aa4:	2b00      	cmp	r3, #0
20002aa6:	d029      	beq.n	20002afc <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20002aa8:	f04f 0310 	mov.w	r3, #16
20002aac:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20002aae:	687b      	ldr	r3, [r7, #4]
20002ab0:	691a      	ldr	r2, [r3, #16]
20002ab2:	687b      	ldr	r3, [r7, #4]
20002ab4:	695b      	ldr	r3, [r3, #20]
20002ab6:	ebc3 0302 	rsb	r3, r3, r2
20002aba:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002abc:	697b      	ldr	r3, [r7, #20]
20002abe:	2b0f      	cmp	r3, #15
20002ac0:	d801      	bhi.n	20002ac6 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20002ac2:	697b      	ldr	r3, [r7, #20]
20002ac4:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002ac6:	f04f 0300 	mov.w	r3, #0
20002aca:	60fb      	str	r3, [r7, #12]
20002acc:	e012      	b.n	20002af4 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002ace:	687b      	ldr	r3, [r7, #4]
20002ad0:	681b      	ldr	r3, [r3, #0]
20002ad2:	687a      	ldr	r2, [r7, #4]
20002ad4:	68d1      	ldr	r1, [r2, #12]
20002ad6:	687a      	ldr	r2, [r7, #4]
20002ad8:	6952      	ldr	r2, [r2, #20]
20002ada:	440a      	add	r2, r1
20002adc:	7812      	ldrb	r2, [r2, #0]
20002ade:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20002ae0:	687b      	ldr	r3, [r7, #4]
20002ae2:	695b      	ldr	r3, [r3, #20]
20002ae4:	f103 0201 	add.w	r2, r3, #1
20002ae8:	687b      	ldr	r3, [r7, #4]
20002aea:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002aec:	68fb      	ldr	r3, [r7, #12]
20002aee:	f103 0301 	add.w	r3, r3, #1
20002af2:	60fb      	str	r3, [r7, #12]
20002af4:	68fa      	ldr	r2, [r7, #12]
20002af6:	693b      	ldr	r3, [r7, #16]
20002af8:	429a      	cmp	r2, r3
20002afa:	d3e8      	bcc.n	20002ace <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002afc:	687b      	ldr	r3, [r7, #4]
20002afe:	695a      	ldr	r2, [r3, #20]
20002b00:	687b      	ldr	r3, [r7, #4]
20002b02:	691b      	ldr	r3, [r3, #16]
20002b04:	429a      	cmp	r2, r3
20002b06:	d109      	bne.n	20002b1c <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20002b08:	687b      	ldr	r3, [r7, #4]
20002b0a:	f04f 0200 	mov.w	r2, #0
20002b0e:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20002b10:	687b      	ldr	r3, [r7, #4]
20002b12:	685b      	ldr	r3, [r3, #4]
20002b14:	f04f 0200 	mov.w	r2, #0
20002b18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20002b1c:	f107 071c 	add.w	r7, r7, #28
20002b20:	46bd      	mov	sp, r7
20002b22:	bc80      	pop	{r7}
20002b24:	4770      	bx	lr
20002b26:	bf00      	nop

20002b28 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20002b28:	4668      	mov	r0, sp
20002b2a:	f020 0107 	bic.w	r1, r0, #7
20002b2e:	468d      	mov	sp, r1
20002b30:	b589      	push	{r0, r3, r7, lr}
20002b32:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20002b34:	f64c 6058 	movw	r0, #52824	; 0xce58
20002b38:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002b3c:	f7ff fee2 	bl	20002904 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20002b40:	f04f 000a 	mov.w	r0, #10
20002b44:	f7ff fce4 	bl	20002510 <NVIC_ClearPendingIRQ>
}
20002b48:	46bd      	mov	sp, r7
20002b4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b4e:	4685      	mov	sp, r0
20002b50:	4770      	bx	lr
20002b52:	bf00      	nop

20002b54 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20002b54:	4668      	mov	r0, sp
20002b56:	f020 0107 	bic.w	r1, r0, #7
20002b5a:	468d      	mov	sp, r1
20002b5c:	b589      	push	{r0, r3, r7, lr}
20002b5e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20002b60:	f64c 6030 	movw	r0, #52784	; 0xce30
20002b64:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002b68:	f7ff fecc 	bl	20002904 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20002b6c:	f04f 000b 	mov.w	r0, #11
20002b70:	f7ff fcce 	bl	20002510 <NVIC_ClearPendingIRQ>
}
20002b74:	46bd      	mov	sp, r7
20002b76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b7a:	4685      	mov	sp, r0
20002b7c:	4770      	bx	lr
20002b7e:	bf00      	nop

20002b80 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002b80:	b480      	push	{r7}
20002b82:	b083      	sub	sp, #12
20002b84:	af00      	add	r7, sp, #0
20002b86:	4603      	mov	r3, r0
20002b88:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002b8a:	f24e 1300 	movw	r3, #57600	; 0xe100
20002b8e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002b92:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002b96:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002b9a:	88f9      	ldrh	r1, [r7, #6]
20002b9c:	f001 011f 	and.w	r1, r1, #31
20002ba0:	f04f 0001 	mov.w	r0, #1
20002ba4:	fa00 f101 	lsl.w	r1, r0, r1
20002ba8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002bac:	f107 070c 	add.w	r7, r7, #12
20002bb0:	46bd      	mov	sp, r7
20002bb2:	bc80      	pop	{r7}
20002bb4:	4770      	bx	lr
20002bb6:	bf00      	nop

20002bb8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002bb8:	b480      	push	{r7}
20002bba:	b083      	sub	sp, #12
20002bbc:	af00      	add	r7, sp, #0
20002bbe:	4603      	mov	r3, r0
20002bc0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002bc2:	f24e 1300 	movw	r3, #57600	; 0xe100
20002bc6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002bca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002bce:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002bd2:	88f9      	ldrh	r1, [r7, #6]
20002bd4:	f001 011f 	and.w	r1, r1, #31
20002bd8:	f04f 0001 	mov.w	r0, #1
20002bdc:	fa00 f101 	lsl.w	r1, r0, r1
20002be0:	f102 0220 	add.w	r2, r2, #32
20002be4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002be8:	f107 070c 	add.w	r7, r7, #12
20002bec:	46bd      	mov	sp, r7
20002bee:	bc80      	pop	{r7}
20002bf0:	4770      	bx	lr
20002bf2:	bf00      	nop

20002bf4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002bf4:	b480      	push	{r7}
20002bf6:	b083      	sub	sp, #12
20002bf8:	af00      	add	r7, sp, #0
20002bfa:	4603      	mov	r3, r0
20002bfc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002bfe:	f24e 1300 	movw	r3, #57600	; 0xe100
20002c02:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002c06:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002c0a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002c0e:	88f9      	ldrh	r1, [r7, #6]
20002c10:	f001 011f 	and.w	r1, r1, #31
20002c14:	f04f 0001 	mov.w	r0, #1
20002c18:	fa00 f101 	lsl.w	r1, r0, r1
20002c1c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002c20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002c24:	f107 070c 	add.w	r7, r7, #12
20002c28:	46bd      	mov	sp, r7
20002c2a:	bc80      	pop	{r7}
20002c2c:	4770      	bx	lr
20002c2e:	bf00      	nop

20002c30 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20002c30:	b580      	push	{r7, lr}
20002c32:	b084      	sub	sp, #16
20002c34:	af00      	add	r7, sp, #0
20002c36:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002c38:	687a      	ldr	r2, [r7, #4]
20002c3a:	f64c 7304 	movw	r3, #52996	; 0xcf04
20002c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c42:	429a      	cmp	r2, r3
20002c44:	d007      	beq.n	20002c56 <MSS_SPI_init+0x26>
20002c46:	687a      	ldr	r2, [r7, #4]
20002c48:	f64c 6380 	movw	r3, #52864	; 0xce80
20002c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c50:	429a      	cmp	r2, r3
20002c52:	d000      	beq.n	20002c56 <MSS_SPI_init+0x26>
20002c54:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002c56:	687b      	ldr	r3, [r7, #4]
20002c58:	889b      	ldrh	r3, [r3, #4]
20002c5a:	b21b      	sxth	r3, r3
20002c5c:	4618      	mov	r0, r3
20002c5e:	f7ff ffab 	bl	20002bb8 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20002c62:	6878      	ldr	r0, [r7, #4]
20002c64:	f04f 0100 	mov.w	r1, #0
20002c68:	f04f 0284 	mov.w	r2, #132	; 0x84
20002c6c:	f002 fc2c 	bl	200054c8 <memset>
    
    this_spi->cmd_done = 1u;
20002c70:	687b      	ldr	r3, [r7, #4]
20002c72:	f04f 0201 	mov.w	r2, #1
20002c76:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002c78:	f04f 0300 	mov.w	r3, #0
20002c7c:	81fb      	strh	r3, [r7, #14]
20002c7e:	e00d      	b.n	20002c9c <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20002c80:	89fb      	ldrh	r3, [r7, #14]
20002c82:	687a      	ldr	r2, [r7, #4]
20002c84:	f103 0306 	add.w	r3, r3, #6
20002c88:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002c8c:	4413      	add	r3, r2
20002c8e:	f04f 32ff 	mov.w	r2, #4294967295
20002c92:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002c94:	89fb      	ldrh	r3, [r7, #14]
20002c96:	f103 0301 	add.w	r3, r3, #1
20002c9a:	81fb      	strh	r3, [r7, #14]
20002c9c:	89fb      	ldrh	r3, [r7, #14]
20002c9e:	2b07      	cmp	r3, #7
20002ca0:	d9ee      	bls.n	20002c80 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20002ca2:	687a      	ldr	r2, [r7, #4]
20002ca4:	f64c 7304 	movw	r3, #52996	; 0xcf04
20002ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cac:	429a      	cmp	r2, r3
20002cae:	d126      	bne.n	20002cfe <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002cb0:	687a      	ldr	r2, [r7, #4]
20002cb2:	f241 0300 	movw	r3, #4096	; 0x1000
20002cb6:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002cba:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002cbc:	687b      	ldr	r3, [r7, #4]
20002cbe:	f04f 020c 	mov.w	r2, #12
20002cc2:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002cc4:	f242 0300 	movw	r3, #8192	; 0x2000
20002cc8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ccc:	f242 0200 	movw	r2, #8192	; 0x2000
20002cd0:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002cd4:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002cd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002cda:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002cdc:	f04f 000c 	mov.w	r0, #12
20002ce0:	f7ff ff88 	bl	20002bf4 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002ce4:	f242 0300 	movw	r3, #8192	; 0x2000
20002ce8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002cec:	f242 0200 	movw	r2, #8192	; 0x2000
20002cf0:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002cf4:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002cf6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002cfa:	631a      	str	r2, [r3, #48]	; 0x30
20002cfc:	e025      	b.n	20002d4a <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002cfe:	687a      	ldr	r2, [r7, #4]
20002d00:	f241 0300 	movw	r3, #4096	; 0x1000
20002d04:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002d08:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002d0a:	687b      	ldr	r3, [r7, #4]
20002d0c:	f04f 020d 	mov.w	r2, #13
20002d10:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002d12:	f242 0300 	movw	r3, #8192	; 0x2000
20002d16:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002d1a:	f242 0200 	movw	r2, #8192	; 0x2000
20002d1e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002d22:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002d24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002d28:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002d2a:	f04f 000d 	mov.w	r0, #13
20002d2e:	f7ff ff61 	bl	20002bf4 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002d32:	f242 0300 	movw	r3, #8192	; 0x2000
20002d36:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002d3a:	f242 0200 	movw	r2, #8192	; 0x2000
20002d3e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002d42:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002d44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002d48:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002d4a:	687b      	ldr	r3, [r7, #4]
20002d4c:	681b      	ldr	r3, [r3, #0]
20002d4e:	687a      	ldr	r2, [r7, #4]
20002d50:	6812      	ldr	r2, [r2, #0]
20002d52:	6812      	ldr	r2, [r2, #0]
20002d54:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002d58:	601a      	str	r2, [r3, #0]
}
20002d5a:	f107 0710 	add.w	r7, r7, #16
20002d5e:	46bd      	mov	sp, r7
20002d60:	bd80      	pop	{r7, pc}
20002d62:	bf00      	nop

20002d64 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20002d64:	b580      	push	{r7, lr}
20002d66:	b08a      	sub	sp, #40	; 0x28
20002d68:	af00      	add	r7, sp, #0
20002d6a:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002d6c:	687b      	ldr	r3, [r7, #4]
20002d6e:	681b      	ldr	r3, [r3, #0]
20002d70:	681b      	ldr	r3, [r3, #0]
20002d72:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002d74:	687b      	ldr	r3, [r7, #4]
20002d76:	681b      	ldr	r3, [r3, #0]
20002d78:	699b      	ldr	r3, [r3, #24]
20002d7a:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002d7c:	687b      	ldr	r3, [r7, #4]
20002d7e:	681b      	ldr	r3, [r3, #0]
20002d80:	685b      	ldr	r3, [r3, #4]
20002d82:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002d84:	687b      	ldr	r3, [r7, #4]
20002d86:	681b      	ldr	r3, [r3, #0]
20002d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002d8a:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002d8c:	687b      	ldr	r3, [r7, #4]
20002d8e:	681b      	ldr	r3, [r3, #0]
20002d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002d92:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002d94:	687b      	ldr	r3, [r7, #4]
20002d96:	681b      	ldr	r3, [r3, #0]
20002d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002d9a:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002d9c:	687b      	ldr	r3, [r7, #4]
20002d9e:	681b      	ldr	r3, [r3, #0]
20002da0:	69db      	ldr	r3, [r3, #28]
20002da2:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002da4:	687a      	ldr	r2, [r7, #4]
20002da6:	f64c 7304 	movw	r3, #52996	; 0xcf04
20002daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dae:	429a      	cmp	r2, r3
20002db0:	d12e      	bne.n	20002e10 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002db2:	687a      	ldr	r2, [r7, #4]
20002db4:	f241 0300 	movw	r3, #4096	; 0x1000
20002db8:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002dbc:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002dbe:	687b      	ldr	r3, [r7, #4]
20002dc0:	f04f 020c 	mov.w	r2, #12
20002dc4:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002dc6:	f242 0300 	movw	r3, #8192	; 0x2000
20002dca:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002dce:	f242 0200 	movw	r2, #8192	; 0x2000
20002dd2:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002dd6:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002dd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002ddc:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002dde:	f04f 000c 	mov.w	r0, #12
20002de2:	f7ff ff07 	bl	20002bf4 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002de6:	f242 0300 	movw	r3, #8192	; 0x2000
20002dea:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002dee:	f242 0200 	movw	r2, #8192	; 0x2000
20002df2:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002df6:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002df8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002dfc:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002dfe:	687b      	ldr	r3, [r7, #4]
20002e00:	681b      	ldr	r3, [r3, #0]
20002e02:	687a      	ldr	r2, [r7, #4]
20002e04:	6812      	ldr	r2, [r2, #0]
20002e06:	6812      	ldr	r2, [r2, #0]
20002e08:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002e0c:	601a      	str	r2, [r3, #0]
20002e0e:	e02d      	b.n	20002e6c <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002e10:	687a      	ldr	r2, [r7, #4]
20002e12:	f241 0300 	movw	r3, #4096	; 0x1000
20002e16:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002e1a:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002e1c:	687b      	ldr	r3, [r7, #4]
20002e1e:	f04f 020d 	mov.w	r2, #13
20002e22:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002e24:	f242 0300 	movw	r3, #8192	; 0x2000
20002e28:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002e2c:	f242 0200 	movw	r2, #8192	; 0x2000
20002e30:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002e34:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002e36:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002e3a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002e3c:	f04f 000d 	mov.w	r0, #13
20002e40:	f7ff fed8 	bl	20002bf4 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002e44:	f242 0300 	movw	r3, #8192	; 0x2000
20002e48:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002e4c:	f242 0200 	movw	r2, #8192	; 0x2000
20002e50:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002e54:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002e56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002e5a:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002e5c:	687b      	ldr	r3, [r7, #4]
20002e5e:	681b      	ldr	r3, [r3, #0]
20002e60:	687a      	ldr	r2, [r7, #4]
20002e62:	6812      	ldr	r2, [r2, #0]
20002e64:	6812      	ldr	r2, [r2, #0]
20002e66:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002e6a:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002e6c:	68fb      	ldr	r3, [r7, #12]
20002e6e:	f023 0301 	bic.w	r3, r3, #1
20002e72:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002e74:	687b      	ldr	r3, [r7, #4]
20002e76:	681b      	ldr	r3, [r3, #0]
20002e78:	68fa      	ldr	r2, [r7, #12]
20002e7a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002e7c:	687b      	ldr	r3, [r7, #4]
20002e7e:	681b      	ldr	r3, [r3, #0]
20002e80:	693a      	ldr	r2, [r7, #16]
20002e82:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002e84:	687b      	ldr	r3, [r7, #4]
20002e86:	681b      	ldr	r3, [r3, #0]
20002e88:	697a      	ldr	r2, [r7, #20]
20002e8a:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002e8c:	687b      	ldr	r3, [r7, #4]
20002e8e:	681b      	ldr	r3, [r3, #0]
20002e90:	687a      	ldr	r2, [r7, #4]
20002e92:	6812      	ldr	r2, [r2, #0]
20002e94:	6812      	ldr	r2, [r2, #0]
20002e96:	f042 0201 	orr.w	r2, r2, #1
20002e9a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002e9c:	687b      	ldr	r3, [r7, #4]
20002e9e:	681b      	ldr	r3, [r3, #0]
20002ea0:	69ba      	ldr	r2, [r7, #24]
20002ea2:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002ea4:	687b      	ldr	r3, [r7, #4]
20002ea6:	681b      	ldr	r3, [r3, #0]
20002ea8:	69fa      	ldr	r2, [r7, #28]
20002eaa:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002eac:	687b      	ldr	r3, [r7, #4]
20002eae:	681b      	ldr	r3, [r3, #0]
20002eb0:	6a3a      	ldr	r2, [r7, #32]
20002eb2:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002eb4:	687b      	ldr	r3, [r7, #4]
20002eb6:	681b      	ldr	r3, [r3, #0]
20002eb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002eba:	61da      	str	r2, [r3, #28]
}
20002ebc:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002ec0:	46bd      	mov	sp, r7
20002ec2:	bd80      	pop	{r7, pc}

20002ec4 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002ec4:	b580      	push	{r7, lr}
20002ec6:	b084      	sub	sp, #16
20002ec8:	af00      	add	r7, sp, #0
20002eca:	60f8      	str	r0, [r7, #12]
20002ecc:	607a      	str	r2, [r7, #4]
20002ece:	460a      	mov	r2, r1
20002ed0:	72fa      	strb	r2, [r7, #11]
20002ed2:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002ed4:	68fa      	ldr	r2, [r7, #12]
20002ed6:	f64c 7304 	movw	r3, #52996	; 0xcf04
20002eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ede:	429a      	cmp	r2, r3
20002ee0:	d007      	beq.n	20002ef2 <MSS_SPI_configure_master_mode+0x2e>
20002ee2:	68fa      	ldr	r2, [r7, #12]
20002ee4:	f64c 6380 	movw	r3, #52864	; 0xce80
20002ee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002eec:	429a      	cmp	r2, r3
20002eee:	d000      	beq.n	20002ef2 <MSS_SPI_configure_master_mode+0x2e>
20002ef0:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20002ef2:	7afb      	ldrb	r3, [r7, #11]
20002ef4:	2b07      	cmp	r3, #7
20002ef6:	d900      	bls.n	20002efa <MSS_SPI_configure_master_mode+0x36>
20002ef8:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002efa:	7e3b      	ldrb	r3, [r7, #24]
20002efc:	2b20      	cmp	r3, #32
20002efe:	d900      	bls.n	20002f02 <MSS_SPI_configure_master_mode+0x3e>
20002f00:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002f02:	68fb      	ldr	r3, [r7, #12]
20002f04:	889b      	ldrh	r3, [r3, #4]
20002f06:	b21b      	sxth	r3, r3
20002f08:	4618      	mov	r0, r3
20002f0a:	f7ff fe55 	bl	20002bb8 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20002f0e:	68fb      	ldr	r3, [r7, #12]
20002f10:	f04f 0200 	mov.w	r2, #0
20002f14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002f18:	68fb      	ldr	r3, [r7, #12]
20002f1a:	681b      	ldr	r3, [r3, #0]
20002f1c:	68fa      	ldr	r2, [r7, #12]
20002f1e:	6812      	ldr	r2, [r2, #0]
20002f20:	6812      	ldr	r2, [r2, #0]
20002f22:	f022 0201 	bic.w	r2, r2, #1
20002f26:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002f28:	68fb      	ldr	r3, [r7, #12]
20002f2a:	681b      	ldr	r3, [r3, #0]
20002f2c:	68fa      	ldr	r2, [r7, #12]
20002f2e:	6812      	ldr	r2, [r2, #0]
20002f30:	6812      	ldr	r2, [r2, #0]
20002f32:	f042 0202 	orr.w	r2, r2, #2
20002f36:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002f38:	68fb      	ldr	r3, [r7, #12]
20002f3a:	681b      	ldr	r3, [r3, #0]
20002f3c:	68fa      	ldr	r2, [r7, #12]
20002f3e:	6812      	ldr	r2, [r2, #0]
20002f40:	6812      	ldr	r2, [r2, #0]
20002f42:	f042 0201 	orr.w	r2, r2, #1
20002f46:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002f48:	7afb      	ldrb	r3, [r7, #11]
20002f4a:	2b07      	cmp	r3, #7
20002f4c:	d83f      	bhi.n	20002fce <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002f4e:	687b      	ldr	r3, [r7, #4]
20002f50:	2b00      	cmp	r3, #0
20002f52:	d00b      	beq.n	20002f6c <MSS_SPI_configure_master_mode+0xa8>
20002f54:	687b      	ldr	r3, [r7, #4]
20002f56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20002f5a:	d007      	beq.n	20002f6c <MSS_SPI_configure_master_mode+0xa8>
20002f5c:	687b      	ldr	r3, [r7, #4]
20002f5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20002f62:	d003      	beq.n	20002f6c <MSS_SPI_configure_master_mode+0xa8>
20002f64:	687b      	ldr	r3, [r7, #4]
20002f66:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20002f6a:	d10f      	bne.n	20002f8c <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002f6c:	7afa      	ldrb	r2, [r7, #11]
20002f6e:	6879      	ldr	r1, [r7, #4]
20002f70:	f240 1302 	movw	r3, #258	; 0x102
20002f74:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002f78:	ea41 0303 	orr.w	r3, r1, r3
20002f7c:	68f9      	ldr	r1, [r7, #12]
20002f7e:	f102 0206 	add.w	r2, r2, #6
20002f82:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002f86:	440a      	add	r2, r1
20002f88:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002f8a:	e00e      	b.n	20002faa <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002f8c:	7afa      	ldrb	r2, [r7, #11]
20002f8e:	6879      	ldr	r1, [r7, #4]
20002f90:	f240 1302 	movw	r3, #258	; 0x102
20002f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f98:	ea41 0303 	orr.w	r3, r1, r3
20002f9c:	68f9      	ldr	r1, [r7, #12]
20002f9e:	f102 0206 	add.w	r2, r2, #6
20002fa2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002fa6:	440a      	add	r2, r1
20002fa8:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002faa:	7afb      	ldrb	r3, [r7, #11]
20002fac:	68fa      	ldr	r2, [r7, #12]
20002fae:	f103 0306 	add.w	r3, r3, #6
20002fb2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002fb6:	4413      	add	r3, r2
20002fb8:	7e3a      	ldrb	r2, [r7, #24]
20002fba:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002fbc:	7afb      	ldrb	r3, [r7, #11]
20002fbe:	68fa      	ldr	r2, [r7, #12]
20002fc0:	f103 0306 	add.w	r3, r3, #6
20002fc4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002fc8:	4413      	add	r3, r2
20002fca:	78fa      	ldrb	r2, [r7, #3]
20002fcc:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002fce:	68fb      	ldr	r3, [r7, #12]
20002fd0:	889b      	ldrh	r3, [r3, #4]
20002fd2:	b21b      	sxth	r3, r3
20002fd4:	4618      	mov	r0, r3
20002fd6:	f7ff fdd3 	bl	20002b80 <NVIC_EnableIRQ>
}
20002fda:	f107 0710 	add.w	r7, r7, #16
20002fde:	46bd      	mov	sp, r7
20002fe0:	bd80      	pop	{r7, pc}
20002fe2:	bf00      	nop

20002fe4 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002fe4:	b580      	push	{r7, lr}
20002fe6:	b084      	sub	sp, #16
20002fe8:	af00      	add	r7, sp, #0
20002fea:	6078      	str	r0, [r7, #4]
20002fec:	460b      	mov	r3, r1
20002fee:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002ff0:	687a      	ldr	r2, [r7, #4]
20002ff2:	f64c 7304 	movw	r3, #52996	; 0xcf04
20002ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ffa:	429a      	cmp	r2, r3
20002ffc:	d007      	beq.n	2000300e <MSS_SPI_set_slave_select+0x2a>
20002ffe:	687a      	ldr	r2, [r7, #4]
20003000:	f64c 6380 	movw	r3, #52864	; 0xce80
20003004:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003008:	429a      	cmp	r2, r3
2000300a:	d000      	beq.n	2000300e <MSS_SPI_set_slave_select+0x2a>
2000300c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000300e:	687b      	ldr	r3, [r7, #4]
20003010:	681b      	ldr	r3, [r3, #0]
20003012:	681b      	ldr	r3, [r3, #0]
20003014:	f003 0302 	and.w	r3, r3, #2
20003018:	2b00      	cmp	r3, #0
2000301a:	d100      	bne.n	2000301e <MSS_SPI_set_slave_select+0x3a>
2000301c:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
2000301e:	78fb      	ldrb	r3, [r7, #3]
20003020:	687a      	ldr	r2, [r7, #4]
20003022:	f103 0306 	add.w	r3, r3, #6
20003026:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000302a:	4413      	add	r3, r2
2000302c:	685b      	ldr	r3, [r3, #4]
2000302e:	f1b3 3fff 	cmp.w	r3, #4294967295
20003032:	d100      	bne.n	20003036 <MSS_SPI_set_slave_select+0x52>
20003034:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20003036:	687b      	ldr	r3, [r7, #4]
20003038:	889b      	ldrh	r3, [r3, #4]
2000303a:	b21b      	sxth	r3, r3
2000303c:	4618      	mov	r0, r3
2000303e:	f7ff fdbb 	bl	20002bb8 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20003042:	687b      	ldr	r3, [r7, #4]
20003044:	681b      	ldr	r3, [r3, #0]
20003046:	689b      	ldr	r3, [r3, #8]
20003048:	f003 0304 	and.w	r3, r3, #4
2000304c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000304e:	68fb      	ldr	r3, [r7, #12]
20003050:	2b00      	cmp	r3, #0
20003052:	d002      	beq.n	2000305a <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20003054:	6878      	ldr	r0, [r7, #4]
20003056:	f7ff fe85 	bl	20002d64 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
2000305a:	687b      	ldr	r3, [r7, #4]
2000305c:	681b      	ldr	r3, [r3, #0]
2000305e:	687a      	ldr	r2, [r7, #4]
20003060:	6812      	ldr	r2, [r2, #0]
20003062:	6812      	ldr	r2, [r2, #0]
20003064:	f022 0201 	bic.w	r2, r2, #1
20003068:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
2000306a:	687b      	ldr	r3, [r7, #4]
2000306c:	681a      	ldr	r2, [r3, #0]
2000306e:	78fb      	ldrb	r3, [r7, #3]
20003070:	6879      	ldr	r1, [r7, #4]
20003072:	f103 0306 	add.w	r3, r3, #6
20003076:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000307a:	440b      	add	r3, r1
2000307c:	685b      	ldr	r3, [r3, #4]
2000307e:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20003080:	687b      	ldr	r3, [r7, #4]
20003082:	681a      	ldr	r2, [r3, #0]
20003084:	78fb      	ldrb	r3, [r7, #3]
20003086:	6879      	ldr	r1, [r7, #4]
20003088:	f103 0306 	add.w	r3, r3, #6
2000308c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003090:	440b      	add	r3, r1
20003092:	7a5b      	ldrb	r3, [r3, #9]
20003094:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20003096:	687b      	ldr	r3, [r7, #4]
20003098:	681a      	ldr	r2, [r3, #0]
2000309a:	78fb      	ldrb	r3, [r7, #3]
2000309c:	6879      	ldr	r1, [r7, #4]
2000309e:	f103 0306 	add.w	r3, r3, #6
200030a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200030a6:	440b      	add	r3, r1
200030a8:	7a1b      	ldrb	r3, [r3, #8]
200030aa:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200030ac:	687b      	ldr	r3, [r7, #4]
200030ae:	681b      	ldr	r3, [r3, #0]
200030b0:	687a      	ldr	r2, [r7, #4]
200030b2:	6812      	ldr	r2, [r2, #0]
200030b4:	6812      	ldr	r2, [r2, #0]
200030b6:	f042 0201 	orr.w	r2, r2, #1
200030ba:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
200030bc:	687b      	ldr	r3, [r7, #4]
200030be:	681b      	ldr	r3, [r3, #0]
200030c0:	687a      	ldr	r2, [r7, #4]
200030c2:	6812      	ldr	r2, [r2, #0]
200030c4:	69d1      	ldr	r1, [r2, #28]
200030c6:	78fa      	ldrb	r2, [r7, #3]
200030c8:	f04f 0001 	mov.w	r0, #1
200030cc:	fa00 f202 	lsl.w	r2, r0, r2
200030d0:	ea41 0202 	orr.w	r2, r1, r2
200030d4:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200030d6:	687b      	ldr	r3, [r7, #4]
200030d8:	889b      	ldrh	r3, [r3, #4]
200030da:	b21b      	sxth	r3, r3
200030dc:	4618      	mov	r0, r3
200030de:	f7ff fd4f 	bl	20002b80 <NVIC_EnableIRQ>
}
200030e2:	f107 0710 	add.w	r7, r7, #16
200030e6:	46bd      	mov	sp, r7
200030e8:	bd80      	pop	{r7, pc}
200030ea:	bf00      	nop

200030ec <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200030ec:	b580      	push	{r7, lr}
200030ee:	b084      	sub	sp, #16
200030f0:	af00      	add	r7, sp, #0
200030f2:	6078      	str	r0, [r7, #4]
200030f4:	460b      	mov	r3, r1
200030f6:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200030f8:	687a      	ldr	r2, [r7, #4]
200030fa:	f64c 7304 	movw	r3, #52996	; 0xcf04
200030fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003102:	429a      	cmp	r2, r3
20003104:	d007      	beq.n	20003116 <MSS_SPI_clear_slave_select+0x2a>
20003106:	687a      	ldr	r2, [r7, #4]
20003108:	f64c 6380 	movw	r3, #52864	; 0xce80
2000310c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003110:	429a      	cmp	r2, r3
20003112:	d000      	beq.n	20003116 <MSS_SPI_clear_slave_select+0x2a>
20003114:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20003116:	687b      	ldr	r3, [r7, #4]
20003118:	681b      	ldr	r3, [r3, #0]
2000311a:	681b      	ldr	r3, [r3, #0]
2000311c:	f003 0302 	and.w	r3, r3, #2
20003120:	2b00      	cmp	r3, #0
20003122:	d100      	bne.n	20003126 <MSS_SPI_clear_slave_select+0x3a>
20003124:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20003126:	687b      	ldr	r3, [r7, #4]
20003128:	889b      	ldrh	r3, [r3, #4]
2000312a:	b21b      	sxth	r3, r3
2000312c:	4618      	mov	r0, r3
2000312e:	f7ff fd43 	bl	20002bb8 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20003132:	687b      	ldr	r3, [r7, #4]
20003134:	681b      	ldr	r3, [r3, #0]
20003136:	689b      	ldr	r3, [r3, #8]
20003138:	f003 0304 	and.w	r3, r3, #4
2000313c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000313e:	68fb      	ldr	r3, [r7, #12]
20003140:	2b00      	cmp	r3, #0
20003142:	d002      	beq.n	2000314a <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20003144:	6878      	ldr	r0, [r7, #4]
20003146:	f7ff fe0d 	bl	20002d64 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
2000314a:	687b      	ldr	r3, [r7, #4]
2000314c:	681b      	ldr	r3, [r3, #0]
2000314e:	687a      	ldr	r2, [r7, #4]
20003150:	6812      	ldr	r2, [r2, #0]
20003152:	69d1      	ldr	r1, [r2, #28]
20003154:	78fa      	ldrb	r2, [r7, #3]
20003156:	f04f 0001 	mov.w	r0, #1
2000315a:	fa00 f202 	lsl.w	r2, r0, r2
2000315e:	ea6f 0202 	mvn.w	r2, r2
20003162:	ea01 0202 	and.w	r2, r1, r2
20003166:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20003168:	687b      	ldr	r3, [r7, #4]
2000316a:	889b      	ldrh	r3, [r3, #4]
2000316c:	b21b      	sxth	r3, r3
2000316e:	4618      	mov	r0, r3
20003170:	f7ff fd06 	bl	20002b80 <NVIC_EnableIRQ>
}
20003174:	f107 0710 	add.w	r7, r7, #16
20003178:	46bd      	mov	sp, r7
2000317a:	bd80      	pop	{r7, pc}

2000317c <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
2000317c:	b480      	push	{r7}
2000317e:	b087      	sub	sp, #28
20003180:	af00      	add	r7, sp, #0
20003182:	6078      	str	r0, [r7, #4]
20003184:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20003186:	687a      	ldr	r2, [r7, #4]
20003188:	f64c 7304 	movw	r3, #52996	; 0xcf04
2000318c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003190:	429a      	cmp	r2, r3
20003192:	d007      	beq.n	200031a4 <MSS_SPI_transfer_frame+0x28>
20003194:	687a      	ldr	r2, [r7, #4]
20003196:	f64c 6380 	movw	r3, #52864	; 0xce80
2000319a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000319e:	429a      	cmp	r2, r3
200031a0:	d000      	beq.n	200031a4 <MSS_SPI_transfer_frame+0x28>
200031a2:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200031a4:	687b      	ldr	r3, [r7, #4]
200031a6:	681b      	ldr	r3, [r3, #0]
200031a8:	681b      	ldr	r3, [r3, #0]
200031aa:	f003 0302 	and.w	r3, r3, #2
200031ae:	2b00      	cmp	r3, #0
200031b0:	d100      	bne.n	200031b4 <MSS_SPI_transfer_frame+0x38>
200031b2:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200031b4:	687b      	ldr	r3, [r7, #4]
200031b6:	681a      	ldr	r2, [r3, #0]
200031b8:	687b      	ldr	r3, [r7, #4]
200031ba:	681b      	ldr	r3, [r3, #0]
200031bc:	6819      	ldr	r1, [r3, #0]
200031be:	f240 03ff 	movw	r3, #255	; 0xff
200031c2:	f6cf 7300 	movt	r3, #65280	; 0xff00
200031c6:	ea01 0303 	and.w	r3, r1, r3
200031ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
200031ce:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200031d0:	687b      	ldr	r3, [r7, #4]
200031d2:	681b      	ldr	r3, [r3, #0]
200031d4:	687a      	ldr	r2, [r7, #4]
200031d6:	6812      	ldr	r2, [r2, #0]
200031d8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200031da:	f042 020c 	orr.w	r2, r2, #12
200031de:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200031e0:	687b      	ldr	r3, [r7, #4]
200031e2:	681b      	ldr	r3, [r3, #0]
200031e4:	689b      	ldr	r3, [r3, #8]
200031e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
200031ea:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
200031ec:	e00b      	b.n	20003206 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
200031ee:	687b      	ldr	r3, [r7, #4]
200031f0:	681b      	ldr	r3, [r3, #0]
200031f2:	691b      	ldr	r3, [r3, #16]
200031f4:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
200031f6:	68bb      	ldr	r3, [r7, #8]
200031f8:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200031fa:	687b      	ldr	r3, [r7, #4]
200031fc:	681b      	ldr	r3, [r3, #0]
200031fe:	689b      	ldr	r3, [r3, #8]
20003200:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003204:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20003206:	68fb      	ldr	r3, [r7, #12]
20003208:	2b00      	cmp	r3, #0
2000320a:	d0f0      	beq.n	200031ee <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
2000320c:	687b      	ldr	r3, [r7, #4]
2000320e:	681b      	ldr	r3, [r3, #0]
20003210:	683a      	ldr	r2, [r7, #0]
20003212:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20003214:	687b      	ldr	r3, [r7, #4]
20003216:	681b      	ldr	r3, [r3, #0]
20003218:	689b      	ldr	r3, [r3, #8]
2000321a:	f003 0301 	and.w	r3, r3, #1
2000321e:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20003220:	e005      	b.n	2000322e <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20003222:	687b      	ldr	r3, [r7, #4]
20003224:	681b      	ldr	r3, [r3, #0]
20003226:	689b      	ldr	r3, [r3, #8]
20003228:	f003 0301 	and.w	r3, r3, #1
2000322c:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
2000322e:	697b      	ldr	r3, [r7, #20]
20003230:	2b00      	cmp	r3, #0
20003232:	d0f6      	beq.n	20003222 <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20003234:	687b      	ldr	r3, [r7, #4]
20003236:	681b      	ldr	r3, [r3, #0]
20003238:	689b      	ldr	r3, [r3, #8]
2000323a:	f003 0302 	and.w	r3, r3, #2
2000323e:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20003240:	e005      	b.n	2000324e <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20003242:	687b      	ldr	r3, [r7, #4]
20003244:	681b      	ldr	r3, [r3, #0]
20003246:	689b      	ldr	r3, [r3, #8]
20003248:	f003 0302 	and.w	r3, r3, #2
2000324c:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
2000324e:	693b      	ldr	r3, [r7, #16]
20003250:	2b00      	cmp	r3, #0
20003252:	d0f6      	beq.n	20003242 <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20003254:	687b      	ldr	r3, [r7, #4]
20003256:	681b      	ldr	r3, [r3, #0]
20003258:	691b      	ldr	r3, [r3, #16]
}
2000325a:	4618      	mov	r0, r3
2000325c:	f107 071c 	add.w	r7, r7, #28
20003260:	46bd      	mov	sp, r7
20003262:	bc80      	pop	{r7}
20003264:	4770      	bx	lr
20003266:	bf00      	nop

20003268 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20003268:	b480      	push	{r7}
2000326a:	b085      	sub	sp, #20
2000326c:	af00      	add	r7, sp, #0
2000326e:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20003270:	f04f 0300 	mov.w	r3, #0
20003274:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003276:	e00e      	b.n	20003296 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20003278:	687b      	ldr	r3, [r7, #4]
2000327a:	681b      	ldr	r3, [r3, #0]
2000327c:	687a      	ldr	r2, [r7, #4]
2000327e:	6891      	ldr	r1, [r2, #8]
20003280:	687a      	ldr	r2, [r7, #4]
20003282:	6912      	ldr	r2, [r2, #16]
20003284:	440a      	add	r2, r1
20003286:	7812      	ldrb	r2, [r2, #0]
20003288:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
2000328a:	687b      	ldr	r3, [r7, #4]
2000328c:	691b      	ldr	r3, [r3, #16]
2000328e:	f103 0201 	add.w	r2, r3, #1
20003292:	687b      	ldr	r3, [r7, #4]
20003294:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003296:	687b      	ldr	r3, [r7, #4]
20003298:	681b      	ldr	r3, [r3, #0]
2000329a:	689b      	ldr	r3, [r3, #8]
2000329c:	f403 7380 	and.w	r3, r3, #256	; 0x100
200032a0:	2b00      	cmp	r3, #0
200032a2:	d105      	bne.n	200032b0 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
200032a4:	687b      	ldr	r3, [r7, #4]
200032a6:	691a      	ldr	r2, [r3, #16]
200032a8:	687b      	ldr	r3, [r7, #4]
200032aa:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200032ac:	429a      	cmp	r2, r3
200032ae:	d3e3      	bcc.n	20003278 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
200032b0:	687b      	ldr	r3, [r7, #4]
200032b2:	691a      	ldr	r2, [r3, #16]
200032b4:	687b      	ldr	r3, [r7, #4]
200032b6:	68db      	ldr	r3, [r3, #12]
200032b8:	429a      	cmp	r2, r3
200032ba:	d31c      	bcc.n	200032f6 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200032bc:	e00e      	b.n	200032dc <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
200032be:	687b      	ldr	r3, [r7, #4]
200032c0:	681b      	ldr	r3, [r3, #0]
200032c2:	687a      	ldr	r2, [r7, #4]
200032c4:	6951      	ldr	r1, [r2, #20]
200032c6:	687a      	ldr	r2, [r7, #4]
200032c8:	69d2      	ldr	r2, [r2, #28]
200032ca:	440a      	add	r2, r1
200032cc:	7812      	ldrb	r2, [r2, #0]
200032ce:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
200032d0:	687b      	ldr	r3, [r7, #4]
200032d2:	69db      	ldr	r3, [r3, #28]
200032d4:	f103 0201 	add.w	r2, r3, #1
200032d8:	687b      	ldr	r3, [r7, #4]
200032da:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200032dc:	687b      	ldr	r3, [r7, #4]
200032de:	681b      	ldr	r3, [r3, #0]
200032e0:	689b      	ldr	r3, [r3, #8]
200032e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
200032e6:	2b00      	cmp	r3, #0
200032e8:	d105      	bne.n	200032f6 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
200032ea:	687b      	ldr	r3, [r7, #4]
200032ec:	69da      	ldr	r2, [r3, #28]
200032ee:	687b      	ldr	r3, [r7, #4]
200032f0:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200032f2:	429a      	cmp	r2, r3
200032f4:	d3e3      	bcc.n	200032be <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200032f6:	687b      	ldr	r3, [r7, #4]
200032f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200032fa:	2b00      	cmp	r3, #0
200032fc:	d01f      	beq.n	2000333e <fill_slave_tx_fifo+0xd6>
200032fe:	687b      	ldr	r3, [r7, #4]
20003300:	691a      	ldr	r2, [r3, #16]
20003302:	687b      	ldr	r3, [r7, #4]
20003304:	68db      	ldr	r3, [r3, #12]
20003306:	429a      	cmp	r2, r3
20003308:	d319      	bcc.n	2000333e <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
2000330a:	687b      	ldr	r3, [r7, #4]
2000330c:	69da      	ldr	r2, [r3, #28]
2000330e:	687b      	ldr	r3, [r7, #4]
20003310:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20003312:	429a      	cmp	r2, r3
20003314:	d313      	bcc.n	2000333e <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003316:	e008      	b.n	2000332a <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20003318:	687b      	ldr	r3, [r7, #4]
2000331a:	681b      	ldr	r3, [r3, #0]
2000331c:	f04f 0200 	mov.w	r2, #0
20003320:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20003322:	68fb      	ldr	r3, [r7, #12]
20003324:	f103 0301 	add.w	r3, r3, #1
20003328:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000332a:	687b      	ldr	r3, [r7, #4]
2000332c:	681b      	ldr	r3, [r3, #0]
2000332e:	689b      	ldr	r3, [r3, #8]
20003330:	f403 7380 	and.w	r3, r3, #256	; 0x100
20003334:	2b00      	cmp	r3, #0
20003336:	d102      	bne.n	2000333e <fill_slave_tx_fifo+0xd6>
20003338:	68fb      	ldr	r3, [r7, #12]
2000333a:	2b1f      	cmp	r3, #31
2000333c:	d9ec      	bls.n	20003318 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
2000333e:	f107 0714 	add.w	r7, r7, #20
20003342:	46bd      	mov	sp, r7
20003344:	bc80      	pop	{r7}
20003346:	4770      	bx	lr

20003348 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20003348:	b580      	push	{r7, lr}
2000334a:	b084      	sub	sp, #16
2000334c:	af00      	add	r7, sp, #0
2000334e:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20003350:	687b      	ldr	r3, [r7, #4]
20003352:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003356:	2b02      	cmp	r3, #2
20003358:	d115      	bne.n	20003386 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000335a:	e00c      	b.n	20003376 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
2000335c:	687b      	ldr	r3, [r7, #4]
2000335e:	681b      	ldr	r3, [r3, #0]
20003360:	691b      	ldr	r3, [r3, #16]
20003362:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20003364:	687b      	ldr	r3, [r7, #4]
20003366:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003368:	2b00      	cmp	r3, #0
2000336a:	d004      	beq.n	20003376 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
2000336c:	687b      	ldr	r3, [r7, #4]
2000336e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003370:	68fa      	ldr	r2, [r7, #12]
20003372:	4610      	mov	r0, r2
20003374:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003376:	687b      	ldr	r3, [r7, #4]
20003378:	681b      	ldr	r3, [r3, #0]
2000337a:	689b      	ldr	r3, [r3, #8]
2000337c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003380:	2b00      	cmp	r3, #0
20003382:	d0eb      	beq.n	2000335c <read_slave_rx_fifo+0x14>
20003384:	e032      	b.n	200033ec <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20003386:	687b      	ldr	r3, [r7, #4]
20003388:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000338c:	2b01      	cmp	r3, #1
2000338e:	d125      	bne.n	200033dc <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003390:	e017      	b.n	200033c2 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20003392:	687b      	ldr	r3, [r7, #4]
20003394:	681b      	ldr	r3, [r3, #0]
20003396:	691b      	ldr	r3, [r3, #16]
20003398:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
2000339a:	687b      	ldr	r3, [r7, #4]
2000339c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000339e:	687b      	ldr	r3, [r7, #4]
200033a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200033a2:	429a      	cmp	r2, r3
200033a4:	d207      	bcs.n	200033b6 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200033a6:	687b      	ldr	r3, [r7, #4]
200033a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200033aa:	687b      	ldr	r3, [r7, #4]
200033ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200033ae:	4413      	add	r3, r2
200033b0:	68fa      	ldr	r2, [r7, #12]
200033b2:	b2d2      	uxtb	r2, r2
200033b4:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
200033b6:	687b      	ldr	r3, [r7, #4]
200033b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200033ba:	f103 0201 	add.w	r2, r3, #1
200033be:	687b      	ldr	r3, [r7, #4]
200033c0:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200033c2:	687b      	ldr	r3, [r7, #4]
200033c4:	681b      	ldr	r3, [r3, #0]
200033c6:	689b      	ldr	r3, [r3, #8]
200033c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200033cc:	2b00      	cmp	r3, #0
200033ce:	d0e0      	beq.n	20003392 <read_slave_rx_fifo+0x4a>
200033d0:	e00c      	b.n	200033ec <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200033d2:	687b      	ldr	r3, [r7, #4]
200033d4:	681b      	ldr	r3, [r3, #0]
200033d6:	691b      	ldr	r3, [r3, #16]
200033d8:	60fb      	str	r3, [r7, #12]
200033da:	e000      	b.n	200033de <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200033dc:	bf00      	nop
200033de:	687b      	ldr	r3, [r7, #4]
200033e0:	681b      	ldr	r3, [r3, #0]
200033e2:	689b      	ldr	r3, [r3, #8]
200033e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200033e8:	2b00      	cmp	r3, #0
200033ea:	d0f2      	beq.n	200033d2 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
200033ec:	f107 0710 	add.w	r7, r7, #16
200033f0:	46bd      	mov	sp, r7
200033f2:	bd80      	pop	{r7, pc}

200033f4 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
200033f4:	b580      	push	{r7, lr}
200033f6:	b086      	sub	sp, #24
200033f8:	af00      	add	r7, sp, #0
200033fa:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
200033fc:	687b      	ldr	r3, [r7, #4]
200033fe:	681b      	ldr	r3, [r3, #0]
20003400:	f103 0320 	add.w	r3, r3, #32
20003404:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20003406:	687a      	ldr	r2, [r7, #4]
20003408:	f64c 7304 	movw	r3, #52996	; 0xcf04
2000340c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003410:	429a      	cmp	r2, r3
20003412:	d007      	beq.n	20003424 <mss_spi_isr+0x30>
20003414:	687a      	ldr	r2, [r7, #4]
20003416:	f64c 6380 	movw	r3, #52864	; 0xce80
2000341a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000341e:	429a      	cmp	r2, r3
20003420:	d000      	beq.n	20003424 <mss_spi_isr+0x30>
20003422:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20003424:	693b      	ldr	r3, [r7, #16]
20003426:	681b      	ldr	r3, [r3, #0]
20003428:	f003 0302 	and.w	r3, r3, #2
2000342c:	2b00      	cmp	r3, #0
2000342e:	d052      	beq.n	200034d6 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20003430:	687b      	ldr	r3, [r7, #4]
20003432:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003436:	2b02      	cmp	r3, #2
20003438:	d115      	bne.n	20003466 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000343a:	e00c      	b.n	20003456 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000343c:	687b      	ldr	r3, [r7, #4]
2000343e:	681b      	ldr	r3, [r3, #0]
20003440:	691b      	ldr	r3, [r3, #16]
20003442:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20003444:	687b      	ldr	r3, [r7, #4]
20003446:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003448:	2b00      	cmp	r3, #0
2000344a:	d004      	beq.n	20003456 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
2000344c:	687b      	ldr	r3, [r7, #4]
2000344e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003450:	68fa      	ldr	r2, [r7, #12]
20003452:	4610      	mov	r0, r2
20003454:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003456:	687b      	ldr	r3, [r7, #4]
20003458:	681b      	ldr	r3, [r3, #0]
2000345a:	689b      	ldr	r3, [r3, #8]
2000345c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003460:	2b00      	cmp	r3, #0
20003462:	d0eb      	beq.n	2000343c <mss_spi_isr+0x48>
20003464:	e032      	b.n	200034cc <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20003466:	687b      	ldr	r3, [r7, #4]
20003468:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000346c:	2b01      	cmp	r3, #1
2000346e:	d125      	bne.n	200034bc <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003470:	e017      	b.n	200034a2 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20003472:	687b      	ldr	r3, [r7, #4]
20003474:	681b      	ldr	r3, [r3, #0]
20003476:	691b      	ldr	r3, [r3, #16]
20003478:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
2000347a:	687b      	ldr	r3, [r7, #4]
2000347c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000347e:	687b      	ldr	r3, [r7, #4]
20003480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20003482:	429a      	cmp	r2, r3
20003484:	d207      	bcs.n	20003496 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20003486:	687b      	ldr	r3, [r7, #4]
20003488:	6a9a      	ldr	r2, [r3, #40]	; 0x28
2000348a:	687b      	ldr	r3, [r7, #4]
2000348c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000348e:	4413      	add	r3, r2
20003490:	68fa      	ldr	r2, [r7, #12]
20003492:	b2d2      	uxtb	r2, r2
20003494:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20003496:	687b      	ldr	r3, [r7, #4]
20003498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000349a:	f103 0201 	add.w	r2, r3, #1
2000349e:	687b      	ldr	r3, [r7, #4]
200034a0:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200034a2:	687b      	ldr	r3, [r7, #4]
200034a4:	681b      	ldr	r3, [r3, #0]
200034a6:	689b      	ldr	r3, [r3, #8]
200034a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200034ac:	2b00      	cmp	r3, #0
200034ae:	d0e0      	beq.n	20003472 <mss_spi_isr+0x7e>
200034b0:	e00c      	b.n	200034cc <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200034b2:	687b      	ldr	r3, [r7, #4]
200034b4:	681b      	ldr	r3, [r3, #0]
200034b6:	691b      	ldr	r3, [r3, #16]
200034b8:	60fb      	str	r3, [r7, #12]
200034ba:	e000      	b.n	200034be <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200034bc:	bf00      	nop
200034be:	687b      	ldr	r3, [r7, #4]
200034c0:	681b      	ldr	r3, [r3, #0]
200034c2:	689b      	ldr	r3, [r3, #8]
200034c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200034c8:	2b00      	cmp	r3, #0
200034ca:	d0f2      	beq.n	200034b2 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
200034cc:	687b      	ldr	r3, [r7, #4]
200034ce:	681b      	ldr	r3, [r3, #0]
200034d0:	f04f 0202 	mov.w	r2, #2
200034d4:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
200034d6:	693b      	ldr	r3, [r7, #16]
200034d8:	681b      	ldr	r3, [r3, #0]
200034da:	f003 0301 	and.w	r3, r3, #1
200034de:	b2db      	uxtb	r3, r3
200034e0:	2b00      	cmp	r3, #0
200034e2:	d012      	beq.n	2000350a <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200034e4:	687b      	ldr	r3, [r7, #4]
200034e6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200034ea:	2b02      	cmp	r3, #2
200034ec:	d105      	bne.n	200034fa <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200034ee:	687b      	ldr	r3, [r7, #4]
200034f0:	681b      	ldr	r3, [r3, #0]
200034f2:	687a      	ldr	r2, [r7, #4]
200034f4:	6f92      	ldr	r2, [r2, #120]	; 0x78
200034f6:	615a      	str	r2, [r3, #20]
200034f8:	e002      	b.n	20003500 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
200034fa:	6878      	ldr	r0, [r7, #4]
200034fc:	f7ff feb4 	bl	20003268 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20003500:	687b      	ldr	r3, [r7, #4]
20003502:	681b      	ldr	r3, [r3, #0]
20003504:	f04f 0201 	mov.w	r2, #1
20003508:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
2000350a:	693b      	ldr	r3, [r7, #16]
2000350c:	681b      	ldr	r3, [r3, #0]
2000350e:	f003 0310 	and.w	r3, r3, #16
20003512:	2b00      	cmp	r3, #0
20003514:	d023      	beq.n	2000355e <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20003516:	6878      	ldr	r0, [r7, #4]
20003518:	f7ff ff16 	bl	20003348 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
2000351c:	687b      	ldr	r3, [r7, #4]
2000351e:	6a1b      	ldr	r3, [r3, #32]
20003520:	2b00      	cmp	r3, #0
20003522:	d00b      	beq.n	2000353c <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20003524:	687b      	ldr	r3, [r7, #4]
20003526:	6a1b      	ldr	r3, [r3, #32]
20003528:	687a      	ldr	r2, [r7, #4]
2000352a:	6a91      	ldr	r1, [r2, #40]	; 0x28
2000352c:	687a      	ldr	r2, [r7, #4]
2000352e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003530:	4608      	mov	r0, r1
20003532:	4611      	mov	r1, r2
20003534:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20003536:	6878      	ldr	r0, [r7, #4]
20003538:	f7ff fe96 	bl	20003268 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
2000353c:	687b      	ldr	r3, [r7, #4]
2000353e:	f04f 0201 	mov.w	r2, #1
20003542:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20003544:	687b      	ldr	r3, [r7, #4]
20003546:	681b      	ldr	r3, [r3, #0]
20003548:	687a      	ldr	r2, [r7, #4]
2000354a:	6812      	ldr	r2, [r2, #0]
2000354c:	6a92      	ldr	r2, [r2, #40]	; 0x28
2000354e:	f022 0210 	bic.w	r2, r2, #16
20003552:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20003554:	687b      	ldr	r3, [r7, #4]
20003556:	681b      	ldr	r3, [r3, #0]
20003558:	f04f 0210 	mov.w	r2, #16
2000355c:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
2000355e:	693b      	ldr	r3, [r7, #16]
20003560:	681b      	ldr	r3, [r3, #0]
20003562:	f003 0304 	and.w	r3, r3, #4
20003566:	2b00      	cmp	r3, #0
20003568:	d00f      	beq.n	2000358a <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
2000356a:	687b      	ldr	r3, [r7, #4]
2000356c:	681b      	ldr	r3, [r3, #0]
2000356e:	687a      	ldr	r2, [r7, #4]
20003570:	6812      	ldr	r2, [r2, #0]
20003572:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003574:	f042 0204 	orr.w	r2, r2, #4
20003578:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
2000357a:	6878      	ldr	r0, [r7, #4]
2000357c:	f7ff fbf2 	bl	20002d64 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20003580:	687b      	ldr	r3, [r7, #4]
20003582:	681b      	ldr	r3, [r3, #0]
20003584:	f04f 0204 	mov.w	r2, #4
20003588:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
2000358a:	693b      	ldr	r3, [r7, #16]
2000358c:	681b      	ldr	r3, [r3, #0]
2000358e:	f003 0308 	and.w	r3, r3, #8
20003592:	2b00      	cmp	r3, #0
20003594:	d031      	beq.n	200035fa <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20003596:	687b      	ldr	r3, [r7, #4]
20003598:	681b      	ldr	r3, [r3, #0]
2000359a:	687a      	ldr	r2, [r7, #4]
2000359c:	6812      	ldr	r2, [r2, #0]
2000359e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200035a0:	f042 0208 	orr.w	r2, r2, #8
200035a4:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200035a6:	687b      	ldr	r3, [r7, #4]
200035a8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200035ac:	2b02      	cmp	r3, #2
200035ae:	d113      	bne.n	200035d8 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200035b0:	687b      	ldr	r3, [r7, #4]
200035b2:	681a      	ldr	r2, [r3, #0]
200035b4:	687b      	ldr	r3, [r7, #4]
200035b6:	681b      	ldr	r3, [r3, #0]
200035b8:	6819      	ldr	r1, [r3, #0]
200035ba:	f240 03ff 	movw	r3, #255	; 0xff
200035be:	f6cf 7300 	movt	r3, #65280	; 0xff00
200035c2:	ea01 0303 	and.w	r3, r1, r3
200035c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
200035ca:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200035cc:	687b      	ldr	r3, [r7, #4]
200035ce:	681b      	ldr	r3, [r3, #0]
200035d0:	687a      	ldr	r2, [r7, #4]
200035d2:	6f92      	ldr	r2, [r2, #120]	; 0x78
200035d4:	615a      	str	r2, [r3, #20]
200035d6:	e00b      	b.n	200035f0 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
200035d8:	687b      	ldr	r3, [r7, #4]
200035da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200035de:	2b01      	cmp	r3, #1
200035e0:	d106      	bne.n	200035f0 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
200035e2:	687b      	ldr	r3, [r7, #4]
200035e4:	f04f 0200 	mov.w	r2, #0
200035e8:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
200035ea:	6878      	ldr	r0, [r7, #4]
200035ec:	f7ff fe3c 	bl	20003268 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
200035f0:	687b      	ldr	r3, [r7, #4]
200035f2:	681b      	ldr	r3, [r3, #0]
200035f4:	f04f 0208 	mov.w	r2, #8
200035f8:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
200035fa:	693b      	ldr	r3, [r7, #16]
200035fc:	681b      	ldr	r3, [r3, #0]
200035fe:	f003 0320 	and.w	r3, r3, #32
20003602:	2b00      	cmp	r3, #0
20003604:	d049      	beq.n	2000369a <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20003606:	6878      	ldr	r0, [r7, #4]
20003608:	f7ff fe9e 	bl	20003348 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
2000360c:	687b      	ldr	r3, [r7, #4]
2000360e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003610:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20003612:	687b      	ldr	r3, [r7, #4]
20003614:	6a1b      	ldr	r3, [r3, #32]
20003616:	2b00      	cmp	r3, #0
20003618:	d01c      	beq.n	20003654 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
2000361a:	687b      	ldr	r3, [r7, #4]
2000361c:	f04f 0200 	mov.w	r2, #0
20003620:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20003622:	687b      	ldr	r3, [r7, #4]
20003624:	f04f 0200 	mov.w	r2, #0
20003628:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
2000362a:	687b      	ldr	r3, [r7, #4]
2000362c:	f04f 0200 	mov.w	r2, #0
20003630:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20003632:	687b      	ldr	r3, [r7, #4]
20003634:	f04f 0200 	mov.w	r2, #0
20003638:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
2000363a:	687b      	ldr	r3, [r7, #4]
2000363c:	681b      	ldr	r3, [r3, #0]
2000363e:	f04f 0210 	mov.w	r2, #16
20003642:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20003644:	687b      	ldr	r3, [r7, #4]
20003646:	681b      	ldr	r3, [r3, #0]
20003648:	687a      	ldr	r2, [r7, #4]
2000364a:	6812      	ldr	r2, [r2, #0]
2000364c:	6a92      	ldr	r2, [r2, #40]	; 0x28
2000364e:	f042 0210 	orr.w	r2, r2, #16
20003652:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20003654:	687b      	ldr	r3, [r7, #4]
20003656:	f04f 0200 	mov.w	r2, #0
2000365a:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
2000365c:	687b      	ldr	r3, [r7, #4]
2000365e:	681b      	ldr	r3, [r3, #0]
20003660:	687a      	ldr	r2, [r7, #4]
20003662:	6812      	ldr	r2, [r2, #0]
20003664:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003666:	f042 020c 	orr.w	r2, r2, #12
2000366a:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
2000366c:	6878      	ldr	r0, [r7, #4]
2000366e:	f7ff fdfb 	bl	20003268 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20003672:	687b      	ldr	r3, [r7, #4]
20003674:	f04f 0200 	mov.w	r2, #0
20003678:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
2000367a:	687b      	ldr	r3, [r7, #4]
2000367c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000367e:	2b00      	cmp	r3, #0
20003680:	d006      	beq.n	20003690 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20003682:	687b      	ldr	r3, [r7, #4]
20003684:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20003686:	687a      	ldr	r2, [r7, #4]
20003688:	6a92      	ldr	r2, [r2, #40]	; 0x28
2000368a:	4610      	mov	r0, r2
2000368c:	6979      	ldr	r1, [r7, #20]
2000368e:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20003690:	687b      	ldr	r3, [r7, #4]
20003692:	681b      	ldr	r3, [r3, #0]
20003694:	f04f 0220 	mov.w	r2, #32
20003698:	60da      	str	r2, [r3, #12]
    }
}
2000369a:	f107 0718 	add.w	r7, r7, #24
2000369e:	46bd      	mov	sp, r7
200036a0:	bd80      	pop	{r7, pc}
200036a2:	bf00      	nop

200036a4 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
200036a4:	4668      	mov	r0, sp
200036a6:	f020 0107 	bic.w	r1, r0, #7
200036aa:	468d      	mov	sp, r1
200036ac:	b589      	push	{r0, r3, r7, lr}
200036ae:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
200036b0:	f64c 7004 	movw	r0, #52996	; 0xcf04
200036b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200036b8:	f7ff fe9c 	bl	200033f4 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
200036bc:	f04f 000c 	mov.w	r0, #12
200036c0:	f7ff fa98 	bl	20002bf4 <NVIC_ClearPendingIRQ>
}
200036c4:	46bd      	mov	sp, r7
200036c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036ca:	4685      	mov	sp, r0
200036cc:	4770      	bx	lr
200036ce:	bf00      	nop

200036d0 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
200036d0:	4668      	mov	r0, sp
200036d2:	f020 0107 	bic.w	r1, r0, #7
200036d6:	468d      	mov	sp, r1
200036d8:	b589      	push	{r0, r3, r7, lr}
200036da:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
200036dc:	f64c 6080 	movw	r0, #52864	; 0xce80
200036e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200036e4:	f7ff fe86 	bl	200033f4 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
200036e8:	f04f 000d 	mov.w	r0, #13
200036ec:	f7ff fa82 	bl	20002bf4 <NVIC_ClearPendingIRQ>
}
200036f0:	46bd      	mov	sp, r7
200036f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036f6:	4685      	mov	sp, r0
200036f8:	4770      	bx	lr
200036fa:	bf00      	nop

200036fc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200036fc:	b480      	push	{r7}
200036fe:	b083      	sub	sp, #12
20003700:	af00      	add	r7, sp, #0
20003702:	4603      	mov	r3, r0
20003704:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20003706:	f24e 1300 	movw	r3, #57600	; 0xe100
2000370a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000370e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20003712:	ea4f 1252 	mov.w	r2, r2, lsr #5
20003716:	88f9      	ldrh	r1, [r7, #6]
20003718:	f001 011f 	and.w	r1, r1, #31
2000371c:	f04f 0001 	mov.w	r0, #1
20003720:	fa00 f101 	lsl.w	r1, r0, r1
20003724:	f102 0260 	add.w	r2, r2, #96	; 0x60
20003728:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000372c:	f107 070c 	add.w	r7, r7, #12
20003730:	46bd      	mov	sp, r7
20003732:	bc80      	pop	{r7}
20003734:	4770      	bx	lr
20003736:	bf00      	nop

20003738 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20003738:	b580      	push	{r7, lr}
2000373a:	b082      	sub	sp, #8
2000373c:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
2000373e:	f242 0300 	movw	r3, #8192	; 0x2000
20003742:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003746:	f242 0200 	movw	r2, #8192	; 0x2000
2000374a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000374e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003750:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20003754:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20003756:	f04f 0300 	mov.w	r3, #0
2000375a:	607b      	str	r3, [r7, #4]
2000375c:	e00e      	b.n	2000377c <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
2000375e:	687a      	ldr	r2, [r7, #4]
20003760:	f24c 532c 	movw	r3, #50476	; 0xc52c
20003764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003768:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
2000376c:	b21b      	sxth	r3, r3
2000376e:	4618      	mov	r0, r3
20003770:	f7ff ffc4 	bl	200036fc <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20003774:	687b      	ldr	r3, [r7, #4]
20003776:	f103 0301 	add.w	r3, r3, #1
2000377a:	607b      	str	r3, [r7, #4]
2000377c:	687b      	ldr	r3, [r7, #4]
2000377e:	2b1f      	cmp	r3, #31
20003780:	d9ed      	bls.n	2000375e <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20003782:	f242 0300 	movw	r3, #8192	; 0x2000
20003786:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000378a:	f242 0200 	movw	r2, #8192	; 0x2000
2000378e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20003792:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003794:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20003798:	631a      	str	r2, [r3, #48]	; 0x30
}
2000379a:	f107 0708 	add.w	r7, r7, #8
2000379e:	46bd      	mov	sp, r7
200037a0:	bd80      	pop	{r7, pc}
200037a2:	bf00      	nop

200037a4 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
200037a4:	b480      	push	{r7}
200037a6:	b085      	sub	sp, #20
200037a8:	af00      	add	r7, sp, #0
200037aa:	4603      	mov	r3, r0
200037ac:	6039      	str	r1, [r7, #0]
200037ae:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
200037b0:	79fb      	ldrb	r3, [r7, #7]
200037b2:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200037b4:	68fb      	ldr	r3, [r7, #12]
200037b6:	2b1f      	cmp	r3, #31
200037b8:	d900      	bls.n	200037bc <MSS_GPIO_config+0x18>
200037ba:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
200037bc:	68fb      	ldr	r3, [r7, #12]
200037be:	2b1f      	cmp	r3, #31
200037c0:	d808      	bhi.n	200037d4 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
200037c2:	68fa      	ldr	r2, [r7, #12]
200037c4:	f24c 43ac 	movw	r3, #50348	; 0xc4ac
200037c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200037d0:	683a      	ldr	r2, [r7, #0]
200037d2:	601a      	str	r2, [r3, #0]
    }
}
200037d4:	f107 0714 	add.w	r7, r7, #20
200037d8:	46bd      	mov	sp, r7
200037da:	bc80      	pop	{r7}
200037dc:	4770      	bx	lr
200037de:	bf00      	nop

200037e0 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
200037e0:	b480      	push	{r7}
200037e2:	b085      	sub	sp, #20
200037e4:	af00      	add	r7, sp, #0
200037e6:	4602      	mov	r2, r0
200037e8:	460b      	mov	r3, r1
200037ea:	71fa      	strb	r2, [r7, #7]
200037ec:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
200037ee:	79fb      	ldrb	r3, [r7, #7]
200037f0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200037f2:	68fb      	ldr	r3, [r7, #12]
200037f4:	2b1f      	cmp	r3, #31
200037f6:	d900      	bls.n	200037fa <MSS_GPIO_set_output+0x1a>
200037f8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
200037fa:	68fb      	ldr	r3, [r7, #12]
200037fc:	2b1f      	cmp	r3, #31
200037fe:	d809      	bhi.n	20003814 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20003800:	f240 0300 	movw	r3, #0
20003804:	f2c4 2326 	movt	r3, #16934	; 0x4226
20003808:	68fa      	ldr	r2, [r7, #12]
2000380a:	79b9      	ldrb	r1, [r7, #6]
2000380c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20003810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20003814:	f107 0714 	add.w	r7, r7, #20
20003818:	46bd      	mov	sp, r7
2000381a:	bc80      	pop	{r7}
2000381c:	4770      	bx	lr
2000381e:	bf00      	nop

20003820 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20003820:	b480      	push	{r7}
20003822:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20003824:	46bd      	mov	sp, r7
20003826:	bc80      	pop	{r7}
20003828:	4770      	bx	lr
2000382a:	bf00      	nop

2000382c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
2000382c:	b580      	push	{r7, lr}
2000382e:	b08a      	sub	sp, #40	; 0x28
20003830:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20003832:	f24c 536c 	movw	r3, #50540	; 0xc56c
20003836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000383a:	46bc      	mov	ip, r7
2000383c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000383e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20003842:	f242 0300 	movw	r3, #8192	; 0x2000
20003846:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000384a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000384c:	ea4f 0393 	mov.w	r3, r3, lsr #2
20003850:	f003 0303 	and.w	r3, r3, #3
20003854:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003858:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000385c:	4413      	add	r3, r2
2000385e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003862:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20003864:	f242 0300 	movw	r3, #8192	; 0x2000
20003868:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000386c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000386e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20003872:	f003 0303 	and.w	r3, r3, #3
20003876:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000387a:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000387e:	4413      	add	r3, r2
20003880:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003884:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20003886:	f242 0300 	movw	r3, #8192	; 0x2000
2000388a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000388e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003890:	ea4f 1393 	mov.w	r3, r3, lsr #6
20003894:	f003 0303 	and.w	r3, r3, #3
20003898:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000389c:	f107 0228 	add.w	r2, r7, #40	; 0x28
200038a0:	4413      	add	r3, r2
200038a2:	f853 3c28 	ldr.w	r3, [r3, #-40]
200038a6:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200038a8:	f242 0300 	movw	r3, #8192	; 0x2000
200038ac:	f2ce 0304 	movt	r3, #57348	; 0xe004
200038b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200038b2:	ea4f 2313 	mov.w	r3, r3, lsr #8
200038b6:	f003 031f 	and.w	r3, r3, #31
200038ba:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200038bc:	f242 0300 	movw	r3, #8192	; 0x2000
200038c0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200038c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200038c6:	ea4f 3353 	mov.w	r3, r3, lsr #13
200038ca:	f003 0301 	and.w	r3, r3, #1
200038ce:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200038d0:	6a3b      	ldr	r3, [r7, #32]
200038d2:	f103 0301 	add.w	r3, r3, #1
200038d6:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200038d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200038da:	2b00      	cmp	r3, #0
200038dc:	d003      	beq.n	200038e6 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200038de:	69fb      	ldr	r3, [r7, #28]
200038e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200038e4:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200038e6:	f000 f849 	bl	2000397c <GetSystemClock>
200038ea:	4602      	mov	r2, r0
200038ec:	f64c 032c 	movw	r3, #51244	; 0xc82c
200038f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038f4:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200038f6:	f64c 032c 	movw	r3, #51244	; 0xc82c
200038fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038fe:	681a      	ldr	r2, [r3, #0]
20003900:	693b      	ldr	r3, [r7, #16]
20003902:	fbb2 f2f3 	udiv	r2, r2, r3
20003906:	f64c 0330 	movw	r3, #51248	; 0xc830
2000390a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000390e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20003910:	f64c 032c 	movw	r3, #51244	; 0xc82c
20003914:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003918:	681a      	ldr	r2, [r3, #0]
2000391a:	697b      	ldr	r3, [r7, #20]
2000391c:	fbb2 f2f3 	udiv	r2, r2, r3
20003920:	f64c 0334 	movw	r3, #51252	; 0xc834
20003924:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003928:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000392a:	f64c 032c 	movw	r3, #51244	; 0xc82c
2000392e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003932:	681a      	ldr	r2, [r3, #0]
20003934:	69bb      	ldr	r3, [r7, #24]
20003936:	fbb2 f2f3 	udiv	r2, r2, r3
2000393a:	f64c 0338 	movw	r3, #51256	; 0xc838
2000393e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003942:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20003944:	f64c 032c 	movw	r3, #51244	; 0xc82c
20003948:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000394c:	681a      	ldr	r2, [r3, #0]
2000394e:	69fb      	ldr	r3, [r7, #28]
20003950:	fbb2 f2f3 	udiv	r2, r2, r3
20003954:	f64c 033c 	movw	r3, #51260	; 0xc83c
20003958:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000395c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
2000395e:	f64c 032c 	movw	r3, #51244	; 0xc82c
20003962:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003966:	681a      	ldr	r2, [r3, #0]
20003968:	f64c 0328 	movw	r3, #51240	; 0xc828
2000396c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003970:	601a      	str	r2, [r3, #0]
}
20003972:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003976:	46bd      	mov	sp, r7
20003978:	bd80      	pop	{r7, pc}
2000397a:	bf00      	nop

2000397c <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
2000397c:	b480      	push	{r7}
2000397e:	b08b      	sub	sp, #44	; 0x2c
20003980:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20003982:	f04f 0300 	mov.w	r3, #0
20003986:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20003988:	f640 031c 	movw	r3, #2076	; 0x81c
2000398c:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003990:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20003992:	f240 2330 	movw	r3, #560	; 0x230
20003996:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000399a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
2000399c:	68fb      	ldr	r3, [r7, #12]
2000399e:	681b      	ldr	r3, [r3, #0]
200039a0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200039a4:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200039a6:	693a      	ldr	r2, [r7, #16]
200039a8:	f241 13cf 	movw	r3, #4559	; 0x11cf
200039ac:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200039b0:	429a      	cmp	r2, r3
200039b2:	d108      	bne.n	200039c6 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200039b4:	f64e 732c 	movw	r3, #61228	; 0xef2c
200039b8:	f2c6 0301 	movt	r3, #24577	; 0x6001
200039bc:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
200039be:	697b      	ldr	r3, [r7, #20]
200039c0:	681b      	ldr	r3, [r3, #0]
200039c2:	607b      	str	r3, [r7, #4]
200039c4:	e03d      	b.n	20003a42 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200039c6:	68bb      	ldr	r3, [r7, #8]
200039c8:	681a      	ldr	r2, [r3, #0]
200039ca:	f244 3341 	movw	r3, #17217	; 0x4341
200039ce:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200039d2:	429a      	cmp	r2, r3
200039d4:	d135      	bne.n	20003a42 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200039d6:	f640 0340 	movw	r3, #2112	; 0x840
200039da:	f2c6 0308 	movt	r3, #24584	; 0x6008
200039de:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200039e0:	69bb      	ldr	r3, [r7, #24]
200039e2:	681b      	ldr	r3, [r3, #0]
200039e4:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200039e6:	69fb      	ldr	r3, [r7, #28]
200039e8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200039ec:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200039ee:	69fa      	ldr	r2, [r7, #28]
200039f0:	f240 3300 	movw	r3, #768	; 0x300
200039f4:	f2c0 0301 	movt	r3, #1
200039f8:	429a      	cmp	r2, r3
200039fa:	d922      	bls.n	20003a42 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200039fc:	69fa      	ldr	r2, [r7, #28]
200039fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003a02:	f2c0 0301 	movt	r3, #1
20003a06:	429a      	cmp	r2, r3
20003a08:	d808      	bhi.n	20003a1c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003a0a:	f241 632c 	movw	r3, #5676	; 0x162c
20003a0e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003a12:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20003a14:	6a3b      	ldr	r3, [r7, #32]
20003a16:	681b      	ldr	r3, [r3, #0]
20003a18:	607b      	str	r3, [r7, #4]
20003a1a:	e012      	b.n	20003a42 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003a1c:	69fa      	ldr	r2, [r7, #28]
20003a1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003a22:	f2c0 0302 	movt	r3, #2
20003a26:	429a      	cmp	r2, r3
20003a28:	d808      	bhi.n	20003a3c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003a2a:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003a2e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003a32:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20003a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003a36:	681b      	ldr	r3, [r3, #0]
20003a38:	607b      	str	r3, [r7, #4]
20003a3a:	e002      	b.n	20003a42 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003a3c:	f04f 0300 	mov.w	r3, #0
20003a40:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20003a42:	687b      	ldr	r3, [r7, #4]
20003a44:	2b00      	cmp	r3, #0
20003a46:	d105      	bne.n	20003a54 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003a48:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20003a4a:	f647 0340 	movw	r3, #30784	; 0x7840
20003a4e:	f2c0 137d 	movt	r3, #381	; 0x17d
20003a52:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20003a54:	687b      	ldr	r3, [r7, #4]
}
20003a56:	4618      	mov	r0, r3
20003a58:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20003a5c:	46bd      	mov	sp, r7
20003a5e:	bc80      	pop	{r7}
20003a60:	4770      	bx	lr
20003a62:	bf00      	nop

20003a64 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003a64:	b480      	push	{r7}
20003a66:	b083      	sub	sp, #12
20003a68:	af00      	add	r7, sp, #0
20003a6a:	4603      	mov	r3, r0
20003a6c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20003a6e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003a72:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003a76:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20003a7a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20003a7e:	88f9      	ldrh	r1, [r7, #6]
20003a80:	f001 011f 	and.w	r1, r1, #31
20003a84:	f04f 0001 	mov.w	r0, #1
20003a88:	fa00 f101 	lsl.w	r1, r0, r1
20003a8c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20003a90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20003a94:	f107 070c 	add.w	r7, r7, #12
20003a98:	46bd      	mov	sp, r7
20003a9a:	bc80      	pop	{r7}
20003a9c:	4770      	bx	lr
20003a9e:	bf00      	nop

20003aa0 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
20003aa0:	b480      	push	{r7}
20003aa2:	b083      	sub	sp, #12
20003aa4:	af00      	add	r7, sp, #0
20003aa6:	4603      	mov	r3, r0
20003aa8:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003aaa:	f107 070c 	add.w	r7, r7, #12
20003aae:	46bd      	mov	sp, r7
20003ab0:	bc80      	pop	{r7}
20003ab2:	4770      	bx	lr

20003ab4 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20003ab4:	4668      	mov	r0, sp
20003ab6:	f020 0107 	bic.w	r1, r0, #7
20003aba:	468d      	mov	sp, r1
20003abc:	b589      	push	{r0, r3, r7, lr}
20003abe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20003ac0:	f04f 0000 	mov.w	r0, #0
20003ac4:	f7ff ffec 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20003ac8:	f04f 0076 	mov.w	r0, #118	; 0x76
20003acc:	f7ff ffca 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003ad0:	46bd      	mov	sp, r7
20003ad2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003ad6:	4685      	mov	sp, r0
20003ad8:	4770      	bx	lr
20003ada:	bf00      	nop

20003adc <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003adc:	4668      	mov	r0, sp
20003ade:	f020 0107 	bic.w	r1, r0, #7
20003ae2:	468d      	mov	sp, r1
20003ae4:	b589      	push	{r0, r3, r7, lr}
20003ae6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20003ae8:	f04f 0001 	mov.w	r0, #1
20003aec:	f7ff ffd8 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20003af0:	f04f 0077 	mov.w	r0, #119	; 0x77
20003af4:	f7ff ffb6 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003af8:	46bd      	mov	sp, r7
20003afa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003afe:	4685      	mov	sp, r0
20003b00:	4770      	bx	lr
20003b02:	bf00      	nop

20003b04 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20003b04:	4668      	mov	r0, sp
20003b06:	f020 0107 	bic.w	r1, r0, #7
20003b0a:	468d      	mov	sp, r1
20003b0c:	b589      	push	{r0, r3, r7, lr}
20003b0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20003b10:	f04f 0002 	mov.w	r0, #2
20003b14:	f7ff ffc4 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20003b18:	f04f 0078 	mov.w	r0, #120	; 0x78
20003b1c:	f7ff ffa2 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003b20:	46bd      	mov	sp, r7
20003b22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b26:	4685      	mov	sp, r0
20003b28:	4770      	bx	lr
20003b2a:	bf00      	nop

20003b2c <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003b2c:	4668      	mov	r0, sp
20003b2e:	f020 0107 	bic.w	r1, r0, #7
20003b32:	468d      	mov	sp, r1
20003b34:	b589      	push	{r0, r3, r7, lr}
20003b36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20003b38:	f04f 0003 	mov.w	r0, #3
20003b3c:	f7ff ffb0 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20003b40:	f04f 0079 	mov.w	r0, #121	; 0x79
20003b44:	f7ff ff8e 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003b48:	46bd      	mov	sp, r7
20003b4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b4e:	4685      	mov	sp, r0
20003b50:	4770      	bx	lr
20003b52:	bf00      	nop

20003b54 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20003b54:	4668      	mov	r0, sp
20003b56:	f020 0107 	bic.w	r1, r0, #7
20003b5a:	468d      	mov	sp, r1
20003b5c:	b589      	push	{r0, r3, r7, lr}
20003b5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
20003b60:	f04f 0004 	mov.w	r0, #4
20003b64:	f7ff ff9c 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
20003b68:	f04f 007a 	mov.w	r0, #122	; 0x7a
20003b6c:	f7ff ff7a 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003b70:	46bd      	mov	sp, r7
20003b72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b76:	4685      	mov	sp, r0
20003b78:	4770      	bx	lr
20003b7a:	bf00      	nop

20003b7c <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20003b7c:	4668      	mov	r0, sp
20003b7e:	f020 0107 	bic.w	r1, r0, #7
20003b82:	468d      	mov	sp, r1
20003b84:	b589      	push	{r0, r3, r7, lr}
20003b86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
20003b88:	f04f 0005 	mov.w	r0, #5
20003b8c:	f7ff ff88 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
20003b90:	f04f 007b 	mov.w	r0, #123	; 0x7b
20003b94:	f7ff ff66 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003b98:	46bd      	mov	sp, r7
20003b9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b9e:	4685      	mov	sp, r0
20003ba0:	4770      	bx	lr
20003ba2:	bf00      	nop

20003ba4 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20003ba4:	4668      	mov	r0, sp
20003ba6:	f020 0107 	bic.w	r1, r0, #7
20003baa:	468d      	mov	sp, r1
20003bac:	b589      	push	{r0, r3, r7, lr}
20003bae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
20003bb0:	f04f 0006 	mov.w	r0, #6
20003bb4:	f7ff ff74 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20003bb8:	f04f 007c 	mov.w	r0, #124	; 0x7c
20003bbc:	f7ff ff52 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003bc0:	46bd      	mov	sp, r7
20003bc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bc6:	4685      	mov	sp, r0
20003bc8:	4770      	bx	lr
20003bca:	bf00      	nop

20003bcc <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003bcc:	4668      	mov	r0, sp
20003bce:	f020 0107 	bic.w	r1, r0, #7
20003bd2:	468d      	mov	sp, r1
20003bd4:	b589      	push	{r0, r3, r7, lr}
20003bd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003bd8:	f04f 0007 	mov.w	r0, #7
20003bdc:	f7ff ff60 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20003be0:	f04f 007d 	mov.w	r0, #125	; 0x7d
20003be4:	f7ff ff3e 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003be8:	46bd      	mov	sp, r7
20003bea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bee:	4685      	mov	sp, r0
20003bf0:	4770      	bx	lr
20003bf2:	bf00      	nop

20003bf4 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20003bf4:	4668      	mov	r0, sp
20003bf6:	f020 0107 	bic.w	r1, r0, #7
20003bfa:	468d      	mov	sp, r1
20003bfc:	b589      	push	{r0, r3, r7, lr}
20003bfe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20003c00:	f04f 0008 	mov.w	r0, #8
20003c04:	f7ff ff4c 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20003c08:	f04f 007e 	mov.w	r0, #126	; 0x7e
20003c0c:	f7ff ff2a 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003c10:	46bd      	mov	sp, r7
20003c12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c16:	4685      	mov	sp, r0
20003c18:	4770      	bx	lr
20003c1a:	bf00      	nop

20003c1c <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003c1c:	4668      	mov	r0, sp
20003c1e:	f020 0107 	bic.w	r1, r0, #7
20003c22:	468d      	mov	sp, r1
20003c24:	b589      	push	{r0, r3, r7, lr}
20003c26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20003c28:	f04f 0009 	mov.w	r0, #9
20003c2c:	f7ff ff38 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20003c30:	f04f 007f 	mov.w	r0, #127	; 0x7f
20003c34:	f7ff ff16 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003c38:	46bd      	mov	sp, r7
20003c3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c3e:	4685      	mov	sp, r0
20003c40:	4770      	bx	lr
20003c42:	bf00      	nop

20003c44 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20003c44:	4668      	mov	r0, sp
20003c46:	f020 0107 	bic.w	r1, r0, #7
20003c4a:	468d      	mov	sp, r1
20003c4c:	b589      	push	{r0, r3, r7, lr}
20003c4e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20003c50:	f04f 000a 	mov.w	r0, #10
20003c54:	f7ff ff24 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
20003c58:	f04f 0080 	mov.w	r0, #128	; 0x80
20003c5c:	f7ff ff02 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003c60:	46bd      	mov	sp, r7
20003c62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c66:	4685      	mov	sp, r0
20003c68:	4770      	bx	lr
20003c6a:	bf00      	nop

20003c6c <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20003c6c:	4668      	mov	r0, sp
20003c6e:	f020 0107 	bic.w	r1, r0, #7
20003c72:	468d      	mov	sp, r1
20003c74:	b589      	push	{r0, r3, r7, lr}
20003c76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
20003c78:	f04f 000b 	mov.w	r0, #11
20003c7c:	f7ff ff10 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
20003c80:	f04f 0081 	mov.w	r0, #129	; 0x81
20003c84:	f7ff feee 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003c88:	46bd      	mov	sp, r7
20003c8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c8e:	4685      	mov	sp, r0
20003c90:	4770      	bx	lr
20003c92:	bf00      	nop

20003c94 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20003c94:	4668      	mov	r0, sp
20003c96:	f020 0107 	bic.w	r1, r0, #7
20003c9a:	468d      	mov	sp, r1
20003c9c:	b589      	push	{r0, r3, r7, lr}
20003c9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
20003ca0:	f04f 000c 	mov.w	r0, #12
20003ca4:	f7ff fefc 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20003ca8:	f04f 0082 	mov.w	r0, #130	; 0x82
20003cac:	f7ff feda 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003cb0:	46bd      	mov	sp, r7
20003cb2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cb6:	4685      	mov	sp, r0
20003cb8:	4770      	bx	lr
20003cba:	bf00      	nop

20003cbc <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003cbc:	4668      	mov	r0, sp
20003cbe:	f020 0107 	bic.w	r1, r0, #7
20003cc2:	468d      	mov	sp, r1
20003cc4:	b589      	push	{r0, r3, r7, lr}
20003cc6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003cc8:	f04f 000d 	mov.w	r0, #13
20003ccc:	f7ff fee8 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20003cd0:	f04f 0083 	mov.w	r0, #131	; 0x83
20003cd4:	f7ff fec6 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003cd8:	46bd      	mov	sp, r7
20003cda:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cde:	4685      	mov	sp, r0
20003ce0:	4770      	bx	lr
20003ce2:	bf00      	nop

20003ce4 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003ce4:	4668      	mov	r0, sp
20003ce6:	f020 0107 	bic.w	r1, r0, #7
20003cea:	468d      	mov	sp, r1
20003cec:	b589      	push	{r0, r3, r7, lr}
20003cee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20003cf0:	f04f 000e 	mov.w	r0, #14
20003cf4:	f7ff fed4 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003cf8:	f04f 0084 	mov.w	r0, #132	; 0x84
20003cfc:	f7ff feb2 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003d00:	46bd      	mov	sp, r7
20003d02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d06:	4685      	mov	sp, r0
20003d08:	4770      	bx	lr
20003d0a:	bf00      	nop

20003d0c <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003d0c:	4668      	mov	r0, sp
20003d0e:	f020 0107 	bic.w	r1, r0, #7
20003d12:	468d      	mov	sp, r1
20003d14:	b589      	push	{r0, r3, r7, lr}
20003d16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003d18:	f04f 000f 	mov.w	r0, #15
20003d1c:	f7ff fec0 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20003d20:	f04f 0085 	mov.w	r0, #133	; 0x85
20003d24:	f7ff fe9e 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003d28:	46bd      	mov	sp, r7
20003d2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d2e:	4685      	mov	sp, r0
20003d30:	4770      	bx	lr
20003d32:	bf00      	nop

20003d34 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003d34:	4668      	mov	r0, sp
20003d36:	f020 0107 	bic.w	r1, r0, #7
20003d3a:	468d      	mov	sp, r1
20003d3c:	b589      	push	{r0, r3, r7, lr}
20003d3e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20003d40:	f04f 0010 	mov.w	r0, #16
20003d44:	f7ff feac 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20003d48:	f04f 0086 	mov.w	r0, #134	; 0x86
20003d4c:	f7ff fe8a 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003d50:	46bd      	mov	sp, r7
20003d52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d56:	4685      	mov	sp, r0
20003d58:	4770      	bx	lr
20003d5a:	bf00      	nop

20003d5c <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20003d5c:	4668      	mov	r0, sp
20003d5e:	f020 0107 	bic.w	r1, r0, #7
20003d62:	468d      	mov	sp, r1
20003d64:	b589      	push	{r0, r3, r7, lr}
20003d66:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20003d68:	f04f 0011 	mov.w	r0, #17
20003d6c:	f7ff fe98 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20003d70:	f04f 0087 	mov.w	r0, #135	; 0x87
20003d74:	f7ff fe76 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003d78:	46bd      	mov	sp, r7
20003d7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d7e:	4685      	mov	sp, r0
20003d80:	4770      	bx	lr
20003d82:	bf00      	nop

20003d84 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003d84:	4668      	mov	r0, sp
20003d86:	f020 0107 	bic.w	r1, r0, #7
20003d8a:	468d      	mov	sp, r1
20003d8c:	b589      	push	{r0, r3, r7, lr}
20003d8e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20003d90:	f04f 0012 	mov.w	r0, #18
20003d94:	f7ff fe84 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20003d98:	f04f 0088 	mov.w	r0, #136	; 0x88
20003d9c:	f7ff fe62 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003da0:	46bd      	mov	sp, r7
20003da2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003da6:	4685      	mov	sp, r0
20003da8:	4770      	bx	lr
20003daa:	bf00      	nop

20003dac <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003dac:	4668      	mov	r0, sp
20003dae:	f020 0107 	bic.w	r1, r0, #7
20003db2:	468d      	mov	sp, r1
20003db4:	b589      	push	{r0, r3, r7, lr}
20003db6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003db8:	f04f 0013 	mov.w	r0, #19
20003dbc:	f7ff fe70 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20003dc0:	f04f 0089 	mov.w	r0, #137	; 0x89
20003dc4:	f7ff fe4e 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003dc8:	46bd      	mov	sp, r7
20003dca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003dce:	4685      	mov	sp, r0
20003dd0:	4770      	bx	lr
20003dd2:	bf00      	nop

20003dd4 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003dd4:	4668      	mov	r0, sp
20003dd6:	f020 0107 	bic.w	r1, r0, #7
20003dda:	468d      	mov	sp, r1
20003ddc:	b589      	push	{r0, r3, r7, lr}
20003dde:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20003de0:	f04f 0014 	mov.w	r0, #20
20003de4:	f7ff fe5c 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003de8:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003dec:	f7ff fe3a 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003df0:	46bd      	mov	sp, r7
20003df2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003df6:	4685      	mov	sp, r0
20003df8:	4770      	bx	lr
20003dfa:	bf00      	nop

20003dfc <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003dfc:	4668      	mov	r0, sp
20003dfe:	f020 0107 	bic.w	r1, r0, #7
20003e02:	468d      	mov	sp, r1
20003e04:	b589      	push	{r0, r3, r7, lr}
20003e06:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003e08:	f04f 0015 	mov.w	r0, #21
20003e0c:	f7ff fe48 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20003e10:	f04f 008b 	mov.w	r0, #139	; 0x8b
20003e14:	f7ff fe26 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003e18:	46bd      	mov	sp, r7
20003e1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003e1e:	4685      	mov	sp, r0
20003e20:	4770      	bx	lr
20003e22:	bf00      	nop

20003e24 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003e24:	4668      	mov	r0, sp
20003e26:	f020 0107 	bic.w	r1, r0, #7
20003e2a:	468d      	mov	sp, r1
20003e2c:	b589      	push	{r0, r3, r7, lr}
20003e2e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20003e30:	f04f 0016 	mov.w	r0, #22
20003e34:	f7ff fe34 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20003e38:	f04f 008c 	mov.w	r0, #140	; 0x8c
20003e3c:	f7ff fe12 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003e40:	46bd      	mov	sp, r7
20003e42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003e46:	4685      	mov	sp, r0
20003e48:	4770      	bx	lr
20003e4a:	bf00      	nop

20003e4c <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003e4c:	4668      	mov	r0, sp
20003e4e:	f020 0107 	bic.w	r1, r0, #7
20003e52:	468d      	mov	sp, r1
20003e54:	b589      	push	{r0, r3, r7, lr}
20003e56:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20003e58:	f04f 0017 	mov.w	r0, #23
20003e5c:	f7ff fe20 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20003e60:	f04f 008d 	mov.w	r0, #141	; 0x8d
20003e64:	f7ff fdfe 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003e68:	46bd      	mov	sp, r7
20003e6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003e6e:	4685      	mov	sp, r0
20003e70:	4770      	bx	lr
20003e72:	bf00      	nop

20003e74 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003e74:	4668      	mov	r0, sp
20003e76:	f020 0107 	bic.w	r1, r0, #7
20003e7a:	468d      	mov	sp, r1
20003e7c:	b589      	push	{r0, r3, r7, lr}
20003e7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20003e80:	f04f 0018 	mov.w	r0, #24
20003e84:	f7ff fe0c 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20003e88:	f04f 008e 	mov.w	r0, #142	; 0x8e
20003e8c:	f7ff fdea 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003e90:	46bd      	mov	sp, r7
20003e92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003e96:	4685      	mov	sp, r0
20003e98:	4770      	bx	lr
20003e9a:	bf00      	nop

20003e9c <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003e9c:	4668      	mov	r0, sp
20003e9e:	f020 0107 	bic.w	r1, r0, #7
20003ea2:	468d      	mov	sp, r1
20003ea4:	b589      	push	{r0, r3, r7, lr}
20003ea6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20003ea8:	f04f 0019 	mov.w	r0, #25
20003eac:	f7ff fdf8 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20003eb0:	f04f 008f 	mov.w	r0, #143	; 0x8f
20003eb4:	f7ff fdd6 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003eb8:	46bd      	mov	sp, r7
20003eba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003ebe:	4685      	mov	sp, r0
20003ec0:	4770      	bx	lr
20003ec2:	bf00      	nop

20003ec4 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003ec4:	4668      	mov	r0, sp
20003ec6:	f020 0107 	bic.w	r1, r0, #7
20003eca:	468d      	mov	sp, r1
20003ecc:	b589      	push	{r0, r3, r7, lr}
20003ece:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20003ed0:	f04f 001a 	mov.w	r0, #26
20003ed4:	f7ff fde4 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003ed8:	f04f 0090 	mov.w	r0, #144	; 0x90
20003edc:	f7ff fdc2 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003ee0:	46bd      	mov	sp, r7
20003ee2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003ee6:	4685      	mov	sp, r0
20003ee8:	4770      	bx	lr
20003eea:	bf00      	nop

20003eec <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003eec:	4668      	mov	r0, sp
20003eee:	f020 0107 	bic.w	r1, r0, #7
20003ef2:	468d      	mov	sp, r1
20003ef4:	b589      	push	{r0, r3, r7, lr}
20003ef6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003ef8:	f04f 001b 	mov.w	r0, #27
20003efc:	f7ff fdd0 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20003f00:	f04f 0091 	mov.w	r0, #145	; 0x91
20003f04:	f7ff fdae 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003f08:	46bd      	mov	sp, r7
20003f0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003f0e:	4685      	mov	sp, r0
20003f10:	4770      	bx	lr
20003f12:	bf00      	nop

20003f14 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003f14:	4668      	mov	r0, sp
20003f16:	f020 0107 	bic.w	r1, r0, #7
20003f1a:	468d      	mov	sp, r1
20003f1c:	b589      	push	{r0, r3, r7, lr}
20003f1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20003f20:	f04f 001c 	mov.w	r0, #28
20003f24:	f7ff fdbc 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20003f28:	f04f 0092 	mov.w	r0, #146	; 0x92
20003f2c:	f7ff fd9a 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003f30:	46bd      	mov	sp, r7
20003f32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003f36:	4685      	mov	sp, r0
20003f38:	4770      	bx	lr
20003f3a:	bf00      	nop

20003f3c <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003f3c:	4668      	mov	r0, sp
20003f3e:	f020 0107 	bic.w	r1, r0, #7
20003f42:	468d      	mov	sp, r1
20003f44:	b589      	push	{r0, r3, r7, lr}
20003f46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20003f48:	f04f 001d 	mov.w	r0, #29
20003f4c:	f7ff fda8 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20003f50:	f04f 0093 	mov.w	r0, #147	; 0x93
20003f54:	f7ff fd86 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003f58:	46bd      	mov	sp, r7
20003f5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003f5e:	4685      	mov	sp, r0
20003f60:	4770      	bx	lr
20003f62:	bf00      	nop

20003f64 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20003f64:	4668      	mov	r0, sp
20003f66:	f020 0107 	bic.w	r1, r0, #7
20003f6a:	468d      	mov	sp, r1
20003f6c:	b589      	push	{r0, r3, r7, lr}
20003f6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20003f70:	f04f 001e 	mov.w	r0, #30
20003f74:	f7ff fd94 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20003f78:	f04f 0094 	mov.w	r0, #148	; 0x94
20003f7c:	f7ff fd72 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003f80:	46bd      	mov	sp, r7
20003f82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003f86:	4685      	mov	sp, r0
20003f88:	4770      	bx	lr
20003f8a:	bf00      	nop

20003f8c <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20003f8c:	4668      	mov	r0, sp
20003f8e:	f020 0107 	bic.w	r1, r0, #7
20003f92:	468d      	mov	sp, r1
20003f94:	b589      	push	{r0, r3, r7, lr}
20003f96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20003f98:	f04f 001f 	mov.w	r0, #31
20003f9c:	f7ff fd80 	bl	20003aa0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20003fa0:	f04f 0095 	mov.w	r0, #149	; 0x95
20003fa4:	f7ff fd5e 	bl	20003a64 <NVIC_ClearPendingIRQ>
}
20003fa8:	46bd      	mov	sp, r7
20003faa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003fae:	4685      	mov	sp, r0
20003fb0:	4770      	bx	lr
20003fb2:	bf00      	nop

20003fb4 <__aeabi_drsub>:
20003fb4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003fb8:	e002      	b.n	20003fc0 <__adddf3>
20003fba:	bf00      	nop

20003fbc <__aeabi_dsub>:
20003fbc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20003fc0 <__adddf3>:
20003fc0:	b530      	push	{r4, r5, lr}
20003fc2:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003fc6:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003fca:	ea94 0f05 	teq	r4, r5
20003fce:	bf08      	it	eq
20003fd0:	ea90 0f02 	teqeq	r0, r2
20003fd4:	bf1f      	itttt	ne
20003fd6:	ea54 0c00 	orrsne.w	ip, r4, r0
20003fda:	ea55 0c02 	orrsne.w	ip, r5, r2
20003fde:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20003fe2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003fe6:	f000 80e2 	beq.w	200041ae <__adddf3+0x1ee>
20003fea:	ea4f 5454 	mov.w	r4, r4, lsr #21
20003fee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20003ff2:	bfb8      	it	lt
20003ff4:	426d      	neglt	r5, r5
20003ff6:	dd0c      	ble.n	20004012 <__adddf3+0x52>
20003ff8:	442c      	add	r4, r5
20003ffa:	ea80 0202 	eor.w	r2, r0, r2
20003ffe:	ea81 0303 	eor.w	r3, r1, r3
20004002:	ea82 0000 	eor.w	r0, r2, r0
20004006:	ea83 0101 	eor.w	r1, r3, r1
2000400a:	ea80 0202 	eor.w	r2, r0, r2
2000400e:	ea81 0303 	eor.w	r3, r1, r3
20004012:	2d36      	cmp	r5, #54	; 0x36
20004014:	bf88      	it	hi
20004016:	bd30      	pophi	{r4, r5, pc}
20004018:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000401c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20004020:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20004024:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20004028:	d002      	beq.n	20004030 <__adddf3+0x70>
2000402a:	4240      	negs	r0, r0
2000402c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004030:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20004034:	ea4f 3303 	mov.w	r3, r3, lsl #12
20004038:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000403c:	d002      	beq.n	20004044 <__adddf3+0x84>
2000403e:	4252      	negs	r2, r2
20004040:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20004044:	ea94 0f05 	teq	r4, r5
20004048:	f000 80a7 	beq.w	2000419a <__adddf3+0x1da>
2000404c:	f1a4 0401 	sub.w	r4, r4, #1
20004050:	f1d5 0e20 	rsbs	lr, r5, #32
20004054:	db0d      	blt.n	20004072 <__adddf3+0xb2>
20004056:	fa02 fc0e 	lsl.w	ip, r2, lr
2000405a:	fa22 f205 	lsr.w	r2, r2, r5
2000405e:	1880      	adds	r0, r0, r2
20004060:	f141 0100 	adc.w	r1, r1, #0
20004064:	fa03 f20e 	lsl.w	r2, r3, lr
20004068:	1880      	adds	r0, r0, r2
2000406a:	fa43 f305 	asr.w	r3, r3, r5
2000406e:	4159      	adcs	r1, r3
20004070:	e00e      	b.n	20004090 <__adddf3+0xd0>
20004072:	f1a5 0520 	sub.w	r5, r5, #32
20004076:	f10e 0e20 	add.w	lr, lr, #32
2000407a:	2a01      	cmp	r2, #1
2000407c:	fa03 fc0e 	lsl.w	ip, r3, lr
20004080:	bf28      	it	cs
20004082:	f04c 0c02 	orrcs.w	ip, ip, #2
20004086:	fa43 f305 	asr.w	r3, r3, r5
2000408a:	18c0      	adds	r0, r0, r3
2000408c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20004090:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20004094:	d507      	bpl.n	200040a6 <__adddf3+0xe6>
20004096:	f04f 0e00 	mov.w	lr, #0
2000409a:	f1dc 0c00 	rsbs	ip, ip, #0
2000409e:	eb7e 0000 	sbcs.w	r0, lr, r0
200040a2:	eb6e 0101 	sbc.w	r1, lr, r1
200040a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200040aa:	d31b      	bcc.n	200040e4 <__adddf3+0x124>
200040ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200040b0:	d30c      	bcc.n	200040cc <__adddf3+0x10c>
200040b2:	0849      	lsrs	r1, r1, #1
200040b4:	ea5f 0030 	movs.w	r0, r0, rrx
200040b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
200040bc:	f104 0401 	add.w	r4, r4, #1
200040c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
200040c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
200040c8:	f080 809a 	bcs.w	20004200 <__adddf3+0x240>
200040cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200040d0:	bf08      	it	eq
200040d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200040d6:	f150 0000 	adcs.w	r0, r0, #0
200040da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200040de:	ea41 0105 	orr.w	r1, r1, r5
200040e2:	bd30      	pop	{r4, r5, pc}
200040e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
200040e8:	4140      	adcs	r0, r0
200040ea:	eb41 0101 	adc.w	r1, r1, r1
200040ee:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200040f2:	f1a4 0401 	sub.w	r4, r4, #1
200040f6:	d1e9      	bne.n	200040cc <__adddf3+0x10c>
200040f8:	f091 0f00 	teq	r1, #0
200040fc:	bf04      	itt	eq
200040fe:	4601      	moveq	r1, r0
20004100:	2000      	moveq	r0, #0
20004102:	fab1 f381 	clz	r3, r1
20004106:	bf08      	it	eq
20004108:	3320      	addeq	r3, #32
2000410a:	f1a3 030b 	sub.w	r3, r3, #11
2000410e:	f1b3 0220 	subs.w	r2, r3, #32
20004112:	da0c      	bge.n	2000412e <__adddf3+0x16e>
20004114:	320c      	adds	r2, #12
20004116:	dd08      	ble.n	2000412a <__adddf3+0x16a>
20004118:	f102 0c14 	add.w	ip, r2, #20
2000411c:	f1c2 020c 	rsb	r2, r2, #12
20004120:	fa01 f00c 	lsl.w	r0, r1, ip
20004124:	fa21 f102 	lsr.w	r1, r1, r2
20004128:	e00c      	b.n	20004144 <__adddf3+0x184>
2000412a:	f102 0214 	add.w	r2, r2, #20
2000412e:	bfd8      	it	le
20004130:	f1c2 0c20 	rsble	ip, r2, #32
20004134:	fa01 f102 	lsl.w	r1, r1, r2
20004138:	fa20 fc0c 	lsr.w	ip, r0, ip
2000413c:	bfdc      	itt	le
2000413e:	ea41 010c 	orrle.w	r1, r1, ip
20004142:	4090      	lslle	r0, r2
20004144:	1ae4      	subs	r4, r4, r3
20004146:	bfa2      	ittt	ge
20004148:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000414c:	4329      	orrge	r1, r5
2000414e:	bd30      	popge	{r4, r5, pc}
20004150:	ea6f 0404 	mvn.w	r4, r4
20004154:	3c1f      	subs	r4, #31
20004156:	da1c      	bge.n	20004192 <__adddf3+0x1d2>
20004158:	340c      	adds	r4, #12
2000415a:	dc0e      	bgt.n	2000417a <__adddf3+0x1ba>
2000415c:	f104 0414 	add.w	r4, r4, #20
20004160:	f1c4 0220 	rsb	r2, r4, #32
20004164:	fa20 f004 	lsr.w	r0, r0, r4
20004168:	fa01 f302 	lsl.w	r3, r1, r2
2000416c:	ea40 0003 	orr.w	r0, r0, r3
20004170:	fa21 f304 	lsr.w	r3, r1, r4
20004174:	ea45 0103 	orr.w	r1, r5, r3
20004178:	bd30      	pop	{r4, r5, pc}
2000417a:	f1c4 040c 	rsb	r4, r4, #12
2000417e:	f1c4 0220 	rsb	r2, r4, #32
20004182:	fa20 f002 	lsr.w	r0, r0, r2
20004186:	fa01 f304 	lsl.w	r3, r1, r4
2000418a:	ea40 0003 	orr.w	r0, r0, r3
2000418e:	4629      	mov	r1, r5
20004190:	bd30      	pop	{r4, r5, pc}
20004192:	fa21 f004 	lsr.w	r0, r1, r4
20004196:	4629      	mov	r1, r5
20004198:	bd30      	pop	{r4, r5, pc}
2000419a:	f094 0f00 	teq	r4, #0
2000419e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200041a2:	bf06      	itte	eq
200041a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200041a8:	3401      	addeq	r4, #1
200041aa:	3d01      	subne	r5, #1
200041ac:	e74e      	b.n	2000404c <__adddf3+0x8c>
200041ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200041b2:	bf18      	it	ne
200041b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200041b8:	d029      	beq.n	2000420e <__adddf3+0x24e>
200041ba:	ea94 0f05 	teq	r4, r5
200041be:	bf08      	it	eq
200041c0:	ea90 0f02 	teqeq	r0, r2
200041c4:	d005      	beq.n	200041d2 <__adddf3+0x212>
200041c6:	ea54 0c00 	orrs.w	ip, r4, r0
200041ca:	bf04      	itt	eq
200041cc:	4619      	moveq	r1, r3
200041ce:	4610      	moveq	r0, r2
200041d0:	bd30      	pop	{r4, r5, pc}
200041d2:	ea91 0f03 	teq	r1, r3
200041d6:	bf1e      	ittt	ne
200041d8:	2100      	movne	r1, #0
200041da:	2000      	movne	r0, #0
200041dc:	bd30      	popne	{r4, r5, pc}
200041de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
200041e2:	d105      	bne.n	200041f0 <__adddf3+0x230>
200041e4:	0040      	lsls	r0, r0, #1
200041e6:	4149      	adcs	r1, r1
200041e8:	bf28      	it	cs
200041ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
200041ee:	bd30      	pop	{r4, r5, pc}
200041f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
200041f4:	bf3c      	itt	cc
200041f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
200041fa:	bd30      	popcc	{r4, r5, pc}
200041fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20004200:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20004204:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20004208:	f04f 0000 	mov.w	r0, #0
2000420c:	bd30      	pop	{r4, r5, pc}
2000420e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20004212:	bf1a      	itte	ne
20004214:	4619      	movne	r1, r3
20004216:	4610      	movne	r0, r2
20004218:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000421c:	bf1c      	itt	ne
2000421e:	460b      	movne	r3, r1
20004220:	4602      	movne	r2, r0
20004222:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20004226:	bf06      	itte	eq
20004228:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000422c:	ea91 0f03 	teqeq	r1, r3
20004230:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20004234:	bd30      	pop	{r4, r5, pc}
20004236:	bf00      	nop

20004238 <__aeabi_ui2d>:
20004238:	f090 0f00 	teq	r0, #0
2000423c:	bf04      	itt	eq
2000423e:	2100      	moveq	r1, #0
20004240:	4770      	bxeq	lr
20004242:	b530      	push	{r4, r5, lr}
20004244:	f44f 6480 	mov.w	r4, #1024	; 0x400
20004248:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000424c:	f04f 0500 	mov.w	r5, #0
20004250:	f04f 0100 	mov.w	r1, #0
20004254:	e750      	b.n	200040f8 <__adddf3+0x138>
20004256:	bf00      	nop

20004258 <__aeabi_i2d>:
20004258:	f090 0f00 	teq	r0, #0
2000425c:	bf04      	itt	eq
2000425e:	2100      	moveq	r1, #0
20004260:	4770      	bxeq	lr
20004262:	b530      	push	{r4, r5, lr}
20004264:	f44f 6480 	mov.w	r4, #1024	; 0x400
20004268:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000426c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20004270:	bf48      	it	mi
20004272:	4240      	negmi	r0, r0
20004274:	f04f 0100 	mov.w	r1, #0
20004278:	e73e      	b.n	200040f8 <__adddf3+0x138>
2000427a:	bf00      	nop

2000427c <__aeabi_f2d>:
2000427c:	0042      	lsls	r2, r0, #1
2000427e:	ea4f 01e2 	mov.w	r1, r2, asr #3
20004282:	ea4f 0131 	mov.w	r1, r1, rrx
20004286:	ea4f 7002 	mov.w	r0, r2, lsl #28
2000428a:	bf1f      	itttt	ne
2000428c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20004290:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20004294:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20004298:	4770      	bxne	lr
2000429a:	f092 0f00 	teq	r2, #0
2000429e:	bf14      	ite	ne
200042a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200042a4:	4770      	bxeq	lr
200042a6:	b530      	push	{r4, r5, lr}
200042a8:	f44f 7460 	mov.w	r4, #896	; 0x380
200042ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200042b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200042b4:	e720      	b.n	200040f8 <__adddf3+0x138>
200042b6:	bf00      	nop

200042b8 <__aeabi_ul2d>:
200042b8:	ea50 0201 	orrs.w	r2, r0, r1
200042bc:	bf08      	it	eq
200042be:	4770      	bxeq	lr
200042c0:	b530      	push	{r4, r5, lr}
200042c2:	f04f 0500 	mov.w	r5, #0
200042c6:	e00a      	b.n	200042de <__aeabi_l2d+0x16>

200042c8 <__aeabi_l2d>:
200042c8:	ea50 0201 	orrs.w	r2, r0, r1
200042cc:	bf08      	it	eq
200042ce:	4770      	bxeq	lr
200042d0:	b530      	push	{r4, r5, lr}
200042d2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
200042d6:	d502      	bpl.n	200042de <__aeabi_l2d+0x16>
200042d8:	4240      	negs	r0, r0
200042da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200042de:	f44f 6480 	mov.w	r4, #1024	; 0x400
200042e2:	f104 0432 	add.w	r4, r4, #50	; 0x32
200042e6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
200042ea:	f43f aedc 	beq.w	200040a6 <__adddf3+0xe6>
200042ee:	f04f 0203 	mov.w	r2, #3
200042f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200042f6:	bf18      	it	ne
200042f8:	3203      	addne	r2, #3
200042fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200042fe:	bf18      	it	ne
20004300:	3203      	addne	r2, #3
20004302:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20004306:	f1c2 0320 	rsb	r3, r2, #32
2000430a:	fa00 fc03 	lsl.w	ip, r0, r3
2000430e:	fa20 f002 	lsr.w	r0, r0, r2
20004312:	fa01 fe03 	lsl.w	lr, r1, r3
20004316:	ea40 000e 	orr.w	r0, r0, lr
2000431a:	fa21 f102 	lsr.w	r1, r1, r2
2000431e:	4414      	add	r4, r2
20004320:	e6c1      	b.n	200040a6 <__adddf3+0xe6>
20004322:	bf00      	nop

20004324 <__aeabi_dmul>:
20004324:	b570      	push	{r4, r5, r6, lr}
20004326:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000432a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000432e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20004332:	bf1d      	ittte	ne
20004334:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20004338:	ea94 0f0c 	teqne	r4, ip
2000433c:	ea95 0f0c 	teqne	r5, ip
20004340:	f000 f8de 	bleq	20004500 <__aeabi_dmul+0x1dc>
20004344:	442c      	add	r4, r5
20004346:	ea81 0603 	eor.w	r6, r1, r3
2000434a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000434e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20004352:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20004356:	bf18      	it	ne
20004358:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
2000435c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004360:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20004364:	d038      	beq.n	200043d8 <__aeabi_dmul+0xb4>
20004366:	fba0 ce02 	umull	ip, lr, r0, r2
2000436a:	f04f 0500 	mov.w	r5, #0
2000436e:	fbe1 e502 	umlal	lr, r5, r1, r2
20004372:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20004376:	fbe0 e503 	umlal	lr, r5, r0, r3
2000437a:	f04f 0600 	mov.w	r6, #0
2000437e:	fbe1 5603 	umlal	r5, r6, r1, r3
20004382:	f09c 0f00 	teq	ip, #0
20004386:	bf18      	it	ne
20004388:	f04e 0e01 	orrne.w	lr, lr, #1
2000438c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20004390:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20004394:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20004398:	d204      	bcs.n	200043a4 <__aeabi_dmul+0x80>
2000439a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000439e:	416d      	adcs	r5, r5
200043a0:	eb46 0606 	adc.w	r6, r6, r6
200043a4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200043a8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200043ac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
200043b0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
200043b4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
200043b8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200043bc:	bf88      	it	hi
200043be:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200043c2:	d81e      	bhi.n	20004402 <__aeabi_dmul+0xde>
200043c4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
200043c8:	bf08      	it	eq
200043ca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
200043ce:	f150 0000 	adcs.w	r0, r0, #0
200043d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200043d6:	bd70      	pop	{r4, r5, r6, pc}
200043d8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
200043dc:	ea46 0101 	orr.w	r1, r6, r1
200043e0:	ea40 0002 	orr.w	r0, r0, r2
200043e4:	ea81 0103 	eor.w	r1, r1, r3
200043e8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
200043ec:	bfc2      	ittt	gt
200043ee:	ebd4 050c 	rsbsgt	r5, r4, ip
200043f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200043f6:	bd70      	popgt	{r4, r5, r6, pc}
200043f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200043fc:	f04f 0e00 	mov.w	lr, #0
20004400:	3c01      	subs	r4, #1
20004402:	f300 80ab 	bgt.w	2000455c <__aeabi_dmul+0x238>
20004406:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000440a:	bfde      	ittt	le
2000440c:	2000      	movle	r0, #0
2000440e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20004412:	bd70      	pople	{r4, r5, r6, pc}
20004414:	f1c4 0400 	rsb	r4, r4, #0
20004418:	3c20      	subs	r4, #32
2000441a:	da35      	bge.n	20004488 <__aeabi_dmul+0x164>
2000441c:	340c      	adds	r4, #12
2000441e:	dc1b      	bgt.n	20004458 <__aeabi_dmul+0x134>
20004420:	f104 0414 	add.w	r4, r4, #20
20004424:	f1c4 0520 	rsb	r5, r4, #32
20004428:	fa00 f305 	lsl.w	r3, r0, r5
2000442c:	fa20 f004 	lsr.w	r0, r0, r4
20004430:	fa01 f205 	lsl.w	r2, r1, r5
20004434:	ea40 0002 	orr.w	r0, r0, r2
20004438:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
2000443c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20004440:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20004444:	fa21 f604 	lsr.w	r6, r1, r4
20004448:	eb42 0106 	adc.w	r1, r2, r6
2000444c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004450:	bf08      	it	eq
20004452:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20004456:	bd70      	pop	{r4, r5, r6, pc}
20004458:	f1c4 040c 	rsb	r4, r4, #12
2000445c:	f1c4 0520 	rsb	r5, r4, #32
20004460:	fa00 f304 	lsl.w	r3, r0, r4
20004464:	fa20 f005 	lsr.w	r0, r0, r5
20004468:	fa01 f204 	lsl.w	r2, r1, r4
2000446c:	ea40 0002 	orr.w	r0, r0, r2
20004470:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004474:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20004478:	f141 0100 	adc.w	r1, r1, #0
2000447c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004480:	bf08      	it	eq
20004482:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20004486:	bd70      	pop	{r4, r5, r6, pc}
20004488:	f1c4 0520 	rsb	r5, r4, #32
2000448c:	fa00 f205 	lsl.w	r2, r0, r5
20004490:	ea4e 0e02 	orr.w	lr, lr, r2
20004494:	fa20 f304 	lsr.w	r3, r0, r4
20004498:	fa01 f205 	lsl.w	r2, r1, r5
2000449c:	ea43 0302 	orr.w	r3, r3, r2
200044a0:	fa21 f004 	lsr.w	r0, r1, r4
200044a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200044a8:	fa21 f204 	lsr.w	r2, r1, r4
200044ac:	ea20 0002 	bic.w	r0, r0, r2
200044b0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200044b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200044b8:	bf08      	it	eq
200044ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200044be:	bd70      	pop	{r4, r5, r6, pc}
200044c0:	f094 0f00 	teq	r4, #0
200044c4:	d10f      	bne.n	200044e6 <__aeabi_dmul+0x1c2>
200044c6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
200044ca:	0040      	lsls	r0, r0, #1
200044cc:	eb41 0101 	adc.w	r1, r1, r1
200044d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200044d4:	bf08      	it	eq
200044d6:	3c01      	subeq	r4, #1
200044d8:	d0f7      	beq.n	200044ca <__aeabi_dmul+0x1a6>
200044da:	ea41 0106 	orr.w	r1, r1, r6
200044de:	f095 0f00 	teq	r5, #0
200044e2:	bf18      	it	ne
200044e4:	4770      	bxne	lr
200044e6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
200044ea:	0052      	lsls	r2, r2, #1
200044ec:	eb43 0303 	adc.w	r3, r3, r3
200044f0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
200044f4:	bf08      	it	eq
200044f6:	3d01      	subeq	r5, #1
200044f8:	d0f7      	beq.n	200044ea <__aeabi_dmul+0x1c6>
200044fa:	ea43 0306 	orr.w	r3, r3, r6
200044fe:	4770      	bx	lr
20004500:	ea94 0f0c 	teq	r4, ip
20004504:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004508:	bf18      	it	ne
2000450a:	ea95 0f0c 	teqne	r5, ip
2000450e:	d00c      	beq.n	2000452a <__aeabi_dmul+0x206>
20004510:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004514:	bf18      	it	ne
20004516:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000451a:	d1d1      	bne.n	200044c0 <__aeabi_dmul+0x19c>
2000451c:	ea81 0103 	eor.w	r1, r1, r3
20004520:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004524:	f04f 0000 	mov.w	r0, #0
20004528:	bd70      	pop	{r4, r5, r6, pc}
2000452a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000452e:	bf06      	itte	eq
20004530:	4610      	moveq	r0, r2
20004532:	4619      	moveq	r1, r3
20004534:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004538:	d019      	beq.n	2000456e <__aeabi_dmul+0x24a>
2000453a:	ea94 0f0c 	teq	r4, ip
2000453e:	d102      	bne.n	20004546 <__aeabi_dmul+0x222>
20004540:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20004544:	d113      	bne.n	2000456e <__aeabi_dmul+0x24a>
20004546:	ea95 0f0c 	teq	r5, ip
2000454a:	d105      	bne.n	20004558 <__aeabi_dmul+0x234>
2000454c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20004550:	bf1c      	itt	ne
20004552:	4610      	movne	r0, r2
20004554:	4619      	movne	r1, r3
20004556:	d10a      	bne.n	2000456e <__aeabi_dmul+0x24a>
20004558:	ea81 0103 	eor.w	r1, r1, r3
2000455c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004560:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20004564:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20004568:	f04f 0000 	mov.w	r0, #0
2000456c:	bd70      	pop	{r4, r5, r6, pc}
2000456e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20004572:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20004576:	bd70      	pop	{r4, r5, r6, pc}

20004578 <__aeabi_ddiv>:
20004578:	b570      	push	{r4, r5, r6, lr}
2000457a:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000457e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20004582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20004586:	bf1d      	ittte	ne
20004588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000458c:	ea94 0f0c 	teqne	r4, ip
20004590:	ea95 0f0c 	teqne	r5, ip
20004594:	f000 f8a7 	bleq	200046e6 <__aeabi_ddiv+0x16e>
20004598:	eba4 0405 	sub.w	r4, r4, r5
2000459c:	ea81 0e03 	eor.w	lr, r1, r3
200045a0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200045a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200045a8:	f000 8088 	beq.w	200046bc <__aeabi_ddiv+0x144>
200045ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
200045b0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200045b4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200045b8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
200045bc:	ea4f 2202 	mov.w	r2, r2, lsl #8
200045c0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
200045c4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
200045c8:	ea4f 2600 	mov.w	r6, r0, lsl #8
200045cc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
200045d0:	429d      	cmp	r5, r3
200045d2:	bf08      	it	eq
200045d4:	4296      	cmpeq	r6, r2
200045d6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
200045da:	f504 7440 	add.w	r4, r4, #768	; 0x300
200045de:	d202      	bcs.n	200045e6 <__aeabi_ddiv+0x6e>
200045e0:	085b      	lsrs	r3, r3, #1
200045e2:	ea4f 0232 	mov.w	r2, r2, rrx
200045e6:	1ab6      	subs	r6, r6, r2
200045e8:	eb65 0503 	sbc.w	r5, r5, r3
200045ec:	085b      	lsrs	r3, r3, #1
200045ee:	ea4f 0232 	mov.w	r2, r2, rrx
200045f2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
200045f6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
200045fa:	ebb6 0e02 	subs.w	lr, r6, r2
200045fe:	eb75 0e03 	sbcs.w	lr, r5, r3
20004602:	bf22      	ittt	cs
20004604:	1ab6      	subcs	r6, r6, r2
20004606:	4675      	movcs	r5, lr
20004608:	ea40 000c 	orrcs.w	r0, r0, ip
2000460c:	085b      	lsrs	r3, r3, #1
2000460e:	ea4f 0232 	mov.w	r2, r2, rrx
20004612:	ebb6 0e02 	subs.w	lr, r6, r2
20004616:	eb75 0e03 	sbcs.w	lr, r5, r3
2000461a:	bf22      	ittt	cs
2000461c:	1ab6      	subcs	r6, r6, r2
2000461e:	4675      	movcs	r5, lr
20004620:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20004624:	085b      	lsrs	r3, r3, #1
20004626:	ea4f 0232 	mov.w	r2, r2, rrx
2000462a:	ebb6 0e02 	subs.w	lr, r6, r2
2000462e:	eb75 0e03 	sbcs.w	lr, r5, r3
20004632:	bf22      	ittt	cs
20004634:	1ab6      	subcs	r6, r6, r2
20004636:	4675      	movcs	r5, lr
20004638:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
2000463c:	085b      	lsrs	r3, r3, #1
2000463e:	ea4f 0232 	mov.w	r2, r2, rrx
20004642:	ebb6 0e02 	subs.w	lr, r6, r2
20004646:	eb75 0e03 	sbcs.w	lr, r5, r3
2000464a:	bf22      	ittt	cs
2000464c:	1ab6      	subcs	r6, r6, r2
2000464e:	4675      	movcs	r5, lr
20004650:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20004654:	ea55 0e06 	orrs.w	lr, r5, r6
20004658:	d018      	beq.n	2000468c <__aeabi_ddiv+0x114>
2000465a:	ea4f 1505 	mov.w	r5, r5, lsl #4
2000465e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20004662:	ea4f 1606 	mov.w	r6, r6, lsl #4
20004666:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000466a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
2000466e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20004672:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20004676:	d1c0      	bne.n	200045fa <__aeabi_ddiv+0x82>
20004678:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000467c:	d10b      	bne.n	20004696 <__aeabi_ddiv+0x11e>
2000467e:	ea41 0100 	orr.w	r1, r1, r0
20004682:	f04f 0000 	mov.w	r0, #0
20004686:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000468a:	e7b6      	b.n	200045fa <__aeabi_ddiv+0x82>
2000468c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20004690:	bf04      	itt	eq
20004692:	4301      	orreq	r1, r0
20004694:	2000      	moveq	r0, #0
20004696:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000469a:	bf88      	it	hi
2000469c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200046a0:	f63f aeaf 	bhi.w	20004402 <__aeabi_dmul+0xde>
200046a4:	ebb5 0c03 	subs.w	ip, r5, r3
200046a8:	bf04      	itt	eq
200046aa:	ebb6 0c02 	subseq.w	ip, r6, r2
200046ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200046b2:	f150 0000 	adcs.w	r0, r0, #0
200046b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200046ba:	bd70      	pop	{r4, r5, r6, pc}
200046bc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
200046c0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
200046c4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
200046c8:	bfc2      	ittt	gt
200046ca:	ebd4 050c 	rsbsgt	r5, r4, ip
200046ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200046d2:	bd70      	popgt	{r4, r5, r6, pc}
200046d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200046d8:	f04f 0e00 	mov.w	lr, #0
200046dc:	3c01      	subs	r4, #1
200046de:	e690      	b.n	20004402 <__aeabi_dmul+0xde>
200046e0:	ea45 0e06 	orr.w	lr, r5, r6
200046e4:	e68d      	b.n	20004402 <__aeabi_dmul+0xde>
200046e6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200046ea:	ea94 0f0c 	teq	r4, ip
200046ee:	bf08      	it	eq
200046f0:	ea95 0f0c 	teqeq	r5, ip
200046f4:	f43f af3b 	beq.w	2000456e <__aeabi_dmul+0x24a>
200046f8:	ea94 0f0c 	teq	r4, ip
200046fc:	d10a      	bne.n	20004714 <__aeabi_ddiv+0x19c>
200046fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20004702:	f47f af34 	bne.w	2000456e <__aeabi_dmul+0x24a>
20004706:	ea95 0f0c 	teq	r5, ip
2000470a:	f47f af25 	bne.w	20004558 <__aeabi_dmul+0x234>
2000470e:	4610      	mov	r0, r2
20004710:	4619      	mov	r1, r3
20004712:	e72c      	b.n	2000456e <__aeabi_dmul+0x24a>
20004714:	ea95 0f0c 	teq	r5, ip
20004718:	d106      	bne.n	20004728 <__aeabi_ddiv+0x1b0>
2000471a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000471e:	f43f aefd 	beq.w	2000451c <__aeabi_dmul+0x1f8>
20004722:	4610      	mov	r0, r2
20004724:	4619      	mov	r1, r3
20004726:	e722      	b.n	2000456e <__aeabi_dmul+0x24a>
20004728:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000472c:	bf18      	it	ne
2000472e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004732:	f47f aec5 	bne.w	200044c0 <__aeabi_dmul+0x19c>
20004736:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
2000473a:	f47f af0d 	bne.w	20004558 <__aeabi_dmul+0x234>
2000473e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20004742:	f47f aeeb 	bne.w	2000451c <__aeabi_dmul+0x1f8>
20004746:	e712      	b.n	2000456e <__aeabi_dmul+0x24a>

20004748 <__aeabi_d2uiz>:
20004748:	004a      	lsls	r2, r1, #1
2000474a:	d211      	bcs.n	20004770 <__aeabi_d2uiz+0x28>
2000474c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20004750:	d211      	bcs.n	20004776 <__aeabi_d2uiz+0x2e>
20004752:	d50d      	bpl.n	20004770 <__aeabi_d2uiz+0x28>
20004754:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20004758:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000475c:	d40e      	bmi.n	2000477c <__aeabi_d2uiz+0x34>
2000475e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20004762:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20004766:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000476a:	fa23 f002 	lsr.w	r0, r3, r2
2000476e:	4770      	bx	lr
20004770:	f04f 0000 	mov.w	r0, #0
20004774:	4770      	bx	lr
20004776:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000477a:	d102      	bne.n	20004782 <__aeabi_d2uiz+0x3a>
2000477c:	f04f 30ff 	mov.w	r0, #4294967295
20004780:	4770      	bx	lr
20004782:	f04f 0000 	mov.w	r0, #0
20004786:	4770      	bx	lr

20004788 <__aeabi_d2f>:
20004788:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000478c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
20004790:	bf24      	itt	cs
20004792:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
20004796:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
2000479a:	d90d      	bls.n	200047b8 <__aeabi_d2f+0x30>
2000479c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200047a0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
200047a4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
200047a8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
200047ac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
200047b0:	bf08      	it	eq
200047b2:	f020 0001 	biceq.w	r0, r0, #1
200047b6:	4770      	bx	lr
200047b8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
200047bc:	d121      	bne.n	20004802 <__aeabi_d2f+0x7a>
200047be:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
200047c2:	bfbc      	itt	lt
200047c4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
200047c8:	4770      	bxlt	lr
200047ca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200047ce:	ea4f 5252 	mov.w	r2, r2, lsr #21
200047d2:	f1c2 0218 	rsb	r2, r2, #24
200047d6:	f1c2 0c20 	rsb	ip, r2, #32
200047da:	fa10 f30c 	lsls.w	r3, r0, ip
200047de:	fa20 f002 	lsr.w	r0, r0, r2
200047e2:	bf18      	it	ne
200047e4:	f040 0001 	orrne.w	r0, r0, #1
200047e8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200047ec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
200047f0:	fa03 fc0c 	lsl.w	ip, r3, ip
200047f4:	ea40 000c 	orr.w	r0, r0, ip
200047f8:	fa23 f302 	lsr.w	r3, r3, r2
200047fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
20004800:	e7cc      	b.n	2000479c <__aeabi_d2f+0x14>
20004802:	ea7f 5362 	mvns.w	r3, r2, asr #21
20004806:	d107      	bne.n	20004818 <__aeabi_d2f+0x90>
20004808:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
2000480c:	bf1e      	ittt	ne
2000480e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
20004812:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
20004816:	4770      	bxne	lr
20004818:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
2000481c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20004820:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004824:	4770      	bx	lr
20004826:	bf00      	nop

20004828 <__aeabi_frsub>:
20004828:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
2000482c:	e002      	b.n	20004834 <__addsf3>
2000482e:	bf00      	nop

20004830 <__aeabi_fsub>:
20004830:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

20004834 <__addsf3>:
20004834:	0042      	lsls	r2, r0, #1
20004836:	bf1f      	itttt	ne
20004838:	ea5f 0341 	movsne.w	r3, r1, lsl #1
2000483c:	ea92 0f03 	teqne	r2, r3
20004840:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
20004844:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20004848:	d06a      	beq.n	20004920 <__addsf3+0xec>
2000484a:	ea4f 6212 	mov.w	r2, r2, lsr #24
2000484e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
20004852:	bfc1      	itttt	gt
20004854:	18d2      	addgt	r2, r2, r3
20004856:	4041      	eorgt	r1, r0
20004858:	4048      	eorgt	r0, r1
2000485a:	4041      	eorgt	r1, r0
2000485c:	bfb8      	it	lt
2000485e:	425b      	neglt	r3, r3
20004860:	2b19      	cmp	r3, #25
20004862:	bf88      	it	hi
20004864:	4770      	bxhi	lr
20004866:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
2000486a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000486e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
20004872:	bf18      	it	ne
20004874:	4240      	negne	r0, r0
20004876:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000487a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
2000487e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
20004882:	bf18      	it	ne
20004884:	4249      	negne	r1, r1
20004886:	ea92 0f03 	teq	r2, r3
2000488a:	d03f      	beq.n	2000490c <__addsf3+0xd8>
2000488c:	f1a2 0201 	sub.w	r2, r2, #1
20004890:	fa41 fc03 	asr.w	ip, r1, r3
20004894:	eb10 000c 	adds.w	r0, r0, ip
20004898:	f1c3 0320 	rsb	r3, r3, #32
2000489c:	fa01 f103 	lsl.w	r1, r1, r3
200048a0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
200048a4:	d502      	bpl.n	200048ac <__addsf3+0x78>
200048a6:	4249      	negs	r1, r1
200048a8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
200048ac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
200048b0:	d313      	bcc.n	200048da <__addsf3+0xa6>
200048b2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
200048b6:	d306      	bcc.n	200048c6 <__addsf3+0x92>
200048b8:	0840      	lsrs	r0, r0, #1
200048ba:	ea4f 0131 	mov.w	r1, r1, rrx
200048be:	f102 0201 	add.w	r2, r2, #1
200048c2:	2afe      	cmp	r2, #254	; 0xfe
200048c4:	d251      	bcs.n	2000496a <__addsf3+0x136>
200048c6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
200048ca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200048ce:	bf08      	it	eq
200048d0:	f020 0001 	biceq.w	r0, r0, #1
200048d4:	ea40 0003 	orr.w	r0, r0, r3
200048d8:	4770      	bx	lr
200048da:	0049      	lsls	r1, r1, #1
200048dc:	eb40 0000 	adc.w	r0, r0, r0
200048e0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
200048e4:	f1a2 0201 	sub.w	r2, r2, #1
200048e8:	d1ed      	bne.n	200048c6 <__addsf3+0x92>
200048ea:	fab0 fc80 	clz	ip, r0
200048ee:	f1ac 0c08 	sub.w	ip, ip, #8
200048f2:	ebb2 020c 	subs.w	r2, r2, ip
200048f6:	fa00 f00c 	lsl.w	r0, r0, ip
200048fa:	bfaa      	itet	ge
200048fc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
20004900:	4252      	neglt	r2, r2
20004902:	4318      	orrge	r0, r3
20004904:	bfbc      	itt	lt
20004906:	40d0      	lsrlt	r0, r2
20004908:	4318      	orrlt	r0, r3
2000490a:	4770      	bx	lr
2000490c:	f092 0f00 	teq	r2, #0
20004910:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
20004914:	bf06      	itte	eq
20004916:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
2000491a:	3201      	addeq	r2, #1
2000491c:	3b01      	subne	r3, #1
2000491e:	e7b5      	b.n	2000488c <__addsf3+0x58>
20004920:	ea4f 0341 	mov.w	r3, r1, lsl #1
20004924:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20004928:	bf18      	it	ne
2000492a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
2000492e:	d021      	beq.n	20004974 <__addsf3+0x140>
20004930:	ea92 0f03 	teq	r2, r3
20004934:	d004      	beq.n	20004940 <__addsf3+0x10c>
20004936:	f092 0f00 	teq	r2, #0
2000493a:	bf08      	it	eq
2000493c:	4608      	moveq	r0, r1
2000493e:	4770      	bx	lr
20004940:	ea90 0f01 	teq	r0, r1
20004944:	bf1c      	itt	ne
20004946:	2000      	movne	r0, #0
20004948:	4770      	bxne	lr
2000494a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
2000494e:	d104      	bne.n	2000495a <__addsf3+0x126>
20004950:	0040      	lsls	r0, r0, #1
20004952:	bf28      	it	cs
20004954:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
20004958:	4770      	bx	lr
2000495a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
2000495e:	bf3c      	itt	cc
20004960:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
20004964:	4770      	bxcc	lr
20004966:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
2000496a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
2000496e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004972:	4770      	bx	lr
20004974:	ea7f 6222 	mvns.w	r2, r2, asr #24
20004978:	bf16      	itet	ne
2000497a:	4608      	movne	r0, r1
2000497c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
20004980:	4601      	movne	r1, r0
20004982:	0242      	lsls	r2, r0, #9
20004984:	bf06      	itte	eq
20004986:	ea5f 2341 	movseq.w	r3, r1, lsl #9
2000498a:	ea90 0f01 	teqeq	r0, r1
2000498e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
20004992:	4770      	bx	lr

20004994 <__aeabi_ui2f>:
20004994:	f04f 0300 	mov.w	r3, #0
20004998:	e004      	b.n	200049a4 <__aeabi_i2f+0x8>
2000499a:	bf00      	nop

2000499c <__aeabi_i2f>:
2000499c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
200049a0:	bf48      	it	mi
200049a2:	4240      	negmi	r0, r0
200049a4:	ea5f 0c00 	movs.w	ip, r0
200049a8:	bf08      	it	eq
200049aa:	4770      	bxeq	lr
200049ac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
200049b0:	4601      	mov	r1, r0
200049b2:	f04f 0000 	mov.w	r0, #0
200049b6:	e01c      	b.n	200049f2 <__aeabi_l2f+0x2a>

200049b8 <__aeabi_ul2f>:
200049b8:	ea50 0201 	orrs.w	r2, r0, r1
200049bc:	bf08      	it	eq
200049be:	4770      	bxeq	lr
200049c0:	f04f 0300 	mov.w	r3, #0
200049c4:	e00a      	b.n	200049dc <__aeabi_l2f+0x14>
200049c6:	bf00      	nop

200049c8 <__aeabi_l2f>:
200049c8:	ea50 0201 	orrs.w	r2, r0, r1
200049cc:	bf08      	it	eq
200049ce:	4770      	bxeq	lr
200049d0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
200049d4:	d502      	bpl.n	200049dc <__aeabi_l2f+0x14>
200049d6:	4240      	negs	r0, r0
200049d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200049dc:	ea5f 0c01 	movs.w	ip, r1
200049e0:	bf02      	ittt	eq
200049e2:	4684      	moveq	ip, r0
200049e4:	4601      	moveq	r1, r0
200049e6:	2000      	moveq	r0, #0
200049e8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
200049ec:	bf08      	it	eq
200049ee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
200049f2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
200049f6:	fabc f28c 	clz	r2, ip
200049fa:	3a08      	subs	r2, #8
200049fc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
20004a00:	db10      	blt.n	20004a24 <__aeabi_l2f+0x5c>
20004a02:	fa01 fc02 	lsl.w	ip, r1, r2
20004a06:	4463      	add	r3, ip
20004a08:	fa00 fc02 	lsl.w	ip, r0, r2
20004a0c:	f1c2 0220 	rsb	r2, r2, #32
20004a10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20004a14:	fa20 f202 	lsr.w	r2, r0, r2
20004a18:	eb43 0002 	adc.w	r0, r3, r2
20004a1c:	bf08      	it	eq
20004a1e:	f020 0001 	biceq.w	r0, r0, #1
20004a22:	4770      	bx	lr
20004a24:	f102 0220 	add.w	r2, r2, #32
20004a28:	fa01 fc02 	lsl.w	ip, r1, r2
20004a2c:	f1c2 0220 	rsb	r2, r2, #32
20004a30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
20004a34:	fa21 f202 	lsr.w	r2, r1, r2
20004a38:	eb43 0002 	adc.w	r0, r3, r2
20004a3c:	bf08      	it	eq
20004a3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20004a42:	4770      	bx	lr

20004a44 <__aeabi_fmul>:
20004a44:	f04f 0cff 	mov.w	ip, #255	; 0xff
20004a48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
20004a4c:	bf1e      	ittt	ne
20004a4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
20004a52:	ea92 0f0c 	teqne	r2, ip
20004a56:	ea93 0f0c 	teqne	r3, ip
20004a5a:	d06f      	beq.n	20004b3c <__aeabi_fmul+0xf8>
20004a5c:	441a      	add	r2, r3
20004a5e:	ea80 0c01 	eor.w	ip, r0, r1
20004a62:	0240      	lsls	r0, r0, #9
20004a64:	bf18      	it	ne
20004a66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
20004a6a:	d01e      	beq.n	20004aaa <__aeabi_fmul+0x66>
20004a6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
20004a70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
20004a74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
20004a78:	fba0 3101 	umull	r3, r1, r0, r1
20004a7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20004a80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
20004a84:	bf3e      	ittt	cc
20004a86:	0049      	lslcc	r1, r1, #1
20004a88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
20004a8c:	005b      	lslcc	r3, r3, #1
20004a8e:	ea40 0001 	orr.w	r0, r0, r1
20004a92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
20004a96:	2afd      	cmp	r2, #253	; 0xfd
20004a98:	d81d      	bhi.n	20004ad6 <__aeabi_fmul+0x92>
20004a9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
20004a9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20004aa2:	bf08      	it	eq
20004aa4:	f020 0001 	biceq.w	r0, r0, #1
20004aa8:	4770      	bx	lr
20004aaa:	f090 0f00 	teq	r0, #0
20004aae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
20004ab2:	bf08      	it	eq
20004ab4:	0249      	lsleq	r1, r1, #9
20004ab6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
20004aba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
20004abe:	3a7f      	subs	r2, #127	; 0x7f
20004ac0:	bfc2      	ittt	gt
20004ac2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20004ac6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
20004aca:	4770      	bxgt	lr
20004acc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004ad0:	f04f 0300 	mov.w	r3, #0
20004ad4:	3a01      	subs	r2, #1
20004ad6:	dc5d      	bgt.n	20004b94 <__aeabi_fmul+0x150>
20004ad8:	f112 0f19 	cmn.w	r2, #25
20004adc:	bfdc      	itt	le
20004ade:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
20004ae2:	4770      	bxle	lr
20004ae4:	f1c2 0200 	rsb	r2, r2, #0
20004ae8:	0041      	lsls	r1, r0, #1
20004aea:	fa21 f102 	lsr.w	r1, r1, r2
20004aee:	f1c2 0220 	rsb	r2, r2, #32
20004af2:	fa00 fc02 	lsl.w	ip, r0, r2
20004af6:	ea5f 0031 	movs.w	r0, r1, rrx
20004afa:	f140 0000 	adc.w	r0, r0, #0
20004afe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
20004b02:	bf08      	it	eq
20004b04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20004b08:	4770      	bx	lr
20004b0a:	f092 0f00 	teq	r2, #0
20004b0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
20004b12:	bf02      	ittt	eq
20004b14:	0040      	lsleq	r0, r0, #1
20004b16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
20004b1a:	3a01      	subeq	r2, #1
20004b1c:	d0f9      	beq.n	20004b12 <__aeabi_fmul+0xce>
20004b1e:	ea40 000c 	orr.w	r0, r0, ip
20004b22:	f093 0f00 	teq	r3, #0
20004b26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20004b2a:	bf02      	ittt	eq
20004b2c:	0049      	lsleq	r1, r1, #1
20004b2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
20004b32:	3b01      	subeq	r3, #1
20004b34:	d0f9      	beq.n	20004b2a <__aeabi_fmul+0xe6>
20004b36:	ea41 010c 	orr.w	r1, r1, ip
20004b3a:	e78f      	b.n	20004a5c <__aeabi_fmul+0x18>
20004b3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20004b40:	ea92 0f0c 	teq	r2, ip
20004b44:	bf18      	it	ne
20004b46:	ea93 0f0c 	teqne	r3, ip
20004b4a:	d00a      	beq.n	20004b62 <__aeabi_fmul+0x11e>
20004b4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20004b50:	bf18      	it	ne
20004b52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
20004b56:	d1d8      	bne.n	20004b0a <__aeabi_fmul+0xc6>
20004b58:	ea80 0001 	eor.w	r0, r0, r1
20004b5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
20004b60:	4770      	bx	lr
20004b62:	f090 0f00 	teq	r0, #0
20004b66:	bf17      	itett	ne
20004b68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
20004b6c:	4608      	moveq	r0, r1
20004b6e:	f091 0f00 	teqne	r1, #0
20004b72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
20004b76:	d014      	beq.n	20004ba2 <__aeabi_fmul+0x15e>
20004b78:	ea92 0f0c 	teq	r2, ip
20004b7c:	d101      	bne.n	20004b82 <__aeabi_fmul+0x13e>
20004b7e:	0242      	lsls	r2, r0, #9
20004b80:	d10f      	bne.n	20004ba2 <__aeabi_fmul+0x15e>
20004b82:	ea93 0f0c 	teq	r3, ip
20004b86:	d103      	bne.n	20004b90 <__aeabi_fmul+0x14c>
20004b88:	024b      	lsls	r3, r1, #9
20004b8a:	bf18      	it	ne
20004b8c:	4608      	movne	r0, r1
20004b8e:	d108      	bne.n	20004ba2 <__aeabi_fmul+0x15e>
20004b90:	ea80 0001 	eor.w	r0, r0, r1
20004b94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
20004b98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20004b9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004ba0:	4770      	bx	lr
20004ba2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20004ba6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
20004baa:	4770      	bx	lr

20004bac <__aeabi_fdiv>:
20004bac:	f04f 0cff 	mov.w	ip, #255	; 0xff
20004bb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
20004bb4:	bf1e      	ittt	ne
20004bb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
20004bba:	ea92 0f0c 	teqne	r2, ip
20004bbe:	ea93 0f0c 	teqne	r3, ip
20004bc2:	d069      	beq.n	20004c98 <__aeabi_fdiv+0xec>
20004bc4:	eba2 0203 	sub.w	r2, r2, r3
20004bc8:	ea80 0c01 	eor.w	ip, r0, r1
20004bcc:	0249      	lsls	r1, r1, #9
20004bce:	ea4f 2040 	mov.w	r0, r0, lsl #9
20004bd2:	d037      	beq.n	20004c44 <__aeabi_fdiv+0x98>
20004bd4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
20004bd8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
20004bdc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
20004be0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20004be4:	428b      	cmp	r3, r1
20004be6:	bf38      	it	cc
20004be8:	005b      	lslcc	r3, r3, #1
20004bea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
20004bee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
20004bf2:	428b      	cmp	r3, r1
20004bf4:	bf24      	itt	cs
20004bf6:	1a5b      	subcs	r3, r3, r1
20004bf8:	ea40 000c 	orrcs.w	r0, r0, ip
20004bfc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
20004c00:	bf24      	itt	cs
20004c02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
20004c06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20004c0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
20004c0e:	bf24      	itt	cs
20004c10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
20004c14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20004c18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
20004c1c:	bf24      	itt	cs
20004c1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
20004c22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20004c26:	011b      	lsls	r3, r3, #4
20004c28:	bf18      	it	ne
20004c2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
20004c2e:	d1e0      	bne.n	20004bf2 <__aeabi_fdiv+0x46>
20004c30:	2afd      	cmp	r2, #253	; 0xfd
20004c32:	f63f af50 	bhi.w	20004ad6 <__aeabi_fmul+0x92>
20004c36:	428b      	cmp	r3, r1
20004c38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20004c3c:	bf08      	it	eq
20004c3e:	f020 0001 	biceq.w	r0, r0, #1
20004c42:	4770      	bx	lr
20004c44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
20004c48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
20004c4c:	327f      	adds	r2, #127	; 0x7f
20004c4e:	bfc2      	ittt	gt
20004c50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20004c54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
20004c58:	4770      	bxgt	lr
20004c5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004c5e:	f04f 0300 	mov.w	r3, #0
20004c62:	3a01      	subs	r2, #1
20004c64:	e737      	b.n	20004ad6 <__aeabi_fmul+0x92>
20004c66:	f092 0f00 	teq	r2, #0
20004c6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
20004c6e:	bf02      	ittt	eq
20004c70:	0040      	lsleq	r0, r0, #1
20004c72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
20004c76:	3a01      	subeq	r2, #1
20004c78:	d0f9      	beq.n	20004c6e <__aeabi_fdiv+0xc2>
20004c7a:	ea40 000c 	orr.w	r0, r0, ip
20004c7e:	f093 0f00 	teq	r3, #0
20004c82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20004c86:	bf02      	ittt	eq
20004c88:	0049      	lsleq	r1, r1, #1
20004c8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
20004c8e:	3b01      	subeq	r3, #1
20004c90:	d0f9      	beq.n	20004c86 <__aeabi_fdiv+0xda>
20004c92:	ea41 010c 	orr.w	r1, r1, ip
20004c96:	e795      	b.n	20004bc4 <__aeabi_fdiv+0x18>
20004c98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20004c9c:	ea92 0f0c 	teq	r2, ip
20004ca0:	d108      	bne.n	20004cb4 <__aeabi_fdiv+0x108>
20004ca2:	0242      	lsls	r2, r0, #9
20004ca4:	f47f af7d 	bne.w	20004ba2 <__aeabi_fmul+0x15e>
20004ca8:	ea93 0f0c 	teq	r3, ip
20004cac:	f47f af70 	bne.w	20004b90 <__aeabi_fmul+0x14c>
20004cb0:	4608      	mov	r0, r1
20004cb2:	e776      	b.n	20004ba2 <__aeabi_fmul+0x15e>
20004cb4:	ea93 0f0c 	teq	r3, ip
20004cb8:	d104      	bne.n	20004cc4 <__aeabi_fdiv+0x118>
20004cba:	024b      	lsls	r3, r1, #9
20004cbc:	f43f af4c 	beq.w	20004b58 <__aeabi_fmul+0x114>
20004cc0:	4608      	mov	r0, r1
20004cc2:	e76e      	b.n	20004ba2 <__aeabi_fmul+0x15e>
20004cc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20004cc8:	bf18      	it	ne
20004cca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
20004cce:	d1ca      	bne.n	20004c66 <__aeabi_fdiv+0xba>
20004cd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
20004cd4:	f47f af5c 	bne.w	20004b90 <__aeabi_fmul+0x14c>
20004cd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
20004cdc:	f47f af3c 	bne.w	20004b58 <__aeabi_fmul+0x114>
20004ce0:	e75f      	b.n	20004ba2 <__aeabi_fmul+0x15e>
20004ce2:	bf00      	nop

20004ce4 <__aeabi_f2uiz>:
20004ce4:	0042      	lsls	r2, r0, #1
20004ce6:	d20e      	bcs.n	20004d06 <__aeabi_f2uiz+0x22>
20004ce8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
20004cec:	d30b      	bcc.n	20004d06 <__aeabi_f2uiz+0x22>
20004cee:	f04f 039e 	mov.w	r3, #158	; 0x9e
20004cf2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
20004cf6:	d409      	bmi.n	20004d0c <__aeabi_f2uiz+0x28>
20004cf8:	ea4f 2300 	mov.w	r3, r0, lsl #8
20004cfc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20004d00:	fa23 f002 	lsr.w	r0, r3, r2
20004d04:	4770      	bx	lr
20004d06:	f04f 0000 	mov.w	r0, #0
20004d0a:	4770      	bx	lr
20004d0c:	f112 0f61 	cmn.w	r2, #97	; 0x61
20004d10:	d101      	bne.n	20004d16 <__aeabi_f2uiz+0x32>
20004d12:	0242      	lsls	r2, r0, #9
20004d14:	d102      	bne.n	20004d1c <__aeabi_f2uiz+0x38>
20004d16:	f04f 30ff 	mov.w	r0, #4294967295
20004d1a:	4770      	bx	lr
20004d1c:	f04f 0000 	mov.w	r0, #0
20004d20:	4770      	bx	lr
20004d22:	bf00      	nop

20004d24 <__libc_init_array>:
20004d24:	b570      	push	{r4, r5, r6, lr}
20004d26:	f64c 0600 	movw	r6, #51200	; 0xc800
20004d2a:	f64c 0500 	movw	r5, #51200	; 0xc800
20004d2e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004d32:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004d36:	1b76      	subs	r6, r6, r5
20004d38:	10b6      	asrs	r6, r6, #2
20004d3a:	d006      	beq.n	20004d4a <__libc_init_array+0x26>
20004d3c:	2400      	movs	r4, #0
20004d3e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004d42:	3401      	adds	r4, #1
20004d44:	4798      	blx	r3
20004d46:	42a6      	cmp	r6, r4
20004d48:	d8f9      	bhi.n	20004d3e <__libc_init_array+0x1a>
20004d4a:	f64c 0500 	movw	r5, #51200	; 0xc800
20004d4e:	f64c 0604 	movw	r6, #51204	; 0xc804
20004d52:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004d56:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004d5a:	1b76      	subs	r6, r6, r5
20004d5c:	f007 fd44 	bl	2000c7e8 <_init>
20004d60:	10b6      	asrs	r6, r6, #2
20004d62:	d006      	beq.n	20004d72 <__libc_init_array+0x4e>
20004d64:	2400      	movs	r4, #0
20004d66:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004d6a:	3401      	adds	r4, #1
20004d6c:	4798      	blx	r3
20004d6e:	42a6      	cmp	r6, r4
20004d70:	d8f9      	bhi.n	20004d66 <__libc_init_array+0x42>
20004d72:	bd70      	pop	{r4, r5, r6, pc}

20004d74 <free>:
20004d74:	f64c 0340 	movw	r3, #51264	; 0xc840
20004d78:	4601      	mov	r1, r0
20004d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d7e:	6818      	ldr	r0, [r3, #0]
20004d80:	f004 beda 	b.w	20009b38 <_free_r>

20004d84 <malloc>:
20004d84:	f64c 0340 	movw	r3, #51264	; 0xc840
20004d88:	4601      	mov	r1, r0
20004d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d8e:	6818      	ldr	r0, [r3, #0]
20004d90:	f000 b800 	b.w	20004d94 <_malloc_r>

20004d94 <_malloc_r>:
20004d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004d98:	f101 040b 	add.w	r4, r1, #11
20004d9c:	2c16      	cmp	r4, #22
20004d9e:	b083      	sub	sp, #12
20004da0:	4606      	mov	r6, r0
20004da2:	d82f      	bhi.n	20004e04 <_malloc_r+0x70>
20004da4:	2300      	movs	r3, #0
20004da6:	2410      	movs	r4, #16
20004da8:	428c      	cmp	r4, r1
20004daa:	bf2c      	ite	cs
20004dac:	4619      	movcs	r1, r3
20004dae:	f043 0101 	orrcc.w	r1, r3, #1
20004db2:	2900      	cmp	r1, #0
20004db4:	d130      	bne.n	20004e18 <_malloc_r+0x84>
20004db6:	4630      	mov	r0, r6
20004db8:	f000 fbf0 	bl	2000559c <__malloc_lock>
20004dbc:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20004dc0:	d22e      	bcs.n	20004e20 <_malloc_r+0x8c>
20004dc2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20004dc6:	f64c 1534 	movw	r5, #51508	; 0xc934
20004dca:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004dce:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20004dd2:	68d3      	ldr	r3, [r2, #12]
20004dd4:	4293      	cmp	r3, r2
20004dd6:	f000 8206 	beq.w	200051e6 <_malloc_r+0x452>
20004dda:	685a      	ldr	r2, [r3, #4]
20004ddc:	f103 0508 	add.w	r5, r3, #8
20004de0:	68d9      	ldr	r1, [r3, #12]
20004de2:	4630      	mov	r0, r6
20004de4:	f022 0c03 	bic.w	ip, r2, #3
20004de8:	689a      	ldr	r2, [r3, #8]
20004dea:	4463      	add	r3, ip
20004dec:	685c      	ldr	r4, [r3, #4]
20004dee:	608a      	str	r2, [r1, #8]
20004df0:	f044 0401 	orr.w	r4, r4, #1
20004df4:	60d1      	str	r1, [r2, #12]
20004df6:	605c      	str	r4, [r3, #4]
20004df8:	f000 fbd2 	bl	200055a0 <__malloc_unlock>
20004dfc:	4628      	mov	r0, r5
20004dfe:	b003      	add	sp, #12
20004e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004e04:	f024 0407 	bic.w	r4, r4, #7
20004e08:	0fe3      	lsrs	r3, r4, #31
20004e0a:	428c      	cmp	r4, r1
20004e0c:	bf2c      	ite	cs
20004e0e:	4619      	movcs	r1, r3
20004e10:	f043 0101 	orrcc.w	r1, r3, #1
20004e14:	2900      	cmp	r1, #0
20004e16:	d0ce      	beq.n	20004db6 <_malloc_r+0x22>
20004e18:	230c      	movs	r3, #12
20004e1a:	2500      	movs	r5, #0
20004e1c:	6033      	str	r3, [r6, #0]
20004e1e:	e7ed      	b.n	20004dfc <_malloc_r+0x68>
20004e20:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20004e24:	bf04      	itt	eq
20004e26:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20004e2a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20004e2e:	f040 8090 	bne.w	20004f52 <_malloc_r+0x1be>
20004e32:	f64c 1534 	movw	r5, #51508	; 0xc934
20004e36:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004e3a:	1828      	adds	r0, r5, r0
20004e3c:	68c3      	ldr	r3, [r0, #12]
20004e3e:	4298      	cmp	r0, r3
20004e40:	d106      	bne.n	20004e50 <_malloc_r+0xbc>
20004e42:	e00d      	b.n	20004e60 <_malloc_r+0xcc>
20004e44:	2a00      	cmp	r2, #0
20004e46:	f280 816f 	bge.w	20005128 <_malloc_r+0x394>
20004e4a:	68db      	ldr	r3, [r3, #12]
20004e4c:	4298      	cmp	r0, r3
20004e4e:	d007      	beq.n	20004e60 <_malloc_r+0xcc>
20004e50:	6859      	ldr	r1, [r3, #4]
20004e52:	f021 0103 	bic.w	r1, r1, #3
20004e56:	1b0a      	subs	r2, r1, r4
20004e58:	2a0f      	cmp	r2, #15
20004e5a:	ddf3      	ble.n	20004e44 <_malloc_r+0xb0>
20004e5c:	f10e 3eff 	add.w	lr, lr, #4294967295
20004e60:	f10e 0e01 	add.w	lr, lr, #1
20004e64:	f64c 1734 	movw	r7, #51508	; 0xc934
20004e68:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004e6c:	f107 0108 	add.w	r1, r7, #8
20004e70:	688b      	ldr	r3, [r1, #8]
20004e72:	4299      	cmp	r1, r3
20004e74:	bf08      	it	eq
20004e76:	687a      	ldreq	r2, [r7, #4]
20004e78:	d026      	beq.n	20004ec8 <_malloc_r+0x134>
20004e7a:	685a      	ldr	r2, [r3, #4]
20004e7c:	f022 0c03 	bic.w	ip, r2, #3
20004e80:	ebc4 020c 	rsb	r2, r4, ip
20004e84:	2a0f      	cmp	r2, #15
20004e86:	f300 8194 	bgt.w	200051b2 <_malloc_r+0x41e>
20004e8a:	2a00      	cmp	r2, #0
20004e8c:	60c9      	str	r1, [r1, #12]
20004e8e:	6089      	str	r1, [r1, #8]
20004e90:	f280 8099 	bge.w	20004fc6 <_malloc_r+0x232>
20004e94:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20004e98:	f080 8165 	bcs.w	20005166 <_malloc_r+0x3d2>
20004e9c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20004ea0:	f04f 0a01 	mov.w	sl, #1
20004ea4:	687a      	ldr	r2, [r7, #4]
20004ea6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20004eaa:	ea4f 0cac 	mov.w	ip, ip, asr #2
20004eae:	fa0a fc0c 	lsl.w	ip, sl, ip
20004eb2:	60d8      	str	r0, [r3, #12]
20004eb4:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004eb8:	ea4c 0202 	orr.w	r2, ip, r2
20004ebc:	607a      	str	r2, [r7, #4]
20004ebe:	f8c3 8008 	str.w	r8, [r3, #8]
20004ec2:	f8c8 300c 	str.w	r3, [r8, #12]
20004ec6:	6083      	str	r3, [r0, #8]
20004ec8:	f04f 0c01 	mov.w	ip, #1
20004ecc:	ea4f 03ae 	mov.w	r3, lr, asr #2
20004ed0:	fa0c fc03 	lsl.w	ip, ip, r3
20004ed4:	4594      	cmp	ip, r2
20004ed6:	f200 8082 	bhi.w	20004fde <_malloc_r+0x24a>
20004eda:	ea12 0f0c 	tst.w	r2, ip
20004ede:	d108      	bne.n	20004ef2 <_malloc_r+0x15e>
20004ee0:	f02e 0e03 	bic.w	lr, lr, #3
20004ee4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004ee8:	f10e 0e04 	add.w	lr, lr, #4
20004eec:	ea12 0f0c 	tst.w	r2, ip
20004ef0:	d0f8      	beq.n	20004ee4 <_malloc_r+0x150>
20004ef2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20004ef6:	46f2      	mov	sl, lr
20004ef8:	46c8      	mov	r8, r9
20004efa:	f8d8 300c 	ldr.w	r3, [r8, #12]
20004efe:	4598      	cmp	r8, r3
20004f00:	d107      	bne.n	20004f12 <_malloc_r+0x17e>
20004f02:	e168      	b.n	200051d6 <_malloc_r+0x442>
20004f04:	2a00      	cmp	r2, #0
20004f06:	f280 8178 	bge.w	200051fa <_malloc_r+0x466>
20004f0a:	68db      	ldr	r3, [r3, #12]
20004f0c:	4598      	cmp	r8, r3
20004f0e:	f000 8162 	beq.w	200051d6 <_malloc_r+0x442>
20004f12:	6858      	ldr	r0, [r3, #4]
20004f14:	f020 0003 	bic.w	r0, r0, #3
20004f18:	1b02      	subs	r2, r0, r4
20004f1a:	2a0f      	cmp	r2, #15
20004f1c:	ddf2      	ble.n	20004f04 <_malloc_r+0x170>
20004f1e:	461d      	mov	r5, r3
20004f20:	191f      	adds	r7, r3, r4
20004f22:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20004f26:	f044 0e01 	orr.w	lr, r4, #1
20004f2a:	f855 4f08 	ldr.w	r4, [r5, #8]!
20004f2e:	4630      	mov	r0, r6
20004f30:	50ba      	str	r2, [r7, r2]
20004f32:	f042 0201 	orr.w	r2, r2, #1
20004f36:	f8c3 e004 	str.w	lr, [r3, #4]
20004f3a:	f8cc 4008 	str.w	r4, [ip, #8]
20004f3e:	f8c4 c00c 	str.w	ip, [r4, #12]
20004f42:	608f      	str	r7, [r1, #8]
20004f44:	60cf      	str	r7, [r1, #12]
20004f46:	607a      	str	r2, [r7, #4]
20004f48:	60b9      	str	r1, [r7, #8]
20004f4a:	60f9      	str	r1, [r7, #12]
20004f4c:	f000 fb28 	bl	200055a0 <__malloc_unlock>
20004f50:	e754      	b.n	20004dfc <_malloc_r+0x68>
20004f52:	f1be 0f04 	cmp.w	lr, #4
20004f56:	bf9e      	ittt	ls
20004f58:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20004f5c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20004f60:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004f64:	f67f af65 	bls.w	20004e32 <_malloc_r+0x9e>
20004f68:	f1be 0f14 	cmp.w	lr, #20
20004f6c:	bf9c      	itt	ls
20004f6e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20004f72:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004f76:	f67f af5c 	bls.w	20004e32 <_malloc_r+0x9e>
20004f7a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20004f7e:	bf9e      	ittt	ls
20004f80:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20004f84:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20004f88:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004f8c:	f67f af51 	bls.w	20004e32 <_malloc_r+0x9e>
20004f90:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20004f94:	bf9e      	ittt	ls
20004f96:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20004f9a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20004f9e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004fa2:	f67f af46 	bls.w	20004e32 <_malloc_r+0x9e>
20004fa6:	f240 5354 	movw	r3, #1364	; 0x554
20004faa:	459e      	cmp	lr, r3
20004fac:	bf95      	itete	ls
20004fae:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20004fb2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20004fb6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20004fba:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20004fbe:	bf98      	it	ls
20004fc0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004fc4:	e735      	b.n	20004e32 <_malloc_r+0x9e>
20004fc6:	eb03 020c 	add.w	r2, r3, ip
20004fca:	f103 0508 	add.w	r5, r3, #8
20004fce:	4630      	mov	r0, r6
20004fd0:	6853      	ldr	r3, [r2, #4]
20004fd2:	f043 0301 	orr.w	r3, r3, #1
20004fd6:	6053      	str	r3, [r2, #4]
20004fd8:	f000 fae2 	bl	200055a0 <__malloc_unlock>
20004fdc:	e70e      	b.n	20004dfc <_malloc_r+0x68>
20004fde:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004fe2:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004fe6:	f023 0903 	bic.w	r9, r3, #3
20004fea:	ebc4 0209 	rsb	r2, r4, r9
20004fee:	454c      	cmp	r4, r9
20004ff0:	bf94      	ite	ls
20004ff2:	2300      	movls	r3, #0
20004ff4:	2301      	movhi	r3, #1
20004ff6:	2a0f      	cmp	r2, #15
20004ff8:	bfd8      	it	le
20004ffa:	f043 0301 	orrle.w	r3, r3, #1
20004ffe:	2b00      	cmp	r3, #0
20005000:	f000 80a1 	beq.w	20005146 <_malloc_r+0x3b2>
20005004:	f64c 5be8 	movw	fp, #52712	; 0xcde8
20005008:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
2000500c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20005010:	f8db 3000 	ldr.w	r3, [fp]
20005014:	3310      	adds	r3, #16
20005016:	191b      	adds	r3, r3, r4
20005018:	f1b2 3fff 	cmp.w	r2, #4294967295
2000501c:	d006      	beq.n	2000502c <_malloc_r+0x298>
2000501e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20005022:	331f      	adds	r3, #31
20005024:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20005028:	f023 031f 	bic.w	r3, r3, #31
2000502c:	4619      	mov	r1, r3
2000502e:	4630      	mov	r0, r6
20005030:	9301      	str	r3, [sp, #4]
20005032:	f000 fb2d 	bl	20005690 <_sbrk_r>
20005036:	9b01      	ldr	r3, [sp, #4]
20005038:	f1b0 3fff 	cmp.w	r0, #4294967295
2000503c:	4682      	mov	sl, r0
2000503e:	f000 80f4 	beq.w	2000522a <_malloc_r+0x496>
20005042:	eb08 0109 	add.w	r1, r8, r9
20005046:	4281      	cmp	r1, r0
20005048:	f200 80ec 	bhi.w	20005224 <_malloc_r+0x490>
2000504c:	f8db 2004 	ldr.w	r2, [fp, #4]
20005050:	189a      	adds	r2, r3, r2
20005052:	4551      	cmp	r1, sl
20005054:	f8cb 2004 	str.w	r2, [fp, #4]
20005058:	f000 8145 	beq.w	200052e6 <_malloc_r+0x552>
2000505c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20005060:	f64c 1034 	movw	r0, #51508	; 0xc934
20005064:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005068:	f1b5 3fff 	cmp.w	r5, #4294967295
2000506c:	bf08      	it	eq
2000506e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20005072:	d003      	beq.n	2000507c <_malloc_r+0x2e8>
20005074:	4452      	add	r2, sl
20005076:	1a51      	subs	r1, r2, r1
20005078:	f8cb 1004 	str.w	r1, [fp, #4]
2000507c:	f01a 0507 	ands.w	r5, sl, #7
20005080:	4630      	mov	r0, r6
20005082:	bf17      	itett	ne
20005084:	f1c5 0508 	rsbne	r5, r5, #8
20005088:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000508c:	44aa      	addne	sl, r5
2000508e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20005092:	4453      	add	r3, sl
20005094:	051b      	lsls	r3, r3, #20
20005096:	0d1b      	lsrs	r3, r3, #20
20005098:	1aed      	subs	r5, r5, r3
2000509a:	4629      	mov	r1, r5
2000509c:	f000 faf8 	bl	20005690 <_sbrk_r>
200050a0:	f1b0 3fff 	cmp.w	r0, #4294967295
200050a4:	f000 812c 	beq.w	20005300 <_malloc_r+0x56c>
200050a8:	ebca 0100 	rsb	r1, sl, r0
200050ac:	1949      	adds	r1, r1, r5
200050ae:	f041 0101 	orr.w	r1, r1, #1
200050b2:	f8db 2004 	ldr.w	r2, [fp, #4]
200050b6:	f64c 53e8 	movw	r3, #52712	; 0xcde8
200050ba:	f8c7 a008 	str.w	sl, [r7, #8]
200050be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050c2:	18aa      	adds	r2, r5, r2
200050c4:	45b8      	cmp	r8, r7
200050c6:	f8cb 2004 	str.w	r2, [fp, #4]
200050ca:	f8ca 1004 	str.w	r1, [sl, #4]
200050ce:	d017      	beq.n	20005100 <_malloc_r+0x36c>
200050d0:	f1b9 0f0f 	cmp.w	r9, #15
200050d4:	f240 80df 	bls.w	20005296 <_malloc_r+0x502>
200050d8:	f1a9 010c 	sub.w	r1, r9, #12
200050dc:	2505      	movs	r5, #5
200050de:	f021 0107 	bic.w	r1, r1, #7
200050e2:	eb08 0001 	add.w	r0, r8, r1
200050e6:	290f      	cmp	r1, #15
200050e8:	6085      	str	r5, [r0, #8]
200050ea:	6045      	str	r5, [r0, #4]
200050ec:	f8d8 0004 	ldr.w	r0, [r8, #4]
200050f0:	f000 0001 	and.w	r0, r0, #1
200050f4:	ea41 0000 	orr.w	r0, r1, r0
200050f8:	f8c8 0004 	str.w	r0, [r8, #4]
200050fc:	f200 80ac 	bhi.w	20005258 <_malloc_r+0x4c4>
20005100:	46d0      	mov	r8, sl
20005102:	f64c 53e8 	movw	r3, #52712	; 0xcde8
20005106:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
2000510a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000510e:	428a      	cmp	r2, r1
20005110:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20005114:	bf88      	it	hi
20005116:	62da      	strhi	r2, [r3, #44]	; 0x2c
20005118:	f64c 53e8 	movw	r3, #52712	; 0xcde8
2000511c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005120:	428a      	cmp	r2, r1
20005122:	bf88      	it	hi
20005124:	631a      	strhi	r2, [r3, #48]	; 0x30
20005126:	e082      	b.n	2000522e <_malloc_r+0x49a>
20005128:	185c      	adds	r4, r3, r1
2000512a:	689a      	ldr	r2, [r3, #8]
2000512c:	68d9      	ldr	r1, [r3, #12]
2000512e:	4630      	mov	r0, r6
20005130:	6866      	ldr	r6, [r4, #4]
20005132:	f103 0508 	add.w	r5, r3, #8
20005136:	608a      	str	r2, [r1, #8]
20005138:	f046 0301 	orr.w	r3, r6, #1
2000513c:	60d1      	str	r1, [r2, #12]
2000513e:	6063      	str	r3, [r4, #4]
20005140:	f000 fa2e 	bl	200055a0 <__malloc_unlock>
20005144:	e65a      	b.n	20004dfc <_malloc_r+0x68>
20005146:	eb08 0304 	add.w	r3, r8, r4
2000514a:	f042 0201 	orr.w	r2, r2, #1
2000514e:	f044 0401 	orr.w	r4, r4, #1
20005152:	4630      	mov	r0, r6
20005154:	f8c8 4004 	str.w	r4, [r8, #4]
20005158:	f108 0508 	add.w	r5, r8, #8
2000515c:	605a      	str	r2, [r3, #4]
2000515e:	60bb      	str	r3, [r7, #8]
20005160:	f000 fa1e 	bl	200055a0 <__malloc_unlock>
20005164:	e64a      	b.n	20004dfc <_malloc_r+0x68>
20005166:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000516a:	2a04      	cmp	r2, #4
2000516c:	d954      	bls.n	20005218 <_malloc_r+0x484>
2000516e:	2a14      	cmp	r2, #20
20005170:	f200 8089 	bhi.w	20005286 <_malloc_r+0x4f2>
20005174:	325b      	adds	r2, #91	; 0x5b
20005176:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000517a:	44a8      	add	r8, r5
2000517c:	f64c 1734 	movw	r7, #51508	; 0xc934
20005180:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005184:	f8d8 0008 	ldr.w	r0, [r8, #8]
20005188:	4540      	cmp	r0, r8
2000518a:	d103      	bne.n	20005194 <_malloc_r+0x400>
2000518c:	e06f      	b.n	2000526e <_malloc_r+0x4da>
2000518e:	6880      	ldr	r0, [r0, #8]
20005190:	4580      	cmp	r8, r0
20005192:	d004      	beq.n	2000519e <_malloc_r+0x40a>
20005194:	6842      	ldr	r2, [r0, #4]
20005196:	f022 0203 	bic.w	r2, r2, #3
2000519a:	4594      	cmp	ip, r2
2000519c:	d3f7      	bcc.n	2000518e <_malloc_r+0x3fa>
2000519e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200051a2:	f8c3 c00c 	str.w	ip, [r3, #12]
200051a6:	6098      	str	r0, [r3, #8]
200051a8:	687a      	ldr	r2, [r7, #4]
200051aa:	60c3      	str	r3, [r0, #12]
200051ac:	f8cc 3008 	str.w	r3, [ip, #8]
200051b0:	e68a      	b.n	20004ec8 <_malloc_r+0x134>
200051b2:	191f      	adds	r7, r3, r4
200051b4:	4630      	mov	r0, r6
200051b6:	f044 0401 	orr.w	r4, r4, #1
200051ba:	60cf      	str	r7, [r1, #12]
200051bc:	605c      	str	r4, [r3, #4]
200051be:	f103 0508 	add.w	r5, r3, #8
200051c2:	50ba      	str	r2, [r7, r2]
200051c4:	f042 0201 	orr.w	r2, r2, #1
200051c8:	608f      	str	r7, [r1, #8]
200051ca:	607a      	str	r2, [r7, #4]
200051cc:	60b9      	str	r1, [r7, #8]
200051ce:	60f9      	str	r1, [r7, #12]
200051d0:	f000 f9e6 	bl	200055a0 <__malloc_unlock>
200051d4:	e612      	b.n	20004dfc <_malloc_r+0x68>
200051d6:	f10a 0a01 	add.w	sl, sl, #1
200051da:	f01a 0f03 	tst.w	sl, #3
200051de:	d05f      	beq.n	200052a0 <_malloc_r+0x50c>
200051e0:	f103 0808 	add.w	r8, r3, #8
200051e4:	e689      	b.n	20004efa <_malloc_r+0x166>
200051e6:	f103 0208 	add.w	r2, r3, #8
200051ea:	68d3      	ldr	r3, [r2, #12]
200051ec:	429a      	cmp	r2, r3
200051ee:	bf08      	it	eq
200051f0:	f10e 0e02 	addeq.w	lr, lr, #2
200051f4:	f43f ae36 	beq.w	20004e64 <_malloc_r+0xd0>
200051f8:	e5ef      	b.n	20004dda <_malloc_r+0x46>
200051fa:	461d      	mov	r5, r3
200051fc:	1819      	adds	r1, r3, r0
200051fe:	68da      	ldr	r2, [r3, #12]
20005200:	4630      	mov	r0, r6
20005202:	f855 3f08 	ldr.w	r3, [r5, #8]!
20005206:	684c      	ldr	r4, [r1, #4]
20005208:	6093      	str	r3, [r2, #8]
2000520a:	f044 0401 	orr.w	r4, r4, #1
2000520e:	60da      	str	r2, [r3, #12]
20005210:	604c      	str	r4, [r1, #4]
20005212:	f000 f9c5 	bl	200055a0 <__malloc_unlock>
20005216:	e5f1      	b.n	20004dfc <_malloc_r+0x68>
20005218:	ea4f 129c 	mov.w	r2, ip, lsr #6
2000521c:	3238      	adds	r2, #56	; 0x38
2000521e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005222:	e7aa      	b.n	2000517a <_malloc_r+0x3e6>
20005224:	45b8      	cmp	r8, r7
20005226:	f43f af11 	beq.w	2000504c <_malloc_r+0x2b8>
2000522a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000522e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20005232:	f022 0203 	bic.w	r2, r2, #3
20005236:	4294      	cmp	r4, r2
20005238:	bf94      	ite	ls
2000523a:	2300      	movls	r3, #0
2000523c:	2301      	movhi	r3, #1
2000523e:	1b12      	subs	r2, r2, r4
20005240:	2a0f      	cmp	r2, #15
20005242:	bfd8      	it	le
20005244:	f043 0301 	orrle.w	r3, r3, #1
20005248:	2b00      	cmp	r3, #0
2000524a:	f43f af7c 	beq.w	20005146 <_malloc_r+0x3b2>
2000524e:	4630      	mov	r0, r6
20005250:	2500      	movs	r5, #0
20005252:	f000 f9a5 	bl	200055a0 <__malloc_unlock>
20005256:	e5d1      	b.n	20004dfc <_malloc_r+0x68>
20005258:	f108 0108 	add.w	r1, r8, #8
2000525c:	4630      	mov	r0, r6
2000525e:	9301      	str	r3, [sp, #4]
20005260:	f004 fc6a 	bl	20009b38 <_free_r>
20005264:	9b01      	ldr	r3, [sp, #4]
20005266:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000526a:	685a      	ldr	r2, [r3, #4]
2000526c:	e749      	b.n	20005102 <_malloc_r+0x36e>
2000526e:	f04f 0a01 	mov.w	sl, #1
20005272:	f8d7 8004 	ldr.w	r8, [r7, #4]
20005276:	1092      	asrs	r2, r2, #2
20005278:	4684      	mov	ip, r0
2000527a:	fa0a f202 	lsl.w	r2, sl, r2
2000527e:	ea48 0202 	orr.w	r2, r8, r2
20005282:	607a      	str	r2, [r7, #4]
20005284:	e78d      	b.n	200051a2 <_malloc_r+0x40e>
20005286:	2a54      	cmp	r2, #84	; 0x54
20005288:	d824      	bhi.n	200052d4 <_malloc_r+0x540>
2000528a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000528e:	326e      	adds	r2, #110	; 0x6e
20005290:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005294:	e771      	b.n	2000517a <_malloc_r+0x3e6>
20005296:	2301      	movs	r3, #1
20005298:	46d0      	mov	r8, sl
2000529a:	f8ca 3004 	str.w	r3, [sl, #4]
2000529e:	e7c6      	b.n	2000522e <_malloc_r+0x49a>
200052a0:	464a      	mov	r2, r9
200052a2:	f01e 0f03 	tst.w	lr, #3
200052a6:	4613      	mov	r3, r2
200052a8:	f10e 3eff 	add.w	lr, lr, #4294967295
200052ac:	d033      	beq.n	20005316 <_malloc_r+0x582>
200052ae:	f853 2908 	ldr.w	r2, [r3], #-8
200052b2:	429a      	cmp	r2, r3
200052b4:	d0f5      	beq.n	200052a2 <_malloc_r+0x50e>
200052b6:	687b      	ldr	r3, [r7, #4]
200052b8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200052bc:	459c      	cmp	ip, r3
200052be:	f63f ae8e 	bhi.w	20004fde <_malloc_r+0x24a>
200052c2:	f1bc 0f00 	cmp.w	ip, #0
200052c6:	f43f ae8a 	beq.w	20004fde <_malloc_r+0x24a>
200052ca:	ea1c 0f03 	tst.w	ip, r3
200052ce:	d027      	beq.n	20005320 <_malloc_r+0x58c>
200052d0:	46d6      	mov	lr, sl
200052d2:	e60e      	b.n	20004ef2 <_malloc_r+0x15e>
200052d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200052d8:	d815      	bhi.n	20005306 <_malloc_r+0x572>
200052da:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200052de:	3277      	adds	r2, #119	; 0x77
200052e0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200052e4:	e749      	b.n	2000517a <_malloc_r+0x3e6>
200052e6:	0508      	lsls	r0, r1, #20
200052e8:	0d00      	lsrs	r0, r0, #20
200052ea:	2800      	cmp	r0, #0
200052ec:	f47f aeb6 	bne.w	2000505c <_malloc_r+0x2c8>
200052f0:	f8d7 8008 	ldr.w	r8, [r7, #8]
200052f4:	444b      	add	r3, r9
200052f6:	f043 0301 	orr.w	r3, r3, #1
200052fa:	f8c8 3004 	str.w	r3, [r8, #4]
200052fe:	e700      	b.n	20005102 <_malloc_r+0x36e>
20005300:	2101      	movs	r1, #1
20005302:	2500      	movs	r5, #0
20005304:	e6d5      	b.n	200050b2 <_malloc_r+0x31e>
20005306:	f240 5054 	movw	r0, #1364	; 0x554
2000530a:	4282      	cmp	r2, r0
2000530c:	d90d      	bls.n	2000532a <_malloc_r+0x596>
2000530e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20005312:	227e      	movs	r2, #126	; 0x7e
20005314:	e731      	b.n	2000517a <_malloc_r+0x3e6>
20005316:	687b      	ldr	r3, [r7, #4]
20005318:	ea23 030c 	bic.w	r3, r3, ip
2000531c:	607b      	str	r3, [r7, #4]
2000531e:	e7cb      	b.n	200052b8 <_malloc_r+0x524>
20005320:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20005324:	f10a 0a04 	add.w	sl, sl, #4
20005328:	e7cf      	b.n	200052ca <_malloc_r+0x536>
2000532a:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000532e:	327c      	adds	r2, #124	; 0x7c
20005330:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005334:	e721      	b.n	2000517a <_malloc_r+0x3e6>
20005336:	bf00      	nop

20005338 <memcpy>:
20005338:	2a03      	cmp	r2, #3
2000533a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000533e:	d80b      	bhi.n	20005358 <memcpy+0x20>
20005340:	b13a      	cbz	r2, 20005352 <memcpy+0x1a>
20005342:	2300      	movs	r3, #0
20005344:	f811 c003 	ldrb.w	ip, [r1, r3]
20005348:	f800 c003 	strb.w	ip, [r0, r3]
2000534c:	3301      	adds	r3, #1
2000534e:	4293      	cmp	r3, r2
20005350:	d1f8      	bne.n	20005344 <memcpy+0xc>
20005352:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20005356:	4770      	bx	lr
20005358:	1882      	adds	r2, r0, r2
2000535a:	460c      	mov	r4, r1
2000535c:	4603      	mov	r3, r0
2000535e:	e003      	b.n	20005368 <memcpy+0x30>
20005360:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20005364:	f803 1c01 	strb.w	r1, [r3, #-1]
20005368:	f003 0603 	and.w	r6, r3, #3
2000536c:	4619      	mov	r1, r3
2000536e:	46a4      	mov	ip, r4
20005370:	3301      	adds	r3, #1
20005372:	3401      	adds	r4, #1
20005374:	2e00      	cmp	r6, #0
20005376:	d1f3      	bne.n	20005360 <memcpy+0x28>
20005378:	f01c 0403 	ands.w	r4, ip, #3
2000537c:	4663      	mov	r3, ip
2000537e:	bf08      	it	eq
20005380:	ebc1 0c02 	rsbeq	ip, r1, r2
20005384:	d068      	beq.n	20005458 <memcpy+0x120>
20005386:	4265      	negs	r5, r4
20005388:	f1c4 0a04 	rsb	sl, r4, #4
2000538c:	eb0c 0705 	add.w	r7, ip, r5
20005390:	4633      	mov	r3, r6
20005392:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20005396:	f85c 6005 	ldr.w	r6, [ip, r5]
2000539a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000539e:	1a55      	subs	r5, r2, r1
200053a0:	e008      	b.n	200053b4 <memcpy+0x7c>
200053a2:	f857 4f04 	ldr.w	r4, [r7, #4]!
200053a6:	4626      	mov	r6, r4
200053a8:	fa04 f40a 	lsl.w	r4, r4, sl
200053ac:	ea49 0404 	orr.w	r4, r9, r4
200053b0:	50cc      	str	r4, [r1, r3]
200053b2:	3304      	adds	r3, #4
200053b4:	185c      	adds	r4, r3, r1
200053b6:	2d03      	cmp	r5, #3
200053b8:	fa26 f908 	lsr.w	r9, r6, r8
200053bc:	f1a5 0504 	sub.w	r5, r5, #4
200053c0:	eb0c 0603 	add.w	r6, ip, r3
200053c4:	dced      	bgt.n	200053a2 <memcpy+0x6a>
200053c6:	2300      	movs	r3, #0
200053c8:	e002      	b.n	200053d0 <memcpy+0x98>
200053ca:	5cf1      	ldrb	r1, [r6, r3]
200053cc:	54e1      	strb	r1, [r4, r3]
200053ce:	3301      	adds	r3, #1
200053d0:	1919      	adds	r1, r3, r4
200053d2:	4291      	cmp	r1, r2
200053d4:	d3f9      	bcc.n	200053ca <memcpy+0x92>
200053d6:	e7bc      	b.n	20005352 <memcpy+0x1a>
200053d8:	f853 4c40 	ldr.w	r4, [r3, #-64]
200053dc:	f841 4c40 	str.w	r4, [r1, #-64]
200053e0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200053e4:	f841 4c3c 	str.w	r4, [r1, #-60]
200053e8:	f853 4c38 	ldr.w	r4, [r3, #-56]
200053ec:	f841 4c38 	str.w	r4, [r1, #-56]
200053f0:	f853 4c34 	ldr.w	r4, [r3, #-52]
200053f4:	f841 4c34 	str.w	r4, [r1, #-52]
200053f8:	f853 4c30 	ldr.w	r4, [r3, #-48]
200053fc:	f841 4c30 	str.w	r4, [r1, #-48]
20005400:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20005404:	f841 4c2c 	str.w	r4, [r1, #-44]
20005408:	f853 4c28 	ldr.w	r4, [r3, #-40]
2000540c:	f841 4c28 	str.w	r4, [r1, #-40]
20005410:	f853 4c24 	ldr.w	r4, [r3, #-36]
20005414:	f841 4c24 	str.w	r4, [r1, #-36]
20005418:	f853 4c20 	ldr.w	r4, [r3, #-32]
2000541c:	f841 4c20 	str.w	r4, [r1, #-32]
20005420:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20005424:	f841 4c1c 	str.w	r4, [r1, #-28]
20005428:	f853 4c18 	ldr.w	r4, [r3, #-24]
2000542c:	f841 4c18 	str.w	r4, [r1, #-24]
20005430:	f853 4c14 	ldr.w	r4, [r3, #-20]
20005434:	f841 4c14 	str.w	r4, [r1, #-20]
20005438:	f853 4c10 	ldr.w	r4, [r3, #-16]
2000543c:	f841 4c10 	str.w	r4, [r1, #-16]
20005440:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20005444:	f841 4c0c 	str.w	r4, [r1, #-12]
20005448:	f853 4c08 	ldr.w	r4, [r3, #-8]
2000544c:	f841 4c08 	str.w	r4, [r1, #-8]
20005450:	f853 4c04 	ldr.w	r4, [r3, #-4]
20005454:	f841 4c04 	str.w	r4, [r1, #-4]
20005458:	461c      	mov	r4, r3
2000545a:	460d      	mov	r5, r1
2000545c:	3340      	adds	r3, #64	; 0x40
2000545e:	3140      	adds	r1, #64	; 0x40
20005460:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20005464:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20005468:	dcb6      	bgt.n	200053d8 <memcpy+0xa0>
2000546a:	4621      	mov	r1, r4
2000546c:	462b      	mov	r3, r5
2000546e:	1b54      	subs	r4, r2, r5
20005470:	e00f      	b.n	20005492 <memcpy+0x15a>
20005472:	f851 5c10 	ldr.w	r5, [r1, #-16]
20005476:	f843 5c10 	str.w	r5, [r3, #-16]
2000547a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000547e:	f843 5c0c 	str.w	r5, [r3, #-12]
20005482:	f851 5c08 	ldr.w	r5, [r1, #-8]
20005486:	f843 5c08 	str.w	r5, [r3, #-8]
2000548a:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000548e:	f843 5c04 	str.w	r5, [r3, #-4]
20005492:	2c0f      	cmp	r4, #15
20005494:	460d      	mov	r5, r1
20005496:	469c      	mov	ip, r3
20005498:	f101 0110 	add.w	r1, r1, #16
2000549c:	f103 0310 	add.w	r3, r3, #16
200054a0:	f1a4 0410 	sub.w	r4, r4, #16
200054a4:	dce5      	bgt.n	20005472 <memcpy+0x13a>
200054a6:	ebcc 0102 	rsb	r1, ip, r2
200054aa:	2300      	movs	r3, #0
200054ac:	e003      	b.n	200054b6 <memcpy+0x17e>
200054ae:	58ec      	ldr	r4, [r5, r3]
200054b0:	f84c 4003 	str.w	r4, [ip, r3]
200054b4:	3304      	adds	r3, #4
200054b6:	195e      	adds	r6, r3, r5
200054b8:	2903      	cmp	r1, #3
200054ba:	eb03 040c 	add.w	r4, r3, ip
200054be:	f1a1 0104 	sub.w	r1, r1, #4
200054c2:	dcf4      	bgt.n	200054ae <memcpy+0x176>
200054c4:	e77f      	b.n	200053c6 <memcpy+0x8e>
200054c6:	bf00      	nop

200054c8 <memset>:
200054c8:	2a03      	cmp	r2, #3
200054ca:	b2c9      	uxtb	r1, r1
200054cc:	b430      	push	{r4, r5}
200054ce:	d807      	bhi.n	200054e0 <memset+0x18>
200054d0:	b122      	cbz	r2, 200054dc <memset+0x14>
200054d2:	2300      	movs	r3, #0
200054d4:	54c1      	strb	r1, [r0, r3]
200054d6:	3301      	adds	r3, #1
200054d8:	4293      	cmp	r3, r2
200054da:	d1fb      	bne.n	200054d4 <memset+0xc>
200054dc:	bc30      	pop	{r4, r5}
200054de:	4770      	bx	lr
200054e0:	eb00 0c02 	add.w	ip, r0, r2
200054e4:	4603      	mov	r3, r0
200054e6:	e001      	b.n	200054ec <memset+0x24>
200054e8:	f803 1c01 	strb.w	r1, [r3, #-1]
200054ec:	f003 0403 	and.w	r4, r3, #3
200054f0:	461a      	mov	r2, r3
200054f2:	3301      	adds	r3, #1
200054f4:	2c00      	cmp	r4, #0
200054f6:	d1f7      	bne.n	200054e8 <memset+0x20>
200054f8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200054fc:	ebc2 040c 	rsb	r4, r2, ip
20005500:	fb03 f301 	mul.w	r3, r3, r1
20005504:	e01f      	b.n	20005546 <memset+0x7e>
20005506:	f842 3c40 	str.w	r3, [r2, #-64]
2000550a:	f842 3c3c 	str.w	r3, [r2, #-60]
2000550e:	f842 3c38 	str.w	r3, [r2, #-56]
20005512:	f842 3c34 	str.w	r3, [r2, #-52]
20005516:	f842 3c30 	str.w	r3, [r2, #-48]
2000551a:	f842 3c2c 	str.w	r3, [r2, #-44]
2000551e:	f842 3c28 	str.w	r3, [r2, #-40]
20005522:	f842 3c24 	str.w	r3, [r2, #-36]
20005526:	f842 3c20 	str.w	r3, [r2, #-32]
2000552a:	f842 3c1c 	str.w	r3, [r2, #-28]
2000552e:	f842 3c18 	str.w	r3, [r2, #-24]
20005532:	f842 3c14 	str.w	r3, [r2, #-20]
20005536:	f842 3c10 	str.w	r3, [r2, #-16]
2000553a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000553e:	f842 3c08 	str.w	r3, [r2, #-8]
20005542:	f842 3c04 	str.w	r3, [r2, #-4]
20005546:	4615      	mov	r5, r2
20005548:	3240      	adds	r2, #64	; 0x40
2000554a:	2c3f      	cmp	r4, #63	; 0x3f
2000554c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20005550:	dcd9      	bgt.n	20005506 <memset+0x3e>
20005552:	462a      	mov	r2, r5
20005554:	ebc5 040c 	rsb	r4, r5, ip
20005558:	e007      	b.n	2000556a <memset+0xa2>
2000555a:	f842 3c10 	str.w	r3, [r2, #-16]
2000555e:	f842 3c0c 	str.w	r3, [r2, #-12]
20005562:	f842 3c08 	str.w	r3, [r2, #-8]
20005566:	f842 3c04 	str.w	r3, [r2, #-4]
2000556a:	4615      	mov	r5, r2
2000556c:	3210      	adds	r2, #16
2000556e:	2c0f      	cmp	r4, #15
20005570:	f1a4 0410 	sub.w	r4, r4, #16
20005574:	dcf1      	bgt.n	2000555a <memset+0x92>
20005576:	462a      	mov	r2, r5
20005578:	ebc5 050c 	rsb	r5, r5, ip
2000557c:	e001      	b.n	20005582 <memset+0xba>
2000557e:	f842 3c04 	str.w	r3, [r2, #-4]
20005582:	4614      	mov	r4, r2
20005584:	3204      	adds	r2, #4
20005586:	2d03      	cmp	r5, #3
20005588:	f1a5 0504 	sub.w	r5, r5, #4
2000558c:	dcf7      	bgt.n	2000557e <memset+0xb6>
2000558e:	e001      	b.n	20005594 <memset+0xcc>
20005590:	f804 1b01 	strb.w	r1, [r4], #1
20005594:	4564      	cmp	r4, ip
20005596:	d3fb      	bcc.n	20005590 <memset+0xc8>
20005598:	e7a0      	b.n	200054dc <memset+0x14>
2000559a:	bf00      	nop

2000559c <__malloc_lock>:
2000559c:	4770      	bx	lr
2000559e:	bf00      	nop

200055a0 <__malloc_unlock>:
200055a0:	4770      	bx	lr
200055a2:	bf00      	nop

200055a4 <printf>:
200055a4:	b40f      	push	{r0, r1, r2, r3}
200055a6:	f64c 0340 	movw	r3, #51264	; 0xc840
200055aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200055ae:	b510      	push	{r4, lr}
200055b0:	681c      	ldr	r4, [r3, #0]
200055b2:	b082      	sub	sp, #8
200055b4:	b124      	cbz	r4, 200055c0 <printf+0x1c>
200055b6:	69a3      	ldr	r3, [r4, #24]
200055b8:	b913      	cbnz	r3, 200055c0 <printf+0x1c>
200055ba:	4620      	mov	r0, r4
200055bc:	f004 fa38 	bl	20009a30 <__sinit>
200055c0:	4620      	mov	r0, r4
200055c2:	ac05      	add	r4, sp, #20
200055c4:	9a04      	ldr	r2, [sp, #16]
200055c6:	4623      	mov	r3, r4
200055c8:	6881      	ldr	r1, [r0, #8]
200055ca:	9401      	str	r4, [sp, #4]
200055cc:	f001 fbd0 	bl	20006d70 <_vfprintf_r>
200055d0:	b002      	add	sp, #8
200055d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200055d6:	b004      	add	sp, #16
200055d8:	4770      	bx	lr
200055da:	bf00      	nop

200055dc <_printf_r>:
200055dc:	b40e      	push	{r1, r2, r3}
200055de:	b510      	push	{r4, lr}
200055e0:	4604      	mov	r4, r0
200055e2:	b083      	sub	sp, #12
200055e4:	b118      	cbz	r0, 200055ee <_printf_r+0x12>
200055e6:	6983      	ldr	r3, [r0, #24]
200055e8:	b90b      	cbnz	r3, 200055ee <_printf_r+0x12>
200055ea:	f004 fa21 	bl	20009a30 <__sinit>
200055ee:	4620      	mov	r0, r4
200055f0:	ac06      	add	r4, sp, #24
200055f2:	9a05      	ldr	r2, [sp, #20]
200055f4:	4623      	mov	r3, r4
200055f6:	6881      	ldr	r1, [r0, #8]
200055f8:	9401      	str	r4, [sp, #4]
200055fa:	f001 fbb9 	bl	20006d70 <_vfprintf_r>
200055fe:	b003      	add	sp, #12
20005600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20005604:	b003      	add	sp, #12
20005606:	4770      	bx	lr

20005608 <_puts_r>:
20005608:	b530      	push	{r4, r5, lr}
2000560a:	4604      	mov	r4, r0
2000560c:	b089      	sub	sp, #36	; 0x24
2000560e:	4608      	mov	r0, r1
20005610:	460d      	mov	r5, r1
20005612:	f000 f89b 	bl	2000574c <strlen>
20005616:	f24c 138c 	movw	r3, #49548	; 0xc18c
2000561a:	9501      	str	r5, [sp, #4]
2000561c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005620:	9303      	str	r3, [sp, #12]
20005622:	9002      	str	r0, [sp, #8]
20005624:	1c43      	adds	r3, r0, #1
20005626:	9307      	str	r3, [sp, #28]
20005628:	2301      	movs	r3, #1
2000562a:	9304      	str	r3, [sp, #16]
2000562c:	ab01      	add	r3, sp, #4
2000562e:	9305      	str	r3, [sp, #20]
20005630:	2302      	movs	r3, #2
20005632:	9306      	str	r3, [sp, #24]
20005634:	b10c      	cbz	r4, 2000563a <_puts_r+0x32>
20005636:	69a3      	ldr	r3, [r4, #24]
20005638:	b1eb      	cbz	r3, 20005676 <_puts_r+0x6e>
2000563a:	f64c 0340 	movw	r3, #51264	; 0xc840
2000563e:	4620      	mov	r0, r4
20005640:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005644:	681b      	ldr	r3, [r3, #0]
20005646:	689b      	ldr	r3, [r3, #8]
20005648:	899a      	ldrh	r2, [r3, #12]
2000564a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
2000564e:	bf01      	itttt	eq
20005650:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20005654:	819a      	strheq	r2, [r3, #12]
20005656:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20005658:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
2000565c:	68a1      	ldr	r1, [r4, #8]
2000565e:	bf08      	it	eq
20005660:	665a      	streq	r2, [r3, #100]	; 0x64
20005662:	aa05      	add	r2, sp, #20
20005664:	f004 fb48 	bl	20009cf8 <__sfvwrite_r>
20005668:	2800      	cmp	r0, #0
2000566a:	bf14      	ite	ne
2000566c:	f04f 30ff 	movne.w	r0, #4294967295
20005670:	200a      	moveq	r0, #10
20005672:	b009      	add	sp, #36	; 0x24
20005674:	bd30      	pop	{r4, r5, pc}
20005676:	4620      	mov	r0, r4
20005678:	f004 f9da 	bl	20009a30 <__sinit>
2000567c:	e7dd      	b.n	2000563a <_puts_r+0x32>
2000567e:	bf00      	nop

20005680 <puts>:
20005680:	f64c 0340 	movw	r3, #51264	; 0xc840
20005684:	4601      	mov	r1, r0
20005686:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000568a:	6818      	ldr	r0, [r3, #0]
2000568c:	e7bc      	b.n	20005608 <_puts_r>
2000568e:	bf00      	nop

20005690 <_sbrk_r>:
20005690:	b538      	push	{r3, r4, r5, lr}
20005692:	f64c 7488 	movw	r4, #53128	; 0xcf88
20005696:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000569a:	4605      	mov	r5, r0
2000569c:	4608      	mov	r0, r1
2000569e:	2300      	movs	r3, #0
200056a0:	6023      	str	r3, [r4, #0]
200056a2:	f7fc feeb 	bl	2000247c <_sbrk>
200056a6:	f1b0 3fff 	cmp.w	r0, #4294967295
200056aa:	d000      	beq.n	200056ae <_sbrk_r+0x1e>
200056ac:	bd38      	pop	{r3, r4, r5, pc}
200056ae:	6823      	ldr	r3, [r4, #0]
200056b0:	2b00      	cmp	r3, #0
200056b2:	d0fb      	beq.n	200056ac <_sbrk_r+0x1c>
200056b4:	602b      	str	r3, [r5, #0]
200056b6:	bd38      	pop	{r3, r4, r5, pc}

200056b8 <sprintf>:
200056b8:	b40e      	push	{r1, r2, r3}
200056ba:	f64c 0340 	movw	r3, #51264	; 0xc840
200056be:	b530      	push	{r4, r5, lr}
200056c0:	b09c      	sub	sp, #112	; 0x70
200056c2:	ac1f      	add	r4, sp, #124	; 0x7c
200056c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200056c8:	4605      	mov	r5, r0
200056ca:	a901      	add	r1, sp, #4
200056cc:	f854 2b04 	ldr.w	r2, [r4], #4
200056d0:	f04f 3cff 	mov.w	ip, #4294967295
200056d4:	6818      	ldr	r0, [r3, #0]
200056d6:	f44f 7302 	mov.w	r3, #520	; 0x208
200056da:	f8ad 3010 	strh.w	r3, [sp, #16]
200056de:	4623      	mov	r3, r4
200056e0:	9505      	str	r5, [sp, #20]
200056e2:	9501      	str	r5, [sp, #4]
200056e4:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
200056e8:	f8ad c012 	strh.w	ip, [sp, #18]
200056ec:	9506      	str	r5, [sp, #24]
200056ee:	9503      	str	r5, [sp, #12]
200056f0:	941b      	str	r4, [sp, #108]	; 0x6c
200056f2:	f000 f8e9 	bl	200058c8 <_svfprintf_r>
200056f6:	9b01      	ldr	r3, [sp, #4]
200056f8:	2200      	movs	r2, #0
200056fa:	701a      	strb	r2, [r3, #0]
200056fc:	b01c      	add	sp, #112	; 0x70
200056fe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
20005702:	b003      	add	sp, #12
20005704:	4770      	bx	lr
20005706:	bf00      	nop

20005708 <_sprintf_r>:
20005708:	b40c      	push	{r2, r3}
2000570a:	460b      	mov	r3, r1
2000570c:	b510      	push	{r4, lr}
2000570e:	b09c      	sub	sp, #112	; 0x70
20005710:	ac1e      	add	r4, sp, #120	; 0x78
20005712:	a901      	add	r1, sp, #4
20005714:	9305      	str	r3, [sp, #20]
20005716:	f44f 7c02 	mov.w	ip, #520	; 0x208
2000571a:	f854 2b04 	ldr.w	r2, [r4], #4
2000571e:	9301      	str	r3, [sp, #4]
20005720:	f04f 33ff 	mov.w	r3, #4294967295
20005724:	f8ad 3012 	strh.w	r3, [sp, #18]
20005728:	4623      	mov	r3, r4
2000572a:	941b      	str	r4, [sp, #108]	; 0x6c
2000572c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
20005730:	f8ad c010 	strh.w	ip, [sp, #16]
20005734:	9406      	str	r4, [sp, #24]
20005736:	9403      	str	r4, [sp, #12]
20005738:	f000 f8c6 	bl	200058c8 <_svfprintf_r>
2000573c:	9b01      	ldr	r3, [sp, #4]
2000573e:	2200      	movs	r2, #0
20005740:	701a      	strb	r2, [r3, #0]
20005742:	b01c      	add	sp, #112	; 0x70
20005744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20005748:	b002      	add	sp, #8
2000574a:	4770      	bx	lr

2000574c <strlen>:
2000574c:	f020 0103 	bic.w	r1, r0, #3
20005750:	f010 0003 	ands.w	r0, r0, #3
20005754:	f1c0 0000 	rsb	r0, r0, #0
20005758:	f851 3b04 	ldr.w	r3, [r1], #4
2000575c:	f100 0c04 	add.w	ip, r0, #4
20005760:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20005764:	f06f 0200 	mvn.w	r2, #0
20005768:	bf1c      	itt	ne
2000576a:	fa22 f20c 	lsrne.w	r2, r2, ip
2000576e:	4313      	orrne	r3, r2
20005770:	f04f 0c01 	mov.w	ip, #1
20005774:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20005778:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
2000577c:	eba3 020c 	sub.w	r2, r3, ip
20005780:	ea22 0203 	bic.w	r2, r2, r3
20005784:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20005788:	bf04      	itt	eq
2000578a:	f851 3b04 	ldreq.w	r3, [r1], #4
2000578e:	3004      	addeq	r0, #4
20005790:	d0f4      	beq.n	2000577c <strlen+0x30>
20005792:	f013 0fff 	tst.w	r3, #255	; 0xff
20005796:	bf1f      	itttt	ne
20005798:	3001      	addne	r0, #1
2000579a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000579e:	3001      	addne	r0, #1
200057a0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200057a4:	bf18      	it	ne
200057a6:	3001      	addne	r0, #1
200057a8:	4770      	bx	lr
200057aa:	bf00      	nop

200057ac <__sprint_r>:
200057ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200057b0:	b085      	sub	sp, #20
200057b2:	4692      	mov	sl, r2
200057b4:	460c      	mov	r4, r1
200057b6:	9003      	str	r0, [sp, #12]
200057b8:	6890      	ldr	r0, [r2, #8]
200057ba:	6817      	ldr	r7, [r2, #0]
200057bc:	2800      	cmp	r0, #0
200057be:	f000 8081 	beq.w	200058c4 <__sprint_r+0x118>
200057c2:	f04f 0900 	mov.w	r9, #0
200057c6:	680b      	ldr	r3, [r1, #0]
200057c8:	464d      	mov	r5, r9
200057ca:	2d00      	cmp	r5, #0
200057cc:	d054      	beq.n	20005878 <__sprint_r+0xcc>
200057ce:	68a6      	ldr	r6, [r4, #8]
200057d0:	42b5      	cmp	r5, r6
200057d2:	46b0      	mov	r8, r6
200057d4:	bf3e      	ittt	cc
200057d6:	4618      	movcc	r0, r3
200057d8:	462e      	movcc	r6, r5
200057da:	46a8      	movcc	r8, r5
200057dc:	d33c      	bcc.n	20005858 <__sprint_r+0xac>
200057de:	89a0      	ldrh	r0, [r4, #12]
200057e0:	f410 6f90 	tst.w	r0, #1152	; 0x480
200057e4:	bf08      	it	eq
200057e6:	4618      	moveq	r0, r3
200057e8:	d036      	beq.n	20005858 <__sprint_r+0xac>
200057ea:	6962      	ldr	r2, [r4, #20]
200057ec:	6921      	ldr	r1, [r4, #16]
200057ee:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
200057f2:	1a5b      	subs	r3, r3, r1
200057f4:	f103 0c01 	add.w	ip, r3, #1
200057f8:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
200057fc:	44ac      	add	ip, r5
200057fe:	ea4f 0b6b 	mov.w	fp, fp, asr #1
20005802:	45e3      	cmp	fp, ip
20005804:	465a      	mov	r2, fp
20005806:	bf3c      	itt	cc
20005808:	46e3      	movcc	fp, ip
2000580a:	465a      	movcc	r2, fp
2000580c:	f410 6f80 	tst.w	r0, #1024	; 0x400
20005810:	d037      	beq.n	20005882 <__sprint_r+0xd6>
20005812:	4611      	mov	r1, r2
20005814:	9803      	ldr	r0, [sp, #12]
20005816:	9301      	str	r3, [sp, #4]
20005818:	f7ff fabc 	bl	20004d94 <_malloc_r>
2000581c:	9b01      	ldr	r3, [sp, #4]
2000581e:	2800      	cmp	r0, #0
20005820:	d03b      	beq.n	2000589a <__sprint_r+0xee>
20005822:	461a      	mov	r2, r3
20005824:	6921      	ldr	r1, [r4, #16]
20005826:	9301      	str	r3, [sp, #4]
20005828:	9002      	str	r0, [sp, #8]
2000582a:	f7ff fd85 	bl	20005338 <memcpy>
2000582e:	89a2      	ldrh	r2, [r4, #12]
20005830:	9b01      	ldr	r3, [sp, #4]
20005832:	f8dd c008 	ldr.w	ip, [sp, #8]
20005836:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
2000583a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000583e:	81a2      	strh	r2, [r4, #12]
20005840:	462e      	mov	r6, r5
20005842:	46a8      	mov	r8, r5
20005844:	ebc3 020b 	rsb	r2, r3, fp
20005848:	eb0c 0003 	add.w	r0, ip, r3
2000584c:	60a2      	str	r2, [r4, #8]
2000584e:	f8c4 c010 	str.w	ip, [r4, #16]
20005852:	6020      	str	r0, [r4, #0]
20005854:	f8c4 b014 	str.w	fp, [r4, #20]
20005858:	4642      	mov	r2, r8
2000585a:	4649      	mov	r1, r9
2000585c:	f004 fd18 	bl	2000a290 <memmove>
20005860:	68a2      	ldr	r2, [r4, #8]
20005862:	6823      	ldr	r3, [r4, #0]
20005864:	1b96      	subs	r6, r2, r6
20005866:	60a6      	str	r6, [r4, #8]
20005868:	f8da 2008 	ldr.w	r2, [sl, #8]
2000586c:	4443      	add	r3, r8
2000586e:	6023      	str	r3, [r4, #0]
20005870:	1b55      	subs	r5, r2, r5
20005872:	f8ca 5008 	str.w	r5, [sl, #8]
20005876:	b1fd      	cbz	r5, 200058b8 <__sprint_r+0x10c>
20005878:	f8d7 9000 	ldr.w	r9, [r7]
2000587c:	687d      	ldr	r5, [r7, #4]
2000587e:	3708      	adds	r7, #8
20005880:	e7a3      	b.n	200057ca <__sprint_r+0x1e>
20005882:	9803      	ldr	r0, [sp, #12]
20005884:	9301      	str	r3, [sp, #4]
20005886:	f005 fa0b 	bl	2000aca0 <_realloc_r>
2000588a:	9b01      	ldr	r3, [sp, #4]
2000588c:	4684      	mov	ip, r0
2000588e:	2800      	cmp	r0, #0
20005890:	d1d6      	bne.n	20005840 <__sprint_r+0x94>
20005892:	9803      	ldr	r0, [sp, #12]
20005894:	6921      	ldr	r1, [r4, #16]
20005896:	f004 f94f 	bl	20009b38 <_free_r>
2000589a:	9a03      	ldr	r2, [sp, #12]
2000589c:	230c      	movs	r3, #12
2000589e:	f04f 30ff 	mov.w	r0, #4294967295
200058a2:	6013      	str	r3, [r2, #0]
200058a4:	2300      	movs	r3, #0
200058a6:	89a2      	ldrh	r2, [r4, #12]
200058a8:	f8ca 3004 	str.w	r3, [sl, #4]
200058ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
200058b0:	f8ca 3008 	str.w	r3, [sl, #8]
200058b4:	81a2      	strh	r2, [r4, #12]
200058b6:	e002      	b.n	200058be <__sprint_r+0x112>
200058b8:	4628      	mov	r0, r5
200058ba:	f8ca 5004 	str.w	r5, [sl, #4]
200058be:	b005      	add	sp, #20
200058c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200058c4:	6050      	str	r0, [r2, #4]
200058c6:	e7fa      	b.n	200058be <__sprint_r+0x112>

200058c8 <_svfprintf_r>:
200058c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200058cc:	b0c5      	sub	sp, #276	; 0x114
200058ce:	460e      	mov	r6, r1
200058d0:	469a      	mov	sl, r3
200058d2:	4615      	mov	r5, r2
200058d4:	9009      	str	r0, [sp, #36]	; 0x24
200058d6:	f004 fbff 	bl	2000a0d8 <_localeconv_r>
200058da:	89b3      	ldrh	r3, [r6, #12]
200058dc:	f013 0f80 	tst.w	r3, #128	; 0x80
200058e0:	6800      	ldr	r0, [r0, #0]
200058e2:	901b      	str	r0, [sp, #108]	; 0x6c
200058e4:	d003      	beq.n	200058ee <_svfprintf_r+0x26>
200058e6:	6933      	ldr	r3, [r6, #16]
200058e8:	2b00      	cmp	r3, #0
200058ea:	f001 808c 	beq.w	20006a06 <_svfprintf_r+0x113e>
200058ee:	f10d 0974 	add.w	r9, sp, #116	; 0x74
200058f2:	46b3      	mov	fp, r6
200058f4:	464c      	mov	r4, r9
200058f6:	2200      	movs	r2, #0
200058f8:	9210      	str	r2, [sp, #64]	; 0x40
200058fa:	2300      	movs	r3, #0
200058fc:	9218      	str	r2, [sp, #96]	; 0x60
200058fe:	9217      	str	r2, [sp, #92]	; 0x5c
20005900:	921a      	str	r2, [sp, #104]	; 0x68
20005902:	920d      	str	r2, [sp, #52]	; 0x34
20005904:	aa2d      	add	r2, sp, #180	; 0xb4
20005906:	9319      	str	r3, [sp, #100]	; 0x64
20005908:	3228      	adds	r2, #40	; 0x28
2000590a:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
2000590e:	9216      	str	r2, [sp, #88]	; 0x58
20005910:	9307      	str	r3, [sp, #28]
20005912:	2300      	movs	r3, #0
20005914:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
20005918:	9338      	str	r3, [sp, #224]	; 0xe0
2000591a:	9339      	str	r3, [sp, #228]	; 0xe4
2000591c:	782b      	ldrb	r3, [r5, #0]
2000591e:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
20005922:	bf18      	it	ne
20005924:	2201      	movne	r2, #1
20005926:	2b00      	cmp	r3, #0
20005928:	bf0c      	ite	eq
2000592a:	2200      	moveq	r2, #0
2000592c:	f002 0201 	andne.w	r2, r2, #1
20005930:	b302      	cbz	r2, 20005974 <_svfprintf_r+0xac>
20005932:	462e      	mov	r6, r5
20005934:	f816 3f01 	ldrb.w	r3, [r6, #1]!
20005938:	1e1a      	subs	r2, r3, #0
2000593a:	bf18      	it	ne
2000593c:	2201      	movne	r2, #1
2000593e:	2b25      	cmp	r3, #37	; 0x25
20005940:	bf0c      	ite	eq
20005942:	2200      	moveq	r2, #0
20005944:	f002 0201 	andne.w	r2, r2, #1
20005948:	2a00      	cmp	r2, #0
2000594a:	d1f3      	bne.n	20005934 <_svfprintf_r+0x6c>
2000594c:	1b77      	subs	r7, r6, r5
2000594e:	bf08      	it	eq
20005950:	4635      	moveq	r5, r6
20005952:	d00f      	beq.n	20005974 <_svfprintf_r+0xac>
20005954:	6067      	str	r7, [r4, #4]
20005956:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005958:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000595a:	3301      	adds	r3, #1
2000595c:	6025      	str	r5, [r4, #0]
2000595e:	19d2      	adds	r2, r2, r7
20005960:	2b07      	cmp	r3, #7
20005962:	9239      	str	r2, [sp, #228]	; 0xe4
20005964:	9338      	str	r3, [sp, #224]	; 0xe0
20005966:	dc79      	bgt.n	20005a5c <_svfprintf_r+0x194>
20005968:	3408      	adds	r4, #8
2000596a:	980d      	ldr	r0, [sp, #52]	; 0x34
2000596c:	4635      	mov	r5, r6
2000596e:	19c0      	adds	r0, r0, r7
20005970:	900d      	str	r0, [sp, #52]	; 0x34
20005972:	7833      	ldrb	r3, [r6, #0]
20005974:	2b00      	cmp	r3, #0
20005976:	f000 8737 	beq.w	200067e8 <_svfprintf_r+0xf20>
2000597a:	2100      	movs	r1, #0
2000597c:	f04f 0200 	mov.w	r2, #0
20005980:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
20005984:	1c6b      	adds	r3, r5, #1
20005986:	910c      	str	r1, [sp, #48]	; 0x30
20005988:	f04f 38ff 	mov.w	r8, #4294967295
2000598c:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20005990:	468a      	mov	sl, r1
20005992:	786a      	ldrb	r2, [r5, #1]
20005994:	202b      	movs	r0, #43	; 0x2b
20005996:	f04f 0c20 	mov.w	ip, #32
2000599a:	1c5d      	adds	r5, r3, #1
2000599c:	f1a2 0320 	sub.w	r3, r2, #32
200059a0:	2b58      	cmp	r3, #88	; 0x58
200059a2:	f200 8219 	bhi.w	20005dd8 <_svfprintf_r+0x510>
200059a6:	e8df f013 	tbh	[pc, r3, lsl #1]
200059aa:	0229      	.short	0x0229
200059ac:	02170217 	.word	0x02170217
200059b0:	02170235 	.word	0x02170235
200059b4:	02170217 	.word	0x02170217
200059b8:	02170217 	.word	0x02170217
200059bc:	023c0217 	.word	0x023c0217
200059c0:	02170248 	.word	0x02170248
200059c4:	02cf02c8 	.word	0x02cf02c8
200059c8:	02ef0217 	.word	0x02ef0217
200059cc:	02f602f6 	.word	0x02f602f6
200059d0:	02f602f6 	.word	0x02f602f6
200059d4:	02f602f6 	.word	0x02f602f6
200059d8:	02f602f6 	.word	0x02f602f6
200059dc:	021702f6 	.word	0x021702f6
200059e0:	02170217 	.word	0x02170217
200059e4:	02170217 	.word	0x02170217
200059e8:	02170217 	.word	0x02170217
200059ec:	02170217 	.word	0x02170217
200059f0:	024f0217 	.word	0x024f0217
200059f4:	02170288 	.word	0x02170288
200059f8:	02170288 	.word	0x02170288
200059fc:	02170217 	.word	0x02170217
20005a00:	02c10217 	.word	0x02c10217
20005a04:	02170217 	.word	0x02170217
20005a08:	021703ee 	.word	0x021703ee
20005a0c:	02170217 	.word	0x02170217
20005a10:	02170217 	.word	0x02170217
20005a14:	02170393 	.word	0x02170393
20005a18:	03ad0217 	.word	0x03ad0217
20005a1c:	02170217 	.word	0x02170217
20005a20:	02170217 	.word	0x02170217
20005a24:	02170217 	.word	0x02170217
20005a28:	02170217 	.word	0x02170217
20005a2c:	02170217 	.word	0x02170217
20005a30:	03d803c7 	.word	0x03d803c7
20005a34:	02880288 	.word	0x02880288
20005a38:	030b0288 	.word	0x030b0288
20005a3c:	021703d8 	.word	0x021703d8
20005a40:	030f0217 	.word	0x030f0217
20005a44:	03190217 	.word	0x03190217
20005a48:	033e0329 	.word	0x033e0329
20005a4c:	0217038c 	.word	0x0217038c
20005a50:	02170359 	.word	0x02170359
20005a54:	02170384 	.word	0x02170384
20005a58:	00ea0217 	.word	0x00ea0217
20005a5c:	9809      	ldr	r0, [sp, #36]	; 0x24
20005a5e:	4659      	mov	r1, fp
20005a60:	aa37      	add	r2, sp, #220	; 0xdc
20005a62:	f7ff fea3 	bl	200057ac <__sprint_r>
20005a66:	2800      	cmp	r0, #0
20005a68:	d17c      	bne.n	20005b64 <_svfprintf_r+0x29c>
20005a6a:	464c      	mov	r4, r9
20005a6c:	e77d      	b.n	2000596a <_svfprintf_r+0xa2>
20005a6e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005a70:	2901      	cmp	r1, #1
20005a72:	f340 8452 	ble.w	2000631a <_svfprintf_r+0xa52>
20005a76:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005a78:	2301      	movs	r3, #1
20005a7a:	6063      	str	r3, [r4, #4]
20005a7c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005a7e:	6022      	str	r2, [r4, #0]
20005a80:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005a82:	3301      	adds	r3, #1
20005a84:	9338      	str	r3, [sp, #224]	; 0xe0
20005a86:	3201      	adds	r2, #1
20005a88:	2b07      	cmp	r3, #7
20005a8a:	9239      	str	r2, [sp, #228]	; 0xe4
20005a8c:	f300 8596 	bgt.w	200065bc <_svfprintf_r+0xcf4>
20005a90:	3408      	adds	r4, #8
20005a92:	2301      	movs	r3, #1
20005a94:	6063      	str	r3, [r4, #4]
20005a96:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005a98:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005a9a:	3301      	adds	r3, #1
20005a9c:	981b      	ldr	r0, [sp, #108]	; 0x6c
20005a9e:	3201      	adds	r2, #1
20005aa0:	2b07      	cmp	r3, #7
20005aa2:	9239      	str	r2, [sp, #228]	; 0xe4
20005aa4:	6020      	str	r0, [r4, #0]
20005aa6:	9338      	str	r3, [sp, #224]	; 0xe0
20005aa8:	f300 857d 	bgt.w	200065a6 <_svfprintf_r+0xcde>
20005aac:	3408      	adds	r4, #8
20005aae:	9810      	ldr	r0, [sp, #64]	; 0x40
20005ab0:	2200      	movs	r2, #0
20005ab2:	2300      	movs	r3, #0
20005ab4:	9919      	ldr	r1, [sp, #100]	; 0x64
20005ab6:	f005 feb7 	bl	2000b828 <__aeabi_dcmpeq>
20005aba:	2800      	cmp	r0, #0
20005abc:	f040 8503 	bne.w	200064c6 <_svfprintf_r+0xbfe>
20005ac0:	9918      	ldr	r1, [sp, #96]	; 0x60
20005ac2:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005ac4:	1e4a      	subs	r2, r1, #1
20005ac6:	6062      	str	r2, [r4, #4]
20005ac8:	1c59      	adds	r1, r3, #1
20005aca:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005acc:	6021      	str	r1, [r4, #0]
20005ace:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005ad0:	3301      	adds	r3, #1
20005ad2:	9338      	str	r3, [sp, #224]	; 0xe0
20005ad4:	188a      	adds	r2, r1, r2
20005ad6:	2b07      	cmp	r3, #7
20005ad8:	9239      	str	r2, [sp, #228]	; 0xe4
20005ada:	f300 842f 	bgt.w	2000633c <_svfprintf_r+0xa74>
20005ade:	3408      	adds	r4, #8
20005ae0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005ae2:	981a      	ldr	r0, [sp, #104]	; 0x68
20005ae4:	6062      	str	r2, [r4, #4]
20005ae6:	aa3e      	add	r2, sp, #248	; 0xf8
20005ae8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005aea:	6022      	str	r2, [r4, #0]
20005aec:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005aee:	3301      	adds	r3, #1
20005af0:	9338      	str	r3, [sp, #224]	; 0xe0
20005af2:	1812      	adds	r2, r2, r0
20005af4:	2b07      	cmp	r3, #7
20005af6:	9239      	str	r2, [sp, #228]	; 0xe4
20005af8:	f300 814f 	bgt.w	20005d9a <_svfprintf_r+0x4d2>
20005afc:	f104 0308 	add.w	r3, r4, #8
20005b00:	f01a 0f04 	tst.w	sl, #4
20005b04:	f000 8156 	beq.w	20005db4 <_svfprintf_r+0x4ec>
20005b08:	990c      	ldr	r1, [sp, #48]	; 0x30
20005b0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005b0c:	1a8e      	subs	r6, r1, r2
20005b0e:	2e00      	cmp	r6, #0
20005b10:	f340 8150 	ble.w	20005db4 <_svfprintf_r+0x4ec>
20005b14:	2e10      	cmp	r6, #16
20005b16:	f24c 5784 	movw	r7, #50564	; 0xc584
20005b1a:	bfd8      	it	le
20005b1c:	f2c2 0700 	movtle	r7, #8192	; 0x2000
20005b20:	f340 83de 	ble.w	200062e0 <_svfprintf_r+0xa18>
20005b24:	2410      	movs	r4, #16
20005b26:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005b2a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005b2e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
20005b32:	e003      	b.n	20005b3c <_svfprintf_r+0x274>
20005b34:	3e10      	subs	r6, #16
20005b36:	2e10      	cmp	r6, #16
20005b38:	f340 83d2 	ble.w	200062e0 <_svfprintf_r+0xa18>
20005b3c:	605c      	str	r4, [r3, #4]
20005b3e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005b40:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005b42:	3201      	adds	r2, #1
20005b44:	601f      	str	r7, [r3, #0]
20005b46:	3110      	adds	r1, #16
20005b48:	2a07      	cmp	r2, #7
20005b4a:	9139      	str	r1, [sp, #228]	; 0xe4
20005b4c:	f103 0308 	add.w	r3, r3, #8
20005b50:	9238      	str	r2, [sp, #224]	; 0xe0
20005b52:	ddef      	ble.n	20005b34 <_svfprintf_r+0x26c>
20005b54:	4650      	mov	r0, sl
20005b56:	4659      	mov	r1, fp
20005b58:	4642      	mov	r2, r8
20005b5a:	f7ff fe27 	bl	200057ac <__sprint_r>
20005b5e:	464b      	mov	r3, r9
20005b60:	2800      	cmp	r0, #0
20005b62:	d0e7      	beq.n	20005b34 <_svfprintf_r+0x26c>
20005b64:	465e      	mov	r6, fp
20005b66:	89b3      	ldrh	r3, [r6, #12]
20005b68:	980d      	ldr	r0, [sp, #52]	; 0x34
20005b6a:	f013 0f40 	tst.w	r3, #64	; 0x40
20005b6e:	bf18      	it	ne
20005b70:	f04f 30ff 	movne.w	r0, #4294967295
20005b74:	900d      	str	r0, [sp, #52]	; 0x34
20005b76:	980d      	ldr	r0, [sp, #52]	; 0x34
20005b78:	b045      	add	sp, #276	; 0x114
20005b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005b7e:	f01a 0f20 	tst.w	sl, #32
20005b82:	f24c 50c8 	movw	r0, #50632	; 0xc5c8
20005b86:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005b8a:	9214      	str	r2, [sp, #80]	; 0x50
20005b8c:	9017      	str	r0, [sp, #92]	; 0x5c
20005b8e:	f000 82c3 	beq.w	20006118 <_svfprintf_r+0x850>
20005b92:	990a      	ldr	r1, [sp, #40]	; 0x28
20005b94:	1dcb      	adds	r3, r1, #7
20005b96:	f023 0307 	bic.w	r3, r3, #7
20005b9a:	f103 0208 	add.w	r2, r3, #8
20005b9e:	920a      	str	r2, [sp, #40]	; 0x28
20005ba0:	e9d3 6700 	ldrd	r6, r7, [r3]
20005ba4:	ea56 0107 	orrs.w	r1, r6, r7
20005ba8:	bf0c      	ite	eq
20005baa:	2200      	moveq	r2, #0
20005bac:	2201      	movne	r2, #1
20005bae:	ea1a 0f02 	tst.w	sl, r2
20005bb2:	f040 84bc 	bne.w	2000652e <_svfprintf_r+0xc66>
20005bb6:	2302      	movs	r3, #2
20005bb8:	f04f 0100 	mov.w	r1, #0
20005bbc:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20005bc0:	f1b8 0f00 	cmp.w	r8, #0
20005bc4:	bfa8      	it	ge
20005bc6:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
20005bca:	f1b8 0f00 	cmp.w	r8, #0
20005bce:	bf18      	it	ne
20005bd0:	f042 0201 	orrne.w	r2, r2, #1
20005bd4:	2a00      	cmp	r2, #0
20005bd6:	f000 8160 	beq.w	20005e9a <_svfprintf_r+0x5d2>
20005bda:	2b01      	cmp	r3, #1
20005bdc:	f000 8434 	beq.w	20006448 <_svfprintf_r+0xb80>
20005be0:	2b02      	cmp	r3, #2
20005be2:	f000 8417 	beq.w	20006414 <_svfprintf_r+0xb4c>
20005be6:	9916      	ldr	r1, [sp, #88]	; 0x58
20005be8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20005bec:	9111      	str	r1, [sp, #68]	; 0x44
20005bee:	ea4f 08d6 	mov.w	r8, r6, lsr #3
20005bf2:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
20005bf6:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
20005bfa:	f006 0007 	and.w	r0, r6, #7
20005bfe:	4667      	mov	r7, ip
20005c00:	4646      	mov	r6, r8
20005c02:	3030      	adds	r0, #48	; 0x30
20005c04:	ea56 0207 	orrs.w	r2, r6, r7
20005c08:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005c0c:	d1ef      	bne.n	20005bee <_svfprintf_r+0x326>
20005c0e:	f01a 0f01 	tst.w	sl, #1
20005c12:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
20005c16:	9111      	str	r1, [sp, #68]	; 0x44
20005c18:	f040 84db 	bne.w	200065d2 <_svfprintf_r+0xd0a>
20005c1c:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005c1e:	1a5b      	subs	r3, r3, r1
20005c20:	930e      	str	r3, [sp, #56]	; 0x38
20005c22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20005c24:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
20005c28:	4543      	cmp	r3, r8
20005c2a:	bfb8      	it	lt
20005c2c:	4643      	movlt	r3, r8
20005c2e:	930b      	str	r3, [sp, #44]	; 0x2c
20005c30:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005c34:	b113      	cbz	r3, 20005c3c <_svfprintf_r+0x374>
20005c36:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005c38:	3101      	adds	r1, #1
20005c3a:	910b      	str	r1, [sp, #44]	; 0x2c
20005c3c:	f01a 0202 	ands.w	r2, sl, #2
20005c40:	9213      	str	r2, [sp, #76]	; 0x4c
20005c42:	d002      	beq.n	20005c4a <_svfprintf_r+0x382>
20005c44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005c46:	3302      	adds	r3, #2
20005c48:	930b      	str	r3, [sp, #44]	; 0x2c
20005c4a:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
20005c4e:	9012      	str	r0, [sp, #72]	; 0x48
20005c50:	d138      	bne.n	20005cc4 <_svfprintf_r+0x3fc>
20005c52:	990c      	ldr	r1, [sp, #48]	; 0x30
20005c54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005c56:	1a8e      	subs	r6, r1, r2
20005c58:	2e00      	cmp	r6, #0
20005c5a:	dd33      	ble.n	20005cc4 <_svfprintf_r+0x3fc>
20005c5c:	2e10      	cmp	r6, #16
20005c5e:	f24c 5784 	movw	r7, #50564	; 0xc584
20005c62:	bfd8      	it	le
20005c64:	f2c2 0700 	movtle	r7, #8192	; 0x2000
20005c68:	dd20      	ble.n	20005cac <_svfprintf_r+0x3e4>
20005c6a:	f04f 0810 	mov.w	r8, #16
20005c6e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005c72:	e002      	b.n	20005c7a <_svfprintf_r+0x3b2>
20005c74:	3e10      	subs	r6, #16
20005c76:	2e10      	cmp	r6, #16
20005c78:	dd18      	ble.n	20005cac <_svfprintf_r+0x3e4>
20005c7a:	f8c4 8004 	str.w	r8, [r4, #4]
20005c7e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005c80:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005c82:	3301      	adds	r3, #1
20005c84:	6027      	str	r7, [r4, #0]
20005c86:	3210      	adds	r2, #16
20005c88:	2b07      	cmp	r3, #7
20005c8a:	9239      	str	r2, [sp, #228]	; 0xe4
20005c8c:	f104 0408 	add.w	r4, r4, #8
20005c90:	9338      	str	r3, [sp, #224]	; 0xe0
20005c92:	ddef      	ble.n	20005c74 <_svfprintf_r+0x3ac>
20005c94:	9809      	ldr	r0, [sp, #36]	; 0x24
20005c96:	4659      	mov	r1, fp
20005c98:	aa37      	add	r2, sp, #220	; 0xdc
20005c9a:	464c      	mov	r4, r9
20005c9c:	f7ff fd86 	bl	200057ac <__sprint_r>
20005ca0:	2800      	cmp	r0, #0
20005ca2:	f47f af5f 	bne.w	20005b64 <_svfprintf_r+0x29c>
20005ca6:	3e10      	subs	r6, #16
20005ca8:	2e10      	cmp	r6, #16
20005caa:	dce6      	bgt.n	20005c7a <_svfprintf_r+0x3b2>
20005cac:	6066      	str	r6, [r4, #4]
20005cae:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005cb0:	6027      	str	r7, [r4, #0]
20005cb2:	1c5a      	adds	r2, r3, #1
20005cb4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005cb6:	9238      	str	r2, [sp, #224]	; 0xe0
20005cb8:	199b      	adds	r3, r3, r6
20005cba:	2a07      	cmp	r2, #7
20005cbc:	9339      	str	r3, [sp, #228]	; 0xe4
20005cbe:	f300 83f7 	bgt.w	200064b0 <_svfprintf_r+0xbe8>
20005cc2:	3408      	adds	r4, #8
20005cc4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005cc8:	b173      	cbz	r3, 20005ce8 <_svfprintf_r+0x420>
20005cca:	2301      	movs	r3, #1
20005ccc:	6063      	str	r3, [r4, #4]
20005cce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005cd0:	aa43      	add	r2, sp, #268	; 0x10c
20005cd2:	3203      	adds	r2, #3
20005cd4:	6022      	str	r2, [r4, #0]
20005cd6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005cd8:	3301      	adds	r3, #1
20005cda:	9338      	str	r3, [sp, #224]	; 0xe0
20005cdc:	3201      	adds	r2, #1
20005cde:	2b07      	cmp	r3, #7
20005ce0:	9239      	str	r2, [sp, #228]	; 0xe4
20005ce2:	f300 8340 	bgt.w	20006366 <_svfprintf_r+0xa9e>
20005ce6:	3408      	adds	r4, #8
20005ce8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
20005cea:	b16b      	cbz	r3, 20005d08 <_svfprintf_r+0x440>
20005cec:	2302      	movs	r3, #2
20005cee:	6063      	str	r3, [r4, #4]
20005cf0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005cf2:	aa43      	add	r2, sp, #268	; 0x10c
20005cf4:	6022      	str	r2, [r4, #0]
20005cf6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005cf8:	3301      	adds	r3, #1
20005cfa:	9338      	str	r3, [sp, #224]	; 0xe0
20005cfc:	3202      	adds	r2, #2
20005cfe:	2b07      	cmp	r3, #7
20005d00:	9239      	str	r2, [sp, #228]	; 0xe4
20005d02:	f300 833a 	bgt.w	2000637a <_svfprintf_r+0xab2>
20005d06:	3408      	adds	r4, #8
20005d08:	9812      	ldr	r0, [sp, #72]	; 0x48
20005d0a:	2880      	cmp	r0, #128	; 0x80
20005d0c:	f000 82b2 	beq.w	20006274 <_svfprintf_r+0x9ac>
20005d10:	9815      	ldr	r0, [sp, #84]	; 0x54
20005d12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20005d14:	1ac6      	subs	r6, r0, r3
20005d16:	2e00      	cmp	r6, #0
20005d18:	dd2e      	ble.n	20005d78 <_svfprintf_r+0x4b0>
20005d1a:	2e10      	cmp	r6, #16
20005d1c:	4fa7      	ldr	r7, [pc, #668]	; (20005fbc <_svfprintf_r+0x6f4>)
20005d1e:	bfc8      	it	gt
20005d20:	f04f 0810 	movgt.w	r8, #16
20005d24:	dc03      	bgt.n	20005d2e <_svfprintf_r+0x466>
20005d26:	e01b      	b.n	20005d60 <_svfprintf_r+0x498>
20005d28:	3e10      	subs	r6, #16
20005d2a:	2e10      	cmp	r6, #16
20005d2c:	dd18      	ble.n	20005d60 <_svfprintf_r+0x498>
20005d2e:	f8c4 8004 	str.w	r8, [r4, #4]
20005d32:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005d34:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005d36:	3301      	adds	r3, #1
20005d38:	6027      	str	r7, [r4, #0]
20005d3a:	3210      	adds	r2, #16
20005d3c:	2b07      	cmp	r3, #7
20005d3e:	9239      	str	r2, [sp, #228]	; 0xe4
20005d40:	f104 0408 	add.w	r4, r4, #8
20005d44:	9338      	str	r3, [sp, #224]	; 0xe0
20005d46:	ddef      	ble.n	20005d28 <_svfprintf_r+0x460>
20005d48:	9809      	ldr	r0, [sp, #36]	; 0x24
20005d4a:	4659      	mov	r1, fp
20005d4c:	aa37      	add	r2, sp, #220	; 0xdc
20005d4e:	464c      	mov	r4, r9
20005d50:	f7ff fd2c 	bl	200057ac <__sprint_r>
20005d54:	2800      	cmp	r0, #0
20005d56:	f47f af05 	bne.w	20005b64 <_svfprintf_r+0x29c>
20005d5a:	3e10      	subs	r6, #16
20005d5c:	2e10      	cmp	r6, #16
20005d5e:	dce6      	bgt.n	20005d2e <_svfprintf_r+0x466>
20005d60:	6066      	str	r6, [r4, #4]
20005d62:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005d64:	6027      	str	r7, [r4, #0]
20005d66:	1c5a      	adds	r2, r3, #1
20005d68:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005d6a:	9238      	str	r2, [sp, #224]	; 0xe0
20005d6c:	199b      	adds	r3, r3, r6
20005d6e:	2a07      	cmp	r2, #7
20005d70:	9339      	str	r3, [sp, #228]	; 0xe4
20005d72:	f300 82ee 	bgt.w	20006352 <_svfprintf_r+0xa8a>
20005d76:	3408      	adds	r4, #8
20005d78:	f41a 7f80 	tst.w	sl, #256	; 0x100
20005d7c:	f040 8219 	bne.w	200061b2 <_svfprintf_r+0x8ea>
20005d80:	990e      	ldr	r1, [sp, #56]	; 0x38
20005d82:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005d84:	6061      	str	r1, [r4, #4]
20005d86:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005d88:	6022      	str	r2, [r4, #0]
20005d8a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005d8c:	3301      	adds	r3, #1
20005d8e:	9338      	str	r3, [sp, #224]	; 0xe0
20005d90:	1852      	adds	r2, r2, r1
20005d92:	2b07      	cmp	r3, #7
20005d94:	9239      	str	r2, [sp, #228]	; 0xe4
20005d96:	f77f aeb1 	ble.w	20005afc <_svfprintf_r+0x234>
20005d9a:	9809      	ldr	r0, [sp, #36]	; 0x24
20005d9c:	4659      	mov	r1, fp
20005d9e:	aa37      	add	r2, sp, #220	; 0xdc
20005da0:	f7ff fd04 	bl	200057ac <__sprint_r>
20005da4:	2800      	cmp	r0, #0
20005da6:	f47f aedd 	bne.w	20005b64 <_svfprintf_r+0x29c>
20005daa:	f01a 0f04 	tst.w	sl, #4
20005dae:	464b      	mov	r3, r9
20005db0:	f47f aeaa 	bne.w	20005b08 <_svfprintf_r+0x240>
20005db4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005db6:	980d      	ldr	r0, [sp, #52]	; 0x34
20005db8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005dba:	990c      	ldr	r1, [sp, #48]	; 0x30
20005dbc:	428a      	cmp	r2, r1
20005dbe:	bfac      	ite	ge
20005dc0:	1880      	addge	r0, r0, r2
20005dc2:	1840      	addlt	r0, r0, r1
20005dc4:	900d      	str	r0, [sp, #52]	; 0x34
20005dc6:	2b00      	cmp	r3, #0
20005dc8:	f040 829e 	bne.w	20006308 <_svfprintf_r+0xa40>
20005dcc:	2300      	movs	r3, #0
20005dce:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
20005dd2:	9338      	str	r3, [sp, #224]	; 0xe0
20005dd4:	464c      	mov	r4, r9
20005dd6:	e5a1      	b.n	2000591c <_svfprintf_r+0x54>
20005dd8:	9214      	str	r2, [sp, #80]	; 0x50
20005dda:	2a00      	cmp	r2, #0
20005ddc:	f000 8504 	beq.w	200067e8 <_svfprintf_r+0xf20>
20005de0:	2001      	movs	r0, #1
20005de2:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
20005de6:	f04f 0100 	mov.w	r1, #0
20005dea:	aa2d      	add	r2, sp, #180	; 0xb4
20005dec:	900b      	str	r0, [sp, #44]	; 0x2c
20005dee:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20005df2:	9211      	str	r2, [sp, #68]	; 0x44
20005df4:	900e      	str	r0, [sp, #56]	; 0x38
20005df6:	2100      	movs	r1, #0
20005df8:	9115      	str	r1, [sp, #84]	; 0x54
20005dfa:	e71f      	b.n	20005c3c <_svfprintf_r+0x374>
20005dfc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005e00:	2b00      	cmp	r3, #0
20005e02:	f040 840c 	bne.w	2000661e <_svfprintf_r+0xd56>
20005e06:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e08:	462b      	mov	r3, r5
20005e0a:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
20005e0e:	782a      	ldrb	r2, [r5, #0]
20005e10:	910a      	str	r1, [sp, #40]	; 0x28
20005e12:	e5c2      	b.n	2000599a <_svfprintf_r+0xd2>
20005e14:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e16:	f04a 0a01 	orr.w	sl, sl, #1
20005e1a:	782a      	ldrb	r2, [r5, #0]
20005e1c:	462b      	mov	r3, r5
20005e1e:	910a      	str	r1, [sp, #40]	; 0x28
20005e20:	e5bb      	b.n	2000599a <_svfprintf_r+0xd2>
20005e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005e24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005e26:	681b      	ldr	r3, [r3, #0]
20005e28:	1d11      	adds	r1, r2, #4
20005e2a:	2b00      	cmp	r3, #0
20005e2c:	930c      	str	r3, [sp, #48]	; 0x30
20005e2e:	f2c0 85b2 	blt.w	20006996 <_svfprintf_r+0x10ce>
20005e32:	782a      	ldrb	r2, [r5, #0]
20005e34:	462b      	mov	r3, r5
20005e36:	910a      	str	r1, [sp, #40]	; 0x28
20005e38:	e5af      	b.n	2000599a <_svfprintf_r+0xd2>
20005e3a:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e3c:	462b      	mov	r3, r5
20005e3e:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
20005e42:	782a      	ldrb	r2, [r5, #0]
20005e44:	910a      	str	r1, [sp, #40]	; 0x28
20005e46:	e5a8      	b.n	2000599a <_svfprintf_r+0xd2>
20005e48:	f04a 0a10 	orr.w	sl, sl, #16
20005e4c:	9214      	str	r2, [sp, #80]	; 0x50
20005e4e:	f01a 0f20 	tst.w	sl, #32
20005e52:	f000 8187 	beq.w	20006164 <_svfprintf_r+0x89c>
20005e56:	980a      	ldr	r0, [sp, #40]	; 0x28
20005e58:	1dc3      	adds	r3, r0, #7
20005e5a:	f023 0307 	bic.w	r3, r3, #7
20005e5e:	f103 0108 	add.w	r1, r3, #8
20005e62:	910a      	str	r1, [sp, #40]	; 0x28
20005e64:	e9d3 6700 	ldrd	r6, r7, [r3]
20005e68:	2e00      	cmp	r6, #0
20005e6a:	f177 0000 	sbcs.w	r0, r7, #0
20005e6e:	f2c0 8376 	blt.w	2000655e <_svfprintf_r+0xc96>
20005e72:	ea56 0107 	orrs.w	r1, r6, r7
20005e76:	f04f 0301 	mov.w	r3, #1
20005e7a:	bf0c      	ite	eq
20005e7c:	2200      	moveq	r2, #0
20005e7e:	2201      	movne	r2, #1
20005e80:	f1b8 0f00 	cmp.w	r8, #0
20005e84:	bfa8      	it	ge
20005e86:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
20005e8a:	f1b8 0f00 	cmp.w	r8, #0
20005e8e:	bf18      	it	ne
20005e90:	f042 0201 	orrne.w	r2, r2, #1
20005e94:	2a00      	cmp	r2, #0
20005e96:	f47f aea0 	bne.w	20005bda <_svfprintf_r+0x312>
20005e9a:	2b00      	cmp	r3, #0
20005e9c:	f040 81e5 	bne.w	2000626a <_svfprintf_r+0x9a2>
20005ea0:	f01a 0f01 	tst.w	sl, #1
20005ea4:	f000 81e1 	beq.w	2000626a <_svfprintf_r+0x9a2>
20005ea8:	2330      	movs	r3, #48	; 0x30
20005eaa:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
20005eae:	ab2d      	add	r3, sp, #180	; 0xb4
20005eb0:	2001      	movs	r0, #1
20005eb2:	3327      	adds	r3, #39	; 0x27
20005eb4:	900e      	str	r0, [sp, #56]	; 0x38
20005eb6:	9311      	str	r3, [sp, #68]	; 0x44
20005eb8:	e6b3      	b.n	20005c22 <_svfprintf_r+0x35a>
20005eba:	f01a 0f08 	tst.w	sl, #8
20005ebe:	9214      	str	r2, [sp, #80]	; 0x50
20005ec0:	f000 83bf 	beq.w	20006642 <_svfprintf_r+0xd7a>
20005ec4:	980a      	ldr	r0, [sp, #40]	; 0x28
20005ec6:	1dc3      	adds	r3, r0, #7
20005ec8:	f023 0307 	bic.w	r3, r3, #7
20005ecc:	f103 0108 	add.w	r1, r3, #8
20005ed0:	910a      	str	r1, [sp, #40]	; 0x28
20005ed2:	685e      	ldr	r6, [r3, #4]
20005ed4:	681f      	ldr	r7, [r3, #0]
20005ed6:	9619      	str	r6, [sp, #100]	; 0x64
20005ed8:	9710      	str	r7, [sp, #64]	; 0x40
20005eda:	4638      	mov	r0, r7
20005edc:	4631      	mov	r1, r6
20005ede:	f005 f8b9 	bl	2000b054 <__isinfd>
20005ee2:	4603      	mov	r3, r0
20005ee4:	2800      	cmp	r0, #0
20005ee6:	f000 8493 	beq.w	20006810 <_svfprintf_r+0xf48>
20005eea:	4638      	mov	r0, r7
20005eec:	2200      	movs	r2, #0
20005eee:	2300      	movs	r3, #0
20005ef0:	4631      	mov	r1, r6
20005ef2:	f005 fca3 	bl	2000b83c <__aeabi_dcmplt>
20005ef6:	2800      	cmp	r0, #0
20005ef8:	f040 8415 	bne.w	20006726 <_svfprintf_r+0xe5e>
20005efc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005f00:	2003      	movs	r0, #3
20005f02:	f24c 52bc 	movw	r2, #50620	; 0xc5bc
20005f06:	f24c 51b8 	movw	r1, #50616	; 0xc5b8
20005f0a:	900b      	str	r0, [sp, #44]	; 0x2c
20005f0c:	9814      	ldr	r0, [sp, #80]	; 0x50
20005f0e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005f12:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005f16:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
20005f1a:	2847      	cmp	r0, #71	; 0x47
20005f1c:	bfd8      	it	le
20005f1e:	460a      	movle	r2, r1
20005f20:	2103      	movs	r1, #3
20005f22:	9211      	str	r2, [sp, #68]	; 0x44
20005f24:	2200      	movs	r2, #0
20005f26:	910e      	str	r1, [sp, #56]	; 0x38
20005f28:	9215      	str	r2, [sp, #84]	; 0x54
20005f2a:	e683      	b.n	20005c34 <_svfprintf_r+0x36c>
20005f2c:	990a      	ldr	r1, [sp, #40]	; 0x28
20005f2e:	f04a 0a08 	orr.w	sl, sl, #8
20005f32:	782a      	ldrb	r2, [r5, #0]
20005f34:	462b      	mov	r3, r5
20005f36:	910a      	str	r1, [sp, #40]	; 0x28
20005f38:	e52f      	b.n	2000599a <_svfprintf_r+0xd2>
20005f3a:	990a      	ldr	r1, [sp, #40]	; 0x28
20005f3c:	782a      	ldrb	r2, [r5, #0]
20005f3e:	f04a 0a04 	orr.w	sl, sl, #4
20005f42:	462b      	mov	r3, r5
20005f44:	910a      	str	r1, [sp, #40]	; 0x28
20005f46:	e528      	b.n	2000599a <_svfprintf_r+0xd2>
20005f48:	462b      	mov	r3, r5
20005f4a:	f813 2b01 	ldrb.w	r2, [r3], #1
20005f4e:	2a2a      	cmp	r2, #42	; 0x2a
20005f50:	f000 86cf 	beq.w	20006cf2 <_svfprintf_r+0x142a>
20005f54:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005f58:	2909      	cmp	r1, #9
20005f5a:	bf88      	it	hi
20005f5c:	f04f 0800 	movhi.w	r8, #0
20005f60:	d810      	bhi.n	20005f84 <_svfprintf_r+0x6bc>
20005f62:	3502      	adds	r5, #2
20005f64:	f04f 0800 	mov.w	r8, #0
20005f68:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005f6c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20005f70:	462b      	mov	r3, r5
20005f72:	3501      	adds	r5, #1
20005f74:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20005f78:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005f7c:	2909      	cmp	r1, #9
20005f7e:	d9f3      	bls.n	20005f68 <_svfprintf_r+0x6a0>
20005f80:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
20005f84:	461d      	mov	r5, r3
20005f86:	e509      	b.n	2000599c <_svfprintf_r+0xd4>
20005f88:	990a      	ldr	r1, [sp, #40]	; 0x28
20005f8a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
20005f8e:	782a      	ldrb	r2, [r5, #0]
20005f90:	462b      	mov	r3, r5
20005f92:	910a      	str	r1, [sp, #40]	; 0x28
20005f94:	e501      	b.n	2000599a <_svfprintf_r+0xd2>
20005f96:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005f9a:	2600      	movs	r6, #0
20005f9c:	462b      	mov	r3, r5
20005f9e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
20005fa2:	f813 2b01 	ldrb.w	r2, [r3], #1
20005fa6:	eb01 0646 	add.w	r6, r1, r6, lsl #1
20005faa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005fae:	461d      	mov	r5, r3
20005fb0:	2909      	cmp	r1, #9
20005fb2:	d9f3      	bls.n	20005f9c <_svfprintf_r+0x6d4>
20005fb4:	960c      	str	r6, [sp, #48]	; 0x30
20005fb6:	461d      	mov	r5, r3
20005fb8:	e4f0      	b.n	2000599c <_svfprintf_r+0xd4>
20005fba:	bf00      	nop
20005fbc:	2000c594 	.word	0x2000c594
20005fc0:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
20005fc4:	990a      	ldr	r1, [sp, #40]	; 0x28
20005fc6:	e734      	b.n	20005e32 <_svfprintf_r+0x56a>
20005fc8:	782a      	ldrb	r2, [r5, #0]
20005fca:	2a6c      	cmp	r2, #108	; 0x6c
20005fcc:	f000 8418 	beq.w	20006800 <_svfprintf_r+0xf38>
20005fd0:	990a      	ldr	r1, [sp, #40]	; 0x28
20005fd2:	f04a 0a10 	orr.w	sl, sl, #16
20005fd6:	462b      	mov	r3, r5
20005fd8:	910a      	str	r1, [sp, #40]	; 0x28
20005fda:	e4de      	b.n	2000599a <_svfprintf_r+0xd2>
20005fdc:	f01a 0f20 	tst.w	sl, #32
20005fe0:	f000 8323 	beq.w	2000662a <_svfprintf_r+0xd62>
20005fe4:	990a      	ldr	r1, [sp, #40]	; 0x28
20005fe6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
20005fe8:	680b      	ldr	r3, [r1, #0]
20005fea:	4610      	mov	r0, r2
20005fec:	ea4f 71e0 	mov.w	r1, r0, asr #31
20005ff0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005ff2:	e9c3 0100 	strd	r0, r1, [r3]
20005ff6:	f102 0a04 	add.w	sl, r2, #4
20005ffa:	e48f      	b.n	2000591c <_svfprintf_r+0x54>
20005ffc:	f01a 0320 	ands.w	r3, sl, #32
20006000:	9214      	str	r2, [sp, #80]	; 0x50
20006002:	f000 80c7 	beq.w	20006194 <_svfprintf_r+0x8cc>
20006006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006008:	1dda      	adds	r2, r3, #7
2000600a:	2300      	movs	r3, #0
2000600c:	f022 0207 	bic.w	r2, r2, #7
20006010:	f102 0008 	add.w	r0, r2, #8
20006014:	900a      	str	r0, [sp, #40]	; 0x28
20006016:	e9d2 6700 	ldrd	r6, r7, [r2]
2000601a:	ea56 0107 	orrs.w	r1, r6, r7
2000601e:	bf0c      	ite	eq
20006020:	2200      	moveq	r2, #0
20006022:	2201      	movne	r2, #1
20006024:	e5c8      	b.n	20005bb8 <_svfprintf_r+0x2f0>
20006026:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006028:	f24c 50c8 	movw	r0, #50632	; 0xc5c8
2000602c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000602e:	2378      	movs	r3, #120	; 0x78
20006030:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006034:	9314      	str	r3, [sp, #80]	; 0x50
20006036:	6816      	ldr	r6, [r2, #0]
20006038:	3104      	adds	r1, #4
2000603a:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
2000603e:	f04a 0a02 	orr.w	sl, sl, #2
20006042:	2330      	movs	r3, #48	; 0x30
20006044:	1e32      	subs	r2, r6, #0
20006046:	bf18      	it	ne
20006048:	2201      	movne	r2, #1
2000604a:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
2000604e:	4636      	mov	r6, r6
20006050:	f04f 0700 	mov.w	r7, #0
20006054:	9017      	str	r0, [sp, #92]	; 0x5c
20006056:	2302      	movs	r3, #2
20006058:	910a      	str	r1, [sp, #40]	; 0x28
2000605a:	e5ad      	b.n	20005bb8 <_svfprintf_r+0x2f0>
2000605c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000605e:	9214      	str	r2, [sp, #80]	; 0x50
20006060:	f04f 0200 	mov.w	r2, #0
20006064:	1d18      	adds	r0, r3, #4
20006066:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
2000606a:	681b      	ldr	r3, [r3, #0]
2000606c:	900a      	str	r0, [sp, #40]	; 0x28
2000606e:	9311      	str	r3, [sp, #68]	; 0x44
20006070:	2b00      	cmp	r3, #0
20006072:	f000 854d 	beq.w	20006b10 <_svfprintf_r+0x1248>
20006076:	f1b8 0f00 	cmp.w	r8, #0
2000607a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000607c:	f2c0 852a 	blt.w	20006ad4 <_svfprintf_r+0x120c>
20006080:	2100      	movs	r1, #0
20006082:	4642      	mov	r2, r8
20006084:	f004 f8ca 	bl	2000a21c <memchr>
20006088:	4603      	mov	r3, r0
2000608a:	2800      	cmp	r0, #0
2000608c:	f000 856e 	beq.w	20006b6c <_svfprintf_r+0x12a4>
20006090:	9811      	ldr	r0, [sp, #68]	; 0x44
20006092:	1a1b      	subs	r3, r3, r0
20006094:	930e      	str	r3, [sp, #56]	; 0x38
20006096:	4543      	cmp	r3, r8
20006098:	f340 8482 	ble.w	200069a0 <_svfprintf_r+0x10d8>
2000609c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
200060a0:	2100      	movs	r1, #0
200060a2:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
200060a6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200060aa:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200060ae:	9115      	str	r1, [sp, #84]	; 0x54
200060b0:	e5c0      	b.n	20005c34 <_svfprintf_r+0x36c>
200060b2:	f01a 0f20 	tst.w	sl, #32
200060b6:	9214      	str	r2, [sp, #80]	; 0x50
200060b8:	d010      	beq.n	200060dc <_svfprintf_r+0x814>
200060ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200060bc:	1dda      	adds	r2, r3, #7
200060be:	2301      	movs	r3, #1
200060c0:	e7a4      	b.n	2000600c <_svfprintf_r+0x744>
200060c2:	990a      	ldr	r1, [sp, #40]	; 0x28
200060c4:	f04a 0a20 	orr.w	sl, sl, #32
200060c8:	782a      	ldrb	r2, [r5, #0]
200060ca:	462b      	mov	r3, r5
200060cc:	910a      	str	r1, [sp, #40]	; 0x28
200060ce:	e464      	b.n	2000599a <_svfprintf_r+0xd2>
200060d0:	f04a 0a10 	orr.w	sl, sl, #16
200060d4:	9214      	str	r2, [sp, #80]	; 0x50
200060d6:	f01a 0f20 	tst.w	sl, #32
200060da:	d1ee      	bne.n	200060ba <_svfprintf_r+0x7f2>
200060dc:	f01a 0f10 	tst.w	sl, #16
200060e0:	f040 8254 	bne.w	2000658c <_svfprintf_r+0xcc4>
200060e4:	f01a 0f40 	tst.w	sl, #64	; 0x40
200060e8:	f000 8250 	beq.w	2000658c <_svfprintf_r+0xcc4>
200060ec:	980a      	ldr	r0, [sp, #40]	; 0x28
200060ee:	2301      	movs	r3, #1
200060f0:	1d01      	adds	r1, r0, #4
200060f2:	910a      	str	r1, [sp, #40]	; 0x28
200060f4:	8806      	ldrh	r6, [r0, #0]
200060f6:	1e32      	subs	r2, r6, #0
200060f8:	bf18      	it	ne
200060fa:	2201      	movne	r2, #1
200060fc:	4636      	mov	r6, r6
200060fe:	f04f 0700 	mov.w	r7, #0
20006102:	e559      	b.n	20005bb8 <_svfprintf_r+0x2f0>
20006104:	f01a 0f20 	tst.w	sl, #32
20006108:	9214      	str	r2, [sp, #80]	; 0x50
2000610a:	f24c 52a4 	movw	r2, #50596	; 0xc5a4
2000610e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006112:	9217      	str	r2, [sp, #92]	; 0x5c
20006114:	f47f ad3d 	bne.w	20005b92 <_svfprintf_r+0x2ca>
20006118:	f01a 0f10 	tst.w	sl, #16
2000611c:	f040 822d 	bne.w	2000657a <_svfprintf_r+0xcb2>
20006120:	f01a 0f40 	tst.w	sl, #64	; 0x40
20006124:	f000 8229 	beq.w	2000657a <_svfprintf_r+0xcb2>
20006128:	990a      	ldr	r1, [sp, #40]	; 0x28
2000612a:	1d0a      	adds	r2, r1, #4
2000612c:	920a      	str	r2, [sp, #40]	; 0x28
2000612e:	880e      	ldrh	r6, [r1, #0]
20006130:	4636      	mov	r6, r6
20006132:	f04f 0700 	mov.w	r7, #0
20006136:	e535      	b.n	20005ba4 <_svfprintf_r+0x2dc>
20006138:	9214      	str	r2, [sp, #80]	; 0x50
2000613a:	2001      	movs	r0, #1
2000613c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000613e:	f04f 0100 	mov.w	r1, #0
20006142:	900b      	str	r0, [sp, #44]	; 0x2c
20006144:	900e      	str	r0, [sp, #56]	; 0x38
20006146:	6813      	ldr	r3, [r2, #0]
20006148:	3204      	adds	r2, #4
2000614a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
2000614e:	920a      	str	r2, [sp, #40]	; 0x28
20006150:	aa2d      	add	r2, sp, #180	; 0xb4
20006152:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
20006156:	9211      	str	r2, [sp, #68]	; 0x44
20006158:	e64d      	b.n	20005df6 <_svfprintf_r+0x52e>
2000615a:	f01a 0f20 	tst.w	sl, #32
2000615e:	9214      	str	r2, [sp, #80]	; 0x50
20006160:	f47f ae79 	bne.w	20005e56 <_svfprintf_r+0x58e>
20006164:	f01a 0f10 	tst.w	sl, #16
20006168:	f040 81ed 	bne.w	20006546 <_svfprintf_r+0xc7e>
2000616c:	f01a 0f40 	tst.w	sl, #64	; 0x40
20006170:	f000 81e9 	beq.w	20006546 <_svfprintf_r+0xc7e>
20006174:	980a      	ldr	r0, [sp, #40]	; 0x28
20006176:	1d01      	adds	r1, r0, #4
20006178:	910a      	str	r1, [sp, #40]	; 0x28
2000617a:	f9b0 6000 	ldrsh.w	r6, [r0]
2000617e:	4636      	mov	r6, r6
20006180:	ea4f 77e6 	mov.w	r7, r6, asr #31
20006184:	e670      	b.n	20005e68 <_svfprintf_r+0x5a0>
20006186:	f04a 0a10 	orr.w	sl, sl, #16
2000618a:	9214      	str	r2, [sp, #80]	; 0x50
2000618c:	f01a 0320 	ands.w	r3, sl, #32
20006190:	f47f af39 	bne.w	20006006 <_svfprintf_r+0x73e>
20006194:	f01a 0210 	ands.w	r2, sl, #16
20006198:	f000 825f 	beq.w	2000665a <_svfprintf_r+0xd92>
2000619c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000619e:	1d10      	adds	r0, r2, #4
200061a0:	900a      	str	r0, [sp, #40]	; 0x28
200061a2:	6816      	ldr	r6, [r2, #0]
200061a4:	1e32      	subs	r2, r6, #0
200061a6:	bf18      	it	ne
200061a8:	2201      	movne	r2, #1
200061aa:	4636      	mov	r6, r6
200061ac:	f04f 0700 	mov.w	r7, #0
200061b0:	e502      	b.n	20005bb8 <_svfprintf_r+0x2f0>
200061b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
200061b4:	2b65      	cmp	r3, #101	; 0x65
200061b6:	f77f ac5a 	ble.w	20005a6e <_svfprintf_r+0x1a6>
200061ba:	9810      	ldr	r0, [sp, #64]	; 0x40
200061bc:	2200      	movs	r2, #0
200061be:	2300      	movs	r3, #0
200061c0:	9919      	ldr	r1, [sp, #100]	; 0x64
200061c2:	f005 fb31 	bl	2000b828 <__aeabi_dcmpeq>
200061c6:	2800      	cmp	r0, #0
200061c8:	f000 80e1 	beq.w	2000638e <_svfprintf_r+0xac6>
200061cc:	2301      	movs	r3, #1
200061ce:	6063      	str	r3, [r4, #4]
200061d0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200061d2:	f24c 53e4 	movw	r3, #50660	; 0xc5e4
200061d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200061da:	6023      	str	r3, [r4, #0]
200061dc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200061de:	3201      	adds	r2, #1
200061e0:	9238      	str	r2, [sp, #224]	; 0xe0
200061e2:	3301      	adds	r3, #1
200061e4:	2a07      	cmp	r2, #7
200061e6:	9339      	str	r3, [sp, #228]	; 0xe4
200061e8:	bfd8      	it	le
200061ea:	f104 0308 	addle.w	r3, r4, #8
200061ee:	f300 829f 	bgt.w	20006730 <_svfprintf_r+0xe68>
200061f2:	9a42      	ldr	r2, [sp, #264]	; 0x108
200061f4:	9818      	ldr	r0, [sp, #96]	; 0x60
200061f6:	4282      	cmp	r2, r0
200061f8:	db03      	blt.n	20006202 <_svfprintf_r+0x93a>
200061fa:	f01a 0f01 	tst.w	sl, #1
200061fe:	f43f ac7f 	beq.w	20005b00 <_svfprintf_r+0x238>
20006202:	991b      	ldr	r1, [sp, #108]	; 0x6c
20006204:	2201      	movs	r2, #1
20006206:	605a      	str	r2, [r3, #4]
20006208:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000620a:	6019      	str	r1, [r3, #0]
2000620c:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000620e:	3201      	adds	r2, #1
20006210:	9238      	str	r2, [sp, #224]	; 0xe0
20006212:	3101      	adds	r1, #1
20006214:	2a07      	cmp	r2, #7
20006216:	9139      	str	r1, [sp, #228]	; 0xe4
20006218:	f300 83eb 	bgt.w	200069f2 <_svfprintf_r+0x112a>
2000621c:	3308      	adds	r3, #8
2000621e:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006220:	1e56      	subs	r6, r2, #1
20006222:	2e00      	cmp	r6, #0
20006224:	f77f ac6c 	ble.w	20005b00 <_svfprintf_r+0x238>
20006228:	2e10      	cmp	r6, #16
2000622a:	4fa0      	ldr	r7, [pc, #640]	; (200064ac <_svfprintf_r+0xbe4>)
2000622c:	f340 81e9 	ble.w	20006602 <_svfprintf_r+0xd3a>
20006230:	2410      	movs	r4, #16
20006232:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20006236:	e003      	b.n	20006240 <_svfprintf_r+0x978>
20006238:	3e10      	subs	r6, #16
2000623a:	2e10      	cmp	r6, #16
2000623c:	f340 81e1 	ble.w	20006602 <_svfprintf_r+0xd3a>
20006240:	605c      	str	r4, [r3, #4]
20006242:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006244:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006246:	3201      	adds	r2, #1
20006248:	601f      	str	r7, [r3, #0]
2000624a:	3110      	adds	r1, #16
2000624c:	2a07      	cmp	r2, #7
2000624e:	9139      	str	r1, [sp, #228]	; 0xe4
20006250:	f103 0308 	add.w	r3, r3, #8
20006254:	9238      	str	r2, [sp, #224]	; 0xe0
20006256:	ddef      	ble.n	20006238 <_svfprintf_r+0x970>
20006258:	9809      	ldr	r0, [sp, #36]	; 0x24
2000625a:	4659      	mov	r1, fp
2000625c:	4642      	mov	r2, r8
2000625e:	f7ff faa5 	bl	200057ac <__sprint_r>
20006262:	464b      	mov	r3, r9
20006264:	2800      	cmp	r0, #0
20006266:	d0e7      	beq.n	20006238 <_svfprintf_r+0x970>
20006268:	e47c      	b.n	20005b64 <_svfprintf_r+0x29c>
2000626a:	9916      	ldr	r1, [sp, #88]	; 0x58
2000626c:	2200      	movs	r2, #0
2000626e:	920e      	str	r2, [sp, #56]	; 0x38
20006270:	9111      	str	r1, [sp, #68]	; 0x44
20006272:	e4d6      	b.n	20005c22 <_svfprintf_r+0x35a>
20006274:	990c      	ldr	r1, [sp, #48]	; 0x30
20006276:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006278:	1a8e      	subs	r6, r1, r2
2000627a:	2e00      	cmp	r6, #0
2000627c:	f77f ad48 	ble.w	20005d10 <_svfprintf_r+0x448>
20006280:	2e10      	cmp	r6, #16
20006282:	4f8a      	ldr	r7, [pc, #552]	; (200064ac <_svfprintf_r+0xbe4>)
20006284:	bfc8      	it	gt
20006286:	f04f 0810 	movgt.w	r8, #16
2000628a:	dc03      	bgt.n	20006294 <_svfprintf_r+0x9cc>
2000628c:	e01b      	b.n	200062c6 <_svfprintf_r+0x9fe>
2000628e:	3e10      	subs	r6, #16
20006290:	2e10      	cmp	r6, #16
20006292:	dd18      	ble.n	200062c6 <_svfprintf_r+0x9fe>
20006294:	f8c4 8004 	str.w	r8, [r4, #4]
20006298:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000629a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000629c:	3301      	adds	r3, #1
2000629e:	6027      	str	r7, [r4, #0]
200062a0:	3210      	adds	r2, #16
200062a2:	2b07      	cmp	r3, #7
200062a4:	9239      	str	r2, [sp, #228]	; 0xe4
200062a6:	f104 0408 	add.w	r4, r4, #8
200062aa:	9338      	str	r3, [sp, #224]	; 0xe0
200062ac:	ddef      	ble.n	2000628e <_svfprintf_r+0x9c6>
200062ae:	9809      	ldr	r0, [sp, #36]	; 0x24
200062b0:	4659      	mov	r1, fp
200062b2:	aa37      	add	r2, sp, #220	; 0xdc
200062b4:	464c      	mov	r4, r9
200062b6:	f7ff fa79 	bl	200057ac <__sprint_r>
200062ba:	2800      	cmp	r0, #0
200062bc:	f47f ac52 	bne.w	20005b64 <_svfprintf_r+0x29c>
200062c0:	3e10      	subs	r6, #16
200062c2:	2e10      	cmp	r6, #16
200062c4:	dce6      	bgt.n	20006294 <_svfprintf_r+0x9cc>
200062c6:	6066      	str	r6, [r4, #4]
200062c8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200062ca:	6027      	str	r7, [r4, #0]
200062cc:	1c5a      	adds	r2, r3, #1
200062ce:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200062d0:	9238      	str	r2, [sp, #224]	; 0xe0
200062d2:	199b      	adds	r3, r3, r6
200062d4:	2a07      	cmp	r2, #7
200062d6:	9339      	str	r3, [sp, #228]	; 0xe4
200062d8:	f300 8188 	bgt.w	200065ec <_svfprintf_r+0xd24>
200062dc:	3408      	adds	r4, #8
200062de:	e517      	b.n	20005d10 <_svfprintf_r+0x448>
200062e0:	605e      	str	r6, [r3, #4]
200062e2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200062e4:	601f      	str	r7, [r3, #0]
200062e6:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200062e8:	3201      	adds	r2, #1
200062ea:	9238      	str	r2, [sp, #224]	; 0xe0
200062ec:	18f3      	adds	r3, r6, r3
200062ee:	2a07      	cmp	r2, #7
200062f0:	9339      	str	r3, [sp, #228]	; 0xe4
200062f2:	f77f ad60 	ble.w	20005db6 <_svfprintf_r+0x4ee>
200062f6:	9809      	ldr	r0, [sp, #36]	; 0x24
200062f8:	4659      	mov	r1, fp
200062fa:	aa37      	add	r2, sp, #220	; 0xdc
200062fc:	f7ff fa56 	bl	200057ac <__sprint_r>
20006300:	2800      	cmp	r0, #0
20006302:	f43f ad57 	beq.w	20005db4 <_svfprintf_r+0x4ec>
20006306:	e42d      	b.n	20005b64 <_svfprintf_r+0x29c>
20006308:	9809      	ldr	r0, [sp, #36]	; 0x24
2000630a:	4659      	mov	r1, fp
2000630c:	aa37      	add	r2, sp, #220	; 0xdc
2000630e:	f7ff fa4d 	bl	200057ac <__sprint_r>
20006312:	2800      	cmp	r0, #0
20006314:	f43f ad5a 	beq.w	20005dcc <_svfprintf_r+0x504>
20006318:	e424      	b.n	20005b64 <_svfprintf_r+0x29c>
2000631a:	f01a 0f01 	tst.w	sl, #1
2000631e:	f47f abaa 	bne.w	20005a76 <_svfprintf_r+0x1ae>
20006322:	2301      	movs	r3, #1
20006324:	6063      	str	r3, [r4, #4]
20006326:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006328:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000632a:	3301      	adds	r3, #1
2000632c:	9911      	ldr	r1, [sp, #68]	; 0x44
2000632e:	3201      	adds	r2, #1
20006330:	2b07      	cmp	r3, #7
20006332:	9239      	str	r2, [sp, #228]	; 0xe4
20006334:	6021      	str	r1, [r4, #0]
20006336:	9338      	str	r3, [sp, #224]	; 0xe0
20006338:	f77f abd1 	ble.w	20005ade <_svfprintf_r+0x216>
2000633c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000633e:	4659      	mov	r1, fp
20006340:	aa37      	add	r2, sp, #220	; 0xdc
20006342:	f7ff fa33 	bl	200057ac <__sprint_r>
20006346:	2800      	cmp	r0, #0
20006348:	f47f ac0c 	bne.w	20005b64 <_svfprintf_r+0x29c>
2000634c:	464c      	mov	r4, r9
2000634e:	f7ff bbc7 	b.w	20005ae0 <_svfprintf_r+0x218>
20006352:	9809      	ldr	r0, [sp, #36]	; 0x24
20006354:	4659      	mov	r1, fp
20006356:	aa37      	add	r2, sp, #220	; 0xdc
20006358:	f7ff fa28 	bl	200057ac <__sprint_r>
2000635c:	2800      	cmp	r0, #0
2000635e:	f47f ac01 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006362:	464c      	mov	r4, r9
20006364:	e508      	b.n	20005d78 <_svfprintf_r+0x4b0>
20006366:	9809      	ldr	r0, [sp, #36]	; 0x24
20006368:	4659      	mov	r1, fp
2000636a:	aa37      	add	r2, sp, #220	; 0xdc
2000636c:	f7ff fa1e 	bl	200057ac <__sprint_r>
20006370:	2800      	cmp	r0, #0
20006372:	f47f abf7 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006376:	464c      	mov	r4, r9
20006378:	e4b6      	b.n	20005ce8 <_svfprintf_r+0x420>
2000637a:	9809      	ldr	r0, [sp, #36]	; 0x24
2000637c:	4659      	mov	r1, fp
2000637e:	aa37      	add	r2, sp, #220	; 0xdc
20006380:	f7ff fa14 	bl	200057ac <__sprint_r>
20006384:	2800      	cmp	r0, #0
20006386:	f47f abed 	bne.w	20005b64 <_svfprintf_r+0x29c>
2000638a:	464c      	mov	r4, r9
2000638c:	e4bc      	b.n	20005d08 <_svfprintf_r+0x440>
2000638e:	9b42      	ldr	r3, [sp, #264]	; 0x108
20006390:	2b00      	cmp	r3, #0
20006392:	f340 81d9 	ble.w	20006748 <_svfprintf_r+0xe80>
20006396:	9918      	ldr	r1, [sp, #96]	; 0x60
20006398:	428b      	cmp	r3, r1
2000639a:	f2c0 816f 	blt.w	2000667c <_svfprintf_r+0xdb4>
2000639e:	9a11      	ldr	r2, [sp, #68]	; 0x44
200063a0:	6061      	str	r1, [r4, #4]
200063a2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200063a4:	6022      	str	r2, [r4, #0]
200063a6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200063a8:	3301      	adds	r3, #1
200063aa:	9338      	str	r3, [sp, #224]	; 0xe0
200063ac:	1852      	adds	r2, r2, r1
200063ae:	2b07      	cmp	r3, #7
200063b0:	9239      	str	r2, [sp, #228]	; 0xe4
200063b2:	bfd8      	it	le
200063b4:	f104 0308 	addle.w	r3, r4, #8
200063b8:	f300 83ba 	bgt.w	20006b30 <_svfprintf_r+0x1268>
200063bc:	9c42      	ldr	r4, [sp, #264]	; 0x108
200063be:	9818      	ldr	r0, [sp, #96]	; 0x60
200063c0:	1a24      	subs	r4, r4, r0
200063c2:	2c00      	cmp	r4, #0
200063c4:	f340 819b 	ble.w	200066fe <_svfprintf_r+0xe36>
200063c8:	2c10      	cmp	r4, #16
200063ca:	4f38      	ldr	r7, [pc, #224]	; (200064ac <_svfprintf_r+0xbe4>)
200063cc:	f340 818b 	ble.w	200066e6 <_svfprintf_r+0xe1e>
200063d0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
200063d4:	2610      	movs	r6, #16
200063d6:	46aa      	mov	sl, r5
200063d8:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
200063dc:	9d09      	ldr	r5, [sp, #36]	; 0x24
200063de:	e003      	b.n	200063e8 <_svfprintf_r+0xb20>
200063e0:	3c10      	subs	r4, #16
200063e2:	2c10      	cmp	r4, #16
200063e4:	f340 817c 	ble.w	200066e0 <_svfprintf_r+0xe18>
200063e8:	605e      	str	r6, [r3, #4]
200063ea:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200063ec:	9939      	ldr	r1, [sp, #228]	; 0xe4
200063ee:	3201      	adds	r2, #1
200063f0:	601f      	str	r7, [r3, #0]
200063f2:	3110      	adds	r1, #16
200063f4:	2a07      	cmp	r2, #7
200063f6:	9139      	str	r1, [sp, #228]	; 0xe4
200063f8:	f103 0308 	add.w	r3, r3, #8
200063fc:	9238      	str	r2, [sp, #224]	; 0xe0
200063fe:	ddef      	ble.n	200063e0 <_svfprintf_r+0xb18>
20006400:	4628      	mov	r0, r5
20006402:	4659      	mov	r1, fp
20006404:	4642      	mov	r2, r8
20006406:	f7ff f9d1 	bl	200057ac <__sprint_r>
2000640a:	464b      	mov	r3, r9
2000640c:	2800      	cmp	r0, #0
2000640e:	d0e7      	beq.n	200063e0 <_svfprintf_r+0xb18>
20006410:	f7ff bba8 	b.w	20005b64 <_svfprintf_r+0x29c>
20006414:	9816      	ldr	r0, [sp, #88]	; 0x58
20006416:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
2000641a:	4603      	mov	r3, r0
2000641c:	9011      	str	r0, [sp, #68]	; 0x44
2000641e:	0931      	lsrs	r1, r6, #4
20006420:	f006 020f 	and.w	r2, r6, #15
20006424:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
20006428:	0938      	lsrs	r0, r7, #4
2000642a:	f81c 2002 	ldrb.w	r2, [ip, r2]
2000642e:	460e      	mov	r6, r1
20006430:	4607      	mov	r7, r0
20006432:	ea56 0107 	orrs.w	r1, r6, r7
20006436:	f803 2d01 	strb.w	r2, [r3, #-1]!
2000643a:	d1f0      	bne.n	2000641e <_svfprintf_r+0xb56>
2000643c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000643e:	9311      	str	r3, [sp, #68]	; 0x44
20006440:	1ad2      	subs	r2, r2, r3
20006442:	920e      	str	r2, [sp, #56]	; 0x38
20006444:	f7ff bbed 	b.w	20005c22 <_svfprintf_r+0x35a>
20006448:	2300      	movs	r3, #0
2000644a:	2209      	movs	r2, #9
2000644c:	42b2      	cmp	r2, r6
2000644e:	eb73 0007 	sbcs.w	r0, r3, r7
20006452:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006454:	bf3e      	ittt	cc
20006456:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
2000645a:	46a0      	movcc	r8, r4
2000645c:	461c      	movcc	r4, r3
2000645e:	d21a      	bcs.n	20006496 <_svfprintf_r+0xbce>
20006460:	4630      	mov	r0, r6
20006462:	4639      	mov	r1, r7
20006464:	220a      	movs	r2, #10
20006466:	2300      	movs	r3, #0
20006468:	f005 fa38 	bl	2000b8dc <__aeabi_uldivmod>
2000646c:	4630      	mov	r0, r6
2000646e:	4639      	mov	r1, r7
20006470:	2300      	movs	r3, #0
20006472:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20006476:	220a      	movs	r2, #10
20006478:	f804 cd01 	strb.w	ip, [r4, #-1]!
2000647c:	f005 fa2e 	bl	2000b8dc <__aeabi_uldivmod>
20006480:	4606      	mov	r6, r0
20006482:	460f      	mov	r7, r1
20006484:	2009      	movs	r0, #9
20006486:	2100      	movs	r1, #0
20006488:	42b0      	cmp	r0, r6
2000648a:	41b9      	sbcs	r1, r7
2000648c:	d3e8      	bcc.n	20006460 <_svfprintf_r+0xb98>
2000648e:	4623      	mov	r3, r4
20006490:	4644      	mov	r4, r8
20006492:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
20006496:	1e5a      	subs	r2, r3, #1
20006498:	3630      	adds	r6, #48	; 0x30
2000649a:	9211      	str	r2, [sp, #68]	; 0x44
2000649c:	f803 6c01 	strb.w	r6, [r3, #-1]
200064a0:	9b16      	ldr	r3, [sp, #88]	; 0x58
200064a2:	1a9b      	subs	r3, r3, r2
200064a4:	930e      	str	r3, [sp, #56]	; 0x38
200064a6:	f7ff bbbc 	b.w	20005c22 <_svfprintf_r+0x35a>
200064aa:	bf00      	nop
200064ac:	2000c594 	.word	0x2000c594
200064b0:	9809      	ldr	r0, [sp, #36]	; 0x24
200064b2:	4659      	mov	r1, fp
200064b4:	aa37      	add	r2, sp, #220	; 0xdc
200064b6:	f7ff f979 	bl	200057ac <__sprint_r>
200064ba:	2800      	cmp	r0, #0
200064bc:	f47f ab52 	bne.w	20005b64 <_svfprintf_r+0x29c>
200064c0:	464c      	mov	r4, r9
200064c2:	f7ff bbff 	b.w	20005cc4 <_svfprintf_r+0x3fc>
200064c6:	9818      	ldr	r0, [sp, #96]	; 0x60
200064c8:	1e46      	subs	r6, r0, #1
200064ca:	2e00      	cmp	r6, #0
200064cc:	f77f ab08 	ble.w	20005ae0 <_svfprintf_r+0x218>
200064d0:	2e10      	cmp	r6, #16
200064d2:	4f9c      	ldr	r7, [pc, #624]	; (20006744 <_svfprintf_r+0xe7c>)
200064d4:	bfc8      	it	gt
200064d6:	f04f 0810 	movgt.w	r8, #16
200064da:	dc03      	bgt.n	200064e4 <_svfprintf_r+0xc1c>
200064dc:	e01b      	b.n	20006516 <_svfprintf_r+0xc4e>
200064de:	3e10      	subs	r6, #16
200064e0:	2e10      	cmp	r6, #16
200064e2:	dd18      	ble.n	20006516 <_svfprintf_r+0xc4e>
200064e4:	f8c4 8004 	str.w	r8, [r4, #4]
200064e8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200064ea:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200064ec:	3301      	adds	r3, #1
200064ee:	6027      	str	r7, [r4, #0]
200064f0:	3210      	adds	r2, #16
200064f2:	2b07      	cmp	r3, #7
200064f4:	9239      	str	r2, [sp, #228]	; 0xe4
200064f6:	f104 0408 	add.w	r4, r4, #8
200064fa:	9338      	str	r3, [sp, #224]	; 0xe0
200064fc:	ddef      	ble.n	200064de <_svfprintf_r+0xc16>
200064fe:	9809      	ldr	r0, [sp, #36]	; 0x24
20006500:	4659      	mov	r1, fp
20006502:	aa37      	add	r2, sp, #220	; 0xdc
20006504:	464c      	mov	r4, r9
20006506:	f7ff f951 	bl	200057ac <__sprint_r>
2000650a:	2800      	cmp	r0, #0
2000650c:	f47f ab2a 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006510:	3e10      	subs	r6, #16
20006512:	2e10      	cmp	r6, #16
20006514:	dce6      	bgt.n	200064e4 <_svfprintf_r+0xc1c>
20006516:	6066      	str	r6, [r4, #4]
20006518:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000651a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000651c:	3301      	adds	r3, #1
2000651e:	6027      	str	r7, [r4, #0]
20006520:	1992      	adds	r2, r2, r6
20006522:	2b07      	cmp	r3, #7
20006524:	9239      	str	r2, [sp, #228]	; 0xe4
20006526:	9338      	str	r3, [sp, #224]	; 0xe0
20006528:	f77f aad9 	ble.w	20005ade <_svfprintf_r+0x216>
2000652c:	e706      	b.n	2000633c <_svfprintf_r+0xa74>
2000652e:	9814      	ldr	r0, [sp, #80]	; 0x50
20006530:	2130      	movs	r1, #48	; 0x30
20006532:	f04a 0a02 	orr.w	sl, sl, #2
20006536:	2201      	movs	r2, #1
20006538:	2302      	movs	r3, #2
2000653a:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
2000653e:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
20006542:	f7ff bb39 	b.w	20005bb8 <_svfprintf_r+0x2f0>
20006546:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006548:	1d13      	adds	r3, r2, #4
2000654a:	6816      	ldr	r6, [r2, #0]
2000654c:	930a      	str	r3, [sp, #40]	; 0x28
2000654e:	4636      	mov	r6, r6
20006550:	ea4f 77e6 	mov.w	r7, r6, asr #31
20006554:	2e00      	cmp	r6, #0
20006556:	f177 0000 	sbcs.w	r0, r7, #0
2000655a:	f6bf ac8a 	bge.w	20005e72 <_svfprintf_r+0x5aa>
2000655e:	4276      	negs	r6, r6
20006560:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
20006564:	232d      	movs	r3, #45	; 0x2d
20006566:	ea56 0207 	orrs.w	r2, r6, r7
2000656a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
2000656e:	bf0c      	ite	eq
20006570:	2200      	moveq	r2, #0
20006572:	2201      	movne	r2, #1
20006574:	2301      	movs	r3, #1
20006576:	f7ff bb23 	b.w	20005bc0 <_svfprintf_r+0x2f8>
2000657a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000657c:	1d18      	adds	r0, r3, #4
2000657e:	681e      	ldr	r6, [r3, #0]
20006580:	900a      	str	r0, [sp, #40]	; 0x28
20006582:	4636      	mov	r6, r6
20006584:	f04f 0700 	mov.w	r7, #0
20006588:	f7ff bb0c 	b.w	20005ba4 <_svfprintf_r+0x2dc>
2000658c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000658e:	1d13      	adds	r3, r2, #4
20006590:	6816      	ldr	r6, [r2, #0]
20006592:	930a      	str	r3, [sp, #40]	; 0x28
20006594:	2301      	movs	r3, #1
20006596:	1e32      	subs	r2, r6, #0
20006598:	bf18      	it	ne
2000659a:	2201      	movne	r2, #1
2000659c:	4636      	mov	r6, r6
2000659e:	f04f 0700 	mov.w	r7, #0
200065a2:	f7ff bb09 	b.w	20005bb8 <_svfprintf_r+0x2f0>
200065a6:	9809      	ldr	r0, [sp, #36]	; 0x24
200065a8:	4659      	mov	r1, fp
200065aa:	aa37      	add	r2, sp, #220	; 0xdc
200065ac:	f7ff f8fe 	bl	200057ac <__sprint_r>
200065b0:	2800      	cmp	r0, #0
200065b2:	f47f aad7 	bne.w	20005b64 <_svfprintf_r+0x29c>
200065b6:	464c      	mov	r4, r9
200065b8:	f7ff ba79 	b.w	20005aae <_svfprintf_r+0x1e6>
200065bc:	9809      	ldr	r0, [sp, #36]	; 0x24
200065be:	4659      	mov	r1, fp
200065c0:	aa37      	add	r2, sp, #220	; 0xdc
200065c2:	f7ff f8f3 	bl	200057ac <__sprint_r>
200065c6:	2800      	cmp	r0, #0
200065c8:	f47f aacc 	bne.w	20005b64 <_svfprintf_r+0x29c>
200065cc:	464c      	mov	r4, r9
200065ce:	f7ff ba60 	b.w	20005a92 <_svfprintf_r+0x1ca>
200065d2:	2830      	cmp	r0, #48	; 0x30
200065d4:	f000 8296 	beq.w	20006b04 <_svfprintf_r+0x123c>
200065d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200065da:	2330      	movs	r3, #48	; 0x30
200065dc:	f802 3d01 	strb.w	r3, [r2, #-1]!
200065e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
200065e2:	9211      	str	r2, [sp, #68]	; 0x44
200065e4:	1a9b      	subs	r3, r3, r2
200065e6:	930e      	str	r3, [sp, #56]	; 0x38
200065e8:	f7ff bb1b 	b.w	20005c22 <_svfprintf_r+0x35a>
200065ec:	9809      	ldr	r0, [sp, #36]	; 0x24
200065ee:	4659      	mov	r1, fp
200065f0:	aa37      	add	r2, sp, #220	; 0xdc
200065f2:	f7ff f8db 	bl	200057ac <__sprint_r>
200065f6:	2800      	cmp	r0, #0
200065f8:	f47f aab4 	bne.w	20005b64 <_svfprintf_r+0x29c>
200065fc:	464c      	mov	r4, r9
200065fe:	f7ff bb87 	b.w	20005d10 <_svfprintf_r+0x448>
20006602:	605e      	str	r6, [r3, #4]
20006604:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006606:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006608:	3201      	adds	r2, #1
2000660a:	601f      	str	r7, [r3, #0]
2000660c:	1989      	adds	r1, r1, r6
2000660e:	2a07      	cmp	r2, #7
20006610:	9139      	str	r1, [sp, #228]	; 0xe4
20006612:	9238      	str	r2, [sp, #224]	; 0xe0
20006614:	f73f abc1 	bgt.w	20005d9a <_svfprintf_r+0x4d2>
20006618:	3308      	adds	r3, #8
2000661a:	f7ff ba71 	b.w	20005b00 <_svfprintf_r+0x238>
2000661e:	990a      	ldr	r1, [sp, #40]	; 0x28
20006620:	462b      	mov	r3, r5
20006622:	782a      	ldrb	r2, [r5, #0]
20006624:	910a      	str	r1, [sp, #40]	; 0x28
20006626:	f7ff b9b8 	b.w	2000599a <_svfprintf_r+0xd2>
2000662a:	f01a 0f10 	tst.w	sl, #16
2000662e:	f000 81cd 	beq.w	200069cc <_svfprintf_r+0x1104>
20006632:	980a      	ldr	r0, [sp, #40]	; 0x28
20006634:	990d      	ldr	r1, [sp, #52]	; 0x34
20006636:	f100 0a04 	add.w	sl, r0, #4
2000663a:	6803      	ldr	r3, [r0, #0]
2000663c:	6019      	str	r1, [r3, #0]
2000663e:	f7ff b96d 	b.w	2000591c <_svfprintf_r+0x54>
20006642:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006644:	1dd3      	adds	r3, r2, #7
20006646:	f023 0307 	bic.w	r3, r3, #7
2000664a:	f103 0008 	add.w	r0, r3, #8
2000664e:	900a      	str	r0, [sp, #40]	; 0x28
20006650:	685e      	ldr	r6, [r3, #4]
20006652:	681f      	ldr	r7, [r3, #0]
20006654:	9619      	str	r6, [sp, #100]	; 0x64
20006656:	9710      	str	r7, [sp, #64]	; 0x40
20006658:	e43f      	b.n	20005eda <_svfprintf_r+0x612>
2000665a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
2000665e:	f000 81a9 	beq.w	200069b4 <_svfprintf_r+0x10ec>
20006662:	990a      	ldr	r1, [sp, #40]	; 0x28
20006664:	4613      	mov	r3, r2
20006666:	1d0a      	adds	r2, r1, #4
20006668:	920a      	str	r2, [sp, #40]	; 0x28
2000666a:	880e      	ldrh	r6, [r1, #0]
2000666c:	1e32      	subs	r2, r6, #0
2000666e:	bf18      	it	ne
20006670:	2201      	movne	r2, #1
20006672:	4636      	mov	r6, r6
20006674:	f04f 0700 	mov.w	r7, #0
20006678:	f7ff ba9e 	b.w	20005bb8 <_svfprintf_r+0x2f0>
2000667c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000667e:	6063      	str	r3, [r4, #4]
20006680:	9938      	ldr	r1, [sp, #224]	; 0xe0
20006682:	6022      	str	r2, [r4, #0]
20006684:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006686:	3101      	adds	r1, #1
20006688:	9138      	str	r1, [sp, #224]	; 0xe0
2000668a:	18d3      	adds	r3, r2, r3
2000668c:	2907      	cmp	r1, #7
2000668e:	9339      	str	r3, [sp, #228]	; 0xe4
20006690:	f300 8262 	bgt.w	20006b58 <_svfprintf_r+0x1290>
20006694:	3408      	adds	r4, #8
20006696:	2301      	movs	r3, #1
20006698:	9e42      	ldr	r6, [sp, #264]	; 0x108
2000669a:	6063      	str	r3, [r4, #4]
2000669c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000669e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200066a0:	3301      	adds	r3, #1
200066a2:	981b      	ldr	r0, [sp, #108]	; 0x6c
200066a4:	3201      	adds	r2, #1
200066a6:	2b07      	cmp	r3, #7
200066a8:	9338      	str	r3, [sp, #224]	; 0xe0
200066aa:	bfd8      	it	le
200066ac:	f104 0308 	addle.w	r3, r4, #8
200066b0:	6020      	str	r0, [r4, #0]
200066b2:	9239      	str	r2, [sp, #228]	; 0xe4
200066b4:	f300 8246 	bgt.w	20006b44 <_svfprintf_r+0x127c>
200066b8:	9a42      	ldr	r2, [sp, #264]	; 0x108
200066ba:	9911      	ldr	r1, [sp, #68]	; 0x44
200066bc:	9818      	ldr	r0, [sp, #96]	; 0x60
200066be:	198e      	adds	r6, r1, r6
200066c0:	601e      	str	r6, [r3, #0]
200066c2:	1a81      	subs	r1, r0, r2
200066c4:	6059      	str	r1, [r3, #4]
200066c6:	9939      	ldr	r1, [sp, #228]	; 0xe4
200066c8:	1a8a      	subs	r2, r1, r2
200066ca:	9938      	ldr	r1, [sp, #224]	; 0xe0
200066cc:	1812      	adds	r2, r2, r0
200066ce:	9239      	str	r2, [sp, #228]	; 0xe4
200066d0:	3101      	adds	r1, #1
200066d2:	9138      	str	r1, [sp, #224]	; 0xe0
200066d4:	2907      	cmp	r1, #7
200066d6:	f73f ab60 	bgt.w	20005d9a <_svfprintf_r+0x4d2>
200066da:	3308      	adds	r3, #8
200066dc:	f7ff ba10 	b.w	20005b00 <_svfprintf_r+0x238>
200066e0:	4655      	mov	r5, sl
200066e2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
200066e6:	605c      	str	r4, [r3, #4]
200066e8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200066ea:	9939      	ldr	r1, [sp, #228]	; 0xe4
200066ec:	3201      	adds	r2, #1
200066ee:	601f      	str	r7, [r3, #0]
200066f0:	1909      	adds	r1, r1, r4
200066f2:	2a07      	cmp	r2, #7
200066f4:	9139      	str	r1, [sp, #228]	; 0xe4
200066f6:	9238      	str	r2, [sp, #224]	; 0xe0
200066f8:	f300 827f 	bgt.w	20006bfa <_svfprintf_r+0x1332>
200066fc:	3308      	adds	r3, #8
200066fe:	f01a 0f01 	tst.w	sl, #1
20006702:	f43f a9fd 	beq.w	20005b00 <_svfprintf_r+0x238>
20006706:	991b      	ldr	r1, [sp, #108]	; 0x6c
20006708:	2201      	movs	r2, #1
2000670a:	605a      	str	r2, [r3, #4]
2000670c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000670e:	6019      	str	r1, [r3, #0]
20006710:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006712:	3201      	adds	r2, #1
20006714:	9238      	str	r2, [sp, #224]	; 0xe0
20006716:	3101      	adds	r1, #1
20006718:	2a07      	cmp	r2, #7
2000671a:	9139      	str	r1, [sp, #228]	; 0xe4
2000671c:	f73f ab3d 	bgt.w	20005d9a <_svfprintf_r+0x4d2>
20006720:	3308      	adds	r3, #8
20006722:	f7ff b9ed 	b.w	20005b00 <_svfprintf_r+0x238>
20006726:	232d      	movs	r3, #45	; 0x2d
20006728:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
2000672c:	f7ff bbe8 	b.w	20005f00 <_svfprintf_r+0x638>
20006730:	9809      	ldr	r0, [sp, #36]	; 0x24
20006732:	4659      	mov	r1, fp
20006734:	aa37      	add	r2, sp, #220	; 0xdc
20006736:	f7ff f839 	bl	200057ac <__sprint_r>
2000673a:	2800      	cmp	r0, #0
2000673c:	f47f aa12 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006740:	464b      	mov	r3, r9
20006742:	e556      	b.n	200061f2 <_svfprintf_r+0x92a>
20006744:	2000c594 	.word	0x2000c594
20006748:	2301      	movs	r3, #1
2000674a:	6063      	str	r3, [r4, #4]
2000674c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000674e:	f24c 53e4 	movw	r3, #50660	; 0xc5e4
20006752:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006756:	6023      	str	r3, [r4, #0]
20006758:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000675a:	3201      	adds	r2, #1
2000675c:	9238      	str	r2, [sp, #224]	; 0xe0
2000675e:	3301      	adds	r3, #1
20006760:	2a07      	cmp	r2, #7
20006762:	9339      	str	r3, [sp, #228]	; 0xe4
20006764:	bfd8      	it	le
20006766:	f104 0308 	addle.w	r3, r4, #8
2000676a:	f300 8173 	bgt.w	20006a54 <_svfprintf_r+0x118c>
2000676e:	9a42      	ldr	r2, [sp, #264]	; 0x108
20006770:	b92a      	cbnz	r2, 2000677e <_svfprintf_r+0xeb6>
20006772:	9818      	ldr	r0, [sp, #96]	; 0x60
20006774:	b918      	cbnz	r0, 2000677e <_svfprintf_r+0xeb6>
20006776:	f01a 0f01 	tst.w	sl, #1
2000677a:	f43f a9c1 	beq.w	20005b00 <_svfprintf_r+0x238>
2000677e:	991b      	ldr	r1, [sp, #108]	; 0x6c
20006780:	2201      	movs	r2, #1
20006782:	605a      	str	r2, [r3, #4]
20006784:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006786:	6019      	str	r1, [r3, #0]
20006788:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000678a:	3201      	adds	r2, #1
2000678c:	9238      	str	r2, [sp, #224]	; 0xe0
2000678e:	3101      	adds	r1, #1
20006790:	2a07      	cmp	r2, #7
20006792:	9139      	str	r1, [sp, #228]	; 0xe4
20006794:	f300 8168 	bgt.w	20006a68 <_svfprintf_r+0x11a0>
20006798:	3308      	adds	r3, #8
2000679a:	9c42      	ldr	r4, [sp, #264]	; 0x108
2000679c:	4264      	negs	r4, r4
2000679e:	2c00      	cmp	r4, #0
200067a0:	f340 8187 	ble.w	20006ab2 <_svfprintf_r+0x11ea>
200067a4:	2c10      	cmp	r4, #16
200067a6:	4f9e      	ldr	r7, [pc, #632]	; (20006a20 <_svfprintf_r+0x1158>)
200067a8:	f340 81a0 	ble.w	20006aec <_svfprintf_r+0x1224>
200067ac:	2610      	movs	r6, #16
200067ae:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
200067b2:	e003      	b.n	200067bc <_svfprintf_r+0xef4>
200067b4:	3c10      	subs	r4, #16
200067b6:	2c10      	cmp	r4, #16
200067b8:	f340 8198 	ble.w	20006aec <_svfprintf_r+0x1224>
200067bc:	605e      	str	r6, [r3, #4]
200067be:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200067c0:	9939      	ldr	r1, [sp, #228]	; 0xe4
200067c2:	3201      	adds	r2, #1
200067c4:	601f      	str	r7, [r3, #0]
200067c6:	3110      	adds	r1, #16
200067c8:	2a07      	cmp	r2, #7
200067ca:	9139      	str	r1, [sp, #228]	; 0xe4
200067cc:	f103 0308 	add.w	r3, r3, #8
200067d0:	9238      	str	r2, [sp, #224]	; 0xe0
200067d2:	ddef      	ble.n	200067b4 <_svfprintf_r+0xeec>
200067d4:	9809      	ldr	r0, [sp, #36]	; 0x24
200067d6:	4659      	mov	r1, fp
200067d8:	4642      	mov	r2, r8
200067da:	f7fe ffe7 	bl	200057ac <__sprint_r>
200067de:	464b      	mov	r3, r9
200067e0:	2800      	cmp	r0, #0
200067e2:	d0e7      	beq.n	200067b4 <_svfprintf_r+0xeec>
200067e4:	f7ff b9be 	b.w	20005b64 <_svfprintf_r+0x29c>
200067e8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200067ea:	465e      	mov	r6, fp
200067ec:	2b00      	cmp	r3, #0
200067ee:	f43f a9ba 	beq.w	20005b66 <_svfprintf_r+0x29e>
200067f2:	9809      	ldr	r0, [sp, #36]	; 0x24
200067f4:	4659      	mov	r1, fp
200067f6:	aa37      	add	r2, sp, #220	; 0xdc
200067f8:	f7fe ffd8 	bl	200057ac <__sprint_r>
200067fc:	f7ff b9b3 	b.w	20005b66 <_svfprintf_r+0x29e>
20006800:	990a      	ldr	r1, [sp, #40]	; 0x28
20006802:	f04a 0a20 	orr.w	sl, sl, #32
20006806:	786a      	ldrb	r2, [r5, #1]
20006808:	1c6b      	adds	r3, r5, #1
2000680a:	910a      	str	r1, [sp, #40]	; 0x28
2000680c:	f7ff b8c5 	b.w	2000599a <_svfprintf_r+0xd2>
20006810:	4638      	mov	r0, r7
20006812:	4631      	mov	r1, r6
20006814:	9308      	str	r3, [sp, #32]
20006816:	f004 fc2f 	bl	2000b078 <__isnand>
2000681a:	9b08      	ldr	r3, [sp, #32]
2000681c:	2800      	cmp	r0, #0
2000681e:	f040 8101 	bne.w	20006a24 <_svfprintf_r+0x115c>
20006822:	f1b8 3fff 	cmp.w	r8, #4294967295
20006826:	bf08      	it	eq
20006828:	f108 0807 	addeq.w	r8, r8, #7
2000682c:	d00e      	beq.n	2000684c <_svfprintf_r+0xf84>
2000682e:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006830:	2a67      	cmp	r2, #103	; 0x67
20006832:	bf14      	ite	ne
20006834:	2300      	movne	r3, #0
20006836:	2301      	moveq	r3, #1
20006838:	2a47      	cmp	r2, #71	; 0x47
2000683a:	bf08      	it	eq
2000683c:	f043 0301 	orreq.w	r3, r3, #1
20006840:	b123      	cbz	r3, 2000684c <_svfprintf_r+0xf84>
20006842:	f1b8 0f00 	cmp.w	r8, #0
20006846:	bf08      	it	eq
20006848:	f04f 0801 	moveq.w	r8, #1
2000684c:	4633      	mov	r3, r6
2000684e:	463a      	mov	r2, r7
20006850:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
20006854:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
20006858:	9b3b      	ldr	r3, [sp, #236]	; 0xec
2000685a:	2b00      	cmp	r3, #0
2000685c:	f2c0 820a 	blt.w	20006c74 <_svfprintf_r+0x13ac>
20006860:	2300      	movs	r3, #0
20006862:	9315      	str	r3, [sp, #84]	; 0x54
20006864:	9914      	ldr	r1, [sp, #80]	; 0x50
20006866:	2966      	cmp	r1, #102	; 0x66
20006868:	bf14      	ite	ne
2000686a:	2300      	movne	r3, #0
2000686c:	2301      	moveq	r3, #1
2000686e:	2946      	cmp	r1, #70	; 0x46
20006870:	bf08      	it	eq
20006872:	f043 0301 	orreq.w	r3, r3, #1
20006876:	9312      	str	r3, [sp, #72]	; 0x48
20006878:	2b00      	cmp	r3, #0
2000687a:	f000 818a 	beq.w	20006b92 <_svfprintf_r+0x12ca>
2000687e:	2303      	movs	r3, #3
20006880:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006884:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006886:	970e      	str	r7, [sp, #56]	; 0x38
20006888:	960f      	str	r6, [sp, #60]	; 0x3c
2000688a:	9300      	str	r3, [sp, #0]
2000688c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000688e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
20006892:	9101      	str	r1, [sp, #4]
20006894:	a942      	add	r1, sp, #264	; 0x108
20006896:	9102      	str	r1, [sp, #8]
20006898:	a941      	add	r1, sp, #260	; 0x104
2000689a:	9103      	str	r1, [sp, #12]
2000689c:	a940      	add	r1, sp, #256	; 0x100
2000689e:	9104      	str	r1, [sp, #16]
200068a0:	f002 f80a 	bl	200088b8 <_dtoa_r>
200068a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
200068a6:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200068aa:	bf18      	it	ne
200068ac:	2301      	movne	r3, #1
200068ae:	2a47      	cmp	r2, #71	; 0x47
200068b0:	bf0c      	ite	eq
200068b2:	2300      	moveq	r3, #0
200068b4:	f003 0301 	andne.w	r3, r3, #1
200068b8:	9011      	str	r0, [sp, #68]	; 0x44
200068ba:	b92b      	cbnz	r3, 200068c8 <_svfprintf_r+0x1000>
200068bc:	f01a 0f01 	tst.w	sl, #1
200068c0:	bf08      	it	eq
200068c2:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
200068c6:	d01a      	beq.n	200068fe <_svfprintf_r+0x1036>
200068c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
200068ca:	980b      	ldr	r0, [sp, #44]	; 0x2c
200068cc:	9912      	ldr	r1, [sp, #72]	; 0x48
200068ce:	eb03 0c00 	add.w	ip, r3, r0
200068d2:	b129      	cbz	r1, 200068e0 <_svfprintf_r+0x1018>
200068d4:	781b      	ldrb	r3, [r3, #0]
200068d6:	2b30      	cmp	r3, #48	; 0x30
200068d8:	f000 80d0 	beq.w	20006a7c <_svfprintf_r+0x11b4>
200068dc:	9b42      	ldr	r3, [sp, #264]	; 0x108
200068de:	449c      	add	ip, r3
200068e0:	4638      	mov	r0, r7
200068e2:	2200      	movs	r2, #0
200068e4:	2300      	movs	r3, #0
200068e6:	4631      	mov	r1, r6
200068e8:	f8cd c020 	str.w	ip, [sp, #32]
200068ec:	f004 ff9c 	bl	2000b828 <__aeabi_dcmpeq>
200068f0:	f8dd c020 	ldr.w	ip, [sp, #32]
200068f4:	2800      	cmp	r0, #0
200068f6:	f000 8173 	beq.w	20006be0 <_svfprintf_r+0x1318>
200068fa:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
200068fe:	9814      	ldr	r0, [sp, #80]	; 0x50
20006900:	9911      	ldr	r1, [sp, #68]	; 0x44
20006902:	2867      	cmp	r0, #103	; 0x67
20006904:	bf14      	ite	ne
20006906:	2300      	movne	r3, #0
20006908:	2301      	moveq	r3, #1
2000690a:	2847      	cmp	r0, #71	; 0x47
2000690c:	bf08      	it	eq
2000690e:	f043 0301 	orreq.w	r3, r3, #1
20006912:	ebc1 010c 	rsb	r1, r1, ip
20006916:	9118      	str	r1, [sp, #96]	; 0x60
20006918:	2b00      	cmp	r3, #0
2000691a:	f000 814a 	beq.w	20006bb2 <_svfprintf_r+0x12ea>
2000691e:	9a42      	ldr	r2, [sp, #264]	; 0x108
20006920:	f112 0f03 	cmn.w	r2, #3
20006924:	920e      	str	r2, [sp, #56]	; 0x38
20006926:	db02      	blt.n	2000692e <_svfprintf_r+0x1066>
20006928:	4590      	cmp	r8, r2
2000692a:	f280 814b 	bge.w	20006bc4 <_svfprintf_r+0x12fc>
2000692e:	9b14      	ldr	r3, [sp, #80]	; 0x50
20006930:	3b02      	subs	r3, #2
20006932:	9314      	str	r3, [sp, #80]	; 0x50
20006934:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006936:	9814      	ldr	r0, [sp, #80]	; 0x50
20006938:	1e53      	subs	r3, r2, #1
2000693a:	9342      	str	r3, [sp, #264]	; 0x108
2000693c:	2b00      	cmp	r3, #0
2000693e:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
20006942:	f2c0 81d1 	blt.w	20006ce8 <_svfprintf_r+0x1420>
20006946:	222b      	movs	r2, #43	; 0x2b
20006948:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
2000694c:	2b09      	cmp	r3, #9
2000694e:	f300 8162 	bgt.w	20006c16 <_svfprintf_r+0x134e>
20006952:	a93f      	add	r1, sp, #252	; 0xfc
20006954:	3330      	adds	r3, #48	; 0x30
20006956:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
2000695a:	2330      	movs	r3, #48	; 0x30
2000695c:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
20006960:	ab3e      	add	r3, sp, #248	; 0xf8
20006962:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006964:	1acb      	subs	r3, r1, r3
20006966:	9918      	ldr	r1, [sp, #96]	; 0x60
20006968:	931a      	str	r3, [sp, #104]	; 0x68
2000696a:	1859      	adds	r1, r3, r1
2000696c:	2a01      	cmp	r2, #1
2000696e:	910e      	str	r1, [sp, #56]	; 0x38
20006970:	f340 81cc 	ble.w	20006d0c <_svfprintf_r+0x1444>
20006974:	980e      	ldr	r0, [sp, #56]	; 0x38
20006976:	3001      	adds	r0, #1
20006978:	900e      	str	r0, [sp, #56]	; 0x38
2000697a:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
2000697e:	910b      	str	r1, [sp, #44]	; 0x2c
20006980:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006982:	2b00      	cmp	r3, #0
20006984:	f000 80fd 	beq.w	20006b82 <_svfprintf_r+0x12ba>
20006988:	232d      	movs	r3, #45	; 0x2d
2000698a:	2000      	movs	r0, #0
2000698c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20006990:	9015      	str	r0, [sp, #84]	; 0x54
20006992:	f7ff b950 	b.w	20005c36 <_svfprintf_r+0x36e>
20006996:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006998:	425b      	negs	r3, r3
2000699a:	930c      	str	r3, [sp, #48]	; 0x30
2000699c:	f7ff bace 	b.w	20005f3c <_svfprintf_r+0x674>
200069a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200069a2:	2000      	movs	r0, #0
200069a4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200069a8:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200069ac:	9015      	str	r0, [sp, #84]	; 0x54
200069ae:	920b      	str	r2, [sp, #44]	; 0x2c
200069b0:	f7ff b940 	b.w	20005c34 <_svfprintf_r+0x36c>
200069b4:	980a      	ldr	r0, [sp, #40]	; 0x28
200069b6:	1d01      	adds	r1, r0, #4
200069b8:	910a      	str	r1, [sp, #40]	; 0x28
200069ba:	6806      	ldr	r6, [r0, #0]
200069bc:	1e32      	subs	r2, r6, #0
200069be:	bf18      	it	ne
200069c0:	2201      	movne	r2, #1
200069c2:	4636      	mov	r6, r6
200069c4:	f04f 0700 	mov.w	r7, #0
200069c8:	f7ff b8f6 	b.w	20005bb8 <_svfprintf_r+0x2f0>
200069cc:	f01a 0f40 	tst.w	sl, #64	; 0x40
200069d0:	bf17      	itett	ne
200069d2:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
200069d4:	990a      	ldreq	r1, [sp, #40]	; 0x28
200069d6:	980d      	ldrne	r0, [sp, #52]	; 0x34
200069d8:	f102 0a04 	addne.w	sl, r2, #4
200069dc:	bf11      	iteee	ne
200069de:	6813      	ldrne	r3, [r2, #0]
200069e0:	f101 0a04 	addeq.w	sl, r1, #4
200069e4:	680b      	ldreq	r3, [r1, #0]
200069e6:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
200069e8:	bf14      	ite	ne
200069ea:	8018      	strhne	r0, [r3, #0]
200069ec:	601a      	streq	r2, [r3, #0]
200069ee:	f7fe bf95 	b.w	2000591c <_svfprintf_r+0x54>
200069f2:	9809      	ldr	r0, [sp, #36]	; 0x24
200069f4:	4659      	mov	r1, fp
200069f6:	aa37      	add	r2, sp, #220	; 0xdc
200069f8:	f7fe fed8 	bl	200057ac <__sprint_r>
200069fc:	2800      	cmp	r0, #0
200069fe:	f47f a8b1 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006a02:	464b      	mov	r3, r9
20006a04:	e40b      	b.n	2000621e <_svfprintf_r+0x956>
20006a06:	9809      	ldr	r0, [sp, #36]	; 0x24
20006a08:	2140      	movs	r1, #64	; 0x40
20006a0a:	f7fe f9c3 	bl	20004d94 <_malloc_r>
20006a0e:	6030      	str	r0, [r6, #0]
20006a10:	6130      	str	r0, [r6, #16]
20006a12:	2800      	cmp	r0, #0
20006a14:	f000 818d 	beq.w	20006d32 <_svfprintf_r+0x146a>
20006a18:	2340      	movs	r3, #64	; 0x40
20006a1a:	6173      	str	r3, [r6, #20]
20006a1c:	f7fe bf67 	b.w	200058ee <_svfprintf_r+0x26>
20006a20:	2000c594 	.word	0x2000c594
20006a24:	2003      	movs	r0, #3
20006a26:	f24c 52c4 	movw	r2, #50628	; 0xc5c4
20006a2a:	f24c 51c0 	movw	r1, #50624	; 0xc5c0
20006a2e:	900b      	str	r0, [sp, #44]	; 0x2c
20006a30:	9814      	ldr	r0, [sp, #80]	; 0x50
20006a32:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006a36:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006a3a:	9315      	str	r3, [sp, #84]	; 0x54
20006a3c:	2847      	cmp	r0, #71	; 0x47
20006a3e:	bfd8      	it	le
20006a40:	460a      	movle	r2, r1
20006a42:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
20006a46:	2103      	movs	r1, #3
20006a48:	9211      	str	r2, [sp, #68]	; 0x44
20006a4a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006a4e:	910e      	str	r1, [sp, #56]	; 0x38
20006a50:	f7ff b8f0 	b.w	20005c34 <_svfprintf_r+0x36c>
20006a54:	9809      	ldr	r0, [sp, #36]	; 0x24
20006a56:	4659      	mov	r1, fp
20006a58:	aa37      	add	r2, sp, #220	; 0xdc
20006a5a:	f7fe fea7 	bl	200057ac <__sprint_r>
20006a5e:	2800      	cmp	r0, #0
20006a60:	f47f a880 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006a64:	464b      	mov	r3, r9
20006a66:	e682      	b.n	2000676e <_svfprintf_r+0xea6>
20006a68:	9809      	ldr	r0, [sp, #36]	; 0x24
20006a6a:	4659      	mov	r1, fp
20006a6c:	aa37      	add	r2, sp, #220	; 0xdc
20006a6e:	f7fe fe9d 	bl	200057ac <__sprint_r>
20006a72:	2800      	cmp	r0, #0
20006a74:	f47f a876 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006a78:	464b      	mov	r3, r9
20006a7a:	e68e      	b.n	2000679a <_svfprintf_r+0xed2>
20006a7c:	4638      	mov	r0, r7
20006a7e:	2200      	movs	r2, #0
20006a80:	2300      	movs	r3, #0
20006a82:	4631      	mov	r1, r6
20006a84:	f8cd c020 	str.w	ip, [sp, #32]
20006a88:	f004 fece 	bl	2000b828 <__aeabi_dcmpeq>
20006a8c:	f8dd c020 	ldr.w	ip, [sp, #32]
20006a90:	2800      	cmp	r0, #0
20006a92:	f47f af23 	bne.w	200068dc <_svfprintf_r+0x1014>
20006a96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006a98:	f1c2 0301 	rsb	r3, r2, #1
20006a9c:	9342      	str	r3, [sp, #264]	; 0x108
20006a9e:	e71e      	b.n	200068de <_svfprintf_r+0x1016>
20006aa0:	9809      	ldr	r0, [sp, #36]	; 0x24
20006aa2:	4659      	mov	r1, fp
20006aa4:	aa37      	add	r2, sp, #220	; 0xdc
20006aa6:	f7fe fe81 	bl	200057ac <__sprint_r>
20006aaa:	2800      	cmp	r0, #0
20006aac:	f47f a85a 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006ab0:	464b      	mov	r3, r9
20006ab2:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006ab4:	9811      	ldr	r0, [sp, #68]	; 0x44
20006ab6:	605a      	str	r2, [r3, #4]
20006ab8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006aba:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006abc:	6018      	str	r0, [r3, #0]
20006abe:	3201      	adds	r2, #1
20006ac0:	9818      	ldr	r0, [sp, #96]	; 0x60
20006ac2:	9238      	str	r2, [sp, #224]	; 0xe0
20006ac4:	1809      	adds	r1, r1, r0
20006ac6:	2a07      	cmp	r2, #7
20006ac8:	9139      	str	r1, [sp, #228]	; 0xe4
20006aca:	f73f a966 	bgt.w	20005d9a <_svfprintf_r+0x4d2>
20006ace:	3308      	adds	r3, #8
20006ad0:	f7ff b816 	b.w	20005b00 <_svfprintf_r+0x238>
20006ad4:	2100      	movs	r1, #0
20006ad6:	9115      	str	r1, [sp, #84]	; 0x54
20006ad8:	f7fe fe38 	bl	2000574c <strlen>
20006adc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006ae0:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20006ae4:	900e      	str	r0, [sp, #56]	; 0x38
20006ae6:	920b      	str	r2, [sp, #44]	; 0x2c
20006ae8:	f7ff b8a4 	b.w	20005c34 <_svfprintf_r+0x36c>
20006aec:	605c      	str	r4, [r3, #4]
20006aee:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006af0:	601f      	str	r7, [r3, #0]
20006af2:	1c51      	adds	r1, r2, #1
20006af4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006af6:	9138      	str	r1, [sp, #224]	; 0xe0
20006af8:	1912      	adds	r2, r2, r4
20006afa:	2907      	cmp	r1, #7
20006afc:	9239      	str	r2, [sp, #228]	; 0xe4
20006afe:	dccf      	bgt.n	20006aa0 <_svfprintf_r+0x11d8>
20006b00:	3308      	adds	r3, #8
20006b02:	e7d6      	b.n	20006ab2 <_svfprintf_r+0x11ea>
20006b04:	9916      	ldr	r1, [sp, #88]	; 0x58
20006b06:	9811      	ldr	r0, [sp, #68]	; 0x44
20006b08:	1a08      	subs	r0, r1, r0
20006b0a:	900e      	str	r0, [sp, #56]	; 0x38
20006b0c:	f7ff b889 	b.w	20005c22 <_svfprintf_r+0x35a>
20006b10:	f1b8 0f06 	cmp.w	r8, #6
20006b14:	bf34      	ite	cc
20006b16:	4641      	movcc	r1, r8
20006b18:	2106      	movcs	r1, #6
20006b1a:	f24c 52dc 	movw	r2, #50652	; 0xc5dc
20006b1e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006b22:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
20006b26:	910e      	str	r1, [sp, #56]	; 0x38
20006b28:	9211      	str	r2, [sp, #68]	; 0x44
20006b2a:	930b      	str	r3, [sp, #44]	; 0x2c
20006b2c:	f7ff b963 	b.w	20005df6 <_svfprintf_r+0x52e>
20006b30:	9809      	ldr	r0, [sp, #36]	; 0x24
20006b32:	4659      	mov	r1, fp
20006b34:	aa37      	add	r2, sp, #220	; 0xdc
20006b36:	f7fe fe39 	bl	200057ac <__sprint_r>
20006b3a:	2800      	cmp	r0, #0
20006b3c:	f47f a812 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006b40:	464b      	mov	r3, r9
20006b42:	e43b      	b.n	200063bc <_svfprintf_r+0xaf4>
20006b44:	9809      	ldr	r0, [sp, #36]	; 0x24
20006b46:	4659      	mov	r1, fp
20006b48:	aa37      	add	r2, sp, #220	; 0xdc
20006b4a:	f7fe fe2f 	bl	200057ac <__sprint_r>
20006b4e:	2800      	cmp	r0, #0
20006b50:	f47f a808 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006b54:	464b      	mov	r3, r9
20006b56:	e5af      	b.n	200066b8 <_svfprintf_r+0xdf0>
20006b58:	9809      	ldr	r0, [sp, #36]	; 0x24
20006b5a:	4659      	mov	r1, fp
20006b5c:	aa37      	add	r2, sp, #220	; 0xdc
20006b5e:	f7fe fe25 	bl	200057ac <__sprint_r>
20006b62:	2800      	cmp	r0, #0
20006b64:	f47e affe 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006b68:	464c      	mov	r4, r9
20006b6a:	e594      	b.n	20006696 <_svfprintf_r+0xdce>
20006b6c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20006b70:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20006b74:	9015      	str	r0, [sp, #84]	; 0x54
20006b76:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006b7a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006b7e:	f7ff b859 	b.w	20005c34 <_svfprintf_r+0x36c>
20006b82:	980e      	ldr	r0, [sp, #56]	; 0x38
20006b84:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006b88:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
20006b8c:	900b      	str	r0, [sp, #44]	; 0x2c
20006b8e:	f7ff b851 	b.w	20005c34 <_svfprintf_r+0x36c>
20006b92:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006b94:	2a65      	cmp	r2, #101	; 0x65
20006b96:	bf14      	ite	ne
20006b98:	2300      	movne	r3, #0
20006b9a:	2301      	moveq	r3, #1
20006b9c:	2a45      	cmp	r2, #69	; 0x45
20006b9e:	bf08      	it	eq
20006ba0:	f043 0301 	orreq.w	r3, r3, #1
20006ba4:	2b00      	cmp	r3, #0
20006ba6:	d032      	beq.n	20006c0e <_svfprintf_r+0x1346>
20006ba8:	f108 0301 	add.w	r3, r8, #1
20006bac:	930b      	str	r3, [sp, #44]	; 0x2c
20006bae:	2302      	movs	r3, #2
20006bb0:	e668      	b.n	20006884 <_svfprintf_r+0xfbc>
20006bb2:	9814      	ldr	r0, [sp, #80]	; 0x50
20006bb4:	2865      	cmp	r0, #101	; 0x65
20006bb6:	dd62      	ble.n	20006c7e <_svfprintf_r+0x13b6>
20006bb8:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006bba:	2a66      	cmp	r2, #102	; 0x66
20006bbc:	bf1c      	itt	ne
20006bbe:	9b42      	ldrne	r3, [sp, #264]	; 0x108
20006bc0:	930e      	strne	r3, [sp, #56]	; 0x38
20006bc2:	d06f      	beq.n	20006ca4 <_svfprintf_r+0x13dc>
20006bc4:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006bc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20006bc8:	429a      	cmp	r2, r3
20006bca:	dc5b      	bgt.n	20006c84 <_svfprintf_r+0x13bc>
20006bcc:	f01a 0f01 	tst.w	sl, #1
20006bd0:	f040 8081 	bne.w	20006cd6 <_svfprintf_r+0x140e>
20006bd4:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
20006bd8:	2167      	movs	r1, #103	; 0x67
20006bda:	900b      	str	r0, [sp, #44]	; 0x2c
20006bdc:	9114      	str	r1, [sp, #80]	; 0x50
20006bde:	e6cf      	b.n	20006980 <_svfprintf_r+0x10b8>
20006be0:	9b40      	ldr	r3, [sp, #256]	; 0x100
20006be2:	459c      	cmp	ip, r3
20006be4:	bf98      	it	ls
20006be6:	469c      	movls	ip, r3
20006be8:	f67f ae89 	bls.w	200068fe <_svfprintf_r+0x1036>
20006bec:	2230      	movs	r2, #48	; 0x30
20006bee:	f803 2b01 	strb.w	r2, [r3], #1
20006bf2:	459c      	cmp	ip, r3
20006bf4:	9340      	str	r3, [sp, #256]	; 0x100
20006bf6:	d8fa      	bhi.n	20006bee <_svfprintf_r+0x1326>
20006bf8:	e681      	b.n	200068fe <_svfprintf_r+0x1036>
20006bfa:	9809      	ldr	r0, [sp, #36]	; 0x24
20006bfc:	4659      	mov	r1, fp
20006bfe:	aa37      	add	r2, sp, #220	; 0xdc
20006c00:	f7fe fdd4 	bl	200057ac <__sprint_r>
20006c04:	2800      	cmp	r0, #0
20006c06:	f47e afad 	bne.w	20005b64 <_svfprintf_r+0x29c>
20006c0a:	464b      	mov	r3, r9
20006c0c:	e577      	b.n	200066fe <_svfprintf_r+0xe36>
20006c0e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006c12:	3302      	adds	r3, #2
20006c14:	e636      	b.n	20006884 <_svfprintf_r+0xfbc>
20006c16:	f246 6c67 	movw	ip, #26215	; 0x6667
20006c1a:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
20006c1e:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20006c22:	fb8c 2103 	smull	r2, r1, ip, r3
20006c26:	17da      	asrs	r2, r3, #31
20006c28:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
20006c2c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
20006c30:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
20006c34:	4613      	mov	r3, r2
20006c36:	3130      	adds	r1, #48	; 0x30
20006c38:	2a09      	cmp	r2, #9
20006c3a:	f800 1d01 	strb.w	r1, [r0, #-1]!
20006c3e:	dcf0      	bgt.n	20006c22 <_svfprintf_r+0x135a>
20006c40:	3330      	adds	r3, #48	; 0x30
20006c42:	1e42      	subs	r2, r0, #1
20006c44:	b2d9      	uxtb	r1, r3
20006c46:	f800 1c01 	strb.w	r1, [r0, #-1]
20006c4a:	9b07      	ldr	r3, [sp, #28]
20006c4c:	4293      	cmp	r3, r2
20006c4e:	bf98      	it	ls
20006c50:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
20006c54:	f67f ae84 	bls.w	20006960 <_svfprintf_r+0x1098>
20006c58:	4602      	mov	r2, r0
20006c5a:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
20006c5e:	e001      	b.n	20006c64 <_svfprintf_r+0x139c>
20006c60:	f812 1b01 	ldrb.w	r1, [r2], #1
20006c64:	f803 1c01 	strb.w	r1, [r3, #-1]
20006c68:	4619      	mov	r1, r3
20006c6a:	9807      	ldr	r0, [sp, #28]
20006c6c:	3301      	adds	r3, #1
20006c6e:	4290      	cmp	r0, r2
20006c70:	d8f6      	bhi.n	20006c60 <_svfprintf_r+0x1398>
20006c72:	e675      	b.n	20006960 <_svfprintf_r+0x1098>
20006c74:	202d      	movs	r0, #45	; 0x2d
20006c76:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
20006c7a:	9015      	str	r0, [sp, #84]	; 0x54
20006c7c:	e5f2      	b.n	20006864 <_svfprintf_r+0xf9c>
20006c7e:	9942      	ldr	r1, [sp, #264]	; 0x108
20006c80:	910e      	str	r1, [sp, #56]	; 0x38
20006c82:	e657      	b.n	20006934 <_svfprintf_r+0x106c>
20006c84:	990e      	ldr	r1, [sp, #56]	; 0x38
20006c86:	9818      	ldr	r0, [sp, #96]	; 0x60
20006c88:	2900      	cmp	r1, #0
20006c8a:	bfda      	itte	le
20006c8c:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
20006c8e:	f1c2 0302 	rsble	r3, r2, #2
20006c92:	2301      	movgt	r3, #1
20006c94:	181b      	adds	r3, r3, r0
20006c96:	2167      	movs	r1, #103	; 0x67
20006c98:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20006c9c:	930e      	str	r3, [sp, #56]	; 0x38
20006c9e:	9114      	str	r1, [sp, #80]	; 0x50
20006ca0:	920b      	str	r2, [sp, #44]	; 0x2c
20006ca2:	e66d      	b.n	20006980 <_svfprintf_r+0x10b8>
20006ca4:	9842      	ldr	r0, [sp, #264]	; 0x108
20006ca6:	2800      	cmp	r0, #0
20006ca8:	900e      	str	r0, [sp, #56]	; 0x38
20006caa:	dd38      	ble.n	20006d1e <_svfprintf_r+0x1456>
20006cac:	f1b8 0f00 	cmp.w	r8, #0
20006cb0:	d107      	bne.n	20006cc2 <_svfprintf_r+0x13fa>
20006cb2:	f01a 0f01 	tst.w	sl, #1
20006cb6:	bf04      	itt	eq
20006cb8:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
20006cbc:	910b      	streq	r1, [sp, #44]	; 0x2c
20006cbe:	f43f ae5f 	beq.w	20006980 <_svfprintf_r+0x10b8>
20006cc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006cc4:	2066      	movs	r0, #102	; 0x66
20006cc6:	9014      	str	r0, [sp, #80]	; 0x50
20006cc8:	1c53      	adds	r3, r2, #1
20006cca:	4443      	add	r3, r8
20006ccc:	930e      	str	r3, [sp, #56]	; 0x38
20006cce:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20006cd2:	910b      	str	r1, [sp, #44]	; 0x2c
20006cd4:	e654      	b.n	20006980 <_svfprintf_r+0x10b8>
20006cd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006cd8:	2367      	movs	r3, #103	; 0x67
20006cda:	9314      	str	r3, [sp, #80]	; 0x50
20006cdc:	3201      	adds	r2, #1
20006cde:	920e      	str	r2, [sp, #56]	; 0x38
20006ce0:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
20006ce4:	900b      	str	r0, [sp, #44]	; 0x2c
20006ce6:	e64b      	b.n	20006980 <_svfprintf_r+0x10b8>
20006ce8:	222d      	movs	r2, #45	; 0x2d
20006cea:	425b      	negs	r3, r3
20006cec:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
20006cf0:	e62c      	b.n	2000694c <_svfprintf_r+0x1084>
20006cf2:	990a      	ldr	r1, [sp, #40]	; 0x28
20006cf4:	781a      	ldrb	r2, [r3, #0]
20006cf6:	f8d1 8000 	ldr.w	r8, [r1]
20006cfa:	3104      	adds	r1, #4
20006cfc:	910a      	str	r1, [sp, #40]	; 0x28
20006cfe:	f1b8 0f00 	cmp.w	r8, #0
20006d02:	bfb8      	it	lt
20006d04:	f04f 38ff 	movlt.w	r8, #4294967295
20006d08:	f7fe be47 	b.w	2000599a <_svfprintf_r+0xd2>
20006d0c:	f01a 0f01 	tst.w	sl, #1
20006d10:	bf04      	itt	eq
20006d12:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
20006d16:	930b      	streq	r3, [sp, #44]	; 0x2c
20006d18:	f43f ae32 	beq.w	20006980 <_svfprintf_r+0x10b8>
20006d1c:	e62a      	b.n	20006974 <_svfprintf_r+0x10ac>
20006d1e:	f1b8 0f00 	cmp.w	r8, #0
20006d22:	d10e      	bne.n	20006d42 <_svfprintf_r+0x147a>
20006d24:	f01a 0f01 	tst.w	sl, #1
20006d28:	d10b      	bne.n	20006d42 <_svfprintf_r+0x147a>
20006d2a:	2201      	movs	r2, #1
20006d2c:	920b      	str	r2, [sp, #44]	; 0x2c
20006d2e:	920e      	str	r2, [sp, #56]	; 0x38
20006d30:	e626      	b.n	20006980 <_svfprintf_r+0x10b8>
20006d32:	9809      	ldr	r0, [sp, #36]	; 0x24
20006d34:	230c      	movs	r3, #12
20006d36:	f04f 31ff 	mov.w	r1, #4294967295
20006d3a:	910d      	str	r1, [sp, #52]	; 0x34
20006d3c:	6003      	str	r3, [r0, #0]
20006d3e:	f7fe bf1a 	b.w	20005b76 <_svfprintf_r+0x2ae>
20006d42:	f108 0302 	add.w	r3, r8, #2
20006d46:	2066      	movs	r0, #102	; 0x66
20006d48:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20006d4c:	930e      	str	r3, [sp, #56]	; 0x38
20006d4e:	9014      	str	r0, [sp, #80]	; 0x50
20006d50:	910b      	str	r1, [sp, #44]	; 0x2c
20006d52:	e615      	b.n	20006980 <_svfprintf_r+0x10b8>

20006d54 <__sprint_r>:
20006d54:	6893      	ldr	r3, [r2, #8]
20006d56:	b510      	push	{r4, lr}
20006d58:	4614      	mov	r4, r2
20006d5a:	b913      	cbnz	r3, 20006d62 <__sprint_r+0xe>
20006d5c:	6053      	str	r3, [r2, #4]
20006d5e:	4618      	mov	r0, r3
20006d60:	bd10      	pop	{r4, pc}
20006d62:	f002 ffc9 	bl	20009cf8 <__sfvwrite_r>
20006d66:	2300      	movs	r3, #0
20006d68:	6063      	str	r3, [r4, #4]
20006d6a:	60a3      	str	r3, [r4, #8]
20006d6c:	bd10      	pop	{r4, pc}
20006d6e:	bf00      	nop

20006d70 <_vfprintf_r>:
20006d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006d74:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20006d78:	b083      	sub	sp, #12
20006d7a:	460e      	mov	r6, r1
20006d7c:	4615      	mov	r5, r2
20006d7e:	469a      	mov	sl, r3
20006d80:	4681      	mov	r9, r0
20006d82:	f003 f9a9 	bl	2000a0d8 <_localeconv_r>
20006d86:	6800      	ldr	r0, [r0, #0]
20006d88:	901d      	str	r0, [sp, #116]	; 0x74
20006d8a:	f1b9 0f00 	cmp.w	r9, #0
20006d8e:	d004      	beq.n	20006d9a <_vfprintf_r+0x2a>
20006d90:	f8d9 3018 	ldr.w	r3, [r9, #24]
20006d94:	2b00      	cmp	r3, #0
20006d96:	f000 815a 	beq.w	2000704e <_vfprintf_r+0x2de>
20006d9a:	f24c 6318 	movw	r3, #50712	; 0xc618
20006d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006da2:	429e      	cmp	r6, r3
20006da4:	bf08      	it	eq
20006da6:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20006daa:	d010      	beq.n	20006dce <_vfprintf_r+0x5e>
20006dac:	f24c 6338 	movw	r3, #50744	; 0xc638
20006db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006db4:	429e      	cmp	r6, r3
20006db6:	bf08      	it	eq
20006db8:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20006dbc:	d007      	beq.n	20006dce <_vfprintf_r+0x5e>
20006dbe:	f24c 6358 	movw	r3, #50776	; 0xc658
20006dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006dc6:	429e      	cmp	r6, r3
20006dc8:	bf08      	it	eq
20006dca:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20006dce:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20006dd2:	fa1f f38c 	uxth.w	r3, ip
20006dd6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20006dda:	d109      	bne.n	20006df0 <_vfprintf_r+0x80>
20006ddc:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20006de0:	6e72      	ldr	r2, [r6, #100]	; 0x64
20006de2:	f8a6 c00c 	strh.w	ip, [r6, #12]
20006de6:	fa1f f38c 	uxth.w	r3, ip
20006dea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20006dee:	6672      	str	r2, [r6, #100]	; 0x64
20006df0:	f013 0f08 	tst.w	r3, #8
20006df4:	f001 8301 	beq.w	200083fa <_vfprintf_r+0x168a>
20006df8:	6932      	ldr	r2, [r6, #16]
20006dfa:	2a00      	cmp	r2, #0
20006dfc:	f001 82fd 	beq.w	200083fa <_vfprintf_r+0x168a>
20006e00:	f003 031a 	and.w	r3, r3, #26
20006e04:	2b0a      	cmp	r3, #10
20006e06:	f000 80e0 	beq.w	20006fca <_vfprintf_r+0x25a>
20006e0a:	2200      	movs	r2, #0
20006e0c:	9212      	str	r2, [sp, #72]	; 0x48
20006e0e:	921a      	str	r2, [sp, #104]	; 0x68
20006e10:	2300      	movs	r3, #0
20006e12:	921c      	str	r2, [sp, #112]	; 0x70
20006e14:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006e18:	9211      	str	r2, [sp, #68]	; 0x44
20006e1a:	3404      	adds	r4, #4
20006e1c:	9219      	str	r2, [sp, #100]	; 0x64
20006e1e:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20006e22:	931b      	str	r3, [sp, #108]	; 0x6c
20006e24:	3204      	adds	r2, #4
20006e26:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20006e2a:	3228      	adds	r2, #40	; 0x28
20006e2c:	3303      	adds	r3, #3
20006e2e:	9218      	str	r2, [sp, #96]	; 0x60
20006e30:	9307      	str	r3, [sp, #28]
20006e32:	2300      	movs	r3, #0
20006e34:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20006e38:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006e3c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006e40:	782b      	ldrb	r3, [r5, #0]
20006e42:	1e1a      	subs	r2, r3, #0
20006e44:	bf18      	it	ne
20006e46:	2201      	movne	r2, #1
20006e48:	2b25      	cmp	r3, #37	; 0x25
20006e4a:	bf0c      	ite	eq
20006e4c:	2200      	moveq	r2, #0
20006e4e:	f002 0201 	andne.w	r2, r2, #1
20006e52:	b332      	cbz	r2, 20006ea2 <_vfprintf_r+0x132>
20006e54:	462f      	mov	r7, r5
20006e56:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20006e5a:	1e1a      	subs	r2, r3, #0
20006e5c:	bf18      	it	ne
20006e5e:	2201      	movne	r2, #1
20006e60:	2b25      	cmp	r3, #37	; 0x25
20006e62:	bf0c      	ite	eq
20006e64:	2200      	moveq	r2, #0
20006e66:	f002 0201 	andne.w	r2, r2, #1
20006e6a:	2a00      	cmp	r2, #0
20006e6c:	d1f3      	bne.n	20006e56 <_vfprintf_r+0xe6>
20006e6e:	ebb7 0805 	subs.w	r8, r7, r5
20006e72:	bf08      	it	eq
20006e74:	463d      	moveq	r5, r7
20006e76:	d014      	beq.n	20006ea2 <_vfprintf_r+0x132>
20006e78:	f8c4 8004 	str.w	r8, [r4, #4]
20006e7c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006e80:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006e84:	3301      	adds	r3, #1
20006e86:	6025      	str	r5, [r4, #0]
20006e88:	2b07      	cmp	r3, #7
20006e8a:	4442      	add	r2, r8
20006e8c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006e90:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006e94:	dc78      	bgt.n	20006f88 <_vfprintf_r+0x218>
20006e96:	3408      	adds	r4, #8
20006e98:	9811      	ldr	r0, [sp, #68]	; 0x44
20006e9a:	463d      	mov	r5, r7
20006e9c:	4440      	add	r0, r8
20006e9e:	9011      	str	r0, [sp, #68]	; 0x44
20006ea0:	783b      	ldrb	r3, [r7, #0]
20006ea2:	2b00      	cmp	r3, #0
20006ea4:	d07c      	beq.n	20006fa0 <_vfprintf_r+0x230>
20006ea6:	1c6b      	adds	r3, r5, #1
20006ea8:	f04f 37ff 	mov.w	r7, #4294967295
20006eac:	202b      	movs	r0, #43	; 0x2b
20006eae:	f04f 0c20 	mov.w	ip, #32
20006eb2:	2100      	movs	r1, #0
20006eb4:	f04f 0200 	mov.w	r2, #0
20006eb8:	910f      	str	r1, [sp, #60]	; 0x3c
20006eba:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20006ebe:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20006ec2:	786a      	ldrb	r2, [r5, #1]
20006ec4:	910a      	str	r1, [sp, #40]	; 0x28
20006ec6:	1c5d      	adds	r5, r3, #1
20006ec8:	f1a2 0320 	sub.w	r3, r2, #32
20006ecc:	2b58      	cmp	r3, #88	; 0x58
20006ece:	f200 8286 	bhi.w	200073de <_vfprintf_r+0x66e>
20006ed2:	e8df f013 	tbh	[pc, r3, lsl #1]
20006ed6:	0298      	.short	0x0298
20006ed8:	02840284 	.word	0x02840284
20006edc:	028402a4 	.word	0x028402a4
20006ee0:	02840284 	.word	0x02840284
20006ee4:	02840284 	.word	0x02840284
20006ee8:	02ad0284 	.word	0x02ad0284
20006eec:	028402ba 	.word	0x028402ba
20006ef0:	02ca02c1 	.word	0x02ca02c1
20006ef4:	02e70284 	.word	0x02e70284
20006ef8:	02f002f0 	.word	0x02f002f0
20006efc:	02f002f0 	.word	0x02f002f0
20006f00:	02f002f0 	.word	0x02f002f0
20006f04:	02f002f0 	.word	0x02f002f0
20006f08:	028402f0 	.word	0x028402f0
20006f0c:	02840284 	.word	0x02840284
20006f10:	02840284 	.word	0x02840284
20006f14:	02840284 	.word	0x02840284
20006f18:	02840284 	.word	0x02840284
20006f1c:	03040284 	.word	0x03040284
20006f20:	02840326 	.word	0x02840326
20006f24:	02840326 	.word	0x02840326
20006f28:	02840284 	.word	0x02840284
20006f2c:	036a0284 	.word	0x036a0284
20006f30:	02840284 	.word	0x02840284
20006f34:	02840481 	.word	0x02840481
20006f38:	02840284 	.word	0x02840284
20006f3c:	02840284 	.word	0x02840284
20006f40:	02840414 	.word	0x02840414
20006f44:	042f0284 	.word	0x042f0284
20006f48:	02840284 	.word	0x02840284
20006f4c:	02840284 	.word	0x02840284
20006f50:	02840284 	.word	0x02840284
20006f54:	02840284 	.word	0x02840284
20006f58:	02840284 	.word	0x02840284
20006f5c:	0465044f 	.word	0x0465044f
20006f60:	03260326 	.word	0x03260326
20006f64:	03730326 	.word	0x03730326
20006f68:	02840465 	.word	0x02840465
20006f6c:	03790284 	.word	0x03790284
20006f70:	03850284 	.word	0x03850284
20006f74:	03ad0396 	.word	0x03ad0396
20006f78:	0284040a 	.word	0x0284040a
20006f7c:	028403cc 	.word	0x028403cc
20006f80:	028403f4 	.word	0x028403f4
20006f84:	00c00284 	.word	0x00c00284
20006f88:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006f8c:	4648      	mov	r0, r9
20006f8e:	4631      	mov	r1, r6
20006f90:	320c      	adds	r2, #12
20006f92:	f7ff fedf 	bl	20006d54 <__sprint_r>
20006f96:	b958      	cbnz	r0, 20006fb0 <_vfprintf_r+0x240>
20006f98:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006f9c:	3404      	adds	r4, #4
20006f9e:	e77b      	b.n	20006e98 <_vfprintf_r+0x128>
20006fa0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006fa4:	2b00      	cmp	r3, #0
20006fa6:	f041 8192 	bne.w	200082ce <_vfprintf_r+0x155e>
20006faa:	2300      	movs	r3, #0
20006fac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006fb0:	89b3      	ldrh	r3, [r6, #12]
20006fb2:	f013 0f40 	tst.w	r3, #64	; 0x40
20006fb6:	d002      	beq.n	20006fbe <_vfprintf_r+0x24e>
20006fb8:	f04f 30ff 	mov.w	r0, #4294967295
20006fbc:	9011      	str	r0, [sp, #68]	; 0x44
20006fbe:	9811      	ldr	r0, [sp, #68]	; 0x44
20006fc0:	b05f      	add	sp, #380	; 0x17c
20006fc2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20006fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006fca:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20006fce:	2b00      	cmp	r3, #0
20006fd0:	f6ff af1b 	blt.w	20006e0a <_vfprintf_r+0x9a>
20006fd4:	6a37      	ldr	r7, [r6, #32]
20006fd6:	f02c 0c02 	bic.w	ip, ip, #2
20006fda:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20006fde:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20006fe2:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20006fe6:	340c      	adds	r4, #12
20006fe8:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20006fec:	462a      	mov	r2, r5
20006fee:	4653      	mov	r3, sl
20006ff0:	4648      	mov	r0, r9
20006ff2:	4621      	mov	r1, r4
20006ff4:	ad1f      	add	r5, sp, #124	; 0x7c
20006ff6:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20006ffa:	2700      	movs	r7, #0
20006ffc:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20007000:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20007004:	f44f 6580 	mov.w	r5, #1024	; 0x400
20007008:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
2000700c:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20007010:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20007014:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20007018:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
2000701c:	f7ff fea8 	bl	20006d70 <_vfprintf_r>
20007020:	2800      	cmp	r0, #0
20007022:	9011      	str	r0, [sp, #68]	; 0x44
20007024:	db09      	blt.n	2000703a <_vfprintf_r+0x2ca>
20007026:	4621      	mov	r1, r4
20007028:	4648      	mov	r0, r9
2000702a:	f002 fb91 	bl	20009750 <_fflush_r>
2000702e:	9911      	ldr	r1, [sp, #68]	; 0x44
20007030:	42b8      	cmp	r0, r7
20007032:	bf18      	it	ne
20007034:	f04f 31ff 	movne.w	r1, #4294967295
20007038:	9111      	str	r1, [sp, #68]	; 0x44
2000703a:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
2000703e:	f013 0f40 	tst.w	r3, #64	; 0x40
20007042:	d0bc      	beq.n	20006fbe <_vfprintf_r+0x24e>
20007044:	89b3      	ldrh	r3, [r6, #12]
20007046:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000704a:	81b3      	strh	r3, [r6, #12]
2000704c:	e7b7      	b.n	20006fbe <_vfprintf_r+0x24e>
2000704e:	4648      	mov	r0, r9
20007050:	f002 fcee 	bl	20009a30 <__sinit>
20007054:	e6a1      	b.n	20006d9a <_vfprintf_r+0x2a>
20007056:	980a      	ldr	r0, [sp, #40]	; 0x28
20007058:	f24c 5cc8 	movw	ip, #50632	; 0xc5c8
2000705c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20007060:	9216      	str	r2, [sp, #88]	; 0x58
20007062:	f010 0f20 	tst.w	r0, #32
20007066:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
2000706a:	f000 836e 	beq.w	2000774a <_vfprintf_r+0x9da>
2000706e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007070:	1dcb      	adds	r3, r1, #7
20007072:	f023 0307 	bic.w	r3, r3, #7
20007076:	f103 0208 	add.w	r2, r3, #8
2000707a:	920b      	str	r2, [sp, #44]	; 0x2c
2000707c:	e9d3 ab00 	ldrd	sl, fp, [r3]
20007080:	ea5a 020b 	orrs.w	r2, sl, fp
20007084:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007086:	bf0c      	ite	eq
20007088:	2200      	moveq	r2, #0
2000708a:	2201      	movne	r2, #1
2000708c:	4213      	tst	r3, r2
2000708e:	f040 866b 	bne.w	20007d68 <_vfprintf_r+0xff8>
20007092:	2302      	movs	r3, #2
20007094:	f04f 0100 	mov.w	r1, #0
20007098:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
2000709c:	2f00      	cmp	r7, #0
2000709e:	bfa2      	ittt	ge
200070a0:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
200070a4:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
200070a8:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
200070ac:	2f00      	cmp	r7, #0
200070ae:	bf18      	it	ne
200070b0:	f042 0201 	orrne.w	r2, r2, #1
200070b4:	2a00      	cmp	r2, #0
200070b6:	f000 841e 	beq.w	200078f6 <_vfprintf_r+0xb86>
200070ba:	2b01      	cmp	r3, #1
200070bc:	f000 85de 	beq.w	20007c7c <_vfprintf_r+0xf0c>
200070c0:	2b02      	cmp	r3, #2
200070c2:	f000 85c1 	beq.w	20007c48 <_vfprintf_r+0xed8>
200070c6:	9918      	ldr	r1, [sp, #96]	; 0x60
200070c8:	9113      	str	r1, [sp, #76]	; 0x4c
200070ca:	ea4f 08da 	mov.w	r8, sl, lsr #3
200070ce:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
200070d2:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
200070d6:	f00a 0007 	and.w	r0, sl, #7
200070da:	46e3      	mov	fp, ip
200070dc:	46c2      	mov	sl, r8
200070de:	3030      	adds	r0, #48	; 0x30
200070e0:	ea5a 020b 	orrs.w	r2, sl, fp
200070e4:	f801 0d01 	strb.w	r0, [r1, #-1]!
200070e8:	d1ef      	bne.n	200070ca <_vfprintf_r+0x35a>
200070ea:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200070ee:	9113      	str	r1, [sp, #76]	; 0x4c
200070f0:	f01c 0f01 	tst.w	ip, #1
200070f4:	f040 868c 	bne.w	20007e10 <_vfprintf_r+0x10a0>
200070f8:	9818      	ldr	r0, [sp, #96]	; 0x60
200070fa:	1a40      	subs	r0, r0, r1
200070fc:	9010      	str	r0, [sp, #64]	; 0x40
200070fe:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007102:	9a10      	ldr	r2, [sp, #64]	; 0x40
20007104:	9717      	str	r7, [sp, #92]	; 0x5c
20007106:	42ba      	cmp	r2, r7
20007108:	bfb8      	it	lt
2000710a:	463a      	movlt	r2, r7
2000710c:	920c      	str	r2, [sp, #48]	; 0x30
2000710e:	b113      	cbz	r3, 20007116 <_vfprintf_r+0x3a6>
20007110:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20007112:	3201      	adds	r2, #1
20007114:	920c      	str	r2, [sp, #48]	; 0x30
20007116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007118:	980a      	ldr	r0, [sp, #40]	; 0x28
2000711a:	f013 0302 	ands.w	r3, r3, #2
2000711e:	9315      	str	r3, [sp, #84]	; 0x54
20007120:	bf1e      	ittt	ne
20007122:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20007126:	f10c 0c02 	addne.w	ip, ip, #2
2000712a:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
2000712e:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20007132:	9014      	str	r0, [sp, #80]	; 0x50
20007134:	d14d      	bne.n	200071d2 <_vfprintf_r+0x462>
20007136:	990f      	ldr	r1, [sp, #60]	; 0x3c
20007138:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000713a:	1a8f      	subs	r7, r1, r2
2000713c:	2f00      	cmp	r7, #0
2000713e:	dd48      	ble.n	200071d2 <_vfprintf_r+0x462>
20007140:	2f10      	cmp	r7, #16
20007142:	f24c 58e8 	movw	r8, #50664	; 0xc5e8
20007146:	bfd8      	it	le
20007148:	f2c2 0800 	movtle	r8, #8192	; 0x2000
2000714c:	dd30      	ble.n	200071b0 <_vfprintf_r+0x440>
2000714e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20007152:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20007156:	4643      	mov	r3, r8
20007158:	f04f 0a10 	mov.w	sl, #16
2000715c:	46a8      	mov	r8, r5
2000715e:	f10b 0b0c 	add.w	fp, fp, #12
20007162:	461d      	mov	r5, r3
20007164:	e002      	b.n	2000716c <_vfprintf_r+0x3fc>
20007166:	3f10      	subs	r7, #16
20007168:	2f10      	cmp	r7, #16
2000716a:	dd1e      	ble.n	200071aa <_vfprintf_r+0x43a>
2000716c:	f8c4 a004 	str.w	sl, [r4, #4]
20007170:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007174:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007178:	3301      	adds	r3, #1
2000717a:	6025      	str	r5, [r4, #0]
2000717c:	3210      	adds	r2, #16
2000717e:	2b07      	cmp	r3, #7
20007180:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007184:	f104 0408 	add.w	r4, r4, #8
20007188:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000718c:	ddeb      	ble.n	20007166 <_vfprintf_r+0x3f6>
2000718e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007192:	4648      	mov	r0, r9
20007194:	4631      	mov	r1, r6
20007196:	465a      	mov	r2, fp
20007198:	3404      	adds	r4, #4
2000719a:	f7ff fddb 	bl	20006d54 <__sprint_r>
2000719e:	2800      	cmp	r0, #0
200071a0:	f47f af06 	bne.w	20006fb0 <_vfprintf_r+0x240>
200071a4:	3f10      	subs	r7, #16
200071a6:	2f10      	cmp	r7, #16
200071a8:	dce0      	bgt.n	2000716c <_vfprintf_r+0x3fc>
200071aa:	462b      	mov	r3, r5
200071ac:	4645      	mov	r5, r8
200071ae:	4698      	mov	r8, r3
200071b0:	6067      	str	r7, [r4, #4]
200071b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200071b6:	f8c4 8000 	str.w	r8, [r4]
200071ba:	1c5a      	adds	r2, r3, #1
200071bc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200071c0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200071c4:	19db      	adds	r3, r3, r7
200071c6:	2a07      	cmp	r2, #7
200071c8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200071cc:	f300 858a 	bgt.w	20007ce4 <_vfprintf_r+0xf74>
200071d0:	3408      	adds	r4, #8
200071d2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200071d6:	b19b      	cbz	r3, 20007200 <_vfprintf_r+0x490>
200071d8:	2301      	movs	r3, #1
200071da:	6063      	str	r3, [r4, #4]
200071dc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200071e0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200071e4:	3207      	adds	r2, #7
200071e6:	6022      	str	r2, [r4, #0]
200071e8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200071ec:	3301      	adds	r3, #1
200071ee:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200071f2:	3201      	adds	r2, #1
200071f4:	2b07      	cmp	r3, #7
200071f6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200071fa:	f300 84b6 	bgt.w	20007b6a <_vfprintf_r+0xdfa>
200071fe:	3408      	adds	r4, #8
20007200:	9b15      	ldr	r3, [sp, #84]	; 0x54
20007202:	b19b      	cbz	r3, 2000722c <_vfprintf_r+0x4bc>
20007204:	2302      	movs	r3, #2
20007206:	6063      	str	r3, [r4, #4]
20007208:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000720c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20007210:	3204      	adds	r2, #4
20007212:	6022      	str	r2, [r4, #0]
20007214:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007218:	3301      	adds	r3, #1
2000721a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000721e:	3202      	adds	r2, #2
20007220:	2b07      	cmp	r3, #7
20007222:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007226:	f300 84af 	bgt.w	20007b88 <_vfprintf_r+0xe18>
2000722a:	3408      	adds	r4, #8
2000722c:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20007230:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20007234:	f000 8376 	beq.w	20007924 <_vfprintf_r+0xbb4>
20007238:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000723a:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000723c:	1a9f      	subs	r7, r3, r2
2000723e:	2f00      	cmp	r7, #0
20007240:	dd43      	ble.n	200072ca <_vfprintf_r+0x55a>
20007242:	2f10      	cmp	r7, #16
20007244:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20007dd4 <_vfprintf_r+0x1064>
20007248:	dd2e      	ble.n	200072a8 <_vfprintf_r+0x538>
2000724a:	4643      	mov	r3, r8
2000724c:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20007250:	46a8      	mov	r8, r5
20007252:	f04f 0a10 	mov.w	sl, #16
20007256:	f10b 0b0c 	add.w	fp, fp, #12
2000725a:	461d      	mov	r5, r3
2000725c:	e002      	b.n	20007264 <_vfprintf_r+0x4f4>
2000725e:	3f10      	subs	r7, #16
20007260:	2f10      	cmp	r7, #16
20007262:	dd1e      	ble.n	200072a2 <_vfprintf_r+0x532>
20007264:	f8c4 a004 	str.w	sl, [r4, #4]
20007268:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000726c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007270:	3301      	adds	r3, #1
20007272:	6025      	str	r5, [r4, #0]
20007274:	3210      	adds	r2, #16
20007276:	2b07      	cmp	r3, #7
20007278:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000727c:	f104 0408 	add.w	r4, r4, #8
20007280:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007284:	ddeb      	ble.n	2000725e <_vfprintf_r+0x4ee>
20007286:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000728a:	4648      	mov	r0, r9
2000728c:	4631      	mov	r1, r6
2000728e:	465a      	mov	r2, fp
20007290:	3404      	adds	r4, #4
20007292:	f7ff fd5f 	bl	20006d54 <__sprint_r>
20007296:	2800      	cmp	r0, #0
20007298:	f47f ae8a 	bne.w	20006fb0 <_vfprintf_r+0x240>
2000729c:	3f10      	subs	r7, #16
2000729e:	2f10      	cmp	r7, #16
200072a0:	dce0      	bgt.n	20007264 <_vfprintf_r+0x4f4>
200072a2:	462b      	mov	r3, r5
200072a4:	4645      	mov	r5, r8
200072a6:	4698      	mov	r8, r3
200072a8:	6067      	str	r7, [r4, #4]
200072aa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200072ae:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200072b2:	3301      	adds	r3, #1
200072b4:	f8c4 8000 	str.w	r8, [r4]
200072b8:	19d2      	adds	r2, r2, r7
200072ba:	2b07      	cmp	r3, #7
200072bc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200072c0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200072c4:	f300 8442 	bgt.w	20007b4c <_vfprintf_r+0xddc>
200072c8:	3408      	adds	r4, #8
200072ca:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200072ce:	f41c 7f80 	tst.w	ip, #256	; 0x100
200072d2:	f040 829d 	bne.w	20007810 <_vfprintf_r+0xaa0>
200072d6:	9810      	ldr	r0, [sp, #64]	; 0x40
200072d8:	9913      	ldr	r1, [sp, #76]	; 0x4c
200072da:	6060      	str	r0, [r4, #4]
200072dc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200072e0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200072e4:	3301      	adds	r3, #1
200072e6:	6021      	str	r1, [r4, #0]
200072e8:	1812      	adds	r2, r2, r0
200072ea:	2b07      	cmp	r3, #7
200072ec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200072f0:	bfd8      	it	le
200072f2:	f104 0308 	addle.w	r3, r4, #8
200072f6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200072fa:	f300 839b 	bgt.w	20007a34 <_vfprintf_r+0xcc4>
200072fe:	990a      	ldr	r1, [sp, #40]	; 0x28
20007300:	f011 0f04 	tst.w	r1, #4
20007304:	d055      	beq.n	200073b2 <_vfprintf_r+0x642>
20007306:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007308:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
2000730c:	ebcc 0702 	rsb	r7, ip, r2
20007310:	2f00      	cmp	r7, #0
20007312:	dd4e      	ble.n	200073b2 <_vfprintf_r+0x642>
20007314:	2f10      	cmp	r7, #16
20007316:	f24c 58e8 	movw	r8, #50664	; 0xc5e8
2000731a:	bfd8      	it	le
2000731c:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20007320:	dd2e      	ble.n	20007380 <_vfprintf_r+0x610>
20007322:	f2c2 0800 	movt	r8, #8192	; 0x2000
20007326:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000732a:	4642      	mov	r2, r8
2000732c:	2410      	movs	r4, #16
2000732e:	46a8      	mov	r8, r5
20007330:	f10a 0a0c 	add.w	sl, sl, #12
20007334:	4615      	mov	r5, r2
20007336:	e002      	b.n	2000733e <_vfprintf_r+0x5ce>
20007338:	3f10      	subs	r7, #16
2000733a:	2f10      	cmp	r7, #16
2000733c:	dd1d      	ble.n	2000737a <_vfprintf_r+0x60a>
2000733e:	605c      	str	r4, [r3, #4]
20007340:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007344:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007348:	3201      	adds	r2, #1
2000734a:	601d      	str	r5, [r3, #0]
2000734c:	3110      	adds	r1, #16
2000734e:	2a07      	cmp	r2, #7
20007350:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007354:	f103 0308 	add.w	r3, r3, #8
20007358:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000735c:	ddec      	ble.n	20007338 <_vfprintf_r+0x5c8>
2000735e:	4648      	mov	r0, r9
20007360:	4631      	mov	r1, r6
20007362:	4652      	mov	r2, sl
20007364:	f7ff fcf6 	bl	20006d54 <__sprint_r>
20007368:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000736c:	3304      	adds	r3, #4
2000736e:	2800      	cmp	r0, #0
20007370:	f47f ae1e 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007374:	3f10      	subs	r7, #16
20007376:	2f10      	cmp	r7, #16
20007378:	dce1      	bgt.n	2000733e <_vfprintf_r+0x5ce>
2000737a:	462a      	mov	r2, r5
2000737c:	4645      	mov	r5, r8
2000737e:	4690      	mov	r8, r2
20007380:	605f      	str	r7, [r3, #4]
20007382:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007386:	f8c3 8000 	str.w	r8, [r3]
2000738a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000738e:	3201      	adds	r2, #1
20007390:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007394:	18fb      	adds	r3, r7, r3
20007396:	2a07      	cmp	r2, #7
20007398:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000739c:	dd0b      	ble.n	200073b6 <_vfprintf_r+0x646>
2000739e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200073a2:	4648      	mov	r0, r9
200073a4:	4631      	mov	r1, r6
200073a6:	320c      	adds	r2, #12
200073a8:	f7ff fcd4 	bl	20006d54 <__sprint_r>
200073ac:	2800      	cmp	r0, #0
200073ae:	f47f adff 	bne.w	20006fb0 <_vfprintf_r+0x240>
200073b2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200073b6:	9811      	ldr	r0, [sp, #68]	; 0x44
200073b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200073ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
200073bc:	428a      	cmp	r2, r1
200073be:	bfac      	ite	ge
200073c0:	1880      	addge	r0, r0, r2
200073c2:	1840      	addlt	r0, r0, r1
200073c4:	9011      	str	r0, [sp, #68]	; 0x44
200073c6:	2b00      	cmp	r3, #0
200073c8:	f040 8342 	bne.w	20007a50 <_vfprintf_r+0xce0>
200073cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200073d0:	2300      	movs	r3, #0
200073d2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200073d6:	3404      	adds	r4, #4
200073d8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200073dc:	e530      	b.n	20006e40 <_vfprintf_r+0xd0>
200073de:	9216      	str	r2, [sp, #88]	; 0x58
200073e0:	2a00      	cmp	r2, #0
200073e2:	f43f addd 	beq.w	20006fa0 <_vfprintf_r+0x230>
200073e6:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
200073ea:	2301      	movs	r3, #1
200073ec:	f04f 0c00 	mov.w	ip, #0
200073f0:	3004      	adds	r0, #4
200073f2:	930c      	str	r3, [sp, #48]	; 0x30
200073f4:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200073f8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200073fc:	9013      	str	r0, [sp, #76]	; 0x4c
200073fe:	9310      	str	r3, [sp, #64]	; 0x40
20007400:	2100      	movs	r1, #0
20007402:	9117      	str	r1, [sp, #92]	; 0x5c
20007404:	e687      	b.n	20007116 <_vfprintf_r+0x3a6>
20007406:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000740a:	2b00      	cmp	r3, #0
2000740c:	f040 852b 	bne.w	20007e66 <_vfprintf_r+0x10f6>
20007410:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007412:	462b      	mov	r3, r5
20007414:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20007418:	782a      	ldrb	r2, [r5, #0]
2000741a:	910b      	str	r1, [sp, #44]	; 0x2c
2000741c:	e553      	b.n	20006ec6 <_vfprintf_r+0x156>
2000741e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007420:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007422:	f043 0301 	orr.w	r3, r3, #1
20007426:	930a      	str	r3, [sp, #40]	; 0x28
20007428:	462b      	mov	r3, r5
2000742a:	782a      	ldrb	r2, [r5, #0]
2000742c:	910b      	str	r1, [sp, #44]	; 0x2c
2000742e:	e54a      	b.n	20006ec6 <_vfprintf_r+0x156>
20007430:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007432:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007434:	6809      	ldr	r1, [r1, #0]
20007436:	910f      	str	r1, [sp, #60]	; 0x3c
20007438:	1d11      	adds	r1, r2, #4
2000743a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000743c:	2b00      	cmp	r3, #0
2000743e:	f2c0 8780 	blt.w	20008342 <_vfprintf_r+0x15d2>
20007442:	782a      	ldrb	r2, [r5, #0]
20007444:	462b      	mov	r3, r5
20007446:	910b      	str	r1, [sp, #44]	; 0x2c
20007448:	e53d      	b.n	20006ec6 <_vfprintf_r+0x156>
2000744a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000744c:	462b      	mov	r3, r5
2000744e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20007452:	782a      	ldrb	r2, [r5, #0]
20007454:	910b      	str	r1, [sp, #44]	; 0x2c
20007456:	e536      	b.n	20006ec6 <_vfprintf_r+0x156>
20007458:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000745a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000745c:	f043 0304 	orr.w	r3, r3, #4
20007460:	930a      	str	r3, [sp, #40]	; 0x28
20007462:	462b      	mov	r3, r5
20007464:	782a      	ldrb	r2, [r5, #0]
20007466:	910b      	str	r1, [sp, #44]	; 0x2c
20007468:	e52d      	b.n	20006ec6 <_vfprintf_r+0x156>
2000746a:	462b      	mov	r3, r5
2000746c:	f813 2b01 	ldrb.w	r2, [r3], #1
20007470:	2a2a      	cmp	r2, #42	; 0x2a
20007472:	f001 80cd 	beq.w	20008610 <_vfprintf_r+0x18a0>
20007476:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000747a:	2909      	cmp	r1, #9
2000747c:	f201 8037 	bhi.w	200084ee <_vfprintf_r+0x177e>
20007480:	3502      	adds	r5, #2
20007482:	2700      	movs	r7, #0
20007484:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20007488:	eb07 0787 	add.w	r7, r7, r7, lsl #2
2000748c:	462b      	mov	r3, r5
2000748e:	3501      	adds	r5, #1
20007490:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20007494:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20007498:	2909      	cmp	r1, #9
2000749a:	d9f3      	bls.n	20007484 <_vfprintf_r+0x714>
2000749c:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200074a0:	461d      	mov	r5, r3
200074a2:	e511      	b.n	20006ec8 <_vfprintf_r+0x158>
200074a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200074a6:	462b      	mov	r3, r5
200074a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200074aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200074ae:	920a      	str	r2, [sp, #40]	; 0x28
200074b0:	782a      	ldrb	r2, [r5, #0]
200074b2:	910b      	str	r1, [sp, #44]	; 0x2c
200074b4:	e507      	b.n	20006ec6 <_vfprintf_r+0x156>
200074b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200074ba:	f04f 0800 	mov.w	r8, #0
200074be:	462b      	mov	r3, r5
200074c0:	eb08 0888 	add.w	r8, r8, r8, lsl #2
200074c4:	f813 2b01 	ldrb.w	r2, [r3], #1
200074c8:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200074cc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200074d0:	461d      	mov	r5, r3
200074d2:	2909      	cmp	r1, #9
200074d4:	d9f3      	bls.n	200074be <_vfprintf_r+0x74e>
200074d6:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200074da:	461d      	mov	r5, r3
200074dc:	e4f4      	b.n	20006ec8 <_vfprintf_r+0x158>
200074de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200074e0:	9216      	str	r2, [sp, #88]	; 0x58
200074e2:	f043 0310 	orr.w	r3, r3, #16
200074e6:	930a      	str	r3, [sp, #40]	; 0x28
200074e8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200074ec:	f01c 0f20 	tst.w	ip, #32
200074f0:	f000 815d 	beq.w	200077ae <_vfprintf_r+0xa3e>
200074f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200074f6:	1dc3      	adds	r3, r0, #7
200074f8:	f023 0307 	bic.w	r3, r3, #7
200074fc:	f103 0108 	add.w	r1, r3, #8
20007500:	910b      	str	r1, [sp, #44]	; 0x2c
20007502:	e9d3 ab00 	ldrd	sl, fp, [r3]
20007506:	f1ba 0f00 	cmp.w	sl, #0
2000750a:	f17b 0200 	sbcs.w	r2, fp, #0
2000750e:	f2c0 849b 	blt.w	20007e48 <_vfprintf_r+0x10d8>
20007512:	ea5a 030b 	orrs.w	r3, sl, fp
20007516:	f04f 0301 	mov.w	r3, #1
2000751a:	bf0c      	ite	eq
2000751c:	2200      	moveq	r2, #0
2000751e:	2201      	movne	r2, #1
20007520:	e5bc      	b.n	2000709c <_vfprintf_r+0x32c>
20007522:	980a      	ldr	r0, [sp, #40]	; 0x28
20007524:	9216      	str	r2, [sp, #88]	; 0x58
20007526:	f010 0f08 	tst.w	r0, #8
2000752a:	f000 84ed 	beq.w	20007f08 <_vfprintf_r+0x1198>
2000752e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007530:	1dcb      	adds	r3, r1, #7
20007532:	f023 0307 	bic.w	r3, r3, #7
20007536:	f103 0208 	add.w	r2, r3, #8
2000753a:	920b      	str	r2, [sp, #44]	; 0x2c
2000753c:	f8d3 8004 	ldr.w	r8, [r3, #4]
20007540:	f8d3 a000 	ldr.w	sl, [r3]
20007544:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20007548:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
2000754c:	4650      	mov	r0, sl
2000754e:	4641      	mov	r1, r8
20007550:	f003 fd80 	bl	2000b054 <__isinfd>
20007554:	4683      	mov	fp, r0
20007556:	2800      	cmp	r0, #0
20007558:	f000 8599 	beq.w	2000808e <_vfprintf_r+0x131e>
2000755c:	4650      	mov	r0, sl
2000755e:	2200      	movs	r2, #0
20007560:	2300      	movs	r3, #0
20007562:	4641      	mov	r1, r8
20007564:	f004 f96a 	bl	2000b83c <__aeabi_dcmplt>
20007568:	2800      	cmp	r0, #0
2000756a:	f040 850b 	bne.w	20007f84 <_vfprintf_r+0x1214>
2000756e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007572:	f24c 51bc 	movw	r1, #50620	; 0xc5bc
20007576:	f24c 52b8 	movw	r2, #50616	; 0xc5b8
2000757a:	9816      	ldr	r0, [sp, #88]	; 0x58
2000757c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007580:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007584:	f04f 0c03 	mov.w	ip, #3
20007588:	2847      	cmp	r0, #71	; 0x47
2000758a:	bfd8      	it	le
2000758c:	4611      	movle	r1, r2
2000758e:	9113      	str	r1, [sp, #76]	; 0x4c
20007590:	990a      	ldr	r1, [sp, #40]	; 0x28
20007592:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20007596:	f021 0180 	bic.w	r1, r1, #128	; 0x80
2000759a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000759e:	910a      	str	r1, [sp, #40]	; 0x28
200075a0:	f04f 0c00 	mov.w	ip, #0
200075a4:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200075a8:	e5b1      	b.n	2000710e <_vfprintf_r+0x39e>
200075aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200075ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200075ae:	f043 0308 	orr.w	r3, r3, #8
200075b2:	930a      	str	r3, [sp, #40]	; 0x28
200075b4:	462b      	mov	r3, r5
200075b6:	782a      	ldrb	r2, [r5, #0]
200075b8:	910b      	str	r1, [sp, #44]	; 0x2c
200075ba:	e484      	b.n	20006ec6 <_vfprintf_r+0x156>
200075bc:	990a      	ldr	r1, [sp, #40]	; 0x28
200075be:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200075c2:	910a      	str	r1, [sp, #40]	; 0x28
200075c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200075c6:	e73c      	b.n	20007442 <_vfprintf_r+0x6d2>
200075c8:	782a      	ldrb	r2, [r5, #0]
200075ca:	2a6c      	cmp	r2, #108	; 0x6c
200075cc:	f000 8555 	beq.w	2000807a <_vfprintf_r+0x130a>
200075d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200075d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200075d4:	910b      	str	r1, [sp, #44]	; 0x2c
200075d6:	f043 0310 	orr.w	r3, r3, #16
200075da:	930a      	str	r3, [sp, #40]	; 0x28
200075dc:	462b      	mov	r3, r5
200075de:	e472      	b.n	20006ec6 <_vfprintf_r+0x156>
200075e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200075e2:	f012 0f20 	tst.w	r2, #32
200075e6:	f000 8482 	beq.w	20007eee <_vfprintf_r+0x117e>
200075ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
200075ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
200075ee:	6803      	ldr	r3, [r0, #0]
200075f0:	4610      	mov	r0, r2
200075f2:	ea4f 71e0 	mov.w	r1, r0, asr #31
200075f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200075f8:	e9c3 0100 	strd	r0, r1, [r3]
200075fc:	f102 0a04 	add.w	sl, r2, #4
20007600:	e41e      	b.n	20006e40 <_vfprintf_r+0xd0>
20007602:	9216      	str	r2, [sp, #88]	; 0x58
20007604:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007606:	f012 0320 	ands.w	r3, r2, #32
2000760a:	f000 80ef 	beq.w	200077ec <_vfprintf_r+0xa7c>
2000760e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007610:	1dda      	adds	r2, r3, #7
20007612:	2300      	movs	r3, #0
20007614:	f022 0207 	bic.w	r2, r2, #7
20007618:	f102 0c08 	add.w	ip, r2, #8
2000761c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007620:	e9d2 ab00 	ldrd	sl, fp, [r2]
20007624:	ea5a 000b 	orrs.w	r0, sl, fp
20007628:	bf0c      	ite	eq
2000762a:	2200      	moveq	r2, #0
2000762c:	2201      	movne	r2, #1
2000762e:	e531      	b.n	20007094 <_vfprintf_r+0x324>
20007630:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007632:	2178      	movs	r1, #120	; 0x78
20007634:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007638:	9116      	str	r1, [sp, #88]	; 0x58
2000763a:	6803      	ldr	r3, [r0, #0]
2000763c:	f24c 50c8 	movw	r0, #50632	; 0xc5c8
20007640:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20007644:	2130      	movs	r1, #48	; 0x30
20007646:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
2000764a:	f04c 0c02 	orr.w	ip, ip, #2
2000764e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007650:	1e1a      	subs	r2, r3, #0
20007652:	bf18      	it	ne
20007654:	2201      	movne	r2, #1
20007656:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000765a:	469a      	mov	sl, r3
2000765c:	f04f 0b00 	mov.w	fp, #0
20007660:	3104      	adds	r1, #4
20007662:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20007666:	9019      	str	r0, [sp, #100]	; 0x64
20007668:	2302      	movs	r3, #2
2000766a:	910b      	str	r1, [sp, #44]	; 0x2c
2000766c:	e512      	b.n	20007094 <_vfprintf_r+0x324>
2000766e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007670:	9216      	str	r2, [sp, #88]	; 0x58
20007672:	f04f 0200 	mov.w	r2, #0
20007676:	1d18      	adds	r0, r3, #4
20007678:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
2000767c:	681b      	ldr	r3, [r3, #0]
2000767e:	900b      	str	r0, [sp, #44]	; 0x2c
20007680:	9313      	str	r3, [sp, #76]	; 0x4c
20007682:	2b00      	cmp	r3, #0
20007684:	f000 86c6 	beq.w	20008414 <_vfprintf_r+0x16a4>
20007688:	2f00      	cmp	r7, #0
2000768a:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000768c:	f2c0 868f 	blt.w	200083ae <_vfprintf_r+0x163e>
20007690:	2100      	movs	r1, #0
20007692:	463a      	mov	r2, r7
20007694:	f002 fdc2 	bl	2000a21c <memchr>
20007698:	4603      	mov	r3, r0
2000769a:	2800      	cmp	r0, #0
2000769c:	f000 86f5 	beq.w	2000848a <_vfprintf_r+0x171a>
200076a0:	9813      	ldr	r0, [sp, #76]	; 0x4c
200076a2:	1a1b      	subs	r3, r3, r0
200076a4:	9310      	str	r3, [sp, #64]	; 0x40
200076a6:	42bb      	cmp	r3, r7
200076a8:	f340 85be 	ble.w	20008228 <_vfprintf_r+0x14b8>
200076ac:	9710      	str	r7, [sp, #64]	; 0x40
200076ae:	2100      	movs	r1, #0
200076b0:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200076b4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200076b8:	970c      	str	r7, [sp, #48]	; 0x30
200076ba:	9117      	str	r1, [sp, #92]	; 0x5c
200076bc:	e527      	b.n	2000710e <_vfprintf_r+0x39e>
200076be:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200076c2:	9216      	str	r2, [sp, #88]	; 0x58
200076c4:	f01c 0f20 	tst.w	ip, #32
200076c8:	d023      	beq.n	20007712 <_vfprintf_r+0x9a2>
200076ca:	980b      	ldr	r0, [sp, #44]	; 0x2c
200076cc:	2301      	movs	r3, #1
200076ce:	1dc2      	adds	r2, r0, #7
200076d0:	f022 0207 	bic.w	r2, r2, #7
200076d4:	f102 0108 	add.w	r1, r2, #8
200076d8:	910b      	str	r1, [sp, #44]	; 0x2c
200076da:	e9d2 ab00 	ldrd	sl, fp, [r2]
200076de:	ea5a 020b 	orrs.w	r2, sl, fp
200076e2:	bf0c      	ite	eq
200076e4:	2200      	moveq	r2, #0
200076e6:	2201      	movne	r2, #1
200076e8:	e4d4      	b.n	20007094 <_vfprintf_r+0x324>
200076ea:	990a      	ldr	r1, [sp, #40]	; 0x28
200076ec:	462b      	mov	r3, r5
200076ee:	f041 0120 	orr.w	r1, r1, #32
200076f2:	910a      	str	r1, [sp, #40]	; 0x28
200076f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200076f6:	782a      	ldrb	r2, [r5, #0]
200076f8:	910b      	str	r1, [sp, #44]	; 0x2c
200076fa:	f7ff bbe4 	b.w	20006ec6 <_vfprintf_r+0x156>
200076fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007700:	9216      	str	r2, [sp, #88]	; 0x58
20007702:	f043 0310 	orr.w	r3, r3, #16
20007706:	930a      	str	r3, [sp, #40]	; 0x28
20007708:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000770c:	f01c 0f20 	tst.w	ip, #32
20007710:	d1db      	bne.n	200076ca <_vfprintf_r+0x95a>
20007712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007714:	f013 0f10 	tst.w	r3, #16
20007718:	f000 83d5 	beq.w	20007ec6 <_vfprintf_r+0x1156>
2000771c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000771e:	2301      	movs	r3, #1
20007720:	1d02      	adds	r2, r0, #4
20007722:	920b      	str	r2, [sp, #44]	; 0x2c
20007724:	6801      	ldr	r1, [r0, #0]
20007726:	1e0a      	subs	r2, r1, #0
20007728:	bf18      	it	ne
2000772a:	2201      	movne	r2, #1
2000772c:	468a      	mov	sl, r1
2000772e:	f04f 0b00 	mov.w	fp, #0
20007732:	e4af      	b.n	20007094 <_vfprintf_r+0x324>
20007734:	980a      	ldr	r0, [sp, #40]	; 0x28
20007736:	9216      	str	r2, [sp, #88]	; 0x58
20007738:	f24c 52a4 	movw	r2, #50596	; 0xc5a4
2000773c:	f010 0f20 	tst.w	r0, #32
20007740:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007744:	9219      	str	r2, [sp, #100]	; 0x64
20007746:	f47f ac92 	bne.w	2000706e <_vfprintf_r+0x2fe>
2000774a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000774c:	f013 0f10 	tst.w	r3, #16
20007750:	f040 831a 	bne.w	20007d88 <_vfprintf_r+0x1018>
20007754:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007756:	f012 0f40 	tst.w	r2, #64	; 0x40
2000775a:	f000 8315 	beq.w	20007d88 <_vfprintf_r+0x1018>
2000775e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007760:	f103 0c04 	add.w	ip, r3, #4
20007764:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007768:	f8b3 a000 	ldrh.w	sl, [r3]
2000776c:	46d2      	mov	sl, sl
2000776e:	f04f 0b00 	mov.w	fp, #0
20007772:	e485      	b.n	20007080 <_vfprintf_r+0x310>
20007774:	9216      	str	r2, [sp, #88]	; 0x58
20007776:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
2000777a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000777c:	f04f 0c01 	mov.w	ip, #1
20007780:	f04f 0000 	mov.w	r0, #0
20007784:	3104      	adds	r1, #4
20007786:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000778a:	6813      	ldr	r3, [r2, #0]
2000778c:	3204      	adds	r2, #4
2000778e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20007792:	920b      	str	r2, [sp, #44]	; 0x2c
20007794:	9113      	str	r1, [sp, #76]	; 0x4c
20007796:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000779a:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
2000779e:	e62f      	b.n	20007400 <_vfprintf_r+0x690>
200077a0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200077a4:	9216      	str	r2, [sp, #88]	; 0x58
200077a6:	f01c 0f20 	tst.w	ip, #32
200077aa:	f47f aea3 	bne.w	200074f4 <_vfprintf_r+0x784>
200077ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200077b0:	f012 0f10 	tst.w	r2, #16
200077b4:	f040 82f1 	bne.w	20007d9a <_vfprintf_r+0x102a>
200077b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200077ba:	f012 0f40 	tst.w	r2, #64	; 0x40
200077be:	f000 82ec 	beq.w	20007d9a <_vfprintf_r+0x102a>
200077c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200077c4:	f103 0c04 	add.w	ip, r3, #4
200077c8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200077cc:	f9b3 a000 	ldrsh.w	sl, [r3]
200077d0:	46d2      	mov	sl, sl
200077d2:	ea4f 7bea 	mov.w	fp, sl, asr #31
200077d6:	e696      	b.n	20007506 <_vfprintf_r+0x796>
200077d8:	990a      	ldr	r1, [sp, #40]	; 0x28
200077da:	9216      	str	r2, [sp, #88]	; 0x58
200077dc:	f041 0110 	orr.w	r1, r1, #16
200077e0:	910a      	str	r1, [sp, #40]	; 0x28
200077e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200077e4:	f012 0320 	ands.w	r3, r2, #32
200077e8:	f47f af11 	bne.w	2000760e <_vfprintf_r+0x89e>
200077ec:	990a      	ldr	r1, [sp, #40]	; 0x28
200077ee:	f011 0210 	ands.w	r2, r1, #16
200077f2:	f000 8354 	beq.w	20007e9e <_vfprintf_r+0x112e>
200077f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200077f8:	f102 0c04 	add.w	ip, r2, #4
200077fc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007800:	6811      	ldr	r1, [r2, #0]
20007802:	1e0a      	subs	r2, r1, #0
20007804:	bf18      	it	ne
20007806:	2201      	movne	r2, #1
20007808:	468a      	mov	sl, r1
2000780a:	f04f 0b00 	mov.w	fp, #0
2000780e:	e441      	b.n	20007094 <_vfprintf_r+0x324>
20007810:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007812:	2a65      	cmp	r2, #101	; 0x65
20007814:	f340 8128 	ble.w	20007a68 <_vfprintf_r+0xcf8>
20007818:	9812      	ldr	r0, [sp, #72]	; 0x48
2000781a:	2200      	movs	r2, #0
2000781c:	2300      	movs	r3, #0
2000781e:	991b      	ldr	r1, [sp, #108]	; 0x6c
20007820:	f004 f802 	bl	2000b828 <__aeabi_dcmpeq>
20007824:	2800      	cmp	r0, #0
20007826:	f000 81be 	beq.w	20007ba6 <_vfprintf_r+0xe36>
2000782a:	2301      	movs	r3, #1
2000782c:	6063      	str	r3, [r4, #4]
2000782e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007832:	f24c 53e4 	movw	r3, #50660	; 0xc5e4
20007836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000783a:	6023      	str	r3, [r4, #0]
2000783c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007840:	3201      	adds	r2, #1
20007842:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007846:	3301      	adds	r3, #1
20007848:	2a07      	cmp	r2, #7
2000784a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000784e:	bfd8      	it	le
20007850:	f104 0308 	addle.w	r3, r4, #8
20007854:	f300 839b 	bgt.w	20007f8e <_vfprintf_r+0x121e>
20007858:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
2000785c:	981a      	ldr	r0, [sp, #104]	; 0x68
2000785e:	4282      	cmp	r2, r0
20007860:	db04      	blt.n	2000786c <_vfprintf_r+0xafc>
20007862:	990a      	ldr	r1, [sp, #40]	; 0x28
20007864:	f011 0f01 	tst.w	r1, #1
20007868:	f43f ad49 	beq.w	200072fe <_vfprintf_r+0x58e>
2000786c:	2201      	movs	r2, #1
2000786e:	605a      	str	r2, [r3, #4]
20007870:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007874:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007878:	3201      	adds	r2, #1
2000787a:	981d      	ldr	r0, [sp, #116]	; 0x74
2000787c:	3101      	adds	r1, #1
2000787e:	2a07      	cmp	r2, #7
20007880:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007884:	6018      	str	r0, [r3, #0]
20007886:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000788a:	f300 855f 	bgt.w	2000834c <_vfprintf_r+0x15dc>
2000788e:	3308      	adds	r3, #8
20007890:	991a      	ldr	r1, [sp, #104]	; 0x68
20007892:	1e4f      	subs	r7, r1, #1
20007894:	2f00      	cmp	r7, #0
20007896:	f77f ad32 	ble.w	200072fe <_vfprintf_r+0x58e>
2000789a:	2f10      	cmp	r7, #16
2000789c:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20007dd4 <_vfprintf_r+0x1064>
200078a0:	f340 82ea 	ble.w	20007e78 <_vfprintf_r+0x1108>
200078a4:	4642      	mov	r2, r8
200078a6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200078aa:	46a8      	mov	r8, r5
200078ac:	2410      	movs	r4, #16
200078ae:	f10a 0a0c 	add.w	sl, sl, #12
200078b2:	4615      	mov	r5, r2
200078b4:	e003      	b.n	200078be <_vfprintf_r+0xb4e>
200078b6:	3f10      	subs	r7, #16
200078b8:	2f10      	cmp	r7, #16
200078ba:	f340 82da 	ble.w	20007e72 <_vfprintf_r+0x1102>
200078be:	605c      	str	r4, [r3, #4]
200078c0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200078c4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200078c8:	3201      	adds	r2, #1
200078ca:	601d      	str	r5, [r3, #0]
200078cc:	3110      	adds	r1, #16
200078ce:	2a07      	cmp	r2, #7
200078d0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200078d4:	f103 0308 	add.w	r3, r3, #8
200078d8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200078dc:	ddeb      	ble.n	200078b6 <_vfprintf_r+0xb46>
200078de:	4648      	mov	r0, r9
200078e0:	4631      	mov	r1, r6
200078e2:	4652      	mov	r2, sl
200078e4:	f7ff fa36 	bl	20006d54 <__sprint_r>
200078e8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200078ec:	3304      	adds	r3, #4
200078ee:	2800      	cmp	r0, #0
200078f0:	d0e1      	beq.n	200078b6 <_vfprintf_r+0xb46>
200078f2:	f7ff bb5d 	b.w	20006fb0 <_vfprintf_r+0x240>
200078f6:	b97b      	cbnz	r3, 20007918 <_vfprintf_r+0xba8>
200078f8:	990a      	ldr	r1, [sp, #40]	; 0x28
200078fa:	f011 0f01 	tst.w	r1, #1
200078fe:	d00b      	beq.n	20007918 <_vfprintf_r+0xba8>
20007900:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20007904:	2330      	movs	r3, #48	; 0x30
20007906:	3204      	adds	r2, #4
20007908:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
2000790c:	3227      	adds	r2, #39	; 0x27
2000790e:	2301      	movs	r3, #1
20007910:	9213      	str	r2, [sp, #76]	; 0x4c
20007912:	9310      	str	r3, [sp, #64]	; 0x40
20007914:	f7ff bbf3 	b.w	200070fe <_vfprintf_r+0x38e>
20007918:	9818      	ldr	r0, [sp, #96]	; 0x60
2000791a:	2100      	movs	r1, #0
2000791c:	9110      	str	r1, [sp, #64]	; 0x40
2000791e:	9013      	str	r0, [sp, #76]	; 0x4c
20007920:	f7ff bbed 	b.w	200070fe <_vfprintf_r+0x38e>
20007924:	980f      	ldr	r0, [sp, #60]	; 0x3c
20007926:	990c      	ldr	r1, [sp, #48]	; 0x30
20007928:	1a47      	subs	r7, r0, r1
2000792a:	2f00      	cmp	r7, #0
2000792c:	f77f ac84 	ble.w	20007238 <_vfprintf_r+0x4c8>
20007930:	2f10      	cmp	r7, #16
20007932:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20007dd4 <_vfprintf_r+0x1064>
20007936:	dd2e      	ble.n	20007996 <_vfprintf_r+0xc26>
20007938:	4643      	mov	r3, r8
2000793a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000793e:	46a8      	mov	r8, r5
20007940:	f04f 0a10 	mov.w	sl, #16
20007944:	f10b 0b0c 	add.w	fp, fp, #12
20007948:	461d      	mov	r5, r3
2000794a:	e002      	b.n	20007952 <_vfprintf_r+0xbe2>
2000794c:	3f10      	subs	r7, #16
2000794e:	2f10      	cmp	r7, #16
20007950:	dd1e      	ble.n	20007990 <_vfprintf_r+0xc20>
20007952:	f8c4 a004 	str.w	sl, [r4, #4]
20007956:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000795a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000795e:	3301      	adds	r3, #1
20007960:	6025      	str	r5, [r4, #0]
20007962:	3210      	adds	r2, #16
20007964:	2b07      	cmp	r3, #7
20007966:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000796a:	f104 0408 	add.w	r4, r4, #8
2000796e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007972:	ddeb      	ble.n	2000794c <_vfprintf_r+0xbdc>
20007974:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007978:	4648      	mov	r0, r9
2000797a:	4631      	mov	r1, r6
2000797c:	465a      	mov	r2, fp
2000797e:	3404      	adds	r4, #4
20007980:	f7ff f9e8 	bl	20006d54 <__sprint_r>
20007984:	2800      	cmp	r0, #0
20007986:	f47f ab13 	bne.w	20006fb0 <_vfprintf_r+0x240>
2000798a:	3f10      	subs	r7, #16
2000798c:	2f10      	cmp	r7, #16
2000798e:	dce0      	bgt.n	20007952 <_vfprintf_r+0xbe2>
20007990:	462b      	mov	r3, r5
20007992:	4645      	mov	r5, r8
20007994:	4698      	mov	r8, r3
20007996:	6067      	str	r7, [r4, #4]
20007998:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000799c:	f8c4 8000 	str.w	r8, [r4]
200079a0:	1c5a      	adds	r2, r3, #1
200079a2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200079a6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200079aa:	19db      	adds	r3, r3, r7
200079ac:	2a07      	cmp	r2, #7
200079ae:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200079b2:	f300 823a 	bgt.w	20007e2a <_vfprintf_r+0x10ba>
200079b6:	3408      	adds	r4, #8
200079b8:	e43e      	b.n	20007238 <_vfprintf_r+0x4c8>
200079ba:	9913      	ldr	r1, [sp, #76]	; 0x4c
200079bc:	6063      	str	r3, [r4, #4]
200079be:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200079c2:	6021      	str	r1, [r4, #0]
200079c4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200079c8:	3201      	adds	r2, #1
200079ca:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200079ce:	18cb      	adds	r3, r1, r3
200079d0:	2a07      	cmp	r2, #7
200079d2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200079d6:	f300 8549 	bgt.w	2000846c <_vfprintf_r+0x16fc>
200079da:	3408      	adds	r4, #8
200079dc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200079de:	2301      	movs	r3, #1
200079e0:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200079e4:	6063      	str	r3, [r4, #4]
200079e6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200079ea:	6022      	str	r2, [r4, #0]
200079ec:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200079f0:	3301      	adds	r3, #1
200079f2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200079f6:	3201      	adds	r2, #1
200079f8:	2b07      	cmp	r3, #7
200079fa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200079fe:	bfd8      	it	le
20007a00:	f104 0308 	addle.w	r3, r4, #8
20007a04:	f300 8523 	bgt.w	2000844e <_vfprintf_r+0x16de>
20007a08:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007a0a:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007a0e:	19c7      	adds	r7, r0, r7
20007a10:	981a      	ldr	r0, [sp, #104]	; 0x68
20007a12:	601f      	str	r7, [r3, #0]
20007a14:	1a81      	subs	r1, r0, r2
20007a16:	6059      	str	r1, [r3, #4]
20007a18:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007a1c:	1a8a      	subs	r2, r1, r2
20007a1e:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20007a22:	1812      	adds	r2, r2, r0
20007a24:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007a28:	3101      	adds	r1, #1
20007a2a:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20007a2e:	2907      	cmp	r1, #7
20007a30:	f340 8232 	ble.w	20007e98 <_vfprintf_r+0x1128>
20007a34:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007a38:	4648      	mov	r0, r9
20007a3a:	4631      	mov	r1, r6
20007a3c:	320c      	adds	r2, #12
20007a3e:	f7ff f989 	bl	20006d54 <__sprint_r>
20007a42:	2800      	cmp	r0, #0
20007a44:	f47f aab4 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007a48:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007a4c:	3304      	adds	r3, #4
20007a4e:	e456      	b.n	200072fe <_vfprintf_r+0x58e>
20007a50:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007a54:	4648      	mov	r0, r9
20007a56:	4631      	mov	r1, r6
20007a58:	320c      	adds	r2, #12
20007a5a:	f7ff f97b 	bl	20006d54 <__sprint_r>
20007a5e:	2800      	cmp	r0, #0
20007a60:	f43f acb4 	beq.w	200073cc <_vfprintf_r+0x65c>
20007a64:	f7ff baa4 	b.w	20006fb0 <_vfprintf_r+0x240>
20007a68:	991a      	ldr	r1, [sp, #104]	; 0x68
20007a6a:	2901      	cmp	r1, #1
20007a6c:	dd4c      	ble.n	20007b08 <_vfprintf_r+0xd98>
20007a6e:	2301      	movs	r3, #1
20007a70:	6063      	str	r3, [r4, #4]
20007a72:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007a76:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007a7a:	3301      	adds	r3, #1
20007a7c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007a7e:	3201      	adds	r2, #1
20007a80:	2b07      	cmp	r3, #7
20007a82:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007a86:	6020      	str	r0, [r4, #0]
20007a88:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007a8c:	f300 81b2 	bgt.w	20007df4 <_vfprintf_r+0x1084>
20007a90:	3408      	adds	r4, #8
20007a92:	2301      	movs	r3, #1
20007a94:	6063      	str	r3, [r4, #4]
20007a96:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007a9a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007a9e:	3301      	adds	r3, #1
20007aa0:	991d      	ldr	r1, [sp, #116]	; 0x74
20007aa2:	3201      	adds	r2, #1
20007aa4:	2b07      	cmp	r3, #7
20007aa6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007aaa:	6021      	str	r1, [r4, #0]
20007aac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007ab0:	f300 8192 	bgt.w	20007dd8 <_vfprintf_r+0x1068>
20007ab4:	3408      	adds	r4, #8
20007ab6:	9812      	ldr	r0, [sp, #72]	; 0x48
20007ab8:	2200      	movs	r2, #0
20007aba:	2300      	movs	r3, #0
20007abc:	991b      	ldr	r1, [sp, #108]	; 0x6c
20007abe:	f003 feb3 	bl	2000b828 <__aeabi_dcmpeq>
20007ac2:	2800      	cmp	r0, #0
20007ac4:	f040 811d 	bne.w	20007d02 <_vfprintf_r+0xf92>
20007ac8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20007aca:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007acc:	1e5a      	subs	r2, r3, #1
20007ace:	6062      	str	r2, [r4, #4]
20007ad0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007ad4:	1c41      	adds	r1, r0, #1
20007ad6:	6021      	str	r1, [r4, #0]
20007ad8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007adc:	3301      	adds	r3, #1
20007ade:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007ae2:	188a      	adds	r2, r1, r2
20007ae4:	2b07      	cmp	r3, #7
20007ae6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007aea:	dc21      	bgt.n	20007b30 <_vfprintf_r+0xdc0>
20007aec:	3408      	adds	r4, #8
20007aee:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20007af0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20007af4:	981c      	ldr	r0, [sp, #112]	; 0x70
20007af6:	6022      	str	r2, [r4, #0]
20007af8:	6063      	str	r3, [r4, #4]
20007afa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007afe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007b02:	3301      	adds	r3, #1
20007b04:	f7ff bbf0 	b.w	200072e8 <_vfprintf_r+0x578>
20007b08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007b0a:	f012 0f01 	tst.w	r2, #1
20007b0e:	d1ae      	bne.n	20007a6e <_vfprintf_r+0xcfe>
20007b10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20007b12:	2301      	movs	r3, #1
20007b14:	6063      	str	r3, [r4, #4]
20007b16:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007b1a:	6022      	str	r2, [r4, #0]
20007b1c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007b20:	3301      	adds	r3, #1
20007b22:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007b26:	3201      	adds	r2, #1
20007b28:	2b07      	cmp	r3, #7
20007b2a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007b2e:	dddd      	ble.n	20007aec <_vfprintf_r+0xd7c>
20007b30:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b34:	4648      	mov	r0, r9
20007b36:	4631      	mov	r1, r6
20007b38:	320c      	adds	r2, #12
20007b3a:	f7ff f90b 	bl	20006d54 <__sprint_r>
20007b3e:	2800      	cmp	r0, #0
20007b40:	f47f aa36 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007b44:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007b48:	3404      	adds	r4, #4
20007b4a:	e7d0      	b.n	20007aee <_vfprintf_r+0xd7e>
20007b4c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b50:	4648      	mov	r0, r9
20007b52:	4631      	mov	r1, r6
20007b54:	320c      	adds	r2, #12
20007b56:	f7ff f8fd 	bl	20006d54 <__sprint_r>
20007b5a:	2800      	cmp	r0, #0
20007b5c:	f47f aa28 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007b60:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007b64:	3404      	adds	r4, #4
20007b66:	f7ff bbb0 	b.w	200072ca <_vfprintf_r+0x55a>
20007b6a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b6e:	4648      	mov	r0, r9
20007b70:	4631      	mov	r1, r6
20007b72:	320c      	adds	r2, #12
20007b74:	f7ff f8ee 	bl	20006d54 <__sprint_r>
20007b78:	2800      	cmp	r0, #0
20007b7a:	f47f aa19 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007b7e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007b82:	3404      	adds	r4, #4
20007b84:	f7ff bb3c 	b.w	20007200 <_vfprintf_r+0x490>
20007b88:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b8c:	4648      	mov	r0, r9
20007b8e:	4631      	mov	r1, r6
20007b90:	320c      	adds	r2, #12
20007b92:	f7ff f8df 	bl	20006d54 <__sprint_r>
20007b96:	2800      	cmp	r0, #0
20007b98:	f47f aa0a 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007b9c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007ba0:	3404      	adds	r4, #4
20007ba2:	f7ff bb43 	b.w	2000722c <_vfprintf_r+0x4bc>
20007ba6:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20007baa:	2b00      	cmp	r3, #0
20007bac:	f340 81fd 	ble.w	20007faa <_vfprintf_r+0x123a>
20007bb0:	991a      	ldr	r1, [sp, #104]	; 0x68
20007bb2:	428b      	cmp	r3, r1
20007bb4:	f6ff af01 	blt.w	200079ba <_vfprintf_r+0xc4a>
20007bb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20007bba:	6061      	str	r1, [r4, #4]
20007bbc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007bc0:	6022      	str	r2, [r4, #0]
20007bc2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007bc6:	3301      	adds	r3, #1
20007bc8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007bcc:	1852      	adds	r2, r2, r1
20007bce:	2b07      	cmp	r3, #7
20007bd0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007bd4:	bfd8      	it	le
20007bd6:	f104 0308 	addle.w	r3, r4, #8
20007bda:	f300 8429 	bgt.w	20008430 <_vfprintf_r+0x16c0>
20007bde:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20007be2:	981a      	ldr	r0, [sp, #104]	; 0x68
20007be4:	1a24      	subs	r4, r4, r0
20007be6:	2c00      	cmp	r4, #0
20007be8:	f340 81b3 	ble.w	20007f52 <_vfprintf_r+0x11e2>
20007bec:	2c10      	cmp	r4, #16
20007bee:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20007dd4 <_vfprintf_r+0x1064>
20007bf2:	f340 819d 	ble.w	20007f30 <_vfprintf_r+0x11c0>
20007bf6:	4642      	mov	r2, r8
20007bf8:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20007bfc:	46a8      	mov	r8, r5
20007bfe:	2710      	movs	r7, #16
20007c00:	f10a 0a0c 	add.w	sl, sl, #12
20007c04:	4615      	mov	r5, r2
20007c06:	e003      	b.n	20007c10 <_vfprintf_r+0xea0>
20007c08:	3c10      	subs	r4, #16
20007c0a:	2c10      	cmp	r4, #16
20007c0c:	f340 818d 	ble.w	20007f2a <_vfprintf_r+0x11ba>
20007c10:	605f      	str	r7, [r3, #4]
20007c12:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007c16:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007c1a:	3201      	adds	r2, #1
20007c1c:	601d      	str	r5, [r3, #0]
20007c1e:	3110      	adds	r1, #16
20007c20:	2a07      	cmp	r2, #7
20007c22:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007c26:	f103 0308 	add.w	r3, r3, #8
20007c2a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007c2e:	ddeb      	ble.n	20007c08 <_vfprintf_r+0xe98>
20007c30:	4648      	mov	r0, r9
20007c32:	4631      	mov	r1, r6
20007c34:	4652      	mov	r2, sl
20007c36:	f7ff f88d 	bl	20006d54 <__sprint_r>
20007c3a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007c3e:	3304      	adds	r3, #4
20007c40:	2800      	cmp	r0, #0
20007c42:	d0e1      	beq.n	20007c08 <_vfprintf_r+0xe98>
20007c44:	f7ff b9b4 	b.w	20006fb0 <_vfprintf_r+0x240>
20007c48:	9a18      	ldr	r2, [sp, #96]	; 0x60
20007c4a:	9819      	ldr	r0, [sp, #100]	; 0x64
20007c4c:	4613      	mov	r3, r2
20007c4e:	9213      	str	r2, [sp, #76]	; 0x4c
20007c50:	f00a 020f 	and.w	r2, sl, #15
20007c54:	ea4f 111a 	mov.w	r1, sl, lsr #4
20007c58:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20007c5c:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20007c60:	5c82      	ldrb	r2, [r0, r2]
20007c62:	468a      	mov	sl, r1
20007c64:	46e3      	mov	fp, ip
20007c66:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007c6a:	f803 2d01 	strb.w	r2, [r3, #-1]!
20007c6e:	d1ef      	bne.n	20007c50 <_vfprintf_r+0xee0>
20007c70:	9818      	ldr	r0, [sp, #96]	; 0x60
20007c72:	9313      	str	r3, [sp, #76]	; 0x4c
20007c74:	1ac0      	subs	r0, r0, r3
20007c76:	9010      	str	r0, [sp, #64]	; 0x40
20007c78:	f7ff ba41 	b.w	200070fe <_vfprintf_r+0x38e>
20007c7c:	2209      	movs	r2, #9
20007c7e:	2300      	movs	r3, #0
20007c80:	4552      	cmp	r2, sl
20007c82:	eb73 000b 	sbcs.w	r0, r3, fp
20007c86:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20007c8a:	d21f      	bcs.n	20007ccc <_vfprintf_r+0xf5c>
20007c8c:	4623      	mov	r3, r4
20007c8e:	4644      	mov	r4, r8
20007c90:	46b8      	mov	r8, r7
20007c92:	461f      	mov	r7, r3
20007c94:	4650      	mov	r0, sl
20007c96:	4659      	mov	r1, fp
20007c98:	220a      	movs	r2, #10
20007c9a:	2300      	movs	r3, #0
20007c9c:	f003 fe1e 	bl	2000b8dc <__aeabi_uldivmod>
20007ca0:	2300      	movs	r3, #0
20007ca2:	4650      	mov	r0, sl
20007ca4:	4659      	mov	r1, fp
20007ca6:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20007caa:	220a      	movs	r2, #10
20007cac:	f804 cd01 	strb.w	ip, [r4, #-1]!
20007cb0:	f003 fe14 	bl	2000b8dc <__aeabi_uldivmod>
20007cb4:	2209      	movs	r2, #9
20007cb6:	2300      	movs	r3, #0
20007cb8:	4682      	mov	sl, r0
20007cba:	468b      	mov	fp, r1
20007cbc:	4552      	cmp	r2, sl
20007cbe:	eb73 030b 	sbcs.w	r3, r3, fp
20007cc2:	d3e7      	bcc.n	20007c94 <_vfprintf_r+0xf24>
20007cc4:	463b      	mov	r3, r7
20007cc6:	4647      	mov	r7, r8
20007cc8:	46a0      	mov	r8, r4
20007cca:	461c      	mov	r4, r3
20007ccc:	f108 30ff 	add.w	r0, r8, #4294967295
20007cd0:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20007cd4:	9013      	str	r0, [sp, #76]	; 0x4c
20007cd6:	f808 ac01 	strb.w	sl, [r8, #-1]
20007cda:	9918      	ldr	r1, [sp, #96]	; 0x60
20007cdc:	1a09      	subs	r1, r1, r0
20007cde:	9110      	str	r1, [sp, #64]	; 0x40
20007ce0:	f7ff ba0d 	b.w	200070fe <_vfprintf_r+0x38e>
20007ce4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007ce8:	4648      	mov	r0, r9
20007cea:	4631      	mov	r1, r6
20007cec:	320c      	adds	r2, #12
20007cee:	f7ff f831 	bl	20006d54 <__sprint_r>
20007cf2:	2800      	cmp	r0, #0
20007cf4:	f47f a95c 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007cf8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007cfc:	3404      	adds	r4, #4
20007cfe:	f7ff ba68 	b.w	200071d2 <_vfprintf_r+0x462>
20007d02:	991a      	ldr	r1, [sp, #104]	; 0x68
20007d04:	1e4f      	subs	r7, r1, #1
20007d06:	2f00      	cmp	r7, #0
20007d08:	f77f aef1 	ble.w	20007aee <_vfprintf_r+0xd7e>
20007d0c:	2f10      	cmp	r7, #16
20007d0e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20007dd4 <_vfprintf_r+0x1064>
20007d12:	dd4e      	ble.n	20007db2 <_vfprintf_r+0x1042>
20007d14:	4643      	mov	r3, r8
20007d16:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20007d1a:	46a8      	mov	r8, r5
20007d1c:	f04f 0a10 	mov.w	sl, #16
20007d20:	f10b 0b0c 	add.w	fp, fp, #12
20007d24:	461d      	mov	r5, r3
20007d26:	e002      	b.n	20007d2e <_vfprintf_r+0xfbe>
20007d28:	3f10      	subs	r7, #16
20007d2a:	2f10      	cmp	r7, #16
20007d2c:	dd3e      	ble.n	20007dac <_vfprintf_r+0x103c>
20007d2e:	f8c4 a004 	str.w	sl, [r4, #4]
20007d32:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007d36:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007d3a:	3301      	adds	r3, #1
20007d3c:	6025      	str	r5, [r4, #0]
20007d3e:	3210      	adds	r2, #16
20007d40:	2b07      	cmp	r3, #7
20007d42:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007d46:	f104 0408 	add.w	r4, r4, #8
20007d4a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007d4e:	ddeb      	ble.n	20007d28 <_vfprintf_r+0xfb8>
20007d50:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007d54:	4648      	mov	r0, r9
20007d56:	4631      	mov	r1, r6
20007d58:	465a      	mov	r2, fp
20007d5a:	3404      	adds	r4, #4
20007d5c:	f7fe fffa 	bl	20006d54 <__sprint_r>
20007d60:	2800      	cmp	r0, #0
20007d62:	d0e1      	beq.n	20007d28 <_vfprintf_r+0xfb8>
20007d64:	f7ff b924 	b.w	20006fb0 <_vfprintf_r+0x240>
20007d68:	9816      	ldr	r0, [sp, #88]	; 0x58
20007d6a:	2130      	movs	r1, #48	; 0x30
20007d6c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007d70:	2201      	movs	r2, #1
20007d72:	2302      	movs	r3, #2
20007d74:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20007d78:	f04c 0c02 	orr.w	ip, ip, #2
20007d7c:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20007d80:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20007d84:	f7ff b986 	b.w	20007094 <_vfprintf_r+0x324>
20007d88:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007d8a:	1d01      	adds	r1, r0, #4
20007d8c:	6803      	ldr	r3, [r0, #0]
20007d8e:	910b      	str	r1, [sp, #44]	; 0x2c
20007d90:	469a      	mov	sl, r3
20007d92:	f04f 0b00 	mov.w	fp, #0
20007d96:	f7ff b973 	b.w	20007080 <_vfprintf_r+0x310>
20007d9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007d9c:	1d01      	adds	r1, r0, #4
20007d9e:	6803      	ldr	r3, [r0, #0]
20007da0:	910b      	str	r1, [sp, #44]	; 0x2c
20007da2:	469a      	mov	sl, r3
20007da4:	ea4f 7bea 	mov.w	fp, sl, asr #31
20007da8:	f7ff bbad 	b.w	20007506 <_vfprintf_r+0x796>
20007dac:	462b      	mov	r3, r5
20007dae:	4645      	mov	r5, r8
20007db0:	4698      	mov	r8, r3
20007db2:	6067      	str	r7, [r4, #4]
20007db4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007db8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007dbc:	3301      	adds	r3, #1
20007dbe:	f8c4 8000 	str.w	r8, [r4]
20007dc2:	19d2      	adds	r2, r2, r7
20007dc4:	2b07      	cmp	r3, #7
20007dc6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007dca:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007dce:	f77f ae8d 	ble.w	20007aec <_vfprintf_r+0xd7c>
20007dd2:	e6ad      	b.n	20007b30 <_vfprintf_r+0xdc0>
20007dd4:	2000c5f8 	.word	0x2000c5f8
20007dd8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007ddc:	4648      	mov	r0, r9
20007dde:	4631      	mov	r1, r6
20007de0:	320c      	adds	r2, #12
20007de2:	f7fe ffb7 	bl	20006d54 <__sprint_r>
20007de6:	2800      	cmp	r0, #0
20007de8:	f47f a8e2 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007dec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007df0:	3404      	adds	r4, #4
20007df2:	e660      	b.n	20007ab6 <_vfprintf_r+0xd46>
20007df4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007df8:	4648      	mov	r0, r9
20007dfa:	4631      	mov	r1, r6
20007dfc:	320c      	adds	r2, #12
20007dfe:	f7fe ffa9 	bl	20006d54 <__sprint_r>
20007e02:	2800      	cmp	r0, #0
20007e04:	f47f a8d4 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007e08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007e0c:	3404      	adds	r4, #4
20007e0e:	e640      	b.n	20007a92 <_vfprintf_r+0xd22>
20007e10:	2830      	cmp	r0, #48	; 0x30
20007e12:	f000 82ec 	beq.w	200083ee <_vfprintf_r+0x167e>
20007e16:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007e18:	2330      	movs	r3, #48	; 0x30
20007e1a:	f800 3d01 	strb.w	r3, [r0, #-1]!
20007e1e:	9918      	ldr	r1, [sp, #96]	; 0x60
20007e20:	9013      	str	r0, [sp, #76]	; 0x4c
20007e22:	1a09      	subs	r1, r1, r0
20007e24:	9110      	str	r1, [sp, #64]	; 0x40
20007e26:	f7ff b96a 	b.w	200070fe <_vfprintf_r+0x38e>
20007e2a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007e2e:	4648      	mov	r0, r9
20007e30:	4631      	mov	r1, r6
20007e32:	320c      	adds	r2, #12
20007e34:	f7fe ff8e 	bl	20006d54 <__sprint_r>
20007e38:	2800      	cmp	r0, #0
20007e3a:	f47f a8b9 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007e3e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007e42:	3404      	adds	r4, #4
20007e44:	f7ff b9f8 	b.w	20007238 <_vfprintf_r+0x4c8>
20007e48:	f1da 0a00 	rsbs	sl, sl, #0
20007e4c:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20007e50:	232d      	movs	r3, #45	; 0x2d
20007e52:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007e56:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007e5a:	bf0c      	ite	eq
20007e5c:	2200      	moveq	r2, #0
20007e5e:	2201      	movne	r2, #1
20007e60:	2301      	movs	r3, #1
20007e62:	f7ff b91b 	b.w	2000709c <_vfprintf_r+0x32c>
20007e66:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007e68:	462b      	mov	r3, r5
20007e6a:	782a      	ldrb	r2, [r5, #0]
20007e6c:	910b      	str	r1, [sp, #44]	; 0x2c
20007e6e:	f7ff b82a 	b.w	20006ec6 <_vfprintf_r+0x156>
20007e72:	462a      	mov	r2, r5
20007e74:	4645      	mov	r5, r8
20007e76:	4690      	mov	r8, r2
20007e78:	605f      	str	r7, [r3, #4]
20007e7a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007e7e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007e82:	3201      	adds	r2, #1
20007e84:	f8c3 8000 	str.w	r8, [r3]
20007e88:	19c9      	adds	r1, r1, r7
20007e8a:	2a07      	cmp	r2, #7
20007e8c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007e90:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007e94:	f73f adce 	bgt.w	20007a34 <_vfprintf_r+0xcc4>
20007e98:	3308      	adds	r3, #8
20007e9a:	f7ff ba30 	b.w	200072fe <_vfprintf_r+0x58e>
20007e9e:	980a      	ldr	r0, [sp, #40]	; 0x28
20007ea0:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20007ea4:	f000 81ed 	beq.w	20008282 <_vfprintf_r+0x1512>
20007ea8:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007eaa:	4613      	mov	r3, r2
20007eac:	1d0a      	adds	r2, r1, #4
20007eae:	920b      	str	r2, [sp, #44]	; 0x2c
20007eb0:	f8b1 a000 	ldrh.w	sl, [r1]
20007eb4:	f1ba 0200 	subs.w	r2, sl, #0
20007eb8:	bf18      	it	ne
20007eba:	2201      	movne	r2, #1
20007ebc:	46d2      	mov	sl, sl
20007ebe:	f04f 0b00 	mov.w	fp, #0
20007ec2:	f7ff b8e7 	b.w	20007094 <_vfprintf_r+0x324>
20007ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007ec8:	f013 0f40 	tst.w	r3, #64	; 0x40
20007ecc:	f000 81cc 	beq.w	20008268 <_vfprintf_r+0x14f8>
20007ed0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007ed2:	2301      	movs	r3, #1
20007ed4:	1d01      	adds	r1, r0, #4
20007ed6:	910b      	str	r1, [sp, #44]	; 0x2c
20007ed8:	f8b0 a000 	ldrh.w	sl, [r0]
20007edc:	f1ba 0200 	subs.w	r2, sl, #0
20007ee0:	bf18      	it	ne
20007ee2:	2201      	movne	r2, #1
20007ee4:	46d2      	mov	sl, sl
20007ee6:	f04f 0b00 	mov.w	fp, #0
20007eea:	f7ff b8d3 	b.w	20007094 <_vfprintf_r+0x324>
20007eee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007ef0:	f013 0f10 	tst.w	r3, #16
20007ef4:	f000 81a4 	beq.w	20008240 <_vfprintf_r+0x14d0>
20007ef8:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007efa:	9911      	ldr	r1, [sp, #68]	; 0x44
20007efc:	f100 0a04 	add.w	sl, r0, #4
20007f00:	6803      	ldr	r3, [r0, #0]
20007f02:	6019      	str	r1, [r3, #0]
20007f04:	f7fe bf9c 	b.w	20006e40 <_vfprintf_r+0xd0>
20007f08:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007f0a:	1dc3      	adds	r3, r0, #7
20007f0c:	f023 0307 	bic.w	r3, r3, #7
20007f10:	f103 0108 	add.w	r1, r3, #8
20007f14:	910b      	str	r1, [sp, #44]	; 0x2c
20007f16:	f8d3 8004 	ldr.w	r8, [r3, #4]
20007f1a:	f8d3 a000 	ldr.w	sl, [r3]
20007f1e:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20007f22:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20007f26:	f7ff bb11 	b.w	2000754c <_vfprintf_r+0x7dc>
20007f2a:	462a      	mov	r2, r5
20007f2c:	4645      	mov	r5, r8
20007f2e:	4690      	mov	r8, r2
20007f30:	605c      	str	r4, [r3, #4]
20007f32:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007f36:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007f3a:	3201      	adds	r2, #1
20007f3c:	f8c3 8000 	str.w	r8, [r3]
20007f40:	1909      	adds	r1, r1, r4
20007f42:	2a07      	cmp	r2, #7
20007f44:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007f48:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007f4c:	f300 82ea 	bgt.w	20008524 <_vfprintf_r+0x17b4>
20007f50:	3308      	adds	r3, #8
20007f52:	990a      	ldr	r1, [sp, #40]	; 0x28
20007f54:	f011 0f01 	tst.w	r1, #1
20007f58:	f43f a9d1 	beq.w	200072fe <_vfprintf_r+0x58e>
20007f5c:	2201      	movs	r2, #1
20007f5e:	605a      	str	r2, [r3, #4]
20007f60:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007f64:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007f68:	3201      	adds	r2, #1
20007f6a:	981d      	ldr	r0, [sp, #116]	; 0x74
20007f6c:	3101      	adds	r1, #1
20007f6e:	2a07      	cmp	r2, #7
20007f70:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007f74:	6018      	str	r0, [r3, #0]
20007f76:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007f7a:	f73f ad5b 	bgt.w	20007a34 <_vfprintf_r+0xcc4>
20007f7e:	3308      	adds	r3, #8
20007f80:	f7ff b9bd 	b.w	200072fe <_vfprintf_r+0x58e>
20007f84:	232d      	movs	r3, #45	; 0x2d
20007f86:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007f8a:	f7ff baf2 	b.w	20007572 <_vfprintf_r+0x802>
20007f8e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007f92:	4648      	mov	r0, r9
20007f94:	4631      	mov	r1, r6
20007f96:	320c      	adds	r2, #12
20007f98:	f7fe fedc 	bl	20006d54 <__sprint_r>
20007f9c:	2800      	cmp	r0, #0
20007f9e:	f47f a807 	bne.w	20006fb0 <_vfprintf_r+0x240>
20007fa2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007fa6:	3304      	adds	r3, #4
20007fa8:	e456      	b.n	20007858 <_vfprintf_r+0xae8>
20007faa:	2301      	movs	r3, #1
20007fac:	6063      	str	r3, [r4, #4]
20007fae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007fb2:	f24c 53e4 	movw	r3, #50660	; 0xc5e4
20007fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007fba:	6023      	str	r3, [r4, #0]
20007fbc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007fc0:	3201      	adds	r2, #1
20007fc2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007fc6:	3301      	adds	r3, #1
20007fc8:	2a07      	cmp	r2, #7
20007fca:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007fce:	bfd8      	it	le
20007fd0:	f104 0308 	addle.w	r3, r4, #8
20007fd4:	f300 8187 	bgt.w	200082e6 <_vfprintf_r+0x1576>
20007fd8:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007fdc:	b93a      	cbnz	r2, 20007fee <_vfprintf_r+0x127e>
20007fde:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20007fe0:	b92a      	cbnz	r2, 20007fee <_vfprintf_r+0x127e>
20007fe2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007fe6:	f01c 0f01 	tst.w	ip, #1
20007fea:	f43f a988 	beq.w	200072fe <_vfprintf_r+0x58e>
20007fee:	2201      	movs	r2, #1
20007ff0:	605a      	str	r2, [r3, #4]
20007ff2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007ff6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007ffa:	3201      	adds	r2, #1
20007ffc:	981d      	ldr	r0, [sp, #116]	; 0x74
20007ffe:	3101      	adds	r1, #1
20008000:	2a07      	cmp	r2, #7
20008002:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20008006:	6018      	str	r0, [r3, #0]
20008008:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000800c:	f300 8179 	bgt.w	20008302 <_vfprintf_r+0x1592>
20008010:	3308      	adds	r3, #8
20008012:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20008016:	427f      	negs	r7, r7
20008018:	2f00      	cmp	r7, #0
2000801a:	f340 81b3 	ble.w	20008384 <_vfprintf_r+0x1614>
2000801e:	2f10      	cmp	r7, #16
20008020:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20008674 <_vfprintf_r+0x1904>
20008024:	f340 81d2 	ble.w	200083cc <_vfprintf_r+0x165c>
20008028:	4642      	mov	r2, r8
2000802a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000802e:	46a8      	mov	r8, r5
20008030:	2410      	movs	r4, #16
20008032:	f10a 0a0c 	add.w	sl, sl, #12
20008036:	4615      	mov	r5, r2
20008038:	e003      	b.n	20008042 <_vfprintf_r+0x12d2>
2000803a:	3f10      	subs	r7, #16
2000803c:	2f10      	cmp	r7, #16
2000803e:	f340 81c2 	ble.w	200083c6 <_vfprintf_r+0x1656>
20008042:	605c      	str	r4, [r3, #4]
20008044:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20008048:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000804c:	3201      	adds	r2, #1
2000804e:	601d      	str	r5, [r3, #0]
20008050:	3110      	adds	r1, #16
20008052:	2a07      	cmp	r2, #7
20008054:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20008058:	f103 0308 	add.w	r3, r3, #8
2000805c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20008060:	ddeb      	ble.n	2000803a <_vfprintf_r+0x12ca>
20008062:	4648      	mov	r0, r9
20008064:	4631      	mov	r1, r6
20008066:	4652      	mov	r2, sl
20008068:	f7fe fe74 	bl	20006d54 <__sprint_r>
2000806c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008070:	3304      	adds	r3, #4
20008072:	2800      	cmp	r0, #0
20008074:	d0e1      	beq.n	2000803a <_vfprintf_r+0x12ca>
20008076:	f7fe bf9b 	b.w	20006fb0 <_vfprintf_r+0x240>
2000807a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000807c:	1c6b      	adds	r3, r5, #1
2000807e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20008080:	f042 0220 	orr.w	r2, r2, #32
20008084:	920a      	str	r2, [sp, #40]	; 0x28
20008086:	786a      	ldrb	r2, [r5, #1]
20008088:	910b      	str	r1, [sp, #44]	; 0x2c
2000808a:	f7fe bf1c 	b.w	20006ec6 <_vfprintf_r+0x156>
2000808e:	4650      	mov	r0, sl
20008090:	4641      	mov	r1, r8
20008092:	f002 fff1 	bl	2000b078 <__isnand>
20008096:	2800      	cmp	r0, #0
20008098:	f040 80ff 	bne.w	2000829a <_vfprintf_r+0x152a>
2000809c:	f1b7 3fff 	cmp.w	r7, #4294967295
200080a0:	f000 8251 	beq.w	20008546 <_vfprintf_r+0x17d6>
200080a4:	9816      	ldr	r0, [sp, #88]	; 0x58
200080a6:	2867      	cmp	r0, #103	; 0x67
200080a8:	bf14      	ite	ne
200080aa:	2300      	movne	r3, #0
200080ac:	2301      	moveq	r3, #1
200080ae:	2847      	cmp	r0, #71	; 0x47
200080b0:	bf08      	it	eq
200080b2:	f043 0301 	orreq.w	r3, r3, #1
200080b6:	b113      	cbz	r3, 200080be <_vfprintf_r+0x134e>
200080b8:	2f00      	cmp	r7, #0
200080ba:	bf08      	it	eq
200080bc:	2701      	moveq	r7, #1
200080be:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
200080c2:	4643      	mov	r3, r8
200080c4:	4652      	mov	r2, sl
200080c6:	990a      	ldr	r1, [sp, #40]	; 0x28
200080c8:	e9c0 2300 	strd	r2, r3, [r0]
200080cc:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
200080d0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
200080d4:	910a      	str	r1, [sp, #40]	; 0x28
200080d6:	2b00      	cmp	r3, #0
200080d8:	f2c0 8264 	blt.w	200085a4 <_vfprintf_r+0x1834>
200080dc:	2100      	movs	r1, #0
200080de:	9117      	str	r1, [sp, #92]	; 0x5c
200080e0:	9816      	ldr	r0, [sp, #88]	; 0x58
200080e2:	2866      	cmp	r0, #102	; 0x66
200080e4:	bf14      	ite	ne
200080e6:	2300      	movne	r3, #0
200080e8:	2301      	moveq	r3, #1
200080ea:	2846      	cmp	r0, #70	; 0x46
200080ec:	bf08      	it	eq
200080ee:	f043 0301 	orreq.w	r3, r3, #1
200080f2:	9310      	str	r3, [sp, #64]	; 0x40
200080f4:	2b00      	cmp	r3, #0
200080f6:	f000 81d1 	beq.w	2000849c <_vfprintf_r+0x172c>
200080fa:	46bc      	mov	ip, r7
200080fc:	2303      	movs	r3, #3
200080fe:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20008102:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20008106:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
2000810a:	4648      	mov	r0, r9
2000810c:	9300      	str	r3, [sp, #0]
2000810e:	9102      	str	r1, [sp, #8]
20008110:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20008114:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008118:	310c      	adds	r1, #12
2000811a:	f8cd c004 	str.w	ip, [sp, #4]
2000811e:	9103      	str	r1, [sp, #12]
20008120:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20008124:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20008128:	9104      	str	r1, [sp, #16]
2000812a:	f000 fbc5 	bl	200088b8 <_dtoa_r>
2000812e:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008130:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20008134:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20008138:	bf18      	it	ne
2000813a:	2301      	movne	r3, #1
2000813c:	2a47      	cmp	r2, #71	; 0x47
2000813e:	bf0c      	ite	eq
20008140:	2300      	moveq	r3, #0
20008142:	f003 0301 	andne.w	r3, r3, #1
20008146:	9013      	str	r0, [sp, #76]	; 0x4c
20008148:	b933      	cbnz	r3, 20008158 <_vfprintf_r+0x13e8>
2000814a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000814c:	f013 0f01 	tst.w	r3, #1
20008150:	bf08      	it	eq
20008152:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20008156:	d016      	beq.n	20008186 <_vfprintf_r+0x1416>
20008158:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000815a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000815c:	eb00 0b0c 	add.w	fp, r0, ip
20008160:	b131      	cbz	r1, 20008170 <_vfprintf_r+0x1400>
20008162:	7803      	ldrb	r3, [r0, #0]
20008164:	2b30      	cmp	r3, #48	; 0x30
20008166:	f000 80da 	beq.w	2000831e <_vfprintf_r+0x15ae>
2000816a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000816e:	449b      	add	fp, r3
20008170:	4650      	mov	r0, sl
20008172:	2200      	movs	r2, #0
20008174:	2300      	movs	r3, #0
20008176:	4641      	mov	r1, r8
20008178:	f003 fb56 	bl	2000b828 <__aeabi_dcmpeq>
2000817c:	2800      	cmp	r0, #0
2000817e:	f000 81c2 	beq.w	20008506 <_vfprintf_r+0x1796>
20008182:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20008186:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008188:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000818a:	2a67      	cmp	r2, #103	; 0x67
2000818c:	bf14      	ite	ne
2000818e:	2300      	movne	r3, #0
20008190:	2301      	moveq	r3, #1
20008192:	2a47      	cmp	r2, #71	; 0x47
20008194:	bf08      	it	eq
20008196:	f043 0301 	orreq.w	r3, r3, #1
2000819a:	ebc0 000b 	rsb	r0, r0, fp
2000819e:	901a      	str	r0, [sp, #104]	; 0x68
200081a0:	2b00      	cmp	r3, #0
200081a2:	f000 818a 	beq.w	200084ba <_vfprintf_r+0x174a>
200081a6:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
200081aa:	f111 0f03 	cmn.w	r1, #3
200081ae:	9110      	str	r1, [sp, #64]	; 0x40
200081b0:	db02      	blt.n	200081b8 <_vfprintf_r+0x1448>
200081b2:	428f      	cmp	r7, r1
200081b4:	f280 818c 	bge.w	200084d0 <_vfprintf_r+0x1760>
200081b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
200081ba:	3a02      	subs	r2, #2
200081bc:	9216      	str	r2, [sp, #88]	; 0x58
200081be:	9910      	ldr	r1, [sp, #64]	; 0x40
200081c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
200081c2:	1e4b      	subs	r3, r1, #1
200081c4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200081c8:	2b00      	cmp	r3, #0
200081ca:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
200081ce:	f2c0 8234 	blt.w	2000863a <_vfprintf_r+0x18ca>
200081d2:	222b      	movs	r2, #43	; 0x2b
200081d4:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200081d8:	2b09      	cmp	r3, #9
200081da:	f300 81b6 	bgt.w	2000854a <_vfprintf_r+0x17da>
200081de:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200081e2:	3330      	adds	r3, #48	; 0x30
200081e4:	3204      	adds	r2, #4
200081e6:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200081ea:	2330      	movs	r3, #48	; 0x30
200081ec:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200081f0:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200081f4:	981a      	ldr	r0, [sp, #104]	; 0x68
200081f6:	991a      	ldr	r1, [sp, #104]	; 0x68
200081f8:	1ad3      	subs	r3, r2, r3
200081fa:	1818      	adds	r0, r3, r0
200081fc:	931c      	str	r3, [sp, #112]	; 0x70
200081fe:	2901      	cmp	r1, #1
20008200:	9010      	str	r0, [sp, #64]	; 0x40
20008202:	f340 8210 	ble.w	20008626 <_vfprintf_r+0x18b6>
20008206:	9810      	ldr	r0, [sp, #64]	; 0x40
20008208:	3001      	adds	r0, #1
2000820a:	9010      	str	r0, [sp, #64]	; 0x40
2000820c:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20008210:	910c      	str	r1, [sp, #48]	; 0x30
20008212:	9817      	ldr	r0, [sp, #92]	; 0x5c
20008214:	2800      	cmp	r0, #0
20008216:	f000 816e 	beq.w	200084f6 <_vfprintf_r+0x1786>
2000821a:	232d      	movs	r3, #45	; 0x2d
2000821c:	2100      	movs	r1, #0
2000821e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20008222:	9117      	str	r1, [sp, #92]	; 0x5c
20008224:	f7fe bf74 	b.w	20007110 <_vfprintf_r+0x3a0>
20008228:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000822a:	f04f 0c00 	mov.w	ip, #0
2000822e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20008232:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20008236:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000823a:	920c      	str	r2, [sp, #48]	; 0x30
2000823c:	f7fe bf67 	b.w	2000710e <_vfprintf_r+0x39e>
20008240:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20008242:	f012 0f40 	tst.w	r2, #64	; 0x40
20008246:	bf17      	itett	ne
20008248:	980b      	ldrne	r0, [sp, #44]	; 0x2c
2000824a:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
2000824c:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000824e:	f100 0a04 	addne.w	sl, r0, #4
20008252:	bf11      	iteee	ne
20008254:	6803      	ldrne	r3, [r0, #0]
20008256:	f102 0a04 	addeq.w	sl, r2, #4
2000825a:	6813      	ldreq	r3, [r2, #0]
2000825c:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000825e:	bf14      	ite	ne
20008260:	8019      	strhne	r1, [r3, #0]
20008262:	6018      	streq	r0, [r3, #0]
20008264:	f7fe bdec 	b.w	20006e40 <_vfprintf_r+0xd0>
20008268:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000826a:	1d13      	adds	r3, r2, #4
2000826c:	930b      	str	r3, [sp, #44]	; 0x2c
2000826e:	6811      	ldr	r1, [r2, #0]
20008270:	2301      	movs	r3, #1
20008272:	1e0a      	subs	r2, r1, #0
20008274:	bf18      	it	ne
20008276:	2201      	movne	r2, #1
20008278:	468a      	mov	sl, r1
2000827a:	f04f 0b00 	mov.w	fp, #0
2000827e:	f7fe bf09 	b.w	20007094 <_vfprintf_r+0x324>
20008282:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008284:	1d02      	adds	r2, r0, #4
20008286:	920b      	str	r2, [sp, #44]	; 0x2c
20008288:	6801      	ldr	r1, [r0, #0]
2000828a:	1e0a      	subs	r2, r1, #0
2000828c:	bf18      	it	ne
2000828e:	2201      	movne	r2, #1
20008290:	468a      	mov	sl, r1
20008292:	f04f 0b00 	mov.w	fp, #0
20008296:	f7fe befd 	b.w	20007094 <_vfprintf_r+0x324>
2000829a:	f24c 52c4 	movw	r2, #50628	; 0xc5c4
2000829e:	f24c 53c0 	movw	r3, #50624	; 0xc5c0
200082a2:	9916      	ldr	r1, [sp, #88]	; 0x58
200082a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200082a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200082ac:	2003      	movs	r0, #3
200082ae:	2947      	cmp	r1, #71	; 0x47
200082b0:	bfd8      	it	le
200082b2:	461a      	movle	r2, r3
200082b4:	9213      	str	r2, [sp, #76]	; 0x4c
200082b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200082b8:	900c      	str	r0, [sp, #48]	; 0x30
200082ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200082be:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200082c2:	920a      	str	r2, [sp, #40]	; 0x28
200082c4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200082c8:	9010      	str	r0, [sp, #64]	; 0x40
200082ca:	f7fe bf20 	b.w	2000710e <_vfprintf_r+0x39e>
200082ce:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200082d2:	4648      	mov	r0, r9
200082d4:	4631      	mov	r1, r6
200082d6:	320c      	adds	r2, #12
200082d8:	f7fe fd3c 	bl	20006d54 <__sprint_r>
200082dc:	2800      	cmp	r0, #0
200082de:	f47e ae67 	bne.w	20006fb0 <_vfprintf_r+0x240>
200082e2:	f7fe be62 	b.w	20006faa <_vfprintf_r+0x23a>
200082e6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200082ea:	4648      	mov	r0, r9
200082ec:	4631      	mov	r1, r6
200082ee:	320c      	adds	r2, #12
200082f0:	f7fe fd30 	bl	20006d54 <__sprint_r>
200082f4:	2800      	cmp	r0, #0
200082f6:	f47e ae5b 	bne.w	20006fb0 <_vfprintf_r+0x240>
200082fa:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200082fe:	3304      	adds	r3, #4
20008300:	e66a      	b.n	20007fd8 <_vfprintf_r+0x1268>
20008302:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008306:	4648      	mov	r0, r9
20008308:	4631      	mov	r1, r6
2000830a:	320c      	adds	r2, #12
2000830c:	f7fe fd22 	bl	20006d54 <__sprint_r>
20008310:	2800      	cmp	r0, #0
20008312:	f47e ae4d 	bne.w	20006fb0 <_vfprintf_r+0x240>
20008316:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000831a:	3304      	adds	r3, #4
2000831c:	e679      	b.n	20008012 <_vfprintf_r+0x12a2>
2000831e:	4650      	mov	r0, sl
20008320:	2200      	movs	r2, #0
20008322:	2300      	movs	r3, #0
20008324:	4641      	mov	r1, r8
20008326:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
2000832a:	f003 fa7d 	bl	2000b828 <__aeabi_dcmpeq>
2000832e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20008332:	2800      	cmp	r0, #0
20008334:	f47f af19 	bne.w	2000816a <_vfprintf_r+0x13fa>
20008338:	f1cc 0301 	rsb	r3, ip, #1
2000833c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20008340:	e715      	b.n	2000816e <_vfprintf_r+0x13fe>
20008342:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008344:	4252      	negs	r2, r2
20008346:	920f      	str	r2, [sp, #60]	; 0x3c
20008348:	f7ff b887 	b.w	2000745a <_vfprintf_r+0x6ea>
2000834c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008350:	4648      	mov	r0, r9
20008352:	4631      	mov	r1, r6
20008354:	320c      	adds	r2, #12
20008356:	f7fe fcfd 	bl	20006d54 <__sprint_r>
2000835a:	2800      	cmp	r0, #0
2000835c:	f47e ae28 	bne.w	20006fb0 <_vfprintf_r+0x240>
20008360:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008364:	3304      	adds	r3, #4
20008366:	f7ff ba93 	b.w	20007890 <_vfprintf_r+0xb20>
2000836a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000836e:	4648      	mov	r0, r9
20008370:	4631      	mov	r1, r6
20008372:	320c      	adds	r2, #12
20008374:	f7fe fcee 	bl	20006d54 <__sprint_r>
20008378:	2800      	cmp	r0, #0
2000837a:	f47e ae19 	bne.w	20006fb0 <_vfprintf_r+0x240>
2000837e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008382:	3304      	adds	r3, #4
20008384:	991a      	ldr	r1, [sp, #104]	; 0x68
20008386:	9813      	ldr	r0, [sp, #76]	; 0x4c
20008388:	6059      	str	r1, [r3, #4]
2000838a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000838e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20008392:	6018      	str	r0, [r3, #0]
20008394:	3201      	adds	r2, #1
20008396:	981a      	ldr	r0, [sp, #104]	; 0x68
20008398:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000839c:	1809      	adds	r1, r1, r0
2000839e:	2a07      	cmp	r2, #7
200083a0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200083a4:	f73f ab46 	bgt.w	20007a34 <_vfprintf_r+0xcc4>
200083a8:	3308      	adds	r3, #8
200083aa:	f7fe bfa8 	b.w	200072fe <_vfprintf_r+0x58e>
200083ae:	2100      	movs	r1, #0
200083b0:	9117      	str	r1, [sp, #92]	; 0x5c
200083b2:	f7fd f9cb 	bl	2000574c <strlen>
200083b6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200083ba:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200083be:	9010      	str	r0, [sp, #64]	; 0x40
200083c0:	920c      	str	r2, [sp, #48]	; 0x30
200083c2:	f7fe bea4 	b.w	2000710e <_vfprintf_r+0x39e>
200083c6:	462a      	mov	r2, r5
200083c8:	4645      	mov	r5, r8
200083ca:	4690      	mov	r8, r2
200083cc:	605f      	str	r7, [r3, #4]
200083ce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200083d2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200083d6:	3201      	adds	r2, #1
200083d8:	f8c3 8000 	str.w	r8, [r3]
200083dc:	19c9      	adds	r1, r1, r7
200083de:	2a07      	cmp	r2, #7
200083e0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200083e4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200083e8:	dcbf      	bgt.n	2000836a <_vfprintf_r+0x15fa>
200083ea:	3308      	adds	r3, #8
200083ec:	e7ca      	b.n	20008384 <_vfprintf_r+0x1614>
200083ee:	9a18      	ldr	r2, [sp, #96]	; 0x60
200083f0:	9913      	ldr	r1, [sp, #76]	; 0x4c
200083f2:	1a51      	subs	r1, r2, r1
200083f4:	9110      	str	r1, [sp, #64]	; 0x40
200083f6:	f7fe be82 	b.w	200070fe <_vfprintf_r+0x38e>
200083fa:	4648      	mov	r0, r9
200083fc:	4631      	mov	r1, r6
200083fe:	f000 f949 	bl	20008694 <__swsetup_r>
20008402:	2800      	cmp	r0, #0
20008404:	f47e add8 	bne.w	20006fb8 <_vfprintf_r+0x248>
20008408:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
2000840c:	fa1f f38c 	uxth.w	r3, ip
20008410:	f7fe bcf6 	b.w	20006e00 <_vfprintf_r+0x90>
20008414:	2f06      	cmp	r7, #6
20008416:	bf28      	it	cs
20008418:	2706      	movcs	r7, #6
2000841a:	f24c 51dc 	movw	r1, #50652	; 0xc5dc
2000841e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008422:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20008426:	9710      	str	r7, [sp, #64]	; 0x40
20008428:	9113      	str	r1, [sp, #76]	; 0x4c
2000842a:	920c      	str	r2, [sp, #48]	; 0x30
2000842c:	f7fe bfe8 	b.w	20007400 <_vfprintf_r+0x690>
20008430:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008434:	4648      	mov	r0, r9
20008436:	4631      	mov	r1, r6
20008438:	320c      	adds	r2, #12
2000843a:	f7fe fc8b 	bl	20006d54 <__sprint_r>
2000843e:	2800      	cmp	r0, #0
20008440:	f47e adb6 	bne.w	20006fb0 <_vfprintf_r+0x240>
20008444:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008448:	3304      	adds	r3, #4
2000844a:	f7ff bbc8 	b.w	20007bde <_vfprintf_r+0xe6e>
2000844e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008452:	4648      	mov	r0, r9
20008454:	4631      	mov	r1, r6
20008456:	320c      	adds	r2, #12
20008458:	f7fe fc7c 	bl	20006d54 <__sprint_r>
2000845c:	2800      	cmp	r0, #0
2000845e:	f47e ada7 	bne.w	20006fb0 <_vfprintf_r+0x240>
20008462:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008466:	3304      	adds	r3, #4
20008468:	f7ff bace 	b.w	20007a08 <_vfprintf_r+0xc98>
2000846c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008470:	4648      	mov	r0, r9
20008472:	4631      	mov	r1, r6
20008474:	320c      	adds	r2, #12
20008476:	f7fe fc6d 	bl	20006d54 <__sprint_r>
2000847a:	2800      	cmp	r0, #0
2000847c:	f47e ad98 	bne.w	20006fb0 <_vfprintf_r+0x240>
20008480:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20008484:	3404      	adds	r4, #4
20008486:	f7ff baa9 	b.w	200079dc <_vfprintf_r+0xc6c>
2000848a:	9710      	str	r7, [sp, #64]	; 0x40
2000848c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20008490:	9017      	str	r0, [sp, #92]	; 0x5c
20008492:	970c      	str	r7, [sp, #48]	; 0x30
20008494:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20008498:	f7fe be39 	b.w	2000710e <_vfprintf_r+0x39e>
2000849c:	9916      	ldr	r1, [sp, #88]	; 0x58
2000849e:	2965      	cmp	r1, #101	; 0x65
200084a0:	bf14      	ite	ne
200084a2:	2300      	movne	r3, #0
200084a4:	2301      	moveq	r3, #1
200084a6:	2945      	cmp	r1, #69	; 0x45
200084a8:	bf08      	it	eq
200084aa:	f043 0301 	orreq.w	r3, r3, #1
200084ae:	2b00      	cmp	r3, #0
200084b0:	d046      	beq.n	20008540 <_vfprintf_r+0x17d0>
200084b2:	f107 0c01 	add.w	ip, r7, #1
200084b6:	2302      	movs	r3, #2
200084b8:	e621      	b.n	200080fe <_vfprintf_r+0x138e>
200084ba:	9b16      	ldr	r3, [sp, #88]	; 0x58
200084bc:	2b65      	cmp	r3, #101	; 0x65
200084be:	dd76      	ble.n	200085ae <_vfprintf_r+0x183e>
200084c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
200084c2:	2a66      	cmp	r2, #102	; 0x66
200084c4:	bf1c      	itt	ne
200084c6:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
200084ca:	9310      	strne	r3, [sp, #64]	; 0x40
200084cc:	f000 8083 	beq.w	200085d6 <_vfprintf_r+0x1866>
200084d0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200084d2:	9810      	ldr	r0, [sp, #64]	; 0x40
200084d4:	4283      	cmp	r3, r0
200084d6:	dc6e      	bgt.n	200085b6 <_vfprintf_r+0x1846>
200084d8:	990a      	ldr	r1, [sp, #40]	; 0x28
200084da:	f011 0f01 	tst.w	r1, #1
200084de:	f040 808e 	bne.w	200085fe <_vfprintf_r+0x188e>
200084e2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200084e6:	2367      	movs	r3, #103	; 0x67
200084e8:	920c      	str	r2, [sp, #48]	; 0x30
200084ea:	9316      	str	r3, [sp, #88]	; 0x58
200084ec:	e691      	b.n	20008212 <_vfprintf_r+0x14a2>
200084ee:	2700      	movs	r7, #0
200084f0:	461d      	mov	r5, r3
200084f2:	f7fe bce9 	b.w	20006ec8 <_vfprintf_r+0x158>
200084f6:	9910      	ldr	r1, [sp, #64]	; 0x40
200084f8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200084fc:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20008500:	910c      	str	r1, [sp, #48]	; 0x30
20008502:	f7fe be04 	b.w	2000710e <_vfprintf_r+0x39e>
20008506:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
2000850a:	459b      	cmp	fp, r3
2000850c:	bf98      	it	ls
2000850e:	469b      	movls	fp, r3
20008510:	f67f ae39 	bls.w	20008186 <_vfprintf_r+0x1416>
20008514:	2230      	movs	r2, #48	; 0x30
20008516:	f803 2b01 	strb.w	r2, [r3], #1
2000851a:	459b      	cmp	fp, r3
2000851c:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20008520:	d8f9      	bhi.n	20008516 <_vfprintf_r+0x17a6>
20008522:	e630      	b.n	20008186 <_vfprintf_r+0x1416>
20008524:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008528:	4648      	mov	r0, r9
2000852a:	4631      	mov	r1, r6
2000852c:	320c      	adds	r2, #12
2000852e:	f7fe fc11 	bl	20006d54 <__sprint_r>
20008532:	2800      	cmp	r0, #0
20008534:	f47e ad3c 	bne.w	20006fb0 <_vfprintf_r+0x240>
20008538:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000853c:	3304      	adds	r3, #4
2000853e:	e508      	b.n	20007f52 <_vfprintf_r+0x11e2>
20008540:	46bc      	mov	ip, r7
20008542:	3302      	adds	r3, #2
20008544:	e5db      	b.n	200080fe <_vfprintf_r+0x138e>
20008546:	3707      	adds	r7, #7
20008548:	e5b9      	b.n	200080be <_vfprintf_r+0x134e>
2000854a:	f246 6c67 	movw	ip, #26215	; 0x6667
2000854e:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20008552:	3103      	adds	r1, #3
20008554:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20008558:	fb8c 2003 	smull	r2, r0, ip, r3
2000855c:	17da      	asrs	r2, r3, #31
2000855e:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20008562:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20008566:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
2000856a:	4613      	mov	r3, r2
2000856c:	3030      	adds	r0, #48	; 0x30
2000856e:	2a09      	cmp	r2, #9
20008570:	f801 0d01 	strb.w	r0, [r1, #-1]!
20008574:	dcf0      	bgt.n	20008558 <_vfprintf_r+0x17e8>
20008576:	3330      	adds	r3, #48	; 0x30
20008578:	1e48      	subs	r0, r1, #1
2000857a:	b2da      	uxtb	r2, r3
2000857c:	f801 2c01 	strb.w	r2, [r1, #-1]
20008580:	9b07      	ldr	r3, [sp, #28]
20008582:	4283      	cmp	r3, r0
20008584:	d96a      	bls.n	2000865c <_vfprintf_r+0x18ec>
20008586:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
2000858a:	3303      	adds	r3, #3
2000858c:	e001      	b.n	20008592 <_vfprintf_r+0x1822>
2000858e:	f811 2b01 	ldrb.w	r2, [r1], #1
20008592:	f803 2c01 	strb.w	r2, [r3, #-1]
20008596:	461a      	mov	r2, r3
20008598:	f8dd c01c 	ldr.w	ip, [sp, #28]
2000859c:	3301      	adds	r3, #1
2000859e:	458c      	cmp	ip, r1
200085a0:	d8f5      	bhi.n	2000858e <_vfprintf_r+0x181e>
200085a2:	e625      	b.n	200081f0 <_vfprintf_r+0x1480>
200085a4:	222d      	movs	r2, #45	; 0x2d
200085a6:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
200085aa:	9217      	str	r2, [sp, #92]	; 0x5c
200085ac:	e598      	b.n	200080e0 <_vfprintf_r+0x1370>
200085ae:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200085b2:	9010      	str	r0, [sp, #64]	; 0x40
200085b4:	e603      	b.n	200081be <_vfprintf_r+0x144e>
200085b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
200085b8:	991a      	ldr	r1, [sp, #104]	; 0x68
200085ba:	2b00      	cmp	r3, #0
200085bc:	bfda      	itte	le
200085be:	9810      	ldrle	r0, [sp, #64]	; 0x40
200085c0:	f1c0 0302 	rsble	r3, r0, #2
200085c4:	2301      	movgt	r3, #1
200085c6:	185b      	adds	r3, r3, r1
200085c8:	2267      	movs	r2, #103	; 0x67
200085ca:	9310      	str	r3, [sp, #64]	; 0x40
200085cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200085d0:	9216      	str	r2, [sp, #88]	; 0x58
200085d2:	930c      	str	r3, [sp, #48]	; 0x30
200085d4:	e61d      	b.n	20008212 <_vfprintf_r+0x14a2>
200085d6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200085da:	2800      	cmp	r0, #0
200085dc:	9010      	str	r0, [sp, #64]	; 0x40
200085de:	dd31      	ble.n	20008644 <_vfprintf_r+0x18d4>
200085e0:	b91f      	cbnz	r7, 200085ea <_vfprintf_r+0x187a>
200085e2:	990a      	ldr	r1, [sp, #40]	; 0x28
200085e4:	f011 0f01 	tst.w	r1, #1
200085e8:	d00e      	beq.n	20008608 <_vfprintf_r+0x1898>
200085ea:	9810      	ldr	r0, [sp, #64]	; 0x40
200085ec:	2166      	movs	r1, #102	; 0x66
200085ee:	9116      	str	r1, [sp, #88]	; 0x58
200085f0:	1c43      	adds	r3, r0, #1
200085f2:	19db      	adds	r3, r3, r7
200085f4:	9310      	str	r3, [sp, #64]	; 0x40
200085f6:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200085fa:	920c      	str	r2, [sp, #48]	; 0x30
200085fc:	e609      	b.n	20008212 <_vfprintf_r+0x14a2>
200085fe:	9810      	ldr	r0, [sp, #64]	; 0x40
20008600:	2167      	movs	r1, #103	; 0x67
20008602:	9116      	str	r1, [sp, #88]	; 0x58
20008604:	3001      	adds	r0, #1
20008606:	9010      	str	r0, [sp, #64]	; 0x40
20008608:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000860c:	920c      	str	r2, [sp, #48]	; 0x30
2000860e:	e600      	b.n	20008212 <_vfprintf_r+0x14a2>
20008610:	990b      	ldr	r1, [sp, #44]	; 0x2c
20008612:	781a      	ldrb	r2, [r3, #0]
20008614:	680f      	ldr	r7, [r1, #0]
20008616:	3104      	adds	r1, #4
20008618:	910b      	str	r1, [sp, #44]	; 0x2c
2000861a:	2f00      	cmp	r7, #0
2000861c:	bfb8      	it	lt
2000861e:	f04f 37ff 	movlt.w	r7, #4294967295
20008622:	f7fe bc50 	b.w	20006ec6 <_vfprintf_r+0x156>
20008626:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20008628:	f012 0f01 	tst.w	r2, #1
2000862c:	bf04      	itt	eq
2000862e:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20008632:	930c      	streq	r3, [sp, #48]	; 0x30
20008634:	f43f aded 	beq.w	20008212 <_vfprintf_r+0x14a2>
20008638:	e5e5      	b.n	20008206 <_vfprintf_r+0x1496>
2000863a:	222d      	movs	r2, #45	; 0x2d
2000863c:	425b      	negs	r3, r3
2000863e:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20008642:	e5c9      	b.n	200081d8 <_vfprintf_r+0x1468>
20008644:	b977      	cbnz	r7, 20008664 <_vfprintf_r+0x18f4>
20008646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20008648:	f013 0f01 	tst.w	r3, #1
2000864c:	d10a      	bne.n	20008664 <_vfprintf_r+0x18f4>
2000864e:	f04f 0c01 	mov.w	ip, #1
20008652:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20008656:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000865a:	e5da      	b.n	20008212 <_vfprintf_r+0x14a2>
2000865c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20008660:	3202      	adds	r2, #2
20008662:	e5c5      	b.n	200081f0 <_vfprintf_r+0x1480>
20008664:	3702      	adds	r7, #2
20008666:	2166      	movs	r1, #102	; 0x66
20008668:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
2000866c:	9710      	str	r7, [sp, #64]	; 0x40
2000866e:	9116      	str	r1, [sp, #88]	; 0x58
20008670:	920c      	str	r2, [sp, #48]	; 0x30
20008672:	e5ce      	b.n	20008212 <_vfprintf_r+0x14a2>
20008674:	2000c5f8 	.word	0x2000c5f8

20008678 <vfprintf>:
20008678:	b410      	push	{r4}
2000867a:	f64c 0440 	movw	r4, #51264	; 0xc840
2000867e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008682:	468c      	mov	ip, r1
20008684:	4613      	mov	r3, r2
20008686:	4601      	mov	r1, r0
20008688:	4662      	mov	r2, ip
2000868a:	6820      	ldr	r0, [r4, #0]
2000868c:	bc10      	pop	{r4}
2000868e:	f7fe bb6f 	b.w	20006d70 <_vfprintf_r>
20008692:	bf00      	nop

20008694 <__swsetup_r>:
20008694:	b570      	push	{r4, r5, r6, lr}
20008696:	f64c 0540 	movw	r5, #51264	; 0xc840
2000869a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000869e:	4606      	mov	r6, r0
200086a0:	460c      	mov	r4, r1
200086a2:	6828      	ldr	r0, [r5, #0]
200086a4:	b110      	cbz	r0, 200086ac <__swsetup_r+0x18>
200086a6:	6983      	ldr	r3, [r0, #24]
200086a8:	2b00      	cmp	r3, #0
200086aa:	d036      	beq.n	2000871a <__swsetup_r+0x86>
200086ac:	f24c 6318 	movw	r3, #50712	; 0xc618
200086b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200086b4:	429c      	cmp	r4, r3
200086b6:	d038      	beq.n	2000872a <__swsetup_r+0x96>
200086b8:	f24c 6338 	movw	r3, #50744	; 0xc638
200086bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200086c0:	429c      	cmp	r4, r3
200086c2:	d041      	beq.n	20008748 <__swsetup_r+0xb4>
200086c4:	f24c 6358 	movw	r3, #50776	; 0xc658
200086c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200086cc:	429c      	cmp	r4, r3
200086ce:	bf04      	itt	eq
200086d0:	682b      	ldreq	r3, [r5, #0]
200086d2:	68dc      	ldreq	r4, [r3, #12]
200086d4:	89a2      	ldrh	r2, [r4, #12]
200086d6:	4611      	mov	r1, r2
200086d8:	b293      	uxth	r3, r2
200086da:	f013 0f08 	tst.w	r3, #8
200086de:	4618      	mov	r0, r3
200086e0:	bf18      	it	ne
200086e2:	6922      	ldrne	r2, [r4, #16]
200086e4:	d033      	beq.n	2000874e <__swsetup_r+0xba>
200086e6:	b31a      	cbz	r2, 20008730 <__swsetup_r+0x9c>
200086e8:	f013 0101 	ands.w	r1, r3, #1
200086ec:	d007      	beq.n	200086fe <__swsetup_r+0x6a>
200086ee:	6963      	ldr	r3, [r4, #20]
200086f0:	2100      	movs	r1, #0
200086f2:	60a1      	str	r1, [r4, #8]
200086f4:	425b      	negs	r3, r3
200086f6:	61a3      	str	r3, [r4, #24]
200086f8:	b142      	cbz	r2, 2000870c <__swsetup_r+0x78>
200086fa:	2000      	movs	r0, #0
200086fc:	bd70      	pop	{r4, r5, r6, pc}
200086fe:	f013 0f02 	tst.w	r3, #2
20008702:	bf08      	it	eq
20008704:	6961      	ldreq	r1, [r4, #20]
20008706:	60a1      	str	r1, [r4, #8]
20008708:	2a00      	cmp	r2, #0
2000870a:	d1f6      	bne.n	200086fa <__swsetup_r+0x66>
2000870c:	89a3      	ldrh	r3, [r4, #12]
2000870e:	f013 0f80 	tst.w	r3, #128	; 0x80
20008712:	d0f2      	beq.n	200086fa <__swsetup_r+0x66>
20008714:	f04f 30ff 	mov.w	r0, #4294967295
20008718:	bd70      	pop	{r4, r5, r6, pc}
2000871a:	f001 f989 	bl	20009a30 <__sinit>
2000871e:	f24c 6318 	movw	r3, #50712	; 0xc618
20008722:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008726:	429c      	cmp	r4, r3
20008728:	d1c6      	bne.n	200086b8 <__swsetup_r+0x24>
2000872a:	682b      	ldr	r3, [r5, #0]
2000872c:	685c      	ldr	r4, [r3, #4]
2000872e:	e7d1      	b.n	200086d4 <__swsetup_r+0x40>
20008730:	f403 7120 	and.w	r1, r3, #640	; 0x280
20008734:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20008738:	d0d6      	beq.n	200086e8 <__swsetup_r+0x54>
2000873a:	4630      	mov	r0, r6
2000873c:	4621      	mov	r1, r4
2000873e:	f001 fcff 	bl	2000a140 <__smakebuf_r>
20008742:	89a3      	ldrh	r3, [r4, #12]
20008744:	6922      	ldr	r2, [r4, #16]
20008746:	e7cf      	b.n	200086e8 <__swsetup_r+0x54>
20008748:	682b      	ldr	r3, [r5, #0]
2000874a:	689c      	ldr	r4, [r3, #8]
2000874c:	e7c2      	b.n	200086d4 <__swsetup_r+0x40>
2000874e:	f013 0f10 	tst.w	r3, #16
20008752:	d0df      	beq.n	20008714 <__swsetup_r+0x80>
20008754:	f013 0f04 	tst.w	r3, #4
20008758:	bf08      	it	eq
2000875a:	6922      	ldreq	r2, [r4, #16]
2000875c:	d017      	beq.n	2000878e <__swsetup_r+0xfa>
2000875e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008760:	b151      	cbz	r1, 20008778 <__swsetup_r+0xe4>
20008762:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008766:	4299      	cmp	r1, r3
20008768:	d003      	beq.n	20008772 <__swsetup_r+0xde>
2000876a:	4630      	mov	r0, r6
2000876c:	f001 f9e4 	bl	20009b38 <_free_r>
20008770:	89a2      	ldrh	r2, [r4, #12]
20008772:	b290      	uxth	r0, r2
20008774:	2300      	movs	r3, #0
20008776:	6363      	str	r3, [r4, #52]	; 0x34
20008778:	6922      	ldr	r2, [r4, #16]
2000877a:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000877e:	f2c0 0100 	movt	r1, #0
20008782:	2300      	movs	r3, #0
20008784:	ea00 0101 	and.w	r1, r0, r1
20008788:	6063      	str	r3, [r4, #4]
2000878a:	81a1      	strh	r1, [r4, #12]
2000878c:	6022      	str	r2, [r4, #0]
2000878e:	f041 0308 	orr.w	r3, r1, #8
20008792:	81a3      	strh	r3, [r4, #12]
20008794:	b29b      	uxth	r3, r3
20008796:	e7a6      	b.n	200086e6 <__swsetup_r+0x52>

20008798 <quorem>:
20008798:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000879c:	6903      	ldr	r3, [r0, #16]
2000879e:	690e      	ldr	r6, [r1, #16]
200087a0:	4682      	mov	sl, r0
200087a2:	4689      	mov	r9, r1
200087a4:	429e      	cmp	r6, r3
200087a6:	f300 8083 	bgt.w	200088b0 <quorem+0x118>
200087aa:	1cf2      	adds	r2, r6, #3
200087ac:	f101 0514 	add.w	r5, r1, #20
200087b0:	f100 0414 	add.w	r4, r0, #20
200087b4:	3e01      	subs	r6, #1
200087b6:	0092      	lsls	r2, r2, #2
200087b8:	188b      	adds	r3, r1, r2
200087ba:	1812      	adds	r2, r2, r0
200087bc:	f103 0804 	add.w	r8, r3, #4
200087c0:	6859      	ldr	r1, [r3, #4]
200087c2:	6850      	ldr	r0, [r2, #4]
200087c4:	3101      	adds	r1, #1
200087c6:	f002 fe9b 	bl	2000b500 <__aeabi_uidiv>
200087ca:	4607      	mov	r7, r0
200087cc:	2800      	cmp	r0, #0
200087ce:	d039      	beq.n	20008844 <quorem+0xac>
200087d0:	2300      	movs	r3, #0
200087d2:	469c      	mov	ip, r3
200087d4:	461a      	mov	r2, r3
200087d6:	58e9      	ldr	r1, [r5, r3]
200087d8:	58e0      	ldr	r0, [r4, r3]
200087da:	fa1f fe81 	uxth.w	lr, r1
200087de:	ea4f 4b11 	mov.w	fp, r1, lsr #16
200087e2:	b281      	uxth	r1, r0
200087e4:	fb0e ce07 	mla	lr, lr, r7, ip
200087e8:	1851      	adds	r1, r2, r1
200087ea:	fb0b fc07 	mul.w	ip, fp, r7
200087ee:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200087f2:	fa1f fe8e 	uxth.w	lr, lr
200087f6:	ebce 0101 	rsb	r1, lr, r1
200087fa:	fa1f f28c 	uxth.w	r2, ip
200087fe:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008802:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20008806:	fa1f fe81 	uxth.w	lr, r1
2000880a:	eb02 4221 	add.w	r2, r2, r1, asr #16
2000880e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20008812:	50e1      	str	r1, [r4, r3]
20008814:	3304      	adds	r3, #4
20008816:	1412      	asrs	r2, r2, #16
20008818:	1959      	adds	r1, r3, r5
2000881a:	4588      	cmp	r8, r1
2000881c:	d2db      	bcs.n	200087d6 <quorem+0x3e>
2000881e:	1d32      	adds	r2, r6, #4
20008820:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20008824:	6859      	ldr	r1, [r3, #4]
20008826:	b969      	cbnz	r1, 20008844 <quorem+0xac>
20008828:	429c      	cmp	r4, r3
2000882a:	d209      	bcs.n	20008840 <quorem+0xa8>
2000882c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20008830:	b112      	cbz	r2, 20008838 <quorem+0xa0>
20008832:	e005      	b.n	20008840 <quorem+0xa8>
20008834:	681a      	ldr	r2, [r3, #0]
20008836:	b91a      	cbnz	r2, 20008840 <quorem+0xa8>
20008838:	3b04      	subs	r3, #4
2000883a:	3e01      	subs	r6, #1
2000883c:	429c      	cmp	r4, r3
2000883e:	d3f9      	bcc.n	20008834 <quorem+0x9c>
20008840:	f8ca 6010 	str.w	r6, [sl, #16]
20008844:	4649      	mov	r1, r9
20008846:	4650      	mov	r0, sl
20008848:	f001 fdd0 	bl	2000a3ec <__mcmp>
2000884c:	2800      	cmp	r0, #0
2000884e:	db2c      	blt.n	200088aa <quorem+0x112>
20008850:	2300      	movs	r3, #0
20008852:	3701      	adds	r7, #1
20008854:	469c      	mov	ip, r3
20008856:	58ea      	ldr	r2, [r5, r3]
20008858:	58e0      	ldr	r0, [r4, r3]
2000885a:	b291      	uxth	r1, r2
2000885c:	0c12      	lsrs	r2, r2, #16
2000885e:	fa1f f980 	uxth.w	r9, r0
20008862:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20008866:	ebc1 0109 	rsb	r1, r1, r9
2000886a:	4461      	add	r1, ip
2000886c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20008870:	b289      	uxth	r1, r1
20008872:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20008876:	50e1      	str	r1, [r4, r3]
20008878:	3304      	adds	r3, #4
2000887a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000887e:	195a      	adds	r2, r3, r5
20008880:	4590      	cmp	r8, r2
20008882:	d2e8      	bcs.n	20008856 <quorem+0xbe>
20008884:	1d32      	adds	r2, r6, #4
20008886:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000888a:	6859      	ldr	r1, [r3, #4]
2000888c:	b969      	cbnz	r1, 200088aa <quorem+0x112>
2000888e:	429c      	cmp	r4, r3
20008890:	d209      	bcs.n	200088a6 <quorem+0x10e>
20008892:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20008896:	b112      	cbz	r2, 2000889e <quorem+0x106>
20008898:	e005      	b.n	200088a6 <quorem+0x10e>
2000889a:	681a      	ldr	r2, [r3, #0]
2000889c:	b91a      	cbnz	r2, 200088a6 <quorem+0x10e>
2000889e:	3b04      	subs	r3, #4
200088a0:	3e01      	subs	r6, #1
200088a2:	429c      	cmp	r4, r3
200088a4:	d3f9      	bcc.n	2000889a <quorem+0x102>
200088a6:	f8ca 6010 	str.w	r6, [sl, #16]
200088aa:	4638      	mov	r0, r7
200088ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200088b0:	2000      	movs	r0, #0
200088b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200088b6:	bf00      	nop

200088b8 <_dtoa_r>:
200088b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200088bc:	6a46      	ldr	r6, [r0, #36]	; 0x24
200088be:	b0a1      	sub	sp, #132	; 0x84
200088c0:	4604      	mov	r4, r0
200088c2:	4690      	mov	r8, r2
200088c4:	4699      	mov	r9, r3
200088c6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200088c8:	2e00      	cmp	r6, #0
200088ca:	f000 8423 	beq.w	20009114 <_dtoa_r+0x85c>
200088ce:	6832      	ldr	r2, [r6, #0]
200088d0:	b182      	cbz	r2, 200088f4 <_dtoa_r+0x3c>
200088d2:	6a61      	ldr	r1, [r4, #36]	; 0x24
200088d4:	f04f 0c01 	mov.w	ip, #1
200088d8:	6876      	ldr	r6, [r6, #4]
200088da:	4620      	mov	r0, r4
200088dc:	680b      	ldr	r3, [r1, #0]
200088de:	6056      	str	r6, [r2, #4]
200088e0:	684a      	ldr	r2, [r1, #4]
200088e2:	4619      	mov	r1, r3
200088e4:	fa0c f202 	lsl.w	r2, ip, r2
200088e8:	609a      	str	r2, [r3, #8]
200088ea:	f001 feb9 	bl	2000a660 <_Bfree>
200088ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
200088f0:	2200      	movs	r2, #0
200088f2:	601a      	str	r2, [r3, #0]
200088f4:	f1b9 0600 	subs.w	r6, r9, #0
200088f8:	db38      	blt.n	2000896c <_dtoa_r+0xb4>
200088fa:	2300      	movs	r3, #0
200088fc:	602b      	str	r3, [r5, #0]
200088fe:	f240 0300 	movw	r3, #0
20008902:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008906:	461a      	mov	r2, r3
20008908:	ea06 0303 	and.w	r3, r6, r3
2000890c:	4293      	cmp	r3, r2
2000890e:	d017      	beq.n	20008940 <_dtoa_r+0x88>
20008910:	2200      	movs	r2, #0
20008912:	2300      	movs	r3, #0
20008914:	4640      	mov	r0, r8
20008916:	4649      	mov	r1, r9
20008918:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000891c:	f002 ff84 	bl	2000b828 <__aeabi_dcmpeq>
20008920:	2800      	cmp	r0, #0
20008922:	d029      	beq.n	20008978 <_dtoa_r+0xc0>
20008924:	982c      	ldr	r0, [sp, #176]	; 0xb0
20008926:	2301      	movs	r3, #1
20008928:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000892a:	6003      	str	r3, [r0, #0]
2000892c:	2900      	cmp	r1, #0
2000892e:	f000 80d0 	beq.w	20008ad2 <_dtoa_r+0x21a>
20008932:	4b79      	ldr	r3, [pc, #484]	; (20008b18 <_dtoa_r+0x260>)
20008934:	1e58      	subs	r0, r3, #1
20008936:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20008938:	6013      	str	r3, [r2, #0]
2000893a:	b021      	add	sp, #132	; 0x84
2000893c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008940:	982c      	ldr	r0, [sp, #176]	; 0xb0
20008942:	f242 730f 	movw	r3, #9999	; 0x270f
20008946:	6003      	str	r3, [r0, #0]
20008948:	f1b8 0f00 	cmp.w	r8, #0
2000894c:	f000 8095 	beq.w	20008a7a <_dtoa_r+0x1c2>
20008950:	f24c 6014 	movw	r0, #50708	; 0xc614
20008954:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008958:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000895a:	2900      	cmp	r1, #0
2000895c:	d0ed      	beq.n	2000893a <_dtoa_r+0x82>
2000895e:	78c2      	ldrb	r2, [r0, #3]
20008960:	1cc3      	adds	r3, r0, #3
20008962:	2a00      	cmp	r2, #0
20008964:	d0e7      	beq.n	20008936 <_dtoa_r+0x7e>
20008966:	f100 0308 	add.w	r3, r0, #8
2000896a:	e7e4      	b.n	20008936 <_dtoa_r+0x7e>
2000896c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20008970:	2301      	movs	r3, #1
20008972:	46b1      	mov	r9, r6
20008974:	602b      	str	r3, [r5, #0]
20008976:	e7c2      	b.n	200088fe <_dtoa_r+0x46>
20008978:	4620      	mov	r0, r4
2000897a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000897e:	a91e      	add	r1, sp, #120	; 0x78
20008980:	9100      	str	r1, [sp, #0]
20008982:	a91f      	add	r1, sp, #124	; 0x7c
20008984:	9101      	str	r1, [sp, #4]
20008986:	f001 febd 	bl	2000a704 <__d2b>
2000898a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000898e:	4683      	mov	fp, r0
20008990:	2d00      	cmp	r5, #0
20008992:	d07e      	beq.n	20008a92 <_dtoa_r+0x1da>
20008994:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008998:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000899c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000899e:	3d07      	subs	r5, #7
200089a0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
200089a4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200089a8:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
200089ac:	2300      	movs	r3, #0
200089ae:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200089b2:	9319      	str	r3, [sp, #100]	; 0x64
200089b4:	f240 0300 	movw	r3, #0
200089b8:	2200      	movs	r2, #0
200089ba:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200089be:	f7fb fafd 	bl	20003fbc <__aeabi_dsub>
200089c2:	a34f      	add	r3, pc, #316	; (adr r3, 20008b00 <_dtoa_r+0x248>)
200089c4:	e9d3 2300 	ldrd	r2, r3, [r3]
200089c8:	f7fb fcac 	bl	20004324 <__aeabi_dmul>
200089cc:	a34e      	add	r3, pc, #312	; (adr r3, 20008b08 <_dtoa_r+0x250>)
200089ce:	e9d3 2300 	ldrd	r2, r3, [r3]
200089d2:	f7fb faf5 	bl	20003fc0 <__adddf3>
200089d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200089da:	4628      	mov	r0, r5
200089dc:	f7fb fc3c 	bl	20004258 <__aeabi_i2d>
200089e0:	a34b      	add	r3, pc, #300	; (adr r3, 20008b10 <_dtoa_r+0x258>)
200089e2:	e9d3 2300 	ldrd	r2, r3, [r3]
200089e6:	f7fb fc9d 	bl	20004324 <__aeabi_dmul>
200089ea:	4602      	mov	r2, r0
200089ec:	460b      	mov	r3, r1
200089ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200089f2:	f7fb fae5 	bl	20003fc0 <__adddf3>
200089f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200089fa:	f002 ff47 	bl	2000b88c <__aeabi_d2iz>
200089fe:	2200      	movs	r2, #0
20008a00:	2300      	movs	r3, #0
20008a02:	4606      	mov	r6, r0
20008a04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20008a08:	f002 ff18 	bl	2000b83c <__aeabi_dcmplt>
20008a0c:	b140      	cbz	r0, 20008a20 <_dtoa_r+0x168>
20008a0e:	4630      	mov	r0, r6
20008a10:	f7fb fc22 	bl	20004258 <__aeabi_i2d>
20008a14:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20008a18:	f002 ff06 	bl	2000b828 <__aeabi_dcmpeq>
20008a1c:	b900      	cbnz	r0, 20008a20 <_dtoa_r+0x168>
20008a1e:	3e01      	subs	r6, #1
20008a20:	2e16      	cmp	r6, #22
20008a22:	d95b      	bls.n	20008adc <_dtoa_r+0x224>
20008a24:	2301      	movs	r3, #1
20008a26:	9318      	str	r3, [sp, #96]	; 0x60
20008a28:	3f01      	subs	r7, #1
20008a2a:	ebb7 0a05 	subs.w	sl, r7, r5
20008a2e:	bf42      	ittt	mi
20008a30:	f1ca 0a00 	rsbmi	sl, sl, #0
20008a34:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20008a38:	f04f 0a00 	movmi.w	sl, #0
20008a3c:	d401      	bmi.n	20008a42 <_dtoa_r+0x18a>
20008a3e:	2200      	movs	r2, #0
20008a40:	920f      	str	r2, [sp, #60]	; 0x3c
20008a42:	2e00      	cmp	r6, #0
20008a44:	f2c0 8371 	blt.w	2000912a <_dtoa_r+0x872>
20008a48:	44b2      	add	sl, r6
20008a4a:	2300      	movs	r3, #0
20008a4c:	9617      	str	r6, [sp, #92]	; 0x5c
20008a4e:	9315      	str	r3, [sp, #84]	; 0x54
20008a50:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20008a52:	2b09      	cmp	r3, #9
20008a54:	d862      	bhi.n	20008b1c <_dtoa_r+0x264>
20008a56:	2b05      	cmp	r3, #5
20008a58:	f340 8677 	ble.w	2000974a <_dtoa_r+0xe92>
20008a5c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008a5e:	2700      	movs	r7, #0
20008a60:	3804      	subs	r0, #4
20008a62:	902a      	str	r0, [sp, #168]	; 0xa8
20008a64:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008a66:	1e8b      	subs	r3, r1, #2
20008a68:	2b03      	cmp	r3, #3
20008a6a:	f200 83dd 	bhi.w	20009228 <_dtoa_r+0x970>
20008a6e:	e8df f013 	tbh	[pc, r3, lsl #1]
20008a72:	03a5      	.short	0x03a5
20008a74:	03d503d8 	.word	0x03d503d8
20008a78:	03c4      	.short	0x03c4
20008a7a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20008a7e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20008a82:	2e00      	cmp	r6, #0
20008a84:	f47f af64 	bne.w	20008950 <_dtoa_r+0x98>
20008a88:	f24c 6008 	movw	r0, #50696	; 0xc608
20008a8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008a90:	e762      	b.n	20008958 <_dtoa_r+0xa0>
20008a92:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20008a94:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20008a96:	18fb      	adds	r3, r7, r3
20008a98:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20008a9c:	1c9d      	adds	r5, r3, #2
20008a9e:	2d20      	cmp	r5, #32
20008aa0:	bfdc      	itt	le
20008aa2:	f1c5 0020 	rsble	r0, r5, #32
20008aa6:	fa08 f000 	lslle.w	r0, r8, r0
20008aaa:	dd08      	ble.n	20008abe <_dtoa_r+0x206>
20008aac:	3b1e      	subs	r3, #30
20008aae:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20008ab2:	fa16 f202 	lsls.w	r2, r6, r2
20008ab6:	fa28 f303 	lsr.w	r3, r8, r3
20008aba:	ea42 0003 	orr.w	r0, r2, r3
20008abe:	f7fb fbbb 	bl	20004238 <__aeabi_ui2d>
20008ac2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20008ac6:	2201      	movs	r2, #1
20008ac8:	3d03      	subs	r5, #3
20008aca:	9219      	str	r2, [sp, #100]	; 0x64
20008acc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20008ad0:	e770      	b.n	200089b4 <_dtoa_r+0xfc>
20008ad2:	f24c 50e4 	movw	r0, #50660	; 0xc5e4
20008ad6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008ada:	e72e      	b.n	2000893a <_dtoa_r+0x82>
20008adc:	f24c 63c0 	movw	r3, #50880	; 0xc6c0
20008ae0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008ae8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20008aec:	e9d3 2300 	ldrd	r2, r3, [r3]
20008af0:	f002 fea4 	bl	2000b83c <__aeabi_dcmplt>
20008af4:	2800      	cmp	r0, #0
20008af6:	f040 8320 	bne.w	2000913a <_dtoa_r+0x882>
20008afa:	9018      	str	r0, [sp, #96]	; 0x60
20008afc:	e794      	b.n	20008a28 <_dtoa_r+0x170>
20008afe:	bf00      	nop
20008b00:	636f4361 	.word	0x636f4361
20008b04:	3fd287a7 	.word	0x3fd287a7
20008b08:	8b60c8b3 	.word	0x8b60c8b3
20008b0c:	3fc68a28 	.word	0x3fc68a28
20008b10:	509f79fb 	.word	0x509f79fb
20008b14:	3fd34413 	.word	0x3fd34413
20008b18:	2000c5e5 	.word	0x2000c5e5
20008b1c:	2300      	movs	r3, #0
20008b1e:	f04f 30ff 	mov.w	r0, #4294967295
20008b22:	461f      	mov	r7, r3
20008b24:	2101      	movs	r1, #1
20008b26:	932a      	str	r3, [sp, #168]	; 0xa8
20008b28:	9011      	str	r0, [sp, #68]	; 0x44
20008b2a:	9116      	str	r1, [sp, #88]	; 0x58
20008b2c:	9008      	str	r0, [sp, #32]
20008b2e:	932b      	str	r3, [sp, #172]	; 0xac
20008b30:	6a65      	ldr	r5, [r4, #36]	; 0x24
20008b32:	2300      	movs	r3, #0
20008b34:	606b      	str	r3, [r5, #4]
20008b36:	4620      	mov	r0, r4
20008b38:	6869      	ldr	r1, [r5, #4]
20008b3a:	f001 fdad 	bl	2000a698 <_Balloc>
20008b3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20008b40:	6028      	str	r0, [r5, #0]
20008b42:	681b      	ldr	r3, [r3, #0]
20008b44:	9310      	str	r3, [sp, #64]	; 0x40
20008b46:	2f00      	cmp	r7, #0
20008b48:	f000 815b 	beq.w	20008e02 <_dtoa_r+0x54a>
20008b4c:	2e00      	cmp	r6, #0
20008b4e:	f340 842a 	ble.w	200093a6 <_dtoa_r+0xaee>
20008b52:	f24c 63c0 	movw	r3, #50880	; 0xc6c0
20008b56:	f006 020f 	and.w	r2, r6, #15
20008b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008b5e:	1135      	asrs	r5, r6, #4
20008b60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20008b64:	f015 0f10 	tst.w	r5, #16
20008b68:	e9d3 0100 	ldrd	r0, r1, [r3]
20008b6c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008b70:	f000 82e7 	beq.w	20009142 <_dtoa_r+0x88a>
20008b74:	f24c 7398 	movw	r3, #51096	; 0xc798
20008b78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008b80:	f005 050f 	and.w	r5, r5, #15
20008b84:	f04f 0803 	mov.w	r8, #3
20008b88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20008b8c:	f7fb fcf4 	bl	20004578 <__aeabi_ddiv>
20008b90:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20008b94:	b1bd      	cbz	r5, 20008bc6 <_dtoa_r+0x30e>
20008b96:	f24c 7798 	movw	r7, #51096	; 0xc798
20008b9a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008b9e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008ba2:	f015 0f01 	tst.w	r5, #1
20008ba6:	4610      	mov	r0, r2
20008ba8:	4619      	mov	r1, r3
20008baa:	d007      	beq.n	20008bbc <_dtoa_r+0x304>
20008bac:	e9d7 2300 	ldrd	r2, r3, [r7]
20008bb0:	f108 0801 	add.w	r8, r8, #1
20008bb4:	f7fb fbb6 	bl	20004324 <__aeabi_dmul>
20008bb8:	4602      	mov	r2, r0
20008bba:	460b      	mov	r3, r1
20008bbc:	3708      	adds	r7, #8
20008bbe:	106d      	asrs	r5, r5, #1
20008bc0:	d1ef      	bne.n	20008ba2 <_dtoa_r+0x2ea>
20008bc2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20008bc6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008bca:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20008bce:	f7fb fcd3 	bl	20004578 <__aeabi_ddiv>
20008bd2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008bd6:	9918      	ldr	r1, [sp, #96]	; 0x60
20008bd8:	2900      	cmp	r1, #0
20008bda:	f000 80de 	beq.w	20008d9a <_dtoa_r+0x4e2>
20008bde:	f240 0300 	movw	r3, #0
20008be2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008be6:	2200      	movs	r2, #0
20008be8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20008bec:	f04f 0500 	mov.w	r5, #0
20008bf0:	f002 fe24 	bl	2000b83c <__aeabi_dcmplt>
20008bf4:	b108      	cbz	r0, 20008bfa <_dtoa_r+0x342>
20008bf6:	f04f 0501 	mov.w	r5, #1
20008bfa:	9a08      	ldr	r2, [sp, #32]
20008bfc:	2a00      	cmp	r2, #0
20008bfe:	bfd4      	ite	le
20008c00:	2500      	movle	r5, #0
20008c02:	f005 0501 	andgt.w	r5, r5, #1
20008c06:	2d00      	cmp	r5, #0
20008c08:	f000 80c7 	beq.w	20008d9a <_dtoa_r+0x4e2>
20008c0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
20008c0e:	2b00      	cmp	r3, #0
20008c10:	f340 80f5 	ble.w	20008dfe <_dtoa_r+0x546>
20008c14:	f240 0300 	movw	r3, #0
20008c18:	2200      	movs	r2, #0
20008c1a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008c1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c22:	f7fb fb7f 	bl	20004324 <__aeabi_dmul>
20008c26:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008c2a:	f108 0001 	add.w	r0, r8, #1
20008c2e:	1e71      	subs	r1, r6, #1
20008c30:	9112      	str	r1, [sp, #72]	; 0x48
20008c32:	f7fb fb11 	bl	20004258 <__aeabi_i2d>
20008c36:	4602      	mov	r2, r0
20008c38:	460b      	mov	r3, r1
20008c3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c3e:	f7fb fb71 	bl	20004324 <__aeabi_dmul>
20008c42:	f240 0300 	movw	r3, #0
20008c46:	2200      	movs	r2, #0
20008c48:	f2c4 031c 	movt	r3, #16412	; 0x401c
20008c4c:	f7fb f9b8 	bl	20003fc0 <__adddf3>
20008c50:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20008c54:	4680      	mov	r8, r0
20008c56:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20008c5a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20008c5c:	2b00      	cmp	r3, #0
20008c5e:	f000 83ad 	beq.w	200093bc <_dtoa_r+0xb04>
20008c62:	f24c 63c0 	movw	r3, #50880	; 0xc6c0
20008c66:	f240 0100 	movw	r1, #0
20008c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008c6e:	2000      	movs	r0, #0
20008c70:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20008c74:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008c78:	f8cd c00c 	str.w	ip, [sp, #12]
20008c7c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20008c80:	f7fb fc7a 	bl	20004578 <__aeabi_ddiv>
20008c84:	4642      	mov	r2, r8
20008c86:	464b      	mov	r3, r9
20008c88:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008c8a:	f7fb f997 	bl	20003fbc <__aeabi_dsub>
20008c8e:	4680      	mov	r8, r0
20008c90:	4689      	mov	r9, r1
20008c92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c96:	f002 fdf9 	bl	2000b88c <__aeabi_d2iz>
20008c9a:	4607      	mov	r7, r0
20008c9c:	f7fb fadc 	bl	20004258 <__aeabi_i2d>
20008ca0:	4602      	mov	r2, r0
20008ca2:	460b      	mov	r3, r1
20008ca4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008ca8:	f7fb f988 	bl	20003fbc <__aeabi_dsub>
20008cac:	f107 0330 	add.w	r3, r7, #48	; 0x30
20008cb0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008cb4:	4640      	mov	r0, r8
20008cb6:	f805 3b01 	strb.w	r3, [r5], #1
20008cba:	4649      	mov	r1, r9
20008cbc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008cc0:	f002 fdda 	bl	2000b878 <__aeabi_dcmpgt>
20008cc4:	2800      	cmp	r0, #0
20008cc6:	f040 8213 	bne.w	200090f0 <_dtoa_r+0x838>
20008cca:	f240 0100 	movw	r1, #0
20008cce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008cd2:	2000      	movs	r0, #0
20008cd4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008cd8:	f7fb f970 	bl	20003fbc <__aeabi_dsub>
20008cdc:	4602      	mov	r2, r0
20008cde:	460b      	mov	r3, r1
20008ce0:	4640      	mov	r0, r8
20008ce2:	4649      	mov	r1, r9
20008ce4:	f002 fdc8 	bl	2000b878 <__aeabi_dcmpgt>
20008ce8:	f8dd c00c 	ldr.w	ip, [sp, #12]
20008cec:	2800      	cmp	r0, #0
20008cee:	f040 83e7 	bne.w	200094c0 <_dtoa_r+0xc08>
20008cf2:	f1bc 0f01 	cmp.w	ip, #1
20008cf6:	f340 8082 	ble.w	20008dfe <_dtoa_r+0x546>
20008cfa:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20008cfe:	2701      	movs	r7, #1
20008d00:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20008d04:	961d      	str	r6, [sp, #116]	; 0x74
20008d06:	4666      	mov	r6, ip
20008d08:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20008d0c:	940c      	str	r4, [sp, #48]	; 0x30
20008d0e:	e010      	b.n	20008d32 <_dtoa_r+0x47a>
20008d10:	f240 0100 	movw	r1, #0
20008d14:	2000      	movs	r0, #0
20008d16:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008d1a:	f7fb f94f 	bl	20003fbc <__aeabi_dsub>
20008d1e:	4642      	mov	r2, r8
20008d20:	464b      	mov	r3, r9
20008d22:	f002 fd8b 	bl	2000b83c <__aeabi_dcmplt>
20008d26:	2800      	cmp	r0, #0
20008d28:	f040 83c7 	bne.w	200094ba <_dtoa_r+0xc02>
20008d2c:	42b7      	cmp	r7, r6
20008d2e:	f280 848b 	bge.w	20009648 <_dtoa_r+0xd90>
20008d32:	f240 0300 	movw	r3, #0
20008d36:	4640      	mov	r0, r8
20008d38:	4649      	mov	r1, r9
20008d3a:	2200      	movs	r2, #0
20008d3c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008d40:	3501      	adds	r5, #1
20008d42:	f7fb faef 	bl	20004324 <__aeabi_dmul>
20008d46:	f240 0300 	movw	r3, #0
20008d4a:	2200      	movs	r2, #0
20008d4c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008d50:	4680      	mov	r8, r0
20008d52:	4689      	mov	r9, r1
20008d54:	4650      	mov	r0, sl
20008d56:	4659      	mov	r1, fp
20008d58:	f7fb fae4 	bl	20004324 <__aeabi_dmul>
20008d5c:	468b      	mov	fp, r1
20008d5e:	4682      	mov	sl, r0
20008d60:	f002 fd94 	bl	2000b88c <__aeabi_d2iz>
20008d64:	4604      	mov	r4, r0
20008d66:	f7fb fa77 	bl	20004258 <__aeabi_i2d>
20008d6a:	3430      	adds	r4, #48	; 0x30
20008d6c:	4602      	mov	r2, r0
20008d6e:	460b      	mov	r3, r1
20008d70:	4650      	mov	r0, sl
20008d72:	4659      	mov	r1, fp
20008d74:	f7fb f922 	bl	20003fbc <__aeabi_dsub>
20008d78:	9a10      	ldr	r2, [sp, #64]	; 0x40
20008d7a:	464b      	mov	r3, r9
20008d7c:	55d4      	strb	r4, [r2, r7]
20008d7e:	4642      	mov	r2, r8
20008d80:	3701      	adds	r7, #1
20008d82:	4682      	mov	sl, r0
20008d84:	468b      	mov	fp, r1
20008d86:	f002 fd59 	bl	2000b83c <__aeabi_dcmplt>
20008d8a:	4652      	mov	r2, sl
20008d8c:	465b      	mov	r3, fp
20008d8e:	2800      	cmp	r0, #0
20008d90:	d0be      	beq.n	20008d10 <_dtoa_r+0x458>
20008d92:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008d96:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008d98:	e1aa      	b.n	200090f0 <_dtoa_r+0x838>
20008d9a:	4640      	mov	r0, r8
20008d9c:	f7fb fa5c 	bl	20004258 <__aeabi_i2d>
20008da0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008da4:	f7fb fabe 	bl	20004324 <__aeabi_dmul>
20008da8:	f240 0300 	movw	r3, #0
20008dac:	2200      	movs	r2, #0
20008dae:	f2c4 031c 	movt	r3, #16412	; 0x401c
20008db2:	f7fb f905 	bl	20003fc0 <__adddf3>
20008db6:	9a08      	ldr	r2, [sp, #32]
20008db8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20008dbc:	4680      	mov	r8, r0
20008dbe:	46a9      	mov	r9, r5
20008dc0:	2a00      	cmp	r2, #0
20008dc2:	f040 82ec 	bne.w	2000939e <_dtoa_r+0xae6>
20008dc6:	f240 0300 	movw	r3, #0
20008dca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008dce:	2200      	movs	r2, #0
20008dd0:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008dd4:	f7fb f8f2 	bl	20003fbc <__aeabi_dsub>
20008dd8:	4642      	mov	r2, r8
20008dda:	462b      	mov	r3, r5
20008ddc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008de0:	f002 fd4a 	bl	2000b878 <__aeabi_dcmpgt>
20008de4:	2800      	cmp	r0, #0
20008de6:	f040 824a 	bne.w	2000927e <_dtoa_r+0x9c6>
20008dea:	4642      	mov	r2, r8
20008dec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008df0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20008df4:	f002 fd22 	bl	2000b83c <__aeabi_dcmplt>
20008df8:	2800      	cmp	r0, #0
20008dfa:	f040 81d5 	bne.w	200091a8 <_dtoa_r+0x8f0>
20008dfe:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20008e02:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20008e04:	ea6f 0703 	mvn.w	r7, r3
20008e08:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20008e0c:	2e0e      	cmp	r6, #14
20008e0e:	bfcc      	ite	gt
20008e10:	2700      	movgt	r7, #0
20008e12:	f007 0701 	andle.w	r7, r7, #1
20008e16:	2f00      	cmp	r7, #0
20008e18:	f000 80b7 	beq.w	20008f8a <_dtoa_r+0x6d2>
20008e1c:	982b      	ldr	r0, [sp, #172]	; 0xac
20008e1e:	f24c 63c0 	movw	r3, #50880	; 0xc6c0
20008e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008e26:	9908      	ldr	r1, [sp, #32]
20008e28:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20008e2c:	0fc2      	lsrs	r2, r0, #31
20008e2e:	2900      	cmp	r1, #0
20008e30:	bfcc      	ite	gt
20008e32:	2200      	movgt	r2, #0
20008e34:	f002 0201 	andle.w	r2, r2, #1
20008e38:	e9d3 0100 	ldrd	r0, r1, [r3]
20008e3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20008e40:	2a00      	cmp	r2, #0
20008e42:	f040 81a0 	bne.w	20009186 <_dtoa_r+0x8ce>
20008e46:	4602      	mov	r2, r0
20008e48:	460b      	mov	r3, r1
20008e4a:	4640      	mov	r0, r8
20008e4c:	4649      	mov	r1, r9
20008e4e:	f7fb fb93 	bl	20004578 <__aeabi_ddiv>
20008e52:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008e54:	f002 fd1a 	bl	2000b88c <__aeabi_d2iz>
20008e58:	4682      	mov	sl, r0
20008e5a:	f7fb f9fd 	bl	20004258 <__aeabi_i2d>
20008e5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008e62:	f7fb fa5f 	bl	20004324 <__aeabi_dmul>
20008e66:	4602      	mov	r2, r0
20008e68:	460b      	mov	r3, r1
20008e6a:	4640      	mov	r0, r8
20008e6c:	4649      	mov	r1, r9
20008e6e:	f7fb f8a5 	bl	20003fbc <__aeabi_dsub>
20008e72:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20008e76:	f805 3b01 	strb.w	r3, [r5], #1
20008e7a:	9a08      	ldr	r2, [sp, #32]
20008e7c:	2a01      	cmp	r2, #1
20008e7e:	4680      	mov	r8, r0
20008e80:	4689      	mov	r9, r1
20008e82:	d052      	beq.n	20008f2a <_dtoa_r+0x672>
20008e84:	f240 0300 	movw	r3, #0
20008e88:	2200      	movs	r2, #0
20008e8a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008e8e:	f7fb fa49 	bl	20004324 <__aeabi_dmul>
20008e92:	2200      	movs	r2, #0
20008e94:	2300      	movs	r3, #0
20008e96:	e9cd 0106 	strd	r0, r1, [sp, #24]
20008e9a:	f002 fcc5 	bl	2000b828 <__aeabi_dcmpeq>
20008e9e:	2800      	cmp	r0, #0
20008ea0:	f040 81eb 	bne.w	2000927a <_dtoa_r+0x9c2>
20008ea4:	9810      	ldr	r0, [sp, #64]	; 0x40
20008ea6:	f04f 0801 	mov.w	r8, #1
20008eaa:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20008eae:	46a3      	mov	fp, r4
20008eb0:	1c87      	adds	r7, r0, #2
20008eb2:	960f      	str	r6, [sp, #60]	; 0x3c
20008eb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
20008eb8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20008ebc:	e00a      	b.n	20008ed4 <_dtoa_r+0x61c>
20008ebe:	f7fb fa31 	bl	20004324 <__aeabi_dmul>
20008ec2:	2200      	movs	r2, #0
20008ec4:	2300      	movs	r3, #0
20008ec6:	4604      	mov	r4, r0
20008ec8:	460d      	mov	r5, r1
20008eca:	f002 fcad 	bl	2000b828 <__aeabi_dcmpeq>
20008ece:	2800      	cmp	r0, #0
20008ed0:	f040 81ce 	bne.w	20009270 <_dtoa_r+0x9b8>
20008ed4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008ed8:	4620      	mov	r0, r4
20008eda:	4629      	mov	r1, r5
20008edc:	f108 0801 	add.w	r8, r8, #1
20008ee0:	f7fb fb4a 	bl	20004578 <__aeabi_ddiv>
20008ee4:	463e      	mov	r6, r7
20008ee6:	f002 fcd1 	bl	2000b88c <__aeabi_d2iz>
20008eea:	4682      	mov	sl, r0
20008eec:	f7fb f9b4 	bl	20004258 <__aeabi_i2d>
20008ef0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008ef4:	f7fb fa16 	bl	20004324 <__aeabi_dmul>
20008ef8:	4602      	mov	r2, r0
20008efa:	460b      	mov	r3, r1
20008efc:	4620      	mov	r0, r4
20008efe:	4629      	mov	r1, r5
20008f00:	f7fb f85c 	bl	20003fbc <__aeabi_dsub>
20008f04:	2200      	movs	r2, #0
20008f06:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20008f0a:	f807 cc01 	strb.w	ip, [r7, #-1]
20008f0e:	3701      	adds	r7, #1
20008f10:	45c1      	cmp	r9, r8
20008f12:	f240 0300 	movw	r3, #0
20008f16:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008f1a:	d1d0      	bne.n	20008ebe <_dtoa_r+0x606>
20008f1c:	4635      	mov	r5, r6
20008f1e:	465c      	mov	r4, fp
20008f20:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20008f22:	4680      	mov	r8, r0
20008f24:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20008f28:	4689      	mov	r9, r1
20008f2a:	4642      	mov	r2, r8
20008f2c:	464b      	mov	r3, r9
20008f2e:	4640      	mov	r0, r8
20008f30:	4649      	mov	r1, r9
20008f32:	f7fb f845 	bl	20003fc0 <__adddf3>
20008f36:	4680      	mov	r8, r0
20008f38:	4689      	mov	r9, r1
20008f3a:	4642      	mov	r2, r8
20008f3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008f40:	464b      	mov	r3, r9
20008f42:	f002 fc7b 	bl	2000b83c <__aeabi_dcmplt>
20008f46:	b960      	cbnz	r0, 20008f62 <_dtoa_r+0x6aa>
20008f48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008f4c:	4642      	mov	r2, r8
20008f4e:	464b      	mov	r3, r9
20008f50:	f002 fc6a 	bl	2000b828 <__aeabi_dcmpeq>
20008f54:	2800      	cmp	r0, #0
20008f56:	f000 8190 	beq.w	2000927a <_dtoa_r+0x9c2>
20008f5a:	f01a 0f01 	tst.w	sl, #1
20008f5e:	f000 818c 	beq.w	2000927a <_dtoa_r+0x9c2>
20008f62:	9910      	ldr	r1, [sp, #64]	; 0x40
20008f64:	e000      	b.n	20008f68 <_dtoa_r+0x6b0>
20008f66:	461d      	mov	r5, r3
20008f68:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20008f6c:	1e6b      	subs	r3, r5, #1
20008f6e:	2a39      	cmp	r2, #57	; 0x39
20008f70:	f040 8367 	bne.w	20009642 <_dtoa_r+0xd8a>
20008f74:	428b      	cmp	r3, r1
20008f76:	d1f6      	bne.n	20008f66 <_dtoa_r+0x6ae>
20008f78:	9910      	ldr	r1, [sp, #64]	; 0x40
20008f7a:	2330      	movs	r3, #48	; 0x30
20008f7c:	3601      	adds	r6, #1
20008f7e:	2231      	movs	r2, #49	; 0x31
20008f80:	700b      	strb	r3, [r1, #0]
20008f82:	9b10      	ldr	r3, [sp, #64]	; 0x40
20008f84:	701a      	strb	r2, [r3, #0]
20008f86:	9612      	str	r6, [sp, #72]	; 0x48
20008f88:	e0b2      	b.n	200090f0 <_dtoa_r+0x838>
20008f8a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008f8c:	2a00      	cmp	r2, #0
20008f8e:	f040 80df 	bne.w	20009150 <_dtoa_r+0x898>
20008f92:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008f94:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008f96:	920c      	str	r2, [sp, #48]	; 0x30
20008f98:	2d00      	cmp	r5, #0
20008f9a:	bfd4      	ite	le
20008f9c:	2300      	movle	r3, #0
20008f9e:	2301      	movgt	r3, #1
20008fa0:	f1ba 0f00 	cmp.w	sl, #0
20008fa4:	bfd4      	ite	le
20008fa6:	2300      	movle	r3, #0
20008fa8:	f003 0301 	andgt.w	r3, r3, #1
20008fac:	b14b      	cbz	r3, 20008fc2 <_dtoa_r+0x70a>
20008fae:	45aa      	cmp	sl, r5
20008fb0:	bfb4      	ite	lt
20008fb2:	4653      	movlt	r3, sl
20008fb4:	462b      	movge	r3, r5
20008fb6:	980f      	ldr	r0, [sp, #60]	; 0x3c
20008fb8:	ebc3 0a0a 	rsb	sl, r3, sl
20008fbc:	1aed      	subs	r5, r5, r3
20008fbe:	1ac0      	subs	r0, r0, r3
20008fc0:	900f      	str	r0, [sp, #60]	; 0x3c
20008fc2:	9915      	ldr	r1, [sp, #84]	; 0x54
20008fc4:	2900      	cmp	r1, #0
20008fc6:	dd1c      	ble.n	20009002 <_dtoa_r+0x74a>
20008fc8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008fca:	2a00      	cmp	r2, #0
20008fcc:	f000 82e9 	beq.w	200095a2 <_dtoa_r+0xcea>
20008fd0:	2f00      	cmp	r7, #0
20008fd2:	dd12      	ble.n	20008ffa <_dtoa_r+0x742>
20008fd4:	990c      	ldr	r1, [sp, #48]	; 0x30
20008fd6:	463a      	mov	r2, r7
20008fd8:	4620      	mov	r0, r4
20008fda:	f001 fdbd 	bl	2000ab58 <__pow5mult>
20008fde:	465a      	mov	r2, fp
20008fe0:	900c      	str	r0, [sp, #48]	; 0x30
20008fe2:	4620      	mov	r0, r4
20008fe4:	990c      	ldr	r1, [sp, #48]	; 0x30
20008fe6:	f001 fccf 	bl	2000a988 <__multiply>
20008fea:	4659      	mov	r1, fp
20008fec:	4603      	mov	r3, r0
20008fee:	4620      	mov	r0, r4
20008ff0:	9303      	str	r3, [sp, #12]
20008ff2:	f001 fb35 	bl	2000a660 <_Bfree>
20008ff6:	9b03      	ldr	r3, [sp, #12]
20008ff8:	469b      	mov	fp, r3
20008ffa:	9b15      	ldr	r3, [sp, #84]	; 0x54
20008ffc:	1bda      	subs	r2, r3, r7
20008ffe:	f040 8311 	bne.w	20009624 <_dtoa_r+0xd6c>
20009002:	2101      	movs	r1, #1
20009004:	4620      	mov	r0, r4
20009006:	f001 fd59 	bl	2000aabc <__i2b>
2000900a:	9006      	str	r0, [sp, #24]
2000900c:	9817      	ldr	r0, [sp, #92]	; 0x5c
2000900e:	2800      	cmp	r0, #0
20009010:	dd05      	ble.n	2000901e <_dtoa_r+0x766>
20009012:	9906      	ldr	r1, [sp, #24]
20009014:	4620      	mov	r0, r4
20009016:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20009018:	f001 fd9e 	bl	2000ab58 <__pow5mult>
2000901c:	9006      	str	r0, [sp, #24]
2000901e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20009020:	2901      	cmp	r1, #1
20009022:	f340 810a 	ble.w	2000923a <_dtoa_r+0x982>
20009026:	2700      	movs	r7, #0
20009028:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000902a:	2b00      	cmp	r3, #0
2000902c:	f040 8261 	bne.w	200094f2 <_dtoa_r+0xc3a>
20009030:	2301      	movs	r3, #1
20009032:	4453      	add	r3, sl
20009034:	f013 031f 	ands.w	r3, r3, #31
20009038:	f040 812a 	bne.w	20009290 <_dtoa_r+0x9d8>
2000903c:	231c      	movs	r3, #28
2000903e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20009040:	449a      	add	sl, r3
20009042:	18ed      	adds	r5, r5, r3
20009044:	18d2      	adds	r2, r2, r3
20009046:	920f      	str	r2, [sp, #60]	; 0x3c
20009048:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000904a:	2b00      	cmp	r3, #0
2000904c:	dd05      	ble.n	2000905a <_dtoa_r+0x7a2>
2000904e:	4659      	mov	r1, fp
20009050:	461a      	mov	r2, r3
20009052:	4620      	mov	r0, r4
20009054:	f001 fc3a 	bl	2000a8cc <__lshift>
20009058:	4683      	mov	fp, r0
2000905a:	f1ba 0f00 	cmp.w	sl, #0
2000905e:	dd05      	ble.n	2000906c <_dtoa_r+0x7b4>
20009060:	9906      	ldr	r1, [sp, #24]
20009062:	4652      	mov	r2, sl
20009064:	4620      	mov	r0, r4
20009066:	f001 fc31 	bl	2000a8cc <__lshift>
2000906a:	9006      	str	r0, [sp, #24]
2000906c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000906e:	2800      	cmp	r0, #0
20009070:	f040 8229 	bne.w	200094c6 <_dtoa_r+0xc0e>
20009074:	982a      	ldr	r0, [sp, #168]	; 0xa8
20009076:	9908      	ldr	r1, [sp, #32]
20009078:	2802      	cmp	r0, #2
2000907a:	bfd4      	ite	le
2000907c:	2300      	movle	r3, #0
2000907e:	2301      	movgt	r3, #1
20009080:	2900      	cmp	r1, #0
20009082:	bfcc      	ite	gt
20009084:	2300      	movgt	r3, #0
20009086:	f003 0301 	andle.w	r3, r3, #1
2000908a:	2b00      	cmp	r3, #0
2000908c:	f000 810c 	beq.w	200092a8 <_dtoa_r+0x9f0>
20009090:	2900      	cmp	r1, #0
20009092:	f040 808c 	bne.w	200091ae <_dtoa_r+0x8f6>
20009096:	2205      	movs	r2, #5
20009098:	9906      	ldr	r1, [sp, #24]
2000909a:	9b08      	ldr	r3, [sp, #32]
2000909c:	4620      	mov	r0, r4
2000909e:	f001 fd17 	bl	2000aad0 <__multadd>
200090a2:	9006      	str	r0, [sp, #24]
200090a4:	4658      	mov	r0, fp
200090a6:	9906      	ldr	r1, [sp, #24]
200090a8:	f001 f9a0 	bl	2000a3ec <__mcmp>
200090ac:	2800      	cmp	r0, #0
200090ae:	dd7e      	ble.n	200091ae <_dtoa_r+0x8f6>
200090b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200090b2:	3601      	adds	r6, #1
200090b4:	2700      	movs	r7, #0
200090b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200090ba:	2331      	movs	r3, #49	; 0x31
200090bc:	f805 3b01 	strb.w	r3, [r5], #1
200090c0:	9906      	ldr	r1, [sp, #24]
200090c2:	4620      	mov	r0, r4
200090c4:	f001 facc 	bl	2000a660 <_Bfree>
200090c8:	f1ba 0f00 	cmp.w	sl, #0
200090cc:	f000 80d5 	beq.w	2000927a <_dtoa_r+0x9c2>
200090d0:	1e3b      	subs	r3, r7, #0
200090d2:	bf18      	it	ne
200090d4:	2301      	movne	r3, #1
200090d6:	4557      	cmp	r7, sl
200090d8:	bf0c      	ite	eq
200090da:	2300      	moveq	r3, #0
200090dc:	f003 0301 	andne.w	r3, r3, #1
200090e0:	2b00      	cmp	r3, #0
200090e2:	f040 80d0 	bne.w	20009286 <_dtoa_r+0x9ce>
200090e6:	4651      	mov	r1, sl
200090e8:	4620      	mov	r0, r4
200090ea:	f001 fab9 	bl	2000a660 <_Bfree>
200090ee:	9612      	str	r6, [sp, #72]	; 0x48
200090f0:	4620      	mov	r0, r4
200090f2:	4659      	mov	r1, fp
200090f4:	f001 fab4 	bl	2000a660 <_Bfree>
200090f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
200090fa:	1c53      	adds	r3, r2, #1
200090fc:	2200      	movs	r2, #0
200090fe:	702a      	strb	r2, [r5, #0]
20009100:	982c      	ldr	r0, [sp, #176]	; 0xb0
20009102:	992e      	ldr	r1, [sp, #184]	; 0xb8
20009104:	6003      	str	r3, [r0, #0]
20009106:	2900      	cmp	r1, #0
20009108:	f000 81d4 	beq.w	200094b4 <_dtoa_r+0xbfc>
2000910c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
2000910e:	9810      	ldr	r0, [sp, #64]	; 0x40
20009110:	6015      	str	r5, [r2, #0]
20009112:	e412      	b.n	2000893a <_dtoa_r+0x82>
20009114:	2010      	movs	r0, #16
20009116:	f7fb fe35 	bl	20004d84 <malloc>
2000911a:	60c6      	str	r6, [r0, #12]
2000911c:	6046      	str	r6, [r0, #4]
2000911e:	6086      	str	r6, [r0, #8]
20009120:	6006      	str	r6, [r0, #0]
20009122:	4606      	mov	r6, r0
20009124:	6260      	str	r0, [r4, #36]	; 0x24
20009126:	f7ff bbd2 	b.w	200088ce <_dtoa_r+0x16>
2000912a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000912c:	4271      	negs	r1, r6
2000912e:	2200      	movs	r2, #0
20009130:	9115      	str	r1, [sp, #84]	; 0x54
20009132:	1b80      	subs	r0, r0, r6
20009134:	9217      	str	r2, [sp, #92]	; 0x5c
20009136:	900f      	str	r0, [sp, #60]	; 0x3c
20009138:	e48a      	b.n	20008a50 <_dtoa_r+0x198>
2000913a:	2100      	movs	r1, #0
2000913c:	3e01      	subs	r6, #1
2000913e:	9118      	str	r1, [sp, #96]	; 0x60
20009140:	e472      	b.n	20008a28 <_dtoa_r+0x170>
20009142:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20009146:	f04f 0802 	mov.w	r8, #2
2000914a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000914e:	e521      	b.n	20008b94 <_dtoa_r+0x2dc>
20009150:	982a      	ldr	r0, [sp, #168]	; 0xa8
20009152:	2801      	cmp	r0, #1
20009154:	f340 826c 	ble.w	20009630 <_dtoa_r+0xd78>
20009158:	9a08      	ldr	r2, [sp, #32]
2000915a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000915c:	1e53      	subs	r3, r2, #1
2000915e:	4298      	cmp	r0, r3
20009160:	f2c0 8258 	blt.w	20009614 <_dtoa_r+0xd5c>
20009164:	1ac7      	subs	r7, r0, r3
20009166:	9b08      	ldr	r3, [sp, #32]
20009168:	2b00      	cmp	r3, #0
2000916a:	bfa8      	it	ge
2000916c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000916e:	f2c0 8273 	blt.w	20009658 <_dtoa_r+0xda0>
20009172:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20009174:	4620      	mov	r0, r4
20009176:	2101      	movs	r1, #1
20009178:	449a      	add	sl, r3
2000917a:	18d2      	adds	r2, r2, r3
2000917c:	920f      	str	r2, [sp, #60]	; 0x3c
2000917e:	f001 fc9d 	bl	2000aabc <__i2b>
20009182:	900c      	str	r0, [sp, #48]	; 0x30
20009184:	e708      	b.n	20008f98 <_dtoa_r+0x6e0>
20009186:	9b08      	ldr	r3, [sp, #32]
20009188:	b973      	cbnz	r3, 200091a8 <_dtoa_r+0x8f0>
2000918a:	f240 0300 	movw	r3, #0
2000918e:	2200      	movs	r2, #0
20009190:	f2c4 0314 	movt	r3, #16404	; 0x4014
20009194:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20009198:	f7fb f8c4 	bl	20004324 <__aeabi_dmul>
2000919c:	4642      	mov	r2, r8
2000919e:	464b      	mov	r3, r9
200091a0:	f002 fb60 	bl	2000b864 <__aeabi_dcmpge>
200091a4:	2800      	cmp	r0, #0
200091a6:	d06a      	beq.n	2000927e <_dtoa_r+0x9c6>
200091a8:	2200      	movs	r2, #0
200091aa:	9206      	str	r2, [sp, #24]
200091ac:	920c      	str	r2, [sp, #48]	; 0x30
200091ae:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200091b0:	2700      	movs	r7, #0
200091b2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200091b6:	43de      	mvns	r6, r3
200091b8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200091ba:	e781      	b.n	200090c0 <_dtoa_r+0x808>
200091bc:	2100      	movs	r1, #0
200091be:	9116      	str	r1, [sp, #88]	; 0x58
200091c0:	982b      	ldr	r0, [sp, #172]	; 0xac
200091c2:	2800      	cmp	r0, #0
200091c4:	f340 819f 	ble.w	20009506 <_dtoa_r+0xc4e>
200091c8:	982b      	ldr	r0, [sp, #172]	; 0xac
200091ca:	4601      	mov	r1, r0
200091cc:	9011      	str	r0, [sp, #68]	; 0x44
200091ce:	9008      	str	r0, [sp, #32]
200091d0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200091d2:	2200      	movs	r2, #0
200091d4:	2917      	cmp	r1, #23
200091d6:	606a      	str	r2, [r5, #4]
200091d8:	f240 82ab 	bls.w	20009732 <_dtoa_r+0xe7a>
200091dc:	2304      	movs	r3, #4
200091de:	005b      	lsls	r3, r3, #1
200091e0:	3201      	adds	r2, #1
200091e2:	f103 0014 	add.w	r0, r3, #20
200091e6:	4288      	cmp	r0, r1
200091e8:	d9f9      	bls.n	200091de <_dtoa_r+0x926>
200091ea:	9b08      	ldr	r3, [sp, #32]
200091ec:	606a      	str	r2, [r5, #4]
200091ee:	2b0e      	cmp	r3, #14
200091f0:	bf8c      	ite	hi
200091f2:	2700      	movhi	r7, #0
200091f4:	f007 0701 	andls.w	r7, r7, #1
200091f8:	e49d      	b.n	20008b36 <_dtoa_r+0x27e>
200091fa:	2201      	movs	r2, #1
200091fc:	9216      	str	r2, [sp, #88]	; 0x58
200091fe:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20009200:	18f3      	adds	r3, r6, r3
20009202:	9311      	str	r3, [sp, #68]	; 0x44
20009204:	1c59      	adds	r1, r3, #1
20009206:	2900      	cmp	r1, #0
20009208:	bfc8      	it	gt
2000920a:	9108      	strgt	r1, [sp, #32]
2000920c:	dce0      	bgt.n	200091d0 <_dtoa_r+0x918>
2000920e:	290e      	cmp	r1, #14
20009210:	bf8c      	ite	hi
20009212:	2700      	movhi	r7, #0
20009214:	f007 0701 	andls.w	r7, r7, #1
20009218:	9108      	str	r1, [sp, #32]
2000921a:	e489      	b.n	20008b30 <_dtoa_r+0x278>
2000921c:	2301      	movs	r3, #1
2000921e:	9316      	str	r3, [sp, #88]	; 0x58
20009220:	e7ce      	b.n	200091c0 <_dtoa_r+0x908>
20009222:	2200      	movs	r2, #0
20009224:	9216      	str	r2, [sp, #88]	; 0x58
20009226:	e7ea      	b.n	200091fe <_dtoa_r+0x946>
20009228:	f04f 33ff 	mov.w	r3, #4294967295
2000922c:	2700      	movs	r7, #0
2000922e:	2001      	movs	r0, #1
20009230:	9311      	str	r3, [sp, #68]	; 0x44
20009232:	9016      	str	r0, [sp, #88]	; 0x58
20009234:	9308      	str	r3, [sp, #32]
20009236:	972b      	str	r7, [sp, #172]	; 0xac
20009238:	e47a      	b.n	20008b30 <_dtoa_r+0x278>
2000923a:	f1b8 0f00 	cmp.w	r8, #0
2000923e:	f47f aef2 	bne.w	20009026 <_dtoa_r+0x76e>
20009242:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20009246:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000924a:	2b00      	cmp	r3, #0
2000924c:	f47f aeeb 	bne.w	20009026 <_dtoa_r+0x76e>
20009250:	f240 0300 	movw	r3, #0
20009254:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20009258:	ea09 0303 	and.w	r3, r9, r3
2000925c:	2b00      	cmp	r3, #0
2000925e:	f43f aee2 	beq.w	20009026 <_dtoa_r+0x76e>
20009262:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20009264:	f10a 0a01 	add.w	sl, sl, #1
20009268:	2701      	movs	r7, #1
2000926a:	3201      	adds	r2, #1
2000926c:	920f      	str	r2, [sp, #60]	; 0x3c
2000926e:	e6db      	b.n	20009028 <_dtoa_r+0x770>
20009270:	4635      	mov	r5, r6
20009272:	465c      	mov	r4, fp
20009274:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20009276:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000927a:	9612      	str	r6, [sp, #72]	; 0x48
2000927c:	e738      	b.n	200090f0 <_dtoa_r+0x838>
2000927e:	2000      	movs	r0, #0
20009280:	9006      	str	r0, [sp, #24]
20009282:	900c      	str	r0, [sp, #48]	; 0x30
20009284:	e714      	b.n	200090b0 <_dtoa_r+0x7f8>
20009286:	4639      	mov	r1, r7
20009288:	4620      	mov	r0, r4
2000928a:	f001 f9e9 	bl	2000a660 <_Bfree>
2000928e:	e72a      	b.n	200090e6 <_dtoa_r+0x82e>
20009290:	f1c3 0320 	rsb	r3, r3, #32
20009294:	2b04      	cmp	r3, #4
20009296:	f340 8254 	ble.w	20009742 <_dtoa_r+0xe8a>
2000929a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000929c:	3b04      	subs	r3, #4
2000929e:	449a      	add	sl, r3
200092a0:	18ed      	adds	r5, r5, r3
200092a2:	18c9      	adds	r1, r1, r3
200092a4:	910f      	str	r1, [sp, #60]	; 0x3c
200092a6:	e6cf      	b.n	20009048 <_dtoa_r+0x790>
200092a8:	9916      	ldr	r1, [sp, #88]	; 0x58
200092aa:	2900      	cmp	r1, #0
200092ac:	f000 8131 	beq.w	20009512 <_dtoa_r+0xc5a>
200092b0:	2d00      	cmp	r5, #0
200092b2:	dd05      	ble.n	200092c0 <_dtoa_r+0xa08>
200092b4:	990c      	ldr	r1, [sp, #48]	; 0x30
200092b6:	462a      	mov	r2, r5
200092b8:	4620      	mov	r0, r4
200092ba:	f001 fb07 	bl	2000a8cc <__lshift>
200092be:	900c      	str	r0, [sp, #48]	; 0x30
200092c0:	2f00      	cmp	r7, #0
200092c2:	f040 81ea 	bne.w	2000969a <_dtoa_r+0xde2>
200092c6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200092ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
200092cc:	2301      	movs	r3, #1
200092ce:	f008 0001 	and.w	r0, r8, #1
200092d2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200092d4:	9011      	str	r0, [sp, #68]	; 0x44
200092d6:	950f      	str	r5, [sp, #60]	; 0x3c
200092d8:	461d      	mov	r5, r3
200092da:	960c      	str	r6, [sp, #48]	; 0x30
200092dc:	9906      	ldr	r1, [sp, #24]
200092de:	4658      	mov	r0, fp
200092e0:	f7ff fa5a 	bl	20008798 <quorem>
200092e4:	4639      	mov	r1, r7
200092e6:	3030      	adds	r0, #48	; 0x30
200092e8:	900b      	str	r0, [sp, #44]	; 0x2c
200092ea:	4658      	mov	r0, fp
200092ec:	f001 f87e 	bl	2000a3ec <__mcmp>
200092f0:	9906      	ldr	r1, [sp, #24]
200092f2:	4652      	mov	r2, sl
200092f4:	4606      	mov	r6, r0
200092f6:	4620      	mov	r0, r4
200092f8:	f001 fa6c 	bl	2000a7d4 <__mdiff>
200092fc:	68c3      	ldr	r3, [r0, #12]
200092fe:	4680      	mov	r8, r0
20009300:	2b00      	cmp	r3, #0
20009302:	d03d      	beq.n	20009380 <_dtoa_r+0xac8>
20009304:	f04f 0901 	mov.w	r9, #1
20009308:	4641      	mov	r1, r8
2000930a:	4620      	mov	r0, r4
2000930c:	f001 f9a8 	bl	2000a660 <_Bfree>
20009310:	992a      	ldr	r1, [sp, #168]	; 0xa8
20009312:	ea59 0101 	orrs.w	r1, r9, r1
20009316:	d103      	bne.n	20009320 <_dtoa_r+0xa68>
20009318:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000931a:	2a00      	cmp	r2, #0
2000931c:	f000 81eb 	beq.w	200096f6 <_dtoa_r+0xe3e>
20009320:	2e00      	cmp	r6, #0
20009322:	f2c0 819e 	blt.w	20009662 <_dtoa_r+0xdaa>
20009326:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20009328:	4332      	orrs	r2, r6
2000932a:	d103      	bne.n	20009334 <_dtoa_r+0xa7c>
2000932c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000932e:	2b00      	cmp	r3, #0
20009330:	f000 8197 	beq.w	20009662 <_dtoa_r+0xdaa>
20009334:	f1b9 0f00 	cmp.w	r9, #0
20009338:	f300 81ce 	bgt.w	200096d8 <_dtoa_r+0xe20>
2000933c:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000933e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20009340:	f801 2b01 	strb.w	r2, [r1], #1
20009344:	9b08      	ldr	r3, [sp, #32]
20009346:	910f      	str	r1, [sp, #60]	; 0x3c
20009348:	429d      	cmp	r5, r3
2000934a:	f000 81c2 	beq.w	200096d2 <_dtoa_r+0xe1a>
2000934e:	4659      	mov	r1, fp
20009350:	220a      	movs	r2, #10
20009352:	2300      	movs	r3, #0
20009354:	4620      	mov	r0, r4
20009356:	f001 fbbb 	bl	2000aad0 <__multadd>
2000935a:	4557      	cmp	r7, sl
2000935c:	4639      	mov	r1, r7
2000935e:	4683      	mov	fp, r0
20009360:	d014      	beq.n	2000938c <_dtoa_r+0xad4>
20009362:	220a      	movs	r2, #10
20009364:	2300      	movs	r3, #0
20009366:	4620      	mov	r0, r4
20009368:	3501      	adds	r5, #1
2000936a:	f001 fbb1 	bl	2000aad0 <__multadd>
2000936e:	4651      	mov	r1, sl
20009370:	220a      	movs	r2, #10
20009372:	2300      	movs	r3, #0
20009374:	4607      	mov	r7, r0
20009376:	4620      	mov	r0, r4
20009378:	f001 fbaa 	bl	2000aad0 <__multadd>
2000937c:	4682      	mov	sl, r0
2000937e:	e7ad      	b.n	200092dc <_dtoa_r+0xa24>
20009380:	4658      	mov	r0, fp
20009382:	4641      	mov	r1, r8
20009384:	f001 f832 	bl	2000a3ec <__mcmp>
20009388:	4681      	mov	r9, r0
2000938a:	e7bd      	b.n	20009308 <_dtoa_r+0xa50>
2000938c:	4620      	mov	r0, r4
2000938e:	220a      	movs	r2, #10
20009390:	2300      	movs	r3, #0
20009392:	3501      	adds	r5, #1
20009394:	f001 fb9c 	bl	2000aad0 <__multadd>
20009398:	4607      	mov	r7, r0
2000939a:	4682      	mov	sl, r0
2000939c:	e79e      	b.n	200092dc <_dtoa_r+0xa24>
2000939e:	9612      	str	r6, [sp, #72]	; 0x48
200093a0:	f8dd c020 	ldr.w	ip, [sp, #32]
200093a4:	e459      	b.n	20008c5a <_dtoa_r+0x3a2>
200093a6:	4275      	negs	r5, r6
200093a8:	2d00      	cmp	r5, #0
200093aa:	f040 8101 	bne.w	200095b0 <_dtoa_r+0xcf8>
200093ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200093b2:	f04f 0802 	mov.w	r8, #2
200093b6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200093ba:	e40c      	b.n	20008bd6 <_dtoa_r+0x31e>
200093bc:	f24c 61c0 	movw	r1, #50880	; 0xc6c0
200093c0:	4642      	mov	r2, r8
200093c2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200093c6:	464b      	mov	r3, r9
200093c8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200093cc:	f8cd c00c 	str.w	ip, [sp, #12]
200093d0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200093d2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200093d6:	f7fa ffa5 	bl	20004324 <__aeabi_dmul>
200093da:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
200093de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200093e2:	f002 fa53 	bl	2000b88c <__aeabi_d2iz>
200093e6:	4607      	mov	r7, r0
200093e8:	f7fa ff36 	bl	20004258 <__aeabi_i2d>
200093ec:	460b      	mov	r3, r1
200093ee:	4602      	mov	r2, r0
200093f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200093f4:	f7fa fde2 	bl	20003fbc <__aeabi_dsub>
200093f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
200093fc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20009400:	f805 3b01 	strb.w	r3, [r5], #1
20009404:	f8dd c00c 	ldr.w	ip, [sp, #12]
20009408:	f1bc 0f01 	cmp.w	ip, #1
2000940c:	d029      	beq.n	20009462 <_dtoa_r+0xbaa>
2000940e:	46d1      	mov	r9, sl
20009410:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20009414:	46b2      	mov	sl, r6
20009416:	9e10      	ldr	r6, [sp, #64]	; 0x40
20009418:	951c      	str	r5, [sp, #112]	; 0x70
2000941a:	2701      	movs	r7, #1
2000941c:	4665      	mov	r5, ip
2000941e:	46a0      	mov	r8, r4
20009420:	f240 0300 	movw	r3, #0
20009424:	2200      	movs	r2, #0
20009426:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000942a:	f7fa ff7b 	bl	20004324 <__aeabi_dmul>
2000942e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20009432:	f002 fa2b 	bl	2000b88c <__aeabi_d2iz>
20009436:	4604      	mov	r4, r0
20009438:	f7fa ff0e 	bl	20004258 <__aeabi_i2d>
2000943c:	3430      	adds	r4, #48	; 0x30
2000943e:	4602      	mov	r2, r0
20009440:	460b      	mov	r3, r1
20009442:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20009446:	f7fa fdb9 	bl	20003fbc <__aeabi_dsub>
2000944a:	55f4      	strb	r4, [r6, r7]
2000944c:	3701      	adds	r7, #1
2000944e:	42af      	cmp	r7, r5
20009450:	d1e6      	bne.n	20009420 <_dtoa_r+0xb68>
20009452:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20009454:	3f01      	subs	r7, #1
20009456:	4656      	mov	r6, sl
20009458:	4644      	mov	r4, r8
2000945a:	46ca      	mov	sl, r9
2000945c:	19ed      	adds	r5, r5, r7
2000945e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20009462:	f240 0300 	movw	r3, #0
20009466:	2200      	movs	r2, #0
20009468:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000946c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20009470:	f7fa fda6 	bl	20003fc0 <__adddf3>
20009474:	4602      	mov	r2, r0
20009476:	460b      	mov	r3, r1
20009478:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000947c:	f002 f9fc 	bl	2000b878 <__aeabi_dcmpgt>
20009480:	b9f0      	cbnz	r0, 200094c0 <_dtoa_r+0xc08>
20009482:	f240 0100 	movw	r1, #0
20009486:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
2000948a:	2000      	movs	r0, #0
2000948c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20009490:	f7fa fd94 	bl	20003fbc <__aeabi_dsub>
20009494:	4602      	mov	r2, r0
20009496:	460b      	mov	r3, r1
20009498:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000949c:	f002 f9ce 	bl	2000b83c <__aeabi_dcmplt>
200094a0:	2800      	cmp	r0, #0
200094a2:	f43f acac 	beq.w	20008dfe <_dtoa_r+0x546>
200094a6:	462b      	mov	r3, r5
200094a8:	461d      	mov	r5, r3
200094aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200094ae:	2a30      	cmp	r2, #48	; 0x30
200094b0:	d0fa      	beq.n	200094a8 <_dtoa_r+0xbf0>
200094b2:	e61d      	b.n	200090f0 <_dtoa_r+0x838>
200094b4:	9810      	ldr	r0, [sp, #64]	; 0x40
200094b6:	f7ff ba40 	b.w	2000893a <_dtoa_r+0x82>
200094ba:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200094be:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200094c0:	9e12      	ldr	r6, [sp, #72]	; 0x48
200094c2:	9910      	ldr	r1, [sp, #64]	; 0x40
200094c4:	e550      	b.n	20008f68 <_dtoa_r+0x6b0>
200094c6:	4658      	mov	r0, fp
200094c8:	9906      	ldr	r1, [sp, #24]
200094ca:	f000 ff8f 	bl	2000a3ec <__mcmp>
200094ce:	2800      	cmp	r0, #0
200094d0:	f6bf add0 	bge.w	20009074 <_dtoa_r+0x7bc>
200094d4:	4659      	mov	r1, fp
200094d6:	4620      	mov	r0, r4
200094d8:	220a      	movs	r2, #10
200094da:	2300      	movs	r3, #0
200094dc:	f001 faf8 	bl	2000aad0 <__multadd>
200094e0:	9916      	ldr	r1, [sp, #88]	; 0x58
200094e2:	3e01      	subs	r6, #1
200094e4:	4683      	mov	fp, r0
200094e6:	2900      	cmp	r1, #0
200094e8:	f040 8119 	bne.w	2000971e <_dtoa_r+0xe66>
200094ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
200094ee:	9208      	str	r2, [sp, #32]
200094f0:	e5c0      	b.n	20009074 <_dtoa_r+0x7bc>
200094f2:	9806      	ldr	r0, [sp, #24]
200094f4:	6903      	ldr	r3, [r0, #16]
200094f6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200094fa:	6918      	ldr	r0, [r3, #16]
200094fc:	f000 ff24 	bl	2000a348 <__hi0bits>
20009500:	f1c0 0320 	rsb	r3, r0, #32
20009504:	e595      	b.n	20009032 <_dtoa_r+0x77a>
20009506:	2101      	movs	r1, #1
20009508:	9111      	str	r1, [sp, #68]	; 0x44
2000950a:	9108      	str	r1, [sp, #32]
2000950c:	912b      	str	r1, [sp, #172]	; 0xac
2000950e:	f7ff bb0f 	b.w	20008b30 <_dtoa_r+0x278>
20009512:	9d10      	ldr	r5, [sp, #64]	; 0x40
20009514:	46b1      	mov	r9, r6
20009516:	9f16      	ldr	r7, [sp, #88]	; 0x58
20009518:	46aa      	mov	sl, r5
2000951a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000951e:	9e08      	ldr	r6, [sp, #32]
20009520:	e002      	b.n	20009528 <_dtoa_r+0xc70>
20009522:	f001 fad5 	bl	2000aad0 <__multadd>
20009526:	4683      	mov	fp, r0
20009528:	4641      	mov	r1, r8
2000952a:	4658      	mov	r0, fp
2000952c:	f7ff f934 	bl	20008798 <quorem>
20009530:	3501      	adds	r5, #1
20009532:	220a      	movs	r2, #10
20009534:	2300      	movs	r3, #0
20009536:	4659      	mov	r1, fp
20009538:	f100 0c30 	add.w	ip, r0, #48	; 0x30
2000953c:	f80a c007 	strb.w	ip, [sl, r7]
20009540:	3701      	adds	r7, #1
20009542:	4620      	mov	r0, r4
20009544:	42be      	cmp	r6, r7
20009546:	dcec      	bgt.n	20009522 <_dtoa_r+0xc6a>
20009548:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000954c:	464e      	mov	r6, r9
2000954e:	2700      	movs	r7, #0
20009550:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20009554:	4659      	mov	r1, fp
20009556:	2201      	movs	r2, #1
20009558:	4620      	mov	r0, r4
2000955a:	f001 f9b7 	bl	2000a8cc <__lshift>
2000955e:	9906      	ldr	r1, [sp, #24]
20009560:	4683      	mov	fp, r0
20009562:	f000 ff43 	bl	2000a3ec <__mcmp>
20009566:	2800      	cmp	r0, #0
20009568:	dd0f      	ble.n	2000958a <_dtoa_r+0xcd2>
2000956a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000956c:	e000      	b.n	20009570 <_dtoa_r+0xcb8>
2000956e:	461d      	mov	r5, r3
20009570:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20009574:	1e6b      	subs	r3, r5, #1
20009576:	2a39      	cmp	r2, #57	; 0x39
20009578:	f040 808c 	bne.w	20009694 <_dtoa_r+0xddc>
2000957c:	428b      	cmp	r3, r1
2000957e:	d1f6      	bne.n	2000956e <_dtoa_r+0xcb6>
20009580:	9910      	ldr	r1, [sp, #64]	; 0x40
20009582:	2331      	movs	r3, #49	; 0x31
20009584:	3601      	adds	r6, #1
20009586:	700b      	strb	r3, [r1, #0]
20009588:	e59a      	b.n	200090c0 <_dtoa_r+0x808>
2000958a:	d103      	bne.n	20009594 <_dtoa_r+0xcdc>
2000958c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000958e:	f010 0f01 	tst.w	r0, #1
20009592:	d1ea      	bne.n	2000956a <_dtoa_r+0xcb2>
20009594:	462b      	mov	r3, r5
20009596:	461d      	mov	r5, r3
20009598:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000959c:	2a30      	cmp	r2, #48	; 0x30
2000959e:	d0fa      	beq.n	20009596 <_dtoa_r+0xcde>
200095a0:	e58e      	b.n	200090c0 <_dtoa_r+0x808>
200095a2:	4659      	mov	r1, fp
200095a4:	9a15      	ldr	r2, [sp, #84]	; 0x54
200095a6:	4620      	mov	r0, r4
200095a8:	f001 fad6 	bl	2000ab58 <__pow5mult>
200095ac:	4683      	mov	fp, r0
200095ae:	e528      	b.n	20009002 <_dtoa_r+0x74a>
200095b0:	f005 030f 	and.w	r3, r5, #15
200095b4:	f24c 62c0 	movw	r2, #50880	; 0xc6c0
200095b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200095bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200095c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
200095c4:	e9d3 2300 	ldrd	r2, r3, [r3]
200095c8:	f7fa feac 	bl	20004324 <__aeabi_dmul>
200095cc:	112d      	asrs	r5, r5, #4
200095ce:	bf08      	it	eq
200095d0:	f04f 0802 	moveq.w	r8, #2
200095d4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200095d8:	f43f aafd 	beq.w	20008bd6 <_dtoa_r+0x31e>
200095dc:	f24c 7798 	movw	r7, #51096	; 0xc798
200095e0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200095e4:	f04f 0802 	mov.w	r8, #2
200095e8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200095ec:	f015 0f01 	tst.w	r5, #1
200095f0:	4610      	mov	r0, r2
200095f2:	4619      	mov	r1, r3
200095f4:	d007      	beq.n	20009606 <_dtoa_r+0xd4e>
200095f6:	e9d7 2300 	ldrd	r2, r3, [r7]
200095fa:	f108 0801 	add.w	r8, r8, #1
200095fe:	f7fa fe91 	bl	20004324 <__aeabi_dmul>
20009602:	4602      	mov	r2, r0
20009604:	460b      	mov	r3, r1
20009606:	3708      	adds	r7, #8
20009608:	106d      	asrs	r5, r5, #1
2000960a:	d1ef      	bne.n	200095ec <_dtoa_r+0xd34>
2000960c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20009610:	f7ff bae1 	b.w	20008bd6 <_dtoa_r+0x31e>
20009614:	9915      	ldr	r1, [sp, #84]	; 0x54
20009616:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20009618:	1a5b      	subs	r3, r3, r1
2000961a:	18c9      	adds	r1, r1, r3
2000961c:	18d2      	adds	r2, r2, r3
2000961e:	9115      	str	r1, [sp, #84]	; 0x54
20009620:	9217      	str	r2, [sp, #92]	; 0x5c
20009622:	e5a0      	b.n	20009166 <_dtoa_r+0x8ae>
20009624:	4659      	mov	r1, fp
20009626:	4620      	mov	r0, r4
20009628:	f001 fa96 	bl	2000ab58 <__pow5mult>
2000962c:	4683      	mov	fp, r0
2000962e:	e4e8      	b.n	20009002 <_dtoa_r+0x74a>
20009630:	9919      	ldr	r1, [sp, #100]	; 0x64
20009632:	2900      	cmp	r1, #0
20009634:	d047      	beq.n	200096c6 <_dtoa_r+0xe0e>
20009636:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000963a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000963c:	3303      	adds	r3, #3
2000963e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20009640:	e597      	b.n	20009172 <_dtoa_r+0x8ba>
20009642:	3201      	adds	r2, #1
20009644:	b2d2      	uxtb	r2, r2
20009646:	e49d      	b.n	20008f84 <_dtoa_r+0x6cc>
20009648:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000964c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20009650:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20009652:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20009654:	f7ff bbd3 	b.w	20008dfe <_dtoa_r+0x546>
20009658:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000965a:	2300      	movs	r3, #0
2000965c:	9808      	ldr	r0, [sp, #32]
2000965e:	1a0d      	subs	r5, r1, r0
20009660:	e587      	b.n	20009172 <_dtoa_r+0x8ba>
20009662:	f1b9 0f00 	cmp.w	r9, #0
20009666:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20009668:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000966a:	dd0f      	ble.n	2000968c <_dtoa_r+0xdd4>
2000966c:	4659      	mov	r1, fp
2000966e:	2201      	movs	r2, #1
20009670:	4620      	mov	r0, r4
20009672:	f001 f92b 	bl	2000a8cc <__lshift>
20009676:	9906      	ldr	r1, [sp, #24]
20009678:	4683      	mov	fp, r0
2000967a:	f000 feb7 	bl	2000a3ec <__mcmp>
2000967e:	2800      	cmp	r0, #0
20009680:	dd47      	ble.n	20009712 <_dtoa_r+0xe5a>
20009682:	990b      	ldr	r1, [sp, #44]	; 0x2c
20009684:	2939      	cmp	r1, #57	; 0x39
20009686:	d031      	beq.n	200096ec <_dtoa_r+0xe34>
20009688:	3101      	adds	r1, #1
2000968a:	910b      	str	r1, [sp, #44]	; 0x2c
2000968c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000968e:	f805 2b01 	strb.w	r2, [r5], #1
20009692:	e515      	b.n	200090c0 <_dtoa_r+0x808>
20009694:	3201      	adds	r2, #1
20009696:	701a      	strb	r2, [r3, #0]
20009698:	e512      	b.n	200090c0 <_dtoa_r+0x808>
2000969a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000969c:	4620      	mov	r0, r4
2000969e:	6851      	ldr	r1, [r2, #4]
200096a0:	f000 fffa 	bl	2000a698 <_Balloc>
200096a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200096a6:	f103 010c 	add.w	r1, r3, #12
200096aa:	691a      	ldr	r2, [r3, #16]
200096ac:	3202      	adds	r2, #2
200096ae:	0092      	lsls	r2, r2, #2
200096b0:	4605      	mov	r5, r0
200096b2:	300c      	adds	r0, #12
200096b4:	f7fb fe40 	bl	20005338 <memcpy>
200096b8:	4620      	mov	r0, r4
200096ba:	4629      	mov	r1, r5
200096bc:	2201      	movs	r2, #1
200096be:	f001 f905 	bl	2000a8cc <__lshift>
200096c2:	4682      	mov	sl, r0
200096c4:	e601      	b.n	200092ca <_dtoa_r+0xa12>
200096c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200096c8:	9f15      	ldr	r7, [sp, #84]	; 0x54
200096ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200096cc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200096d0:	e54f      	b.n	20009172 <_dtoa_r+0x8ba>
200096d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200096d4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200096d6:	e73d      	b.n	20009554 <_dtoa_r+0xc9c>
200096d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200096da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200096dc:	2b39      	cmp	r3, #57	; 0x39
200096de:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200096e0:	d004      	beq.n	200096ec <_dtoa_r+0xe34>
200096e2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200096e4:	1c43      	adds	r3, r0, #1
200096e6:	f805 3b01 	strb.w	r3, [r5], #1
200096ea:	e4e9      	b.n	200090c0 <_dtoa_r+0x808>
200096ec:	2339      	movs	r3, #57	; 0x39
200096ee:	f805 3b01 	strb.w	r3, [r5], #1
200096f2:	9910      	ldr	r1, [sp, #64]	; 0x40
200096f4:	e73c      	b.n	20009570 <_dtoa_r+0xcb8>
200096f6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200096f8:	4633      	mov	r3, r6
200096fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200096fc:	2839      	cmp	r0, #57	; 0x39
200096fe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20009700:	d0f4      	beq.n	200096ec <_dtoa_r+0xe34>
20009702:	2b00      	cmp	r3, #0
20009704:	dd01      	ble.n	2000970a <_dtoa_r+0xe52>
20009706:	3001      	adds	r0, #1
20009708:	900b      	str	r0, [sp, #44]	; 0x2c
2000970a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000970c:	f805 1b01 	strb.w	r1, [r5], #1
20009710:	e4d6      	b.n	200090c0 <_dtoa_r+0x808>
20009712:	d1bb      	bne.n	2000968c <_dtoa_r+0xdd4>
20009714:	980b      	ldr	r0, [sp, #44]	; 0x2c
20009716:	f010 0f01 	tst.w	r0, #1
2000971a:	d0b7      	beq.n	2000968c <_dtoa_r+0xdd4>
2000971c:	e7b1      	b.n	20009682 <_dtoa_r+0xdca>
2000971e:	2300      	movs	r3, #0
20009720:	990c      	ldr	r1, [sp, #48]	; 0x30
20009722:	4620      	mov	r0, r4
20009724:	220a      	movs	r2, #10
20009726:	f001 f9d3 	bl	2000aad0 <__multadd>
2000972a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000972c:	9308      	str	r3, [sp, #32]
2000972e:	900c      	str	r0, [sp, #48]	; 0x30
20009730:	e4a0      	b.n	20009074 <_dtoa_r+0x7bc>
20009732:	9908      	ldr	r1, [sp, #32]
20009734:	290e      	cmp	r1, #14
20009736:	bf8c      	ite	hi
20009738:	2700      	movhi	r7, #0
2000973a:	f007 0701 	andls.w	r7, r7, #1
2000973e:	f7ff b9fa 	b.w	20008b36 <_dtoa_r+0x27e>
20009742:	f43f ac81 	beq.w	20009048 <_dtoa_r+0x790>
20009746:	331c      	adds	r3, #28
20009748:	e479      	b.n	2000903e <_dtoa_r+0x786>
2000974a:	2701      	movs	r7, #1
2000974c:	f7ff b98a 	b.w	20008a64 <_dtoa_r+0x1ac>

20009750 <_fflush_r>:
20009750:	690b      	ldr	r3, [r1, #16]
20009752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009756:	460c      	mov	r4, r1
20009758:	4680      	mov	r8, r0
2000975a:	2b00      	cmp	r3, #0
2000975c:	d071      	beq.n	20009842 <_fflush_r+0xf2>
2000975e:	b110      	cbz	r0, 20009766 <_fflush_r+0x16>
20009760:	6983      	ldr	r3, [r0, #24]
20009762:	2b00      	cmp	r3, #0
20009764:	d078      	beq.n	20009858 <_fflush_r+0x108>
20009766:	f24c 6318 	movw	r3, #50712	; 0xc618
2000976a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000976e:	429c      	cmp	r4, r3
20009770:	bf08      	it	eq
20009772:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20009776:	d010      	beq.n	2000979a <_fflush_r+0x4a>
20009778:	f24c 6338 	movw	r3, #50744	; 0xc638
2000977c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009780:	429c      	cmp	r4, r3
20009782:	bf08      	it	eq
20009784:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20009788:	d007      	beq.n	2000979a <_fflush_r+0x4a>
2000978a:	f24c 6358 	movw	r3, #50776	; 0xc658
2000978e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009792:	429c      	cmp	r4, r3
20009794:	bf08      	it	eq
20009796:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000979a:	89a3      	ldrh	r3, [r4, #12]
2000979c:	b21a      	sxth	r2, r3
2000979e:	f012 0f08 	tst.w	r2, #8
200097a2:	d135      	bne.n	20009810 <_fflush_r+0xc0>
200097a4:	6862      	ldr	r2, [r4, #4]
200097a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200097aa:	81a3      	strh	r3, [r4, #12]
200097ac:	2a00      	cmp	r2, #0
200097ae:	dd5e      	ble.n	2000986e <_fflush_r+0x11e>
200097b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200097b2:	2e00      	cmp	r6, #0
200097b4:	d045      	beq.n	20009842 <_fflush_r+0xf2>
200097b6:	b29b      	uxth	r3, r3
200097b8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200097bc:	bf18      	it	ne
200097be:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200097c0:	d059      	beq.n	20009876 <_fflush_r+0x126>
200097c2:	f013 0f04 	tst.w	r3, #4
200097c6:	d14a      	bne.n	2000985e <_fflush_r+0x10e>
200097c8:	2300      	movs	r3, #0
200097ca:	4640      	mov	r0, r8
200097cc:	6a21      	ldr	r1, [r4, #32]
200097ce:	462a      	mov	r2, r5
200097d0:	47b0      	blx	r6
200097d2:	4285      	cmp	r5, r0
200097d4:	d138      	bne.n	20009848 <_fflush_r+0xf8>
200097d6:	89a1      	ldrh	r1, [r4, #12]
200097d8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200097dc:	6922      	ldr	r2, [r4, #16]
200097de:	f2c0 0300 	movt	r3, #0
200097e2:	ea01 0303 	and.w	r3, r1, r3
200097e6:	2100      	movs	r1, #0
200097e8:	6061      	str	r1, [r4, #4]
200097ea:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200097ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
200097f0:	81a3      	strh	r3, [r4, #12]
200097f2:	6022      	str	r2, [r4, #0]
200097f4:	bf18      	it	ne
200097f6:	6565      	strne	r5, [r4, #84]	; 0x54
200097f8:	b319      	cbz	r1, 20009842 <_fflush_r+0xf2>
200097fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
200097fe:	4299      	cmp	r1, r3
20009800:	d002      	beq.n	20009808 <_fflush_r+0xb8>
20009802:	4640      	mov	r0, r8
20009804:	f000 f998 	bl	20009b38 <_free_r>
20009808:	2000      	movs	r0, #0
2000980a:	6360      	str	r0, [r4, #52]	; 0x34
2000980c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009810:	6926      	ldr	r6, [r4, #16]
20009812:	b1b6      	cbz	r6, 20009842 <_fflush_r+0xf2>
20009814:	6825      	ldr	r5, [r4, #0]
20009816:	6026      	str	r6, [r4, #0]
20009818:	1bad      	subs	r5, r5, r6
2000981a:	f012 0f03 	tst.w	r2, #3
2000981e:	bf0c      	ite	eq
20009820:	6963      	ldreq	r3, [r4, #20]
20009822:	2300      	movne	r3, #0
20009824:	60a3      	str	r3, [r4, #8]
20009826:	e00a      	b.n	2000983e <_fflush_r+0xee>
20009828:	4632      	mov	r2, r6
2000982a:	462b      	mov	r3, r5
2000982c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000982e:	4640      	mov	r0, r8
20009830:	6a21      	ldr	r1, [r4, #32]
20009832:	47b8      	blx	r7
20009834:	2800      	cmp	r0, #0
20009836:	ebc0 0505 	rsb	r5, r0, r5
2000983a:	4406      	add	r6, r0
2000983c:	dd04      	ble.n	20009848 <_fflush_r+0xf8>
2000983e:	2d00      	cmp	r5, #0
20009840:	dcf2      	bgt.n	20009828 <_fflush_r+0xd8>
20009842:	2000      	movs	r0, #0
20009844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009848:	89a3      	ldrh	r3, [r4, #12]
2000984a:	f04f 30ff 	mov.w	r0, #4294967295
2000984e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009852:	81a3      	strh	r3, [r4, #12]
20009854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009858:	f000 f8ea 	bl	20009a30 <__sinit>
2000985c:	e783      	b.n	20009766 <_fflush_r+0x16>
2000985e:	6862      	ldr	r2, [r4, #4]
20009860:	6b63      	ldr	r3, [r4, #52]	; 0x34
20009862:	1aad      	subs	r5, r5, r2
20009864:	2b00      	cmp	r3, #0
20009866:	d0af      	beq.n	200097c8 <_fflush_r+0x78>
20009868:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000986a:	1aed      	subs	r5, r5, r3
2000986c:	e7ac      	b.n	200097c8 <_fflush_r+0x78>
2000986e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20009870:	2a00      	cmp	r2, #0
20009872:	dc9d      	bgt.n	200097b0 <_fflush_r+0x60>
20009874:	e7e5      	b.n	20009842 <_fflush_r+0xf2>
20009876:	2301      	movs	r3, #1
20009878:	4640      	mov	r0, r8
2000987a:	6a21      	ldr	r1, [r4, #32]
2000987c:	47b0      	blx	r6
2000987e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009882:	4605      	mov	r5, r0
20009884:	d002      	beq.n	2000988c <_fflush_r+0x13c>
20009886:	89a3      	ldrh	r3, [r4, #12]
20009888:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000988a:	e79a      	b.n	200097c2 <_fflush_r+0x72>
2000988c:	f8d8 3000 	ldr.w	r3, [r8]
20009890:	2b1d      	cmp	r3, #29
20009892:	d0d6      	beq.n	20009842 <_fflush_r+0xf2>
20009894:	89a3      	ldrh	r3, [r4, #12]
20009896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000989a:	81a3      	strh	r3, [r4, #12]
2000989c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200098a0 <fflush>:
200098a0:	4601      	mov	r1, r0
200098a2:	b128      	cbz	r0, 200098b0 <fflush+0x10>
200098a4:	f64c 0340 	movw	r3, #51264	; 0xc840
200098a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200098ac:	6818      	ldr	r0, [r3, #0]
200098ae:	e74f      	b.n	20009750 <_fflush_r>
200098b0:	f24c 537c 	movw	r3, #50556	; 0xc57c
200098b4:	f249 7151 	movw	r1, #38737	; 0x9751
200098b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200098bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200098c0:	6818      	ldr	r0, [r3, #0]
200098c2:	f000 bbb3 	b.w	2000a02c <_fwalk_reent>
200098c6:	bf00      	nop

200098c8 <__sfp_lock_acquire>:
200098c8:	4770      	bx	lr
200098ca:	bf00      	nop

200098cc <__sfp_lock_release>:
200098cc:	4770      	bx	lr
200098ce:	bf00      	nop

200098d0 <__sinit_lock_acquire>:
200098d0:	4770      	bx	lr
200098d2:	bf00      	nop

200098d4 <__sinit_lock_release>:
200098d4:	4770      	bx	lr
200098d6:	bf00      	nop

200098d8 <__fp_lock>:
200098d8:	2000      	movs	r0, #0
200098da:	4770      	bx	lr

200098dc <__fp_unlock>:
200098dc:	2000      	movs	r0, #0
200098de:	4770      	bx	lr

200098e0 <__fp_unlock_all>:
200098e0:	f64c 0340 	movw	r3, #51264	; 0xc840
200098e4:	f649 01dd 	movw	r1, #39133	; 0x98dd
200098e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200098ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
200098f0:	6818      	ldr	r0, [r3, #0]
200098f2:	f000 bbc5 	b.w	2000a080 <_fwalk>
200098f6:	bf00      	nop

200098f8 <__fp_lock_all>:
200098f8:	f64c 0340 	movw	r3, #51264	; 0xc840
200098fc:	f649 01d9 	movw	r1, #39129	; 0x98d9
20009900:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009904:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009908:	6818      	ldr	r0, [r3, #0]
2000990a:	f000 bbb9 	b.w	2000a080 <_fwalk>
2000990e:	bf00      	nop

20009910 <_cleanup_r>:
20009910:	f24b 4141 	movw	r1, #46145	; 0xb441
20009914:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009918:	f000 bbb2 	b.w	2000a080 <_fwalk>

2000991c <_cleanup>:
2000991c:	f24c 537c 	movw	r3, #50556	; 0xc57c
20009920:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009924:	6818      	ldr	r0, [r3, #0]
20009926:	e7f3      	b.n	20009910 <_cleanup_r>

20009928 <std>:
20009928:	b510      	push	{r4, lr}
2000992a:	4604      	mov	r4, r0
2000992c:	2300      	movs	r3, #0
2000992e:	305c      	adds	r0, #92	; 0x5c
20009930:	81a1      	strh	r1, [r4, #12]
20009932:	4619      	mov	r1, r3
20009934:	81e2      	strh	r2, [r4, #14]
20009936:	2208      	movs	r2, #8
20009938:	6023      	str	r3, [r4, #0]
2000993a:	6063      	str	r3, [r4, #4]
2000993c:	60a3      	str	r3, [r4, #8]
2000993e:	6663      	str	r3, [r4, #100]	; 0x64
20009940:	6123      	str	r3, [r4, #16]
20009942:	6163      	str	r3, [r4, #20]
20009944:	61a3      	str	r3, [r4, #24]
20009946:	f7fb fdbf 	bl	200054c8 <memset>
2000994a:	f24b 1001 	movw	r0, #45313	; 0xb101
2000994e:	f24b 01c5 	movw	r1, #45253	; 0xb0c5
20009952:	f24b 029d 	movw	r2, #45213	; 0xb09d
20009956:	f24b 0395 	movw	r3, #45205	; 0xb095
2000995a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000995e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009962:	f2c2 0200 	movt	r2, #8192	; 0x2000
20009966:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000996a:	6260      	str	r0, [r4, #36]	; 0x24
2000996c:	62a1      	str	r1, [r4, #40]	; 0x28
2000996e:	62e2      	str	r2, [r4, #44]	; 0x2c
20009970:	6323      	str	r3, [r4, #48]	; 0x30
20009972:	6224      	str	r4, [r4, #32]
20009974:	bd10      	pop	{r4, pc}
20009976:	bf00      	nop

20009978 <__sfmoreglue>:
20009978:	b570      	push	{r4, r5, r6, lr}
2000997a:	2568      	movs	r5, #104	; 0x68
2000997c:	460e      	mov	r6, r1
2000997e:	fb05 f501 	mul.w	r5, r5, r1
20009982:	f105 010c 	add.w	r1, r5, #12
20009986:	f7fb fa05 	bl	20004d94 <_malloc_r>
2000998a:	4604      	mov	r4, r0
2000998c:	b148      	cbz	r0, 200099a2 <__sfmoreglue+0x2a>
2000998e:	f100 030c 	add.w	r3, r0, #12
20009992:	2100      	movs	r1, #0
20009994:	6046      	str	r6, [r0, #4]
20009996:	462a      	mov	r2, r5
20009998:	4618      	mov	r0, r3
2000999a:	6021      	str	r1, [r4, #0]
2000999c:	60a3      	str	r3, [r4, #8]
2000999e:	f7fb fd93 	bl	200054c8 <memset>
200099a2:	4620      	mov	r0, r4
200099a4:	bd70      	pop	{r4, r5, r6, pc}
200099a6:	bf00      	nop

200099a8 <__sfp>:
200099a8:	f24c 537c 	movw	r3, #50556	; 0xc57c
200099ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200099b0:	b570      	push	{r4, r5, r6, lr}
200099b2:	681d      	ldr	r5, [r3, #0]
200099b4:	4606      	mov	r6, r0
200099b6:	69ab      	ldr	r3, [r5, #24]
200099b8:	2b00      	cmp	r3, #0
200099ba:	d02a      	beq.n	20009a12 <__sfp+0x6a>
200099bc:	35d8      	adds	r5, #216	; 0xd8
200099be:	686b      	ldr	r3, [r5, #4]
200099c0:	68ac      	ldr	r4, [r5, #8]
200099c2:	3b01      	subs	r3, #1
200099c4:	d503      	bpl.n	200099ce <__sfp+0x26>
200099c6:	e020      	b.n	20009a0a <__sfp+0x62>
200099c8:	3468      	adds	r4, #104	; 0x68
200099ca:	3b01      	subs	r3, #1
200099cc:	d41d      	bmi.n	20009a0a <__sfp+0x62>
200099ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200099d2:	2a00      	cmp	r2, #0
200099d4:	d1f8      	bne.n	200099c8 <__sfp+0x20>
200099d6:	2500      	movs	r5, #0
200099d8:	f04f 33ff 	mov.w	r3, #4294967295
200099dc:	6665      	str	r5, [r4, #100]	; 0x64
200099de:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200099e2:	81e3      	strh	r3, [r4, #14]
200099e4:	4629      	mov	r1, r5
200099e6:	f04f 0301 	mov.w	r3, #1
200099ea:	6025      	str	r5, [r4, #0]
200099ec:	81a3      	strh	r3, [r4, #12]
200099ee:	2208      	movs	r2, #8
200099f0:	60a5      	str	r5, [r4, #8]
200099f2:	6065      	str	r5, [r4, #4]
200099f4:	6125      	str	r5, [r4, #16]
200099f6:	6165      	str	r5, [r4, #20]
200099f8:	61a5      	str	r5, [r4, #24]
200099fa:	f7fb fd65 	bl	200054c8 <memset>
200099fe:	64e5      	str	r5, [r4, #76]	; 0x4c
20009a00:	6365      	str	r5, [r4, #52]	; 0x34
20009a02:	63a5      	str	r5, [r4, #56]	; 0x38
20009a04:	64a5      	str	r5, [r4, #72]	; 0x48
20009a06:	4620      	mov	r0, r4
20009a08:	bd70      	pop	{r4, r5, r6, pc}
20009a0a:	6828      	ldr	r0, [r5, #0]
20009a0c:	b128      	cbz	r0, 20009a1a <__sfp+0x72>
20009a0e:	4605      	mov	r5, r0
20009a10:	e7d5      	b.n	200099be <__sfp+0x16>
20009a12:	4628      	mov	r0, r5
20009a14:	f000 f80c 	bl	20009a30 <__sinit>
20009a18:	e7d0      	b.n	200099bc <__sfp+0x14>
20009a1a:	4630      	mov	r0, r6
20009a1c:	2104      	movs	r1, #4
20009a1e:	f7ff ffab 	bl	20009978 <__sfmoreglue>
20009a22:	6028      	str	r0, [r5, #0]
20009a24:	2800      	cmp	r0, #0
20009a26:	d1f2      	bne.n	20009a0e <__sfp+0x66>
20009a28:	230c      	movs	r3, #12
20009a2a:	4604      	mov	r4, r0
20009a2c:	6033      	str	r3, [r6, #0]
20009a2e:	e7ea      	b.n	20009a06 <__sfp+0x5e>

20009a30 <__sinit>:
20009a30:	b570      	push	{r4, r5, r6, lr}
20009a32:	6986      	ldr	r6, [r0, #24]
20009a34:	4604      	mov	r4, r0
20009a36:	b106      	cbz	r6, 20009a3a <__sinit+0xa>
20009a38:	bd70      	pop	{r4, r5, r6, pc}
20009a3a:	f649 1311 	movw	r3, #39185	; 0x9911
20009a3e:	2501      	movs	r5, #1
20009a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009a44:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20009a48:	6283      	str	r3, [r0, #40]	; 0x28
20009a4a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20009a4e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20009a52:	6185      	str	r5, [r0, #24]
20009a54:	f7ff ffa8 	bl	200099a8 <__sfp>
20009a58:	6060      	str	r0, [r4, #4]
20009a5a:	4620      	mov	r0, r4
20009a5c:	f7ff ffa4 	bl	200099a8 <__sfp>
20009a60:	60a0      	str	r0, [r4, #8]
20009a62:	4620      	mov	r0, r4
20009a64:	f7ff ffa0 	bl	200099a8 <__sfp>
20009a68:	4632      	mov	r2, r6
20009a6a:	2104      	movs	r1, #4
20009a6c:	4623      	mov	r3, r4
20009a6e:	60e0      	str	r0, [r4, #12]
20009a70:	6860      	ldr	r0, [r4, #4]
20009a72:	f7ff ff59 	bl	20009928 <std>
20009a76:	462a      	mov	r2, r5
20009a78:	68a0      	ldr	r0, [r4, #8]
20009a7a:	2109      	movs	r1, #9
20009a7c:	4623      	mov	r3, r4
20009a7e:	f7ff ff53 	bl	20009928 <std>
20009a82:	4623      	mov	r3, r4
20009a84:	68e0      	ldr	r0, [r4, #12]
20009a86:	2112      	movs	r1, #18
20009a88:	2202      	movs	r2, #2
20009a8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20009a8e:	e74b      	b.n	20009928 <std>

20009a90 <_malloc_trim_r>:
20009a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009a92:	f64c 1434 	movw	r4, #51508	; 0xc934
20009a96:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009a9a:	460f      	mov	r7, r1
20009a9c:	4605      	mov	r5, r0
20009a9e:	f7fb fd7d 	bl	2000559c <__malloc_lock>
20009aa2:	68a3      	ldr	r3, [r4, #8]
20009aa4:	685e      	ldr	r6, [r3, #4]
20009aa6:	f026 0603 	bic.w	r6, r6, #3
20009aaa:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20009aae:	330f      	adds	r3, #15
20009ab0:	1bdf      	subs	r7, r3, r7
20009ab2:	0b3f      	lsrs	r7, r7, #12
20009ab4:	3f01      	subs	r7, #1
20009ab6:	033f      	lsls	r7, r7, #12
20009ab8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20009abc:	db07      	blt.n	20009ace <_malloc_trim_r+0x3e>
20009abe:	2100      	movs	r1, #0
20009ac0:	4628      	mov	r0, r5
20009ac2:	f7fb fde5 	bl	20005690 <_sbrk_r>
20009ac6:	68a3      	ldr	r3, [r4, #8]
20009ac8:	18f3      	adds	r3, r6, r3
20009aca:	4283      	cmp	r3, r0
20009acc:	d004      	beq.n	20009ad8 <_malloc_trim_r+0x48>
20009ace:	4628      	mov	r0, r5
20009ad0:	f7fb fd66 	bl	200055a0 <__malloc_unlock>
20009ad4:	2000      	movs	r0, #0
20009ad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009ad8:	4279      	negs	r1, r7
20009ada:	4628      	mov	r0, r5
20009adc:	f7fb fdd8 	bl	20005690 <_sbrk_r>
20009ae0:	f1b0 3fff 	cmp.w	r0, #4294967295
20009ae4:	d010      	beq.n	20009b08 <_malloc_trim_r+0x78>
20009ae6:	68a2      	ldr	r2, [r4, #8]
20009ae8:	f64c 53ec 	movw	r3, #52716	; 0xcdec
20009aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009af0:	1bf6      	subs	r6, r6, r7
20009af2:	f046 0601 	orr.w	r6, r6, #1
20009af6:	4628      	mov	r0, r5
20009af8:	6056      	str	r6, [r2, #4]
20009afa:	681a      	ldr	r2, [r3, #0]
20009afc:	1bd7      	subs	r7, r2, r7
20009afe:	601f      	str	r7, [r3, #0]
20009b00:	f7fb fd4e 	bl	200055a0 <__malloc_unlock>
20009b04:	2001      	movs	r0, #1
20009b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009b08:	2100      	movs	r1, #0
20009b0a:	4628      	mov	r0, r5
20009b0c:	f7fb fdc0 	bl	20005690 <_sbrk_r>
20009b10:	68a3      	ldr	r3, [r4, #8]
20009b12:	1ac2      	subs	r2, r0, r3
20009b14:	2a0f      	cmp	r2, #15
20009b16:	ddda      	ble.n	20009ace <_malloc_trim_r+0x3e>
20009b18:	f64c 543c 	movw	r4, #52540	; 0xcd3c
20009b1c:	f64c 51ec 	movw	r1, #52716	; 0xcdec
20009b20:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009b24:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009b28:	f042 0201 	orr.w	r2, r2, #1
20009b2c:	6824      	ldr	r4, [r4, #0]
20009b2e:	1b00      	subs	r0, r0, r4
20009b30:	6008      	str	r0, [r1, #0]
20009b32:	605a      	str	r2, [r3, #4]
20009b34:	e7cb      	b.n	20009ace <_malloc_trim_r+0x3e>
20009b36:	bf00      	nop

20009b38 <_free_r>:
20009b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009b3c:	4605      	mov	r5, r0
20009b3e:	460c      	mov	r4, r1
20009b40:	2900      	cmp	r1, #0
20009b42:	f000 8088 	beq.w	20009c56 <_free_r+0x11e>
20009b46:	f7fb fd29 	bl	2000559c <__malloc_lock>
20009b4a:	f1a4 0208 	sub.w	r2, r4, #8
20009b4e:	f64c 1034 	movw	r0, #51508	; 0xc934
20009b52:	6856      	ldr	r6, [r2, #4]
20009b54:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009b58:	f026 0301 	bic.w	r3, r6, #1
20009b5c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20009b60:	18d1      	adds	r1, r2, r3
20009b62:	458c      	cmp	ip, r1
20009b64:	684f      	ldr	r7, [r1, #4]
20009b66:	f027 0703 	bic.w	r7, r7, #3
20009b6a:	f000 8095 	beq.w	20009c98 <_free_r+0x160>
20009b6e:	f016 0601 	ands.w	r6, r6, #1
20009b72:	604f      	str	r7, [r1, #4]
20009b74:	d05f      	beq.n	20009c36 <_free_r+0xfe>
20009b76:	2600      	movs	r6, #0
20009b78:	19cc      	adds	r4, r1, r7
20009b7a:	6864      	ldr	r4, [r4, #4]
20009b7c:	f014 0f01 	tst.w	r4, #1
20009b80:	d106      	bne.n	20009b90 <_free_r+0x58>
20009b82:	19db      	adds	r3, r3, r7
20009b84:	2e00      	cmp	r6, #0
20009b86:	d07a      	beq.n	20009c7e <_free_r+0x146>
20009b88:	688c      	ldr	r4, [r1, #8]
20009b8a:	68c9      	ldr	r1, [r1, #12]
20009b8c:	608c      	str	r4, [r1, #8]
20009b8e:	60e1      	str	r1, [r4, #12]
20009b90:	f043 0101 	orr.w	r1, r3, #1
20009b94:	50d3      	str	r3, [r2, r3]
20009b96:	6051      	str	r1, [r2, #4]
20009b98:	2e00      	cmp	r6, #0
20009b9a:	d147      	bne.n	20009c2c <_free_r+0xf4>
20009b9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20009ba0:	d35b      	bcc.n	20009c5a <_free_r+0x122>
20009ba2:	0a59      	lsrs	r1, r3, #9
20009ba4:	2904      	cmp	r1, #4
20009ba6:	bf9e      	ittt	ls
20009ba8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20009bac:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20009bb0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009bb4:	d928      	bls.n	20009c08 <_free_r+0xd0>
20009bb6:	2914      	cmp	r1, #20
20009bb8:	bf9c      	itt	ls
20009bba:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20009bbe:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009bc2:	d921      	bls.n	20009c08 <_free_r+0xd0>
20009bc4:	2954      	cmp	r1, #84	; 0x54
20009bc6:	bf9e      	ittt	ls
20009bc8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20009bcc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20009bd0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009bd4:	d918      	bls.n	20009c08 <_free_r+0xd0>
20009bd6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20009bda:	bf9e      	ittt	ls
20009bdc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20009be0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20009be4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009be8:	d90e      	bls.n	20009c08 <_free_r+0xd0>
20009bea:	f240 5c54 	movw	ip, #1364	; 0x554
20009bee:	4561      	cmp	r1, ip
20009bf0:	bf95      	itete	ls
20009bf2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20009bf6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20009bfa:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20009bfe:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20009c02:	bf98      	it	ls
20009c04:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009c08:	1904      	adds	r4, r0, r4
20009c0a:	68a1      	ldr	r1, [r4, #8]
20009c0c:	42a1      	cmp	r1, r4
20009c0e:	d103      	bne.n	20009c18 <_free_r+0xe0>
20009c10:	e064      	b.n	20009cdc <_free_r+0x1a4>
20009c12:	6889      	ldr	r1, [r1, #8]
20009c14:	428c      	cmp	r4, r1
20009c16:	d004      	beq.n	20009c22 <_free_r+0xea>
20009c18:	6848      	ldr	r0, [r1, #4]
20009c1a:	f020 0003 	bic.w	r0, r0, #3
20009c1e:	4283      	cmp	r3, r0
20009c20:	d3f7      	bcc.n	20009c12 <_free_r+0xda>
20009c22:	68cb      	ldr	r3, [r1, #12]
20009c24:	60d3      	str	r3, [r2, #12]
20009c26:	6091      	str	r1, [r2, #8]
20009c28:	60ca      	str	r2, [r1, #12]
20009c2a:	609a      	str	r2, [r3, #8]
20009c2c:	4628      	mov	r0, r5
20009c2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20009c32:	f7fb bcb5 	b.w	200055a0 <__malloc_unlock>
20009c36:	f854 4c08 	ldr.w	r4, [r4, #-8]
20009c3a:	f100 0c08 	add.w	ip, r0, #8
20009c3e:	1b12      	subs	r2, r2, r4
20009c40:	191b      	adds	r3, r3, r4
20009c42:	6894      	ldr	r4, [r2, #8]
20009c44:	4564      	cmp	r4, ip
20009c46:	d047      	beq.n	20009cd8 <_free_r+0x1a0>
20009c48:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20009c4c:	f8cc 4008 	str.w	r4, [ip, #8]
20009c50:	f8c4 c00c 	str.w	ip, [r4, #12]
20009c54:	e790      	b.n	20009b78 <_free_r+0x40>
20009c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009c5a:	08db      	lsrs	r3, r3, #3
20009c5c:	f04f 0c01 	mov.w	ip, #1
20009c60:	6846      	ldr	r6, [r0, #4]
20009c62:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20009c66:	109b      	asrs	r3, r3, #2
20009c68:	fa0c f303 	lsl.w	r3, ip, r3
20009c6c:	60d1      	str	r1, [r2, #12]
20009c6e:	688c      	ldr	r4, [r1, #8]
20009c70:	ea46 0303 	orr.w	r3, r6, r3
20009c74:	6043      	str	r3, [r0, #4]
20009c76:	6094      	str	r4, [r2, #8]
20009c78:	60e2      	str	r2, [r4, #12]
20009c7a:	608a      	str	r2, [r1, #8]
20009c7c:	e7d6      	b.n	20009c2c <_free_r+0xf4>
20009c7e:	688c      	ldr	r4, [r1, #8]
20009c80:	4f1c      	ldr	r7, [pc, #112]	; (20009cf4 <_free_r+0x1bc>)
20009c82:	42bc      	cmp	r4, r7
20009c84:	d181      	bne.n	20009b8a <_free_r+0x52>
20009c86:	50d3      	str	r3, [r2, r3]
20009c88:	f043 0301 	orr.w	r3, r3, #1
20009c8c:	60e2      	str	r2, [r4, #12]
20009c8e:	60a2      	str	r2, [r4, #8]
20009c90:	6053      	str	r3, [r2, #4]
20009c92:	6094      	str	r4, [r2, #8]
20009c94:	60d4      	str	r4, [r2, #12]
20009c96:	e7c9      	b.n	20009c2c <_free_r+0xf4>
20009c98:	18fb      	adds	r3, r7, r3
20009c9a:	f016 0f01 	tst.w	r6, #1
20009c9e:	d107      	bne.n	20009cb0 <_free_r+0x178>
20009ca0:	f854 1c08 	ldr.w	r1, [r4, #-8]
20009ca4:	1a52      	subs	r2, r2, r1
20009ca6:	185b      	adds	r3, r3, r1
20009ca8:	68d4      	ldr	r4, [r2, #12]
20009caa:	6891      	ldr	r1, [r2, #8]
20009cac:	60a1      	str	r1, [r4, #8]
20009cae:	60cc      	str	r4, [r1, #12]
20009cb0:	f64c 5140 	movw	r1, #52544	; 0xcd40
20009cb4:	6082      	str	r2, [r0, #8]
20009cb6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009cba:	f043 0001 	orr.w	r0, r3, #1
20009cbe:	6050      	str	r0, [r2, #4]
20009cc0:	680a      	ldr	r2, [r1, #0]
20009cc2:	4293      	cmp	r3, r2
20009cc4:	d3b2      	bcc.n	20009c2c <_free_r+0xf4>
20009cc6:	f64c 53e8 	movw	r3, #52712	; 0xcde8
20009cca:	4628      	mov	r0, r5
20009ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009cd0:	6819      	ldr	r1, [r3, #0]
20009cd2:	f7ff fedd 	bl	20009a90 <_malloc_trim_r>
20009cd6:	e7a9      	b.n	20009c2c <_free_r+0xf4>
20009cd8:	2601      	movs	r6, #1
20009cda:	e74d      	b.n	20009b78 <_free_r+0x40>
20009cdc:	2601      	movs	r6, #1
20009cde:	6844      	ldr	r4, [r0, #4]
20009ce0:	ea4f 0cac 	mov.w	ip, ip, asr #2
20009ce4:	460b      	mov	r3, r1
20009ce6:	fa06 fc0c 	lsl.w	ip, r6, ip
20009cea:	ea44 040c 	orr.w	r4, r4, ip
20009cee:	6044      	str	r4, [r0, #4]
20009cf0:	e798      	b.n	20009c24 <_free_r+0xec>
20009cf2:	bf00      	nop
20009cf4:	2000c93c 	.word	0x2000c93c

20009cf8 <__sfvwrite_r>:
20009cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009cfc:	6893      	ldr	r3, [r2, #8]
20009cfe:	b085      	sub	sp, #20
20009d00:	4690      	mov	r8, r2
20009d02:	460c      	mov	r4, r1
20009d04:	9003      	str	r0, [sp, #12]
20009d06:	2b00      	cmp	r3, #0
20009d08:	d064      	beq.n	20009dd4 <__sfvwrite_r+0xdc>
20009d0a:	8988      	ldrh	r0, [r1, #12]
20009d0c:	fa1f fa80 	uxth.w	sl, r0
20009d10:	f01a 0f08 	tst.w	sl, #8
20009d14:	f000 80a0 	beq.w	20009e58 <__sfvwrite_r+0x160>
20009d18:	690b      	ldr	r3, [r1, #16]
20009d1a:	2b00      	cmp	r3, #0
20009d1c:	f000 809c 	beq.w	20009e58 <__sfvwrite_r+0x160>
20009d20:	f01a 0b02 	ands.w	fp, sl, #2
20009d24:	f8d8 5000 	ldr.w	r5, [r8]
20009d28:	bf1c      	itt	ne
20009d2a:	f04f 0a00 	movne.w	sl, #0
20009d2e:	4657      	movne	r7, sl
20009d30:	d136      	bne.n	20009da0 <__sfvwrite_r+0xa8>
20009d32:	f01a 0a01 	ands.w	sl, sl, #1
20009d36:	bf1d      	ittte	ne
20009d38:	46dc      	movne	ip, fp
20009d3a:	46d9      	movne	r9, fp
20009d3c:	465f      	movne	r7, fp
20009d3e:	4656      	moveq	r6, sl
20009d40:	d152      	bne.n	20009de8 <__sfvwrite_r+0xf0>
20009d42:	b326      	cbz	r6, 20009d8e <__sfvwrite_r+0x96>
20009d44:	b280      	uxth	r0, r0
20009d46:	68a7      	ldr	r7, [r4, #8]
20009d48:	f410 7f00 	tst.w	r0, #512	; 0x200
20009d4c:	f000 808f 	beq.w	20009e6e <__sfvwrite_r+0x176>
20009d50:	42be      	cmp	r6, r7
20009d52:	46bb      	mov	fp, r7
20009d54:	f080 80a7 	bcs.w	20009ea6 <__sfvwrite_r+0x1ae>
20009d58:	6820      	ldr	r0, [r4, #0]
20009d5a:	4637      	mov	r7, r6
20009d5c:	46b3      	mov	fp, r6
20009d5e:	465a      	mov	r2, fp
20009d60:	4651      	mov	r1, sl
20009d62:	f000 fa95 	bl	2000a290 <memmove>
20009d66:	68a2      	ldr	r2, [r4, #8]
20009d68:	6823      	ldr	r3, [r4, #0]
20009d6a:	46b1      	mov	r9, r6
20009d6c:	1bd7      	subs	r7, r2, r7
20009d6e:	60a7      	str	r7, [r4, #8]
20009d70:	4637      	mov	r7, r6
20009d72:	445b      	add	r3, fp
20009d74:	6023      	str	r3, [r4, #0]
20009d76:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009d7a:	ebc9 0606 	rsb	r6, r9, r6
20009d7e:	44ca      	add	sl, r9
20009d80:	1bdf      	subs	r7, r3, r7
20009d82:	f8c8 7008 	str.w	r7, [r8, #8]
20009d86:	b32f      	cbz	r7, 20009dd4 <__sfvwrite_r+0xdc>
20009d88:	89a0      	ldrh	r0, [r4, #12]
20009d8a:	2e00      	cmp	r6, #0
20009d8c:	d1da      	bne.n	20009d44 <__sfvwrite_r+0x4c>
20009d8e:	f8d5 a000 	ldr.w	sl, [r5]
20009d92:	686e      	ldr	r6, [r5, #4]
20009d94:	3508      	adds	r5, #8
20009d96:	e7d4      	b.n	20009d42 <__sfvwrite_r+0x4a>
20009d98:	f8d5 a000 	ldr.w	sl, [r5]
20009d9c:	686f      	ldr	r7, [r5, #4]
20009d9e:	3508      	adds	r5, #8
20009da0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20009da4:	bf34      	ite	cc
20009da6:	463b      	movcc	r3, r7
20009da8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20009dac:	4652      	mov	r2, sl
20009dae:	9803      	ldr	r0, [sp, #12]
20009db0:	2f00      	cmp	r7, #0
20009db2:	d0f1      	beq.n	20009d98 <__sfvwrite_r+0xa0>
20009db4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20009db6:	6a21      	ldr	r1, [r4, #32]
20009db8:	47b0      	blx	r6
20009dba:	2800      	cmp	r0, #0
20009dbc:	4482      	add	sl, r0
20009dbe:	ebc0 0707 	rsb	r7, r0, r7
20009dc2:	f340 80ec 	ble.w	20009f9e <__sfvwrite_r+0x2a6>
20009dc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009dca:	1a18      	subs	r0, r3, r0
20009dcc:	f8c8 0008 	str.w	r0, [r8, #8]
20009dd0:	2800      	cmp	r0, #0
20009dd2:	d1e5      	bne.n	20009da0 <__sfvwrite_r+0xa8>
20009dd4:	2000      	movs	r0, #0
20009dd6:	b005      	add	sp, #20
20009dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009ddc:	f8d5 9000 	ldr.w	r9, [r5]
20009de0:	f04f 0c00 	mov.w	ip, #0
20009de4:	686f      	ldr	r7, [r5, #4]
20009de6:	3508      	adds	r5, #8
20009de8:	2f00      	cmp	r7, #0
20009dea:	d0f7      	beq.n	20009ddc <__sfvwrite_r+0xe4>
20009dec:	f1bc 0f00 	cmp.w	ip, #0
20009df0:	f000 80b5 	beq.w	20009f5e <__sfvwrite_r+0x266>
20009df4:	6963      	ldr	r3, [r4, #20]
20009df6:	45bb      	cmp	fp, r7
20009df8:	bf34      	ite	cc
20009dfa:	46da      	movcc	sl, fp
20009dfc:	46ba      	movcs	sl, r7
20009dfe:	68a6      	ldr	r6, [r4, #8]
20009e00:	6820      	ldr	r0, [r4, #0]
20009e02:	6922      	ldr	r2, [r4, #16]
20009e04:	199e      	adds	r6, r3, r6
20009e06:	4290      	cmp	r0, r2
20009e08:	bf94      	ite	ls
20009e0a:	2200      	movls	r2, #0
20009e0c:	2201      	movhi	r2, #1
20009e0e:	45b2      	cmp	sl, r6
20009e10:	bfd4      	ite	le
20009e12:	2200      	movle	r2, #0
20009e14:	f002 0201 	andgt.w	r2, r2, #1
20009e18:	2a00      	cmp	r2, #0
20009e1a:	f040 80ae 	bne.w	20009f7a <__sfvwrite_r+0x282>
20009e1e:	459a      	cmp	sl, r3
20009e20:	f2c0 8082 	blt.w	20009f28 <__sfvwrite_r+0x230>
20009e24:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20009e26:	464a      	mov	r2, r9
20009e28:	f8cd c004 	str.w	ip, [sp, #4]
20009e2c:	9803      	ldr	r0, [sp, #12]
20009e2e:	6a21      	ldr	r1, [r4, #32]
20009e30:	47b0      	blx	r6
20009e32:	f8dd c004 	ldr.w	ip, [sp, #4]
20009e36:	1e06      	subs	r6, r0, #0
20009e38:	f340 80b1 	ble.w	20009f9e <__sfvwrite_r+0x2a6>
20009e3c:	ebbb 0b06 	subs.w	fp, fp, r6
20009e40:	f000 8086 	beq.w	20009f50 <__sfvwrite_r+0x258>
20009e44:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009e48:	44b1      	add	r9, r6
20009e4a:	1bbf      	subs	r7, r7, r6
20009e4c:	1b9e      	subs	r6, r3, r6
20009e4e:	f8c8 6008 	str.w	r6, [r8, #8]
20009e52:	2e00      	cmp	r6, #0
20009e54:	d1c8      	bne.n	20009de8 <__sfvwrite_r+0xf0>
20009e56:	e7bd      	b.n	20009dd4 <__sfvwrite_r+0xdc>
20009e58:	9803      	ldr	r0, [sp, #12]
20009e5a:	4621      	mov	r1, r4
20009e5c:	f7fe fc1a 	bl	20008694 <__swsetup_r>
20009e60:	2800      	cmp	r0, #0
20009e62:	f040 80d4 	bne.w	2000a00e <__sfvwrite_r+0x316>
20009e66:	89a0      	ldrh	r0, [r4, #12]
20009e68:	fa1f fa80 	uxth.w	sl, r0
20009e6c:	e758      	b.n	20009d20 <__sfvwrite_r+0x28>
20009e6e:	6820      	ldr	r0, [r4, #0]
20009e70:	46b9      	mov	r9, r7
20009e72:	6923      	ldr	r3, [r4, #16]
20009e74:	4298      	cmp	r0, r3
20009e76:	bf94      	ite	ls
20009e78:	2300      	movls	r3, #0
20009e7a:	2301      	movhi	r3, #1
20009e7c:	42b7      	cmp	r7, r6
20009e7e:	bf2c      	ite	cs
20009e80:	2300      	movcs	r3, #0
20009e82:	f003 0301 	andcc.w	r3, r3, #1
20009e86:	2b00      	cmp	r3, #0
20009e88:	f040 809d 	bne.w	20009fc6 <__sfvwrite_r+0x2ce>
20009e8c:	6963      	ldr	r3, [r4, #20]
20009e8e:	429e      	cmp	r6, r3
20009e90:	f0c0 808c 	bcc.w	20009fac <__sfvwrite_r+0x2b4>
20009e94:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20009e96:	4652      	mov	r2, sl
20009e98:	9803      	ldr	r0, [sp, #12]
20009e9a:	6a21      	ldr	r1, [r4, #32]
20009e9c:	47b8      	blx	r7
20009e9e:	1e07      	subs	r7, r0, #0
20009ea0:	dd7d      	ble.n	20009f9e <__sfvwrite_r+0x2a6>
20009ea2:	46b9      	mov	r9, r7
20009ea4:	e767      	b.n	20009d76 <__sfvwrite_r+0x7e>
20009ea6:	f410 6f90 	tst.w	r0, #1152	; 0x480
20009eaa:	bf08      	it	eq
20009eac:	6820      	ldreq	r0, [r4, #0]
20009eae:	f43f af56 	beq.w	20009d5e <__sfvwrite_r+0x66>
20009eb2:	6962      	ldr	r2, [r4, #20]
20009eb4:	6921      	ldr	r1, [r4, #16]
20009eb6:	6823      	ldr	r3, [r4, #0]
20009eb8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20009ebc:	1a5b      	subs	r3, r3, r1
20009ebe:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20009ec2:	f103 0c01 	add.w	ip, r3, #1
20009ec6:	44b4      	add	ip, r6
20009ec8:	ea4f 0969 	mov.w	r9, r9, asr #1
20009ecc:	45e1      	cmp	r9, ip
20009ece:	464a      	mov	r2, r9
20009ed0:	bf3c      	itt	cc
20009ed2:	46e1      	movcc	r9, ip
20009ed4:	464a      	movcc	r2, r9
20009ed6:	f410 6f80 	tst.w	r0, #1024	; 0x400
20009eda:	f000 8083 	beq.w	20009fe4 <__sfvwrite_r+0x2ec>
20009ede:	4611      	mov	r1, r2
20009ee0:	9803      	ldr	r0, [sp, #12]
20009ee2:	9302      	str	r3, [sp, #8]
20009ee4:	f7fa ff56 	bl	20004d94 <_malloc_r>
20009ee8:	9b02      	ldr	r3, [sp, #8]
20009eea:	2800      	cmp	r0, #0
20009eec:	f000 8099 	beq.w	2000a022 <__sfvwrite_r+0x32a>
20009ef0:	461a      	mov	r2, r3
20009ef2:	6921      	ldr	r1, [r4, #16]
20009ef4:	9302      	str	r3, [sp, #8]
20009ef6:	9001      	str	r0, [sp, #4]
20009ef8:	f7fb fa1e 	bl	20005338 <memcpy>
20009efc:	89a2      	ldrh	r2, [r4, #12]
20009efe:	9b02      	ldr	r3, [sp, #8]
20009f00:	f8dd c004 	ldr.w	ip, [sp, #4]
20009f04:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20009f08:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20009f0c:	81a2      	strh	r2, [r4, #12]
20009f0e:	ebc3 0209 	rsb	r2, r3, r9
20009f12:	eb0c 0003 	add.w	r0, ip, r3
20009f16:	4637      	mov	r7, r6
20009f18:	46b3      	mov	fp, r6
20009f1a:	60a2      	str	r2, [r4, #8]
20009f1c:	f8c4 c010 	str.w	ip, [r4, #16]
20009f20:	6020      	str	r0, [r4, #0]
20009f22:	f8c4 9014 	str.w	r9, [r4, #20]
20009f26:	e71a      	b.n	20009d5e <__sfvwrite_r+0x66>
20009f28:	4652      	mov	r2, sl
20009f2a:	4649      	mov	r1, r9
20009f2c:	4656      	mov	r6, sl
20009f2e:	f8cd c004 	str.w	ip, [sp, #4]
20009f32:	f000 f9ad 	bl	2000a290 <memmove>
20009f36:	68a2      	ldr	r2, [r4, #8]
20009f38:	6823      	ldr	r3, [r4, #0]
20009f3a:	ebbb 0b06 	subs.w	fp, fp, r6
20009f3e:	ebca 0202 	rsb	r2, sl, r2
20009f42:	f8dd c004 	ldr.w	ip, [sp, #4]
20009f46:	4453      	add	r3, sl
20009f48:	60a2      	str	r2, [r4, #8]
20009f4a:	6023      	str	r3, [r4, #0]
20009f4c:	f47f af7a 	bne.w	20009e44 <__sfvwrite_r+0x14c>
20009f50:	9803      	ldr	r0, [sp, #12]
20009f52:	4621      	mov	r1, r4
20009f54:	f7ff fbfc 	bl	20009750 <_fflush_r>
20009f58:	bb08      	cbnz	r0, 20009f9e <__sfvwrite_r+0x2a6>
20009f5a:	46dc      	mov	ip, fp
20009f5c:	e772      	b.n	20009e44 <__sfvwrite_r+0x14c>
20009f5e:	4648      	mov	r0, r9
20009f60:	210a      	movs	r1, #10
20009f62:	463a      	mov	r2, r7
20009f64:	f000 f95a 	bl	2000a21c <memchr>
20009f68:	2800      	cmp	r0, #0
20009f6a:	d04b      	beq.n	2000a004 <__sfvwrite_r+0x30c>
20009f6c:	f100 0b01 	add.w	fp, r0, #1
20009f70:	f04f 0c01 	mov.w	ip, #1
20009f74:	ebc9 0b0b 	rsb	fp, r9, fp
20009f78:	e73c      	b.n	20009df4 <__sfvwrite_r+0xfc>
20009f7a:	4649      	mov	r1, r9
20009f7c:	4632      	mov	r2, r6
20009f7e:	f8cd c004 	str.w	ip, [sp, #4]
20009f82:	f000 f985 	bl	2000a290 <memmove>
20009f86:	6823      	ldr	r3, [r4, #0]
20009f88:	4621      	mov	r1, r4
20009f8a:	9803      	ldr	r0, [sp, #12]
20009f8c:	199b      	adds	r3, r3, r6
20009f8e:	6023      	str	r3, [r4, #0]
20009f90:	f7ff fbde 	bl	20009750 <_fflush_r>
20009f94:	f8dd c004 	ldr.w	ip, [sp, #4]
20009f98:	2800      	cmp	r0, #0
20009f9a:	f43f af4f 	beq.w	20009e3c <__sfvwrite_r+0x144>
20009f9e:	89a3      	ldrh	r3, [r4, #12]
20009fa0:	f04f 30ff 	mov.w	r0, #4294967295
20009fa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009fa8:	81a3      	strh	r3, [r4, #12]
20009faa:	e714      	b.n	20009dd6 <__sfvwrite_r+0xde>
20009fac:	4632      	mov	r2, r6
20009fae:	4651      	mov	r1, sl
20009fb0:	f000 f96e 	bl	2000a290 <memmove>
20009fb4:	68a2      	ldr	r2, [r4, #8]
20009fb6:	6823      	ldr	r3, [r4, #0]
20009fb8:	4637      	mov	r7, r6
20009fba:	1b92      	subs	r2, r2, r6
20009fbc:	46b1      	mov	r9, r6
20009fbe:	199b      	adds	r3, r3, r6
20009fc0:	60a2      	str	r2, [r4, #8]
20009fc2:	6023      	str	r3, [r4, #0]
20009fc4:	e6d7      	b.n	20009d76 <__sfvwrite_r+0x7e>
20009fc6:	4651      	mov	r1, sl
20009fc8:	463a      	mov	r2, r7
20009fca:	f000 f961 	bl	2000a290 <memmove>
20009fce:	6823      	ldr	r3, [r4, #0]
20009fd0:	9803      	ldr	r0, [sp, #12]
20009fd2:	4621      	mov	r1, r4
20009fd4:	19db      	adds	r3, r3, r7
20009fd6:	6023      	str	r3, [r4, #0]
20009fd8:	f7ff fbba 	bl	20009750 <_fflush_r>
20009fdc:	2800      	cmp	r0, #0
20009fde:	f43f aeca 	beq.w	20009d76 <__sfvwrite_r+0x7e>
20009fe2:	e7dc      	b.n	20009f9e <__sfvwrite_r+0x2a6>
20009fe4:	9803      	ldr	r0, [sp, #12]
20009fe6:	9302      	str	r3, [sp, #8]
20009fe8:	f000 fe5a 	bl	2000aca0 <_realloc_r>
20009fec:	9b02      	ldr	r3, [sp, #8]
20009fee:	4684      	mov	ip, r0
20009ff0:	2800      	cmp	r0, #0
20009ff2:	d18c      	bne.n	20009f0e <__sfvwrite_r+0x216>
20009ff4:	6921      	ldr	r1, [r4, #16]
20009ff6:	9803      	ldr	r0, [sp, #12]
20009ff8:	f7ff fd9e 	bl	20009b38 <_free_r>
20009ffc:	9903      	ldr	r1, [sp, #12]
20009ffe:	230c      	movs	r3, #12
2000a000:	600b      	str	r3, [r1, #0]
2000a002:	e7cc      	b.n	20009f9e <__sfvwrite_r+0x2a6>
2000a004:	f107 0b01 	add.w	fp, r7, #1
2000a008:	f04f 0c01 	mov.w	ip, #1
2000a00c:	e6f2      	b.n	20009df4 <__sfvwrite_r+0xfc>
2000a00e:	9903      	ldr	r1, [sp, #12]
2000a010:	2209      	movs	r2, #9
2000a012:	89a3      	ldrh	r3, [r4, #12]
2000a014:	f04f 30ff 	mov.w	r0, #4294967295
2000a018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000a01c:	600a      	str	r2, [r1, #0]
2000a01e:	81a3      	strh	r3, [r4, #12]
2000a020:	e6d9      	b.n	20009dd6 <__sfvwrite_r+0xde>
2000a022:	9a03      	ldr	r2, [sp, #12]
2000a024:	230c      	movs	r3, #12
2000a026:	6013      	str	r3, [r2, #0]
2000a028:	e7b9      	b.n	20009f9e <__sfvwrite_r+0x2a6>
2000a02a:	bf00      	nop

2000a02c <_fwalk_reent>:
2000a02c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a030:	4607      	mov	r7, r0
2000a032:	468a      	mov	sl, r1
2000a034:	f7ff fc48 	bl	200098c8 <__sfp_lock_acquire>
2000a038:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
2000a03c:	bf08      	it	eq
2000a03e:	46b0      	moveq	r8, r6
2000a040:	d018      	beq.n	2000a074 <_fwalk_reent+0x48>
2000a042:	f04f 0800 	mov.w	r8, #0
2000a046:	6875      	ldr	r5, [r6, #4]
2000a048:	68b4      	ldr	r4, [r6, #8]
2000a04a:	3d01      	subs	r5, #1
2000a04c:	d40f      	bmi.n	2000a06e <_fwalk_reent+0x42>
2000a04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000a052:	b14b      	cbz	r3, 2000a068 <_fwalk_reent+0x3c>
2000a054:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
2000a058:	4621      	mov	r1, r4
2000a05a:	4638      	mov	r0, r7
2000a05c:	f1b3 3fff 	cmp.w	r3, #4294967295
2000a060:	d002      	beq.n	2000a068 <_fwalk_reent+0x3c>
2000a062:	47d0      	blx	sl
2000a064:	ea48 0800 	orr.w	r8, r8, r0
2000a068:	3468      	adds	r4, #104	; 0x68
2000a06a:	3d01      	subs	r5, #1
2000a06c:	d5ef      	bpl.n	2000a04e <_fwalk_reent+0x22>
2000a06e:	6836      	ldr	r6, [r6, #0]
2000a070:	2e00      	cmp	r6, #0
2000a072:	d1e8      	bne.n	2000a046 <_fwalk_reent+0x1a>
2000a074:	f7ff fc2a 	bl	200098cc <__sfp_lock_release>
2000a078:	4640      	mov	r0, r8
2000a07a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a07e:	bf00      	nop

2000a080 <_fwalk>:
2000a080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a084:	4606      	mov	r6, r0
2000a086:	4688      	mov	r8, r1
2000a088:	f7ff fc1e 	bl	200098c8 <__sfp_lock_acquire>
2000a08c:	36d8      	adds	r6, #216	; 0xd8
2000a08e:	bf08      	it	eq
2000a090:	4637      	moveq	r7, r6
2000a092:	d015      	beq.n	2000a0c0 <_fwalk+0x40>
2000a094:	2700      	movs	r7, #0
2000a096:	6875      	ldr	r5, [r6, #4]
2000a098:	68b4      	ldr	r4, [r6, #8]
2000a09a:	3d01      	subs	r5, #1
2000a09c:	d40d      	bmi.n	2000a0ba <_fwalk+0x3a>
2000a09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000a0a2:	b13b      	cbz	r3, 2000a0b4 <_fwalk+0x34>
2000a0a4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
2000a0a8:	4620      	mov	r0, r4
2000a0aa:	f1b3 3fff 	cmp.w	r3, #4294967295
2000a0ae:	d001      	beq.n	2000a0b4 <_fwalk+0x34>
2000a0b0:	47c0      	blx	r8
2000a0b2:	4307      	orrs	r7, r0
2000a0b4:	3468      	adds	r4, #104	; 0x68
2000a0b6:	3d01      	subs	r5, #1
2000a0b8:	d5f1      	bpl.n	2000a09e <_fwalk+0x1e>
2000a0ba:	6836      	ldr	r6, [r6, #0]
2000a0bc:	2e00      	cmp	r6, #0
2000a0be:	d1ea      	bne.n	2000a096 <_fwalk+0x16>
2000a0c0:	f7ff fc04 	bl	200098cc <__sfp_lock_release>
2000a0c4:	4638      	mov	r0, r7
2000a0c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a0ca:	bf00      	nop

2000a0cc <__locale_charset>:
2000a0cc:	f24c 6378 	movw	r3, #50808	; 0xc678
2000a0d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a0d4:	6818      	ldr	r0, [r3, #0]
2000a0d6:	4770      	bx	lr

2000a0d8 <_localeconv_r>:
2000a0d8:	4800      	ldr	r0, [pc, #0]	; (2000a0dc <_localeconv_r+0x4>)
2000a0da:	4770      	bx	lr
2000a0dc:	2000c67c 	.word	0x2000c67c

2000a0e0 <localeconv>:
2000a0e0:	4800      	ldr	r0, [pc, #0]	; (2000a0e4 <localeconv+0x4>)
2000a0e2:	4770      	bx	lr
2000a0e4:	2000c67c 	.word	0x2000c67c

2000a0e8 <_setlocale_r>:
2000a0e8:	b570      	push	{r4, r5, r6, lr}
2000a0ea:	4605      	mov	r5, r0
2000a0ec:	460e      	mov	r6, r1
2000a0ee:	4614      	mov	r4, r2
2000a0f0:	b172      	cbz	r2, 2000a110 <_setlocale_r+0x28>
2000a0f2:	f24c 5180 	movw	r1, #50560	; 0xc580
2000a0f6:	4610      	mov	r0, r2
2000a0f8:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000a0fc:	f001 f812 	bl	2000b124 <strcmp>
2000a100:	b958      	cbnz	r0, 2000a11a <_setlocale_r+0x32>
2000a102:	f24c 5080 	movw	r0, #50560	; 0xc580
2000a106:	622c      	str	r4, [r5, #32]
2000a108:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000a10c:	61ee      	str	r6, [r5, #28]
2000a10e:	bd70      	pop	{r4, r5, r6, pc}
2000a110:	f24c 5080 	movw	r0, #50560	; 0xc580
2000a114:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000a118:	bd70      	pop	{r4, r5, r6, pc}
2000a11a:	f24c 0114 	movw	r1, #49172	; 0xc014
2000a11e:	4620      	mov	r0, r4
2000a120:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000a124:	f000 fffe 	bl	2000b124 <strcmp>
2000a128:	2800      	cmp	r0, #0
2000a12a:	d0ea      	beq.n	2000a102 <_setlocale_r+0x1a>
2000a12c:	2000      	movs	r0, #0
2000a12e:	bd70      	pop	{r4, r5, r6, pc}

2000a130 <setlocale>:
2000a130:	f64c 0340 	movw	r3, #51264	; 0xc840
2000a134:	460a      	mov	r2, r1
2000a136:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a13a:	4601      	mov	r1, r0
2000a13c:	6818      	ldr	r0, [r3, #0]
2000a13e:	e7d3      	b.n	2000a0e8 <_setlocale_r>

2000a140 <__smakebuf_r>:
2000a140:	898b      	ldrh	r3, [r1, #12]
2000a142:	b5f0      	push	{r4, r5, r6, r7, lr}
2000a144:	460c      	mov	r4, r1
2000a146:	b29a      	uxth	r2, r3
2000a148:	b091      	sub	sp, #68	; 0x44
2000a14a:	f012 0f02 	tst.w	r2, #2
2000a14e:	4605      	mov	r5, r0
2000a150:	d141      	bne.n	2000a1d6 <__smakebuf_r+0x96>
2000a152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a156:	2900      	cmp	r1, #0
2000a158:	db18      	blt.n	2000a18c <__smakebuf_r+0x4c>
2000a15a:	aa01      	add	r2, sp, #4
2000a15c:	f001 f978 	bl	2000b450 <_fstat_r>
2000a160:	2800      	cmp	r0, #0
2000a162:	db11      	blt.n	2000a188 <__smakebuf_r+0x48>
2000a164:	9b02      	ldr	r3, [sp, #8]
2000a166:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000a16a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000a16e:	bf14      	ite	ne
2000a170:	2700      	movne	r7, #0
2000a172:	2701      	moveq	r7, #1
2000a174:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
2000a178:	d040      	beq.n	2000a1fc <__smakebuf_r+0xbc>
2000a17a:	89a3      	ldrh	r3, [r4, #12]
2000a17c:	f44f 6680 	mov.w	r6, #1024	; 0x400
2000a180:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000a184:	81a3      	strh	r3, [r4, #12]
2000a186:	e00b      	b.n	2000a1a0 <__smakebuf_r+0x60>
2000a188:	89a3      	ldrh	r3, [r4, #12]
2000a18a:	b29a      	uxth	r2, r3
2000a18c:	f012 0f80 	tst.w	r2, #128	; 0x80
2000a190:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000a194:	bf0c      	ite	eq
2000a196:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000a19a:	2640      	movne	r6, #64	; 0x40
2000a19c:	2700      	movs	r7, #0
2000a19e:	81a3      	strh	r3, [r4, #12]
2000a1a0:	4628      	mov	r0, r5
2000a1a2:	4631      	mov	r1, r6
2000a1a4:	f7fa fdf6 	bl	20004d94 <_malloc_r>
2000a1a8:	b170      	cbz	r0, 2000a1c8 <__smakebuf_r+0x88>
2000a1aa:	89a1      	ldrh	r1, [r4, #12]
2000a1ac:	f649 1211 	movw	r2, #39185	; 0x9911
2000a1b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000a1b4:	6120      	str	r0, [r4, #16]
2000a1b6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
2000a1ba:	6166      	str	r6, [r4, #20]
2000a1bc:	62aa      	str	r2, [r5, #40]	; 0x28
2000a1be:	81a1      	strh	r1, [r4, #12]
2000a1c0:	6020      	str	r0, [r4, #0]
2000a1c2:	b97f      	cbnz	r7, 2000a1e4 <__smakebuf_r+0xa4>
2000a1c4:	b011      	add	sp, #68	; 0x44
2000a1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
2000a1c8:	89a3      	ldrh	r3, [r4, #12]
2000a1ca:	f413 7f00 	tst.w	r3, #512	; 0x200
2000a1ce:	d1f9      	bne.n	2000a1c4 <__smakebuf_r+0x84>
2000a1d0:	f043 0302 	orr.w	r3, r3, #2
2000a1d4:	81a3      	strh	r3, [r4, #12]
2000a1d6:	f104 0347 	add.w	r3, r4, #71	; 0x47
2000a1da:	6123      	str	r3, [r4, #16]
2000a1dc:	6023      	str	r3, [r4, #0]
2000a1de:	2301      	movs	r3, #1
2000a1e0:	6163      	str	r3, [r4, #20]
2000a1e2:	e7ef      	b.n	2000a1c4 <__smakebuf_r+0x84>
2000a1e4:	4628      	mov	r0, r5
2000a1e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000a1ea:	f001 f947 	bl	2000b47c <_isatty_r>
2000a1ee:	2800      	cmp	r0, #0
2000a1f0:	d0e8      	beq.n	2000a1c4 <__smakebuf_r+0x84>
2000a1f2:	89a3      	ldrh	r3, [r4, #12]
2000a1f4:	f043 0301 	orr.w	r3, r3, #1
2000a1f8:	81a3      	strh	r3, [r4, #12]
2000a1fa:	e7e3      	b.n	2000a1c4 <__smakebuf_r+0x84>
2000a1fc:	f24b 039d 	movw	r3, #45213	; 0xb09d
2000a200:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000a202:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a206:	429a      	cmp	r2, r3
2000a208:	d1b7      	bne.n	2000a17a <__smakebuf_r+0x3a>
2000a20a:	89a2      	ldrh	r2, [r4, #12]
2000a20c:	f44f 6380 	mov.w	r3, #1024	; 0x400
2000a210:	461e      	mov	r6, r3
2000a212:	6523      	str	r3, [r4, #80]	; 0x50
2000a214:	ea42 0303 	orr.w	r3, r2, r3
2000a218:	81a3      	strh	r3, [r4, #12]
2000a21a:	e7c1      	b.n	2000a1a0 <__smakebuf_r+0x60>

2000a21c <memchr>:
2000a21c:	f010 0f03 	tst.w	r0, #3
2000a220:	b2c9      	uxtb	r1, r1
2000a222:	b410      	push	{r4}
2000a224:	d010      	beq.n	2000a248 <memchr+0x2c>
2000a226:	2a00      	cmp	r2, #0
2000a228:	d02f      	beq.n	2000a28a <memchr+0x6e>
2000a22a:	7803      	ldrb	r3, [r0, #0]
2000a22c:	428b      	cmp	r3, r1
2000a22e:	d02a      	beq.n	2000a286 <memchr+0x6a>
2000a230:	3a01      	subs	r2, #1
2000a232:	e005      	b.n	2000a240 <memchr+0x24>
2000a234:	2a00      	cmp	r2, #0
2000a236:	d028      	beq.n	2000a28a <memchr+0x6e>
2000a238:	7803      	ldrb	r3, [r0, #0]
2000a23a:	3a01      	subs	r2, #1
2000a23c:	428b      	cmp	r3, r1
2000a23e:	d022      	beq.n	2000a286 <memchr+0x6a>
2000a240:	3001      	adds	r0, #1
2000a242:	f010 0f03 	tst.w	r0, #3
2000a246:	d1f5      	bne.n	2000a234 <memchr+0x18>
2000a248:	2a03      	cmp	r2, #3
2000a24a:	d911      	bls.n	2000a270 <memchr+0x54>
2000a24c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
2000a250:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
2000a254:	6803      	ldr	r3, [r0, #0]
2000a256:	ea84 0303 	eor.w	r3, r4, r3
2000a25a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
2000a25e:	ea2c 0303 	bic.w	r3, ip, r3
2000a262:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
2000a266:	d103      	bne.n	2000a270 <memchr+0x54>
2000a268:	3a04      	subs	r2, #4
2000a26a:	3004      	adds	r0, #4
2000a26c:	2a03      	cmp	r2, #3
2000a26e:	d8f1      	bhi.n	2000a254 <memchr+0x38>
2000a270:	b15a      	cbz	r2, 2000a28a <memchr+0x6e>
2000a272:	7803      	ldrb	r3, [r0, #0]
2000a274:	428b      	cmp	r3, r1
2000a276:	d006      	beq.n	2000a286 <memchr+0x6a>
2000a278:	3a01      	subs	r2, #1
2000a27a:	b132      	cbz	r2, 2000a28a <memchr+0x6e>
2000a27c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
2000a280:	3a01      	subs	r2, #1
2000a282:	428b      	cmp	r3, r1
2000a284:	d1f9      	bne.n	2000a27a <memchr+0x5e>
2000a286:	bc10      	pop	{r4}
2000a288:	4770      	bx	lr
2000a28a:	2000      	movs	r0, #0
2000a28c:	e7fb      	b.n	2000a286 <memchr+0x6a>
2000a28e:	bf00      	nop

2000a290 <memmove>:
2000a290:	4288      	cmp	r0, r1
2000a292:	468c      	mov	ip, r1
2000a294:	b470      	push	{r4, r5, r6}
2000a296:	4605      	mov	r5, r0
2000a298:	4614      	mov	r4, r2
2000a29a:	d90e      	bls.n	2000a2ba <memmove+0x2a>
2000a29c:	188b      	adds	r3, r1, r2
2000a29e:	4298      	cmp	r0, r3
2000a2a0:	d20b      	bcs.n	2000a2ba <memmove+0x2a>
2000a2a2:	b142      	cbz	r2, 2000a2b6 <memmove+0x26>
2000a2a4:	ebc2 0c03 	rsb	ip, r2, r3
2000a2a8:	4601      	mov	r1, r0
2000a2aa:	1e53      	subs	r3, r2, #1
2000a2ac:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000a2b0:	54ca      	strb	r2, [r1, r3]
2000a2b2:	3b01      	subs	r3, #1
2000a2b4:	d2fa      	bcs.n	2000a2ac <memmove+0x1c>
2000a2b6:	bc70      	pop	{r4, r5, r6}
2000a2b8:	4770      	bx	lr
2000a2ba:	2a0f      	cmp	r2, #15
2000a2bc:	d809      	bhi.n	2000a2d2 <memmove+0x42>
2000a2be:	2c00      	cmp	r4, #0
2000a2c0:	d0f9      	beq.n	2000a2b6 <memmove+0x26>
2000a2c2:	2300      	movs	r3, #0
2000a2c4:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000a2c8:	54ea      	strb	r2, [r5, r3]
2000a2ca:	3301      	adds	r3, #1
2000a2cc:	42a3      	cmp	r3, r4
2000a2ce:	d1f9      	bne.n	2000a2c4 <memmove+0x34>
2000a2d0:	e7f1      	b.n	2000a2b6 <memmove+0x26>
2000a2d2:	ea41 0300 	orr.w	r3, r1, r0
2000a2d6:	f013 0f03 	tst.w	r3, #3
2000a2da:	d1f0      	bne.n	2000a2be <memmove+0x2e>
2000a2dc:	4694      	mov	ip, r2
2000a2de:	460c      	mov	r4, r1
2000a2e0:	4603      	mov	r3, r0
2000a2e2:	6825      	ldr	r5, [r4, #0]
2000a2e4:	f1ac 0c10 	sub.w	ip, ip, #16
2000a2e8:	601d      	str	r5, [r3, #0]
2000a2ea:	6865      	ldr	r5, [r4, #4]
2000a2ec:	605d      	str	r5, [r3, #4]
2000a2ee:	68a5      	ldr	r5, [r4, #8]
2000a2f0:	609d      	str	r5, [r3, #8]
2000a2f2:	68e5      	ldr	r5, [r4, #12]
2000a2f4:	3410      	adds	r4, #16
2000a2f6:	60dd      	str	r5, [r3, #12]
2000a2f8:	3310      	adds	r3, #16
2000a2fa:	f1bc 0f0f 	cmp.w	ip, #15
2000a2fe:	d8f0      	bhi.n	2000a2e2 <memmove+0x52>
2000a300:	3a10      	subs	r2, #16
2000a302:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000a306:	f10c 0501 	add.w	r5, ip, #1
2000a30a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
2000a30e:	012d      	lsls	r5, r5, #4
2000a310:	eb02 160c 	add.w	r6, r2, ip, lsl #4
2000a314:	eb01 0c05 	add.w	ip, r1, r5
2000a318:	1945      	adds	r5, r0, r5
2000a31a:	2e03      	cmp	r6, #3
2000a31c:	4634      	mov	r4, r6
2000a31e:	d9ce      	bls.n	2000a2be <memmove+0x2e>
2000a320:	2300      	movs	r3, #0
2000a322:	f85c 2003 	ldr.w	r2, [ip, r3]
2000a326:	50ea      	str	r2, [r5, r3]
2000a328:	3304      	adds	r3, #4
2000a32a:	1af2      	subs	r2, r6, r3
2000a32c:	2a03      	cmp	r2, #3
2000a32e:	d8f8      	bhi.n	2000a322 <memmove+0x92>
2000a330:	3e04      	subs	r6, #4
2000a332:	08b3      	lsrs	r3, r6, #2
2000a334:	1c5a      	adds	r2, r3, #1
2000a336:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
2000a33a:	0092      	lsls	r2, r2, #2
2000a33c:	4494      	add	ip, r2
2000a33e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
2000a342:	18ad      	adds	r5, r5, r2
2000a344:	e7bb      	b.n	2000a2be <memmove+0x2e>
2000a346:	bf00      	nop

2000a348 <__hi0bits>:
2000a348:	0c02      	lsrs	r2, r0, #16
2000a34a:	4603      	mov	r3, r0
2000a34c:	0412      	lsls	r2, r2, #16
2000a34e:	b1b2      	cbz	r2, 2000a37e <__hi0bits+0x36>
2000a350:	2000      	movs	r0, #0
2000a352:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
2000a356:	d101      	bne.n	2000a35c <__hi0bits+0x14>
2000a358:	3008      	adds	r0, #8
2000a35a:	021b      	lsls	r3, r3, #8
2000a35c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
2000a360:	d101      	bne.n	2000a366 <__hi0bits+0x1e>
2000a362:	3004      	adds	r0, #4
2000a364:	011b      	lsls	r3, r3, #4
2000a366:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
2000a36a:	d101      	bne.n	2000a370 <__hi0bits+0x28>
2000a36c:	3002      	adds	r0, #2
2000a36e:	009b      	lsls	r3, r3, #2
2000a370:	2b00      	cmp	r3, #0
2000a372:	db03      	blt.n	2000a37c <__hi0bits+0x34>
2000a374:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
2000a378:	d004      	beq.n	2000a384 <__hi0bits+0x3c>
2000a37a:	3001      	adds	r0, #1
2000a37c:	4770      	bx	lr
2000a37e:	0403      	lsls	r3, r0, #16
2000a380:	2010      	movs	r0, #16
2000a382:	e7e6      	b.n	2000a352 <__hi0bits+0xa>
2000a384:	2020      	movs	r0, #32
2000a386:	4770      	bx	lr

2000a388 <__lo0bits>:
2000a388:	6803      	ldr	r3, [r0, #0]
2000a38a:	4602      	mov	r2, r0
2000a38c:	f013 0007 	ands.w	r0, r3, #7
2000a390:	d009      	beq.n	2000a3a6 <__lo0bits+0x1e>
2000a392:	f013 0f01 	tst.w	r3, #1
2000a396:	d121      	bne.n	2000a3dc <__lo0bits+0x54>
2000a398:	f013 0f02 	tst.w	r3, #2
2000a39c:	d122      	bne.n	2000a3e4 <__lo0bits+0x5c>
2000a39e:	089b      	lsrs	r3, r3, #2
2000a3a0:	2002      	movs	r0, #2
2000a3a2:	6013      	str	r3, [r2, #0]
2000a3a4:	4770      	bx	lr
2000a3a6:	b299      	uxth	r1, r3
2000a3a8:	b909      	cbnz	r1, 2000a3ae <__lo0bits+0x26>
2000a3aa:	0c1b      	lsrs	r3, r3, #16
2000a3ac:	2010      	movs	r0, #16
2000a3ae:	f013 0fff 	tst.w	r3, #255	; 0xff
2000a3b2:	d101      	bne.n	2000a3b8 <__lo0bits+0x30>
2000a3b4:	3008      	adds	r0, #8
2000a3b6:	0a1b      	lsrs	r3, r3, #8
2000a3b8:	f013 0f0f 	tst.w	r3, #15
2000a3bc:	d101      	bne.n	2000a3c2 <__lo0bits+0x3a>
2000a3be:	3004      	adds	r0, #4
2000a3c0:	091b      	lsrs	r3, r3, #4
2000a3c2:	f013 0f03 	tst.w	r3, #3
2000a3c6:	d101      	bne.n	2000a3cc <__lo0bits+0x44>
2000a3c8:	3002      	adds	r0, #2
2000a3ca:	089b      	lsrs	r3, r3, #2
2000a3cc:	f013 0f01 	tst.w	r3, #1
2000a3d0:	d102      	bne.n	2000a3d8 <__lo0bits+0x50>
2000a3d2:	085b      	lsrs	r3, r3, #1
2000a3d4:	d004      	beq.n	2000a3e0 <__lo0bits+0x58>
2000a3d6:	3001      	adds	r0, #1
2000a3d8:	6013      	str	r3, [r2, #0]
2000a3da:	4770      	bx	lr
2000a3dc:	2000      	movs	r0, #0
2000a3de:	4770      	bx	lr
2000a3e0:	2020      	movs	r0, #32
2000a3e2:	4770      	bx	lr
2000a3e4:	085b      	lsrs	r3, r3, #1
2000a3e6:	2001      	movs	r0, #1
2000a3e8:	6013      	str	r3, [r2, #0]
2000a3ea:	4770      	bx	lr

2000a3ec <__mcmp>:
2000a3ec:	4603      	mov	r3, r0
2000a3ee:	690a      	ldr	r2, [r1, #16]
2000a3f0:	6900      	ldr	r0, [r0, #16]
2000a3f2:	b410      	push	{r4}
2000a3f4:	1a80      	subs	r0, r0, r2
2000a3f6:	d111      	bne.n	2000a41c <__mcmp+0x30>
2000a3f8:	3204      	adds	r2, #4
2000a3fa:	f103 0c14 	add.w	ip, r3, #20
2000a3fe:	0092      	lsls	r2, r2, #2
2000a400:	189b      	adds	r3, r3, r2
2000a402:	1889      	adds	r1, r1, r2
2000a404:	3104      	adds	r1, #4
2000a406:	3304      	adds	r3, #4
2000a408:	f853 4c04 	ldr.w	r4, [r3, #-4]
2000a40c:	3b04      	subs	r3, #4
2000a40e:	f851 2c04 	ldr.w	r2, [r1, #-4]
2000a412:	3904      	subs	r1, #4
2000a414:	4294      	cmp	r4, r2
2000a416:	d103      	bne.n	2000a420 <__mcmp+0x34>
2000a418:	459c      	cmp	ip, r3
2000a41a:	d3f5      	bcc.n	2000a408 <__mcmp+0x1c>
2000a41c:	bc10      	pop	{r4}
2000a41e:	4770      	bx	lr
2000a420:	bf38      	it	cc
2000a422:	f04f 30ff 	movcc.w	r0, #4294967295
2000a426:	d3f9      	bcc.n	2000a41c <__mcmp+0x30>
2000a428:	2001      	movs	r0, #1
2000a42a:	e7f7      	b.n	2000a41c <__mcmp+0x30>

2000a42c <__ulp>:
2000a42c:	f240 0300 	movw	r3, #0
2000a430:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000a434:	ea01 0303 	and.w	r3, r1, r3
2000a438:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
2000a43c:	2b00      	cmp	r3, #0
2000a43e:	dd02      	ble.n	2000a446 <__ulp+0x1a>
2000a440:	4619      	mov	r1, r3
2000a442:	2000      	movs	r0, #0
2000a444:	4770      	bx	lr
2000a446:	425b      	negs	r3, r3
2000a448:	151b      	asrs	r3, r3, #20
2000a44a:	2b13      	cmp	r3, #19
2000a44c:	dd0e      	ble.n	2000a46c <__ulp+0x40>
2000a44e:	3b14      	subs	r3, #20
2000a450:	2b1e      	cmp	r3, #30
2000a452:	dd03      	ble.n	2000a45c <__ulp+0x30>
2000a454:	2301      	movs	r3, #1
2000a456:	2100      	movs	r1, #0
2000a458:	4618      	mov	r0, r3
2000a45a:	4770      	bx	lr
2000a45c:	2201      	movs	r2, #1
2000a45e:	f1c3 031f 	rsb	r3, r3, #31
2000a462:	2100      	movs	r1, #0
2000a464:	fa12 f303 	lsls.w	r3, r2, r3
2000a468:	4618      	mov	r0, r3
2000a46a:	4770      	bx	lr
2000a46c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
2000a470:	2000      	movs	r0, #0
2000a472:	fa52 f103 	asrs.w	r1, r2, r3
2000a476:	4770      	bx	lr

2000a478 <__b2d>:
2000a478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a47c:	6904      	ldr	r4, [r0, #16]
2000a47e:	f100 0614 	add.w	r6, r0, #20
2000a482:	460f      	mov	r7, r1
2000a484:	3404      	adds	r4, #4
2000a486:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
2000a48a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000a48e:	46a0      	mov	r8, r4
2000a490:	4628      	mov	r0, r5
2000a492:	f7ff ff59 	bl	2000a348 <__hi0bits>
2000a496:	280a      	cmp	r0, #10
2000a498:	f1c0 0320 	rsb	r3, r0, #32
2000a49c:	603b      	str	r3, [r7, #0]
2000a49e:	dc14      	bgt.n	2000a4ca <__b2d+0x52>
2000a4a0:	42a6      	cmp	r6, r4
2000a4a2:	f1c0 030b 	rsb	r3, r0, #11
2000a4a6:	d237      	bcs.n	2000a518 <__b2d+0xa0>
2000a4a8:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000a4ac:	40d9      	lsrs	r1, r3
2000a4ae:	fa25 fc03 	lsr.w	ip, r5, r3
2000a4b2:	3015      	adds	r0, #21
2000a4b4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
2000a4b8:	4085      	lsls	r5, r0
2000a4ba:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
2000a4be:	ea41 0205 	orr.w	r2, r1, r5
2000a4c2:	4610      	mov	r0, r2
2000a4c4:	4619      	mov	r1, r3
2000a4c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a4ca:	42a6      	cmp	r6, r4
2000a4cc:	d320      	bcc.n	2000a510 <__b2d+0x98>
2000a4ce:	2100      	movs	r1, #0
2000a4d0:	380b      	subs	r0, #11
2000a4d2:	bf02      	ittt	eq
2000a4d4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
2000a4d8:	460a      	moveq	r2, r1
2000a4da:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
2000a4de:	d0f0      	beq.n	2000a4c2 <__b2d+0x4a>
2000a4e0:	42b4      	cmp	r4, r6
2000a4e2:	f1c0 0320 	rsb	r3, r0, #32
2000a4e6:	d919      	bls.n	2000a51c <__b2d+0xa4>
2000a4e8:	f854 4c04 	ldr.w	r4, [r4, #-4]
2000a4ec:	40dc      	lsrs	r4, r3
2000a4ee:	4085      	lsls	r5, r0
2000a4f0:	fa21 fc03 	lsr.w	ip, r1, r3
2000a4f4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
2000a4f8:	fa11 f000 	lsls.w	r0, r1, r0
2000a4fc:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
2000a500:	ea44 0200 	orr.w	r2, r4, r0
2000a504:	ea45 030c 	orr.w	r3, r5, ip
2000a508:	4610      	mov	r0, r2
2000a50a:	4619      	mov	r1, r3
2000a50c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a510:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000a514:	3c04      	subs	r4, #4
2000a516:	e7db      	b.n	2000a4d0 <__b2d+0x58>
2000a518:	2100      	movs	r1, #0
2000a51a:	e7c8      	b.n	2000a4ae <__b2d+0x36>
2000a51c:	2400      	movs	r4, #0
2000a51e:	e7e6      	b.n	2000a4ee <__b2d+0x76>

2000a520 <__ratio>:
2000a520:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
2000a524:	b083      	sub	sp, #12
2000a526:	460e      	mov	r6, r1
2000a528:	a901      	add	r1, sp, #4
2000a52a:	4607      	mov	r7, r0
2000a52c:	f7ff ffa4 	bl	2000a478 <__b2d>
2000a530:	460d      	mov	r5, r1
2000a532:	4604      	mov	r4, r0
2000a534:	4669      	mov	r1, sp
2000a536:	4630      	mov	r0, r6
2000a538:	f7ff ff9e 	bl	2000a478 <__b2d>
2000a53c:	f8dd c004 	ldr.w	ip, [sp, #4]
2000a540:	46a9      	mov	r9, r5
2000a542:	46a0      	mov	r8, r4
2000a544:	460b      	mov	r3, r1
2000a546:	4602      	mov	r2, r0
2000a548:	6931      	ldr	r1, [r6, #16]
2000a54a:	4616      	mov	r6, r2
2000a54c:	6938      	ldr	r0, [r7, #16]
2000a54e:	461f      	mov	r7, r3
2000a550:	1a40      	subs	r0, r0, r1
2000a552:	9900      	ldr	r1, [sp, #0]
2000a554:	ebc1 010c 	rsb	r1, r1, ip
2000a558:	eb01 1140 	add.w	r1, r1, r0, lsl #5
2000a55c:	2900      	cmp	r1, #0
2000a55e:	bfc9      	itett	gt
2000a560:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
2000a564:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
2000a568:	4624      	movgt	r4, r4
2000a56a:	464d      	movgt	r5, r9
2000a56c:	bfdc      	itt	le
2000a56e:	4612      	movle	r2, r2
2000a570:	463b      	movle	r3, r7
2000a572:	4620      	mov	r0, r4
2000a574:	4629      	mov	r1, r5
2000a576:	f7f9 ffff 	bl	20004578 <__aeabi_ddiv>
2000a57a:	b003      	add	sp, #12
2000a57c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

2000a580 <_mprec_log10>:
2000a580:	2817      	cmp	r0, #23
2000a582:	b510      	push	{r4, lr}
2000a584:	4604      	mov	r4, r0
2000a586:	dd0e      	ble.n	2000a5a6 <_mprec_log10+0x26>
2000a588:	f240 0100 	movw	r1, #0
2000a58c:	2000      	movs	r0, #0
2000a58e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000a592:	f240 0300 	movw	r3, #0
2000a596:	2200      	movs	r2, #0
2000a598:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000a59c:	f7f9 fec2 	bl	20004324 <__aeabi_dmul>
2000a5a0:	3c01      	subs	r4, #1
2000a5a2:	d1f6      	bne.n	2000a592 <_mprec_log10+0x12>
2000a5a4:	bd10      	pop	{r4, pc}
2000a5a6:	f24c 63c0 	movw	r3, #50880	; 0xc6c0
2000a5aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a5ae:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
2000a5b2:	e9d3 0100 	ldrd	r0, r1, [r3]
2000a5b6:	bd10      	pop	{r4, pc}

2000a5b8 <__copybits>:
2000a5b8:	6913      	ldr	r3, [r2, #16]
2000a5ba:	3901      	subs	r1, #1
2000a5bc:	f102 0c14 	add.w	ip, r2, #20
2000a5c0:	b410      	push	{r4}
2000a5c2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
2000a5c6:	114c      	asrs	r4, r1, #5
2000a5c8:	3214      	adds	r2, #20
2000a5ca:	3401      	adds	r4, #1
2000a5cc:	4594      	cmp	ip, r2
2000a5ce:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000a5d2:	d20f      	bcs.n	2000a5f4 <__copybits+0x3c>
2000a5d4:	2300      	movs	r3, #0
2000a5d6:	f85c 1003 	ldr.w	r1, [ip, r3]
2000a5da:	50c1      	str	r1, [r0, r3]
2000a5dc:	3304      	adds	r3, #4
2000a5de:	eb03 010c 	add.w	r1, r3, ip
2000a5e2:	428a      	cmp	r2, r1
2000a5e4:	d8f7      	bhi.n	2000a5d6 <__copybits+0x1e>
2000a5e6:	ea6f 0c0c 	mvn.w	ip, ip
2000a5ea:	4462      	add	r2, ip
2000a5ec:	f022 0203 	bic.w	r2, r2, #3
2000a5f0:	3204      	adds	r2, #4
2000a5f2:	1880      	adds	r0, r0, r2
2000a5f4:	4284      	cmp	r4, r0
2000a5f6:	d904      	bls.n	2000a602 <__copybits+0x4a>
2000a5f8:	2300      	movs	r3, #0
2000a5fa:	f840 3b04 	str.w	r3, [r0], #4
2000a5fe:	4284      	cmp	r4, r0
2000a600:	d8fb      	bhi.n	2000a5fa <__copybits+0x42>
2000a602:	bc10      	pop	{r4}
2000a604:	4770      	bx	lr
2000a606:	bf00      	nop

2000a608 <__any_on>:
2000a608:	6902      	ldr	r2, [r0, #16]
2000a60a:	114b      	asrs	r3, r1, #5
2000a60c:	429a      	cmp	r2, r3
2000a60e:	db10      	blt.n	2000a632 <__any_on+0x2a>
2000a610:	dd0e      	ble.n	2000a630 <__any_on+0x28>
2000a612:	f011 011f 	ands.w	r1, r1, #31
2000a616:	d00b      	beq.n	2000a630 <__any_on+0x28>
2000a618:	461a      	mov	r2, r3
2000a61a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000a61e:	695b      	ldr	r3, [r3, #20]
2000a620:	fa23 fc01 	lsr.w	ip, r3, r1
2000a624:	fa0c f101 	lsl.w	r1, ip, r1
2000a628:	4299      	cmp	r1, r3
2000a62a:	d002      	beq.n	2000a632 <__any_on+0x2a>
2000a62c:	2001      	movs	r0, #1
2000a62e:	4770      	bx	lr
2000a630:	461a      	mov	r2, r3
2000a632:	3204      	adds	r2, #4
2000a634:	f100 0114 	add.w	r1, r0, #20
2000a638:	eb00 0382 	add.w	r3, r0, r2, lsl #2
2000a63c:	f103 0c04 	add.w	ip, r3, #4
2000a640:	4561      	cmp	r1, ip
2000a642:	d20b      	bcs.n	2000a65c <__any_on+0x54>
2000a644:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
2000a648:	2a00      	cmp	r2, #0
2000a64a:	d1ef      	bne.n	2000a62c <__any_on+0x24>
2000a64c:	4299      	cmp	r1, r3
2000a64e:	d205      	bcs.n	2000a65c <__any_on+0x54>
2000a650:	f853 2d04 	ldr.w	r2, [r3, #-4]!
2000a654:	2a00      	cmp	r2, #0
2000a656:	d1e9      	bne.n	2000a62c <__any_on+0x24>
2000a658:	4299      	cmp	r1, r3
2000a65a:	d3f9      	bcc.n	2000a650 <__any_on+0x48>
2000a65c:	2000      	movs	r0, #0
2000a65e:	4770      	bx	lr

2000a660 <_Bfree>:
2000a660:	b530      	push	{r4, r5, lr}
2000a662:	6a45      	ldr	r5, [r0, #36]	; 0x24
2000a664:	b083      	sub	sp, #12
2000a666:	4604      	mov	r4, r0
2000a668:	b155      	cbz	r5, 2000a680 <_Bfree+0x20>
2000a66a:	b139      	cbz	r1, 2000a67c <_Bfree+0x1c>
2000a66c:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000a66e:	684a      	ldr	r2, [r1, #4]
2000a670:	68db      	ldr	r3, [r3, #12]
2000a672:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
2000a676:	6008      	str	r0, [r1, #0]
2000a678:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000a67c:	b003      	add	sp, #12
2000a67e:	bd30      	pop	{r4, r5, pc}
2000a680:	2010      	movs	r0, #16
2000a682:	9101      	str	r1, [sp, #4]
2000a684:	f7fa fb7e 	bl	20004d84 <malloc>
2000a688:	9901      	ldr	r1, [sp, #4]
2000a68a:	6260      	str	r0, [r4, #36]	; 0x24
2000a68c:	60c5      	str	r5, [r0, #12]
2000a68e:	6045      	str	r5, [r0, #4]
2000a690:	6085      	str	r5, [r0, #8]
2000a692:	6005      	str	r5, [r0, #0]
2000a694:	e7e9      	b.n	2000a66a <_Bfree+0xa>
2000a696:	bf00      	nop

2000a698 <_Balloc>:
2000a698:	b570      	push	{r4, r5, r6, lr}
2000a69a:	6a44      	ldr	r4, [r0, #36]	; 0x24
2000a69c:	4606      	mov	r6, r0
2000a69e:	460d      	mov	r5, r1
2000a6a0:	b164      	cbz	r4, 2000a6bc <_Balloc+0x24>
2000a6a2:	68e2      	ldr	r2, [r4, #12]
2000a6a4:	b1a2      	cbz	r2, 2000a6d0 <_Balloc+0x38>
2000a6a6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000a6aa:	b1eb      	cbz	r3, 2000a6e8 <_Balloc+0x50>
2000a6ac:	6819      	ldr	r1, [r3, #0]
2000a6ae:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
2000a6b2:	2200      	movs	r2, #0
2000a6b4:	60da      	str	r2, [r3, #12]
2000a6b6:	611a      	str	r2, [r3, #16]
2000a6b8:	4618      	mov	r0, r3
2000a6ba:	bd70      	pop	{r4, r5, r6, pc}
2000a6bc:	2010      	movs	r0, #16
2000a6be:	f7fa fb61 	bl	20004d84 <malloc>
2000a6c2:	2300      	movs	r3, #0
2000a6c4:	4604      	mov	r4, r0
2000a6c6:	6270      	str	r0, [r6, #36]	; 0x24
2000a6c8:	60c3      	str	r3, [r0, #12]
2000a6ca:	6043      	str	r3, [r0, #4]
2000a6cc:	6083      	str	r3, [r0, #8]
2000a6ce:	6003      	str	r3, [r0, #0]
2000a6d0:	2210      	movs	r2, #16
2000a6d2:	4630      	mov	r0, r6
2000a6d4:	2104      	movs	r1, #4
2000a6d6:	f000 fe13 	bl	2000b300 <_calloc_r>
2000a6da:	6a73      	ldr	r3, [r6, #36]	; 0x24
2000a6dc:	60e0      	str	r0, [r4, #12]
2000a6de:	68da      	ldr	r2, [r3, #12]
2000a6e0:	2a00      	cmp	r2, #0
2000a6e2:	d1e0      	bne.n	2000a6a6 <_Balloc+0xe>
2000a6e4:	4613      	mov	r3, r2
2000a6e6:	e7e7      	b.n	2000a6b8 <_Balloc+0x20>
2000a6e8:	2401      	movs	r4, #1
2000a6ea:	4630      	mov	r0, r6
2000a6ec:	4621      	mov	r1, r4
2000a6ee:	40ac      	lsls	r4, r5
2000a6f0:	1d62      	adds	r2, r4, #5
2000a6f2:	0092      	lsls	r2, r2, #2
2000a6f4:	f000 fe04 	bl	2000b300 <_calloc_r>
2000a6f8:	4603      	mov	r3, r0
2000a6fa:	2800      	cmp	r0, #0
2000a6fc:	d0dc      	beq.n	2000a6b8 <_Balloc+0x20>
2000a6fe:	6045      	str	r5, [r0, #4]
2000a700:	6084      	str	r4, [r0, #8]
2000a702:	e7d6      	b.n	2000a6b2 <_Balloc+0x1a>

2000a704 <__d2b>:
2000a704:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000a708:	b083      	sub	sp, #12
2000a70a:	2101      	movs	r1, #1
2000a70c:	461d      	mov	r5, r3
2000a70e:	4614      	mov	r4, r2
2000a710:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000a712:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000a714:	f7ff ffc0 	bl	2000a698 <_Balloc>
2000a718:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
2000a71c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
2000a720:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000a724:	4615      	mov	r5, r2
2000a726:	ea5f 5a12 	movs.w	sl, r2, lsr #20
2000a72a:	9300      	str	r3, [sp, #0]
2000a72c:	bf1c      	itt	ne
2000a72e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
2000a732:	9300      	strne	r3, [sp, #0]
2000a734:	4680      	mov	r8, r0
2000a736:	2c00      	cmp	r4, #0
2000a738:	d023      	beq.n	2000a782 <__d2b+0x7e>
2000a73a:	a802      	add	r0, sp, #8
2000a73c:	f840 4d04 	str.w	r4, [r0, #-4]!
2000a740:	f7ff fe22 	bl	2000a388 <__lo0bits>
2000a744:	4603      	mov	r3, r0
2000a746:	2800      	cmp	r0, #0
2000a748:	d137      	bne.n	2000a7ba <__d2b+0xb6>
2000a74a:	9901      	ldr	r1, [sp, #4]
2000a74c:	9a00      	ldr	r2, [sp, #0]
2000a74e:	f8c8 1014 	str.w	r1, [r8, #20]
2000a752:	2a00      	cmp	r2, #0
2000a754:	bf14      	ite	ne
2000a756:	2402      	movne	r4, #2
2000a758:	2401      	moveq	r4, #1
2000a75a:	f8c8 2018 	str.w	r2, [r8, #24]
2000a75e:	f8c8 4010 	str.w	r4, [r8, #16]
2000a762:	f1ba 0f00 	cmp.w	sl, #0
2000a766:	d01b      	beq.n	2000a7a0 <__d2b+0x9c>
2000a768:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
2000a76c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
2000a770:	f1aa 0a03 	sub.w	sl, sl, #3
2000a774:	4453      	add	r3, sl
2000a776:	603b      	str	r3, [r7, #0]
2000a778:	6032      	str	r2, [r6, #0]
2000a77a:	4640      	mov	r0, r8
2000a77c:	b003      	add	sp, #12
2000a77e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a782:	4668      	mov	r0, sp
2000a784:	f7ff fe00 	bl	2000a388 <__lo0bits>
2000a788:	2301      	movs	r3, #1
2000a78a:	461c      	mov	r4, r3
2000a78c:	f8c8 3010 	str.w	r3, [r8, #16]
2000a790:	9b00      	ldr	r3, [sp, #0]
2000a792:	f8c8 3014 	str.w	r3, [r8, #20]
2000a796:	f100 0320 	add.w	r3, r0, #32
2000a79a:	f1ba 0f00 	cmp.w	sl, #0
2000a79e:	d1e3      	bne.n	2000a768 <__d2b+0x64>
2000a7a0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
2000a7a4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
2000a7a8:	3b02      	subs	r3, #2
2000a7aa:	603b      	str	r3, [r7, #0]
2000a7ac:	6910      	ldr	r0, [r2, #16]
2000a7ae:	f7ff fdcb 	bl	2000a348 <__hi0bits>
2000a7b2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000a7b6:	6030      	str	r0, [r6, #0]
2000a7b8:	e7df      	b.n	2000a77a <__d2b+0x76>
2000a7ba:	9a00      	ldr	r2, [sp, #0]
2000a7bc:	f1c0 0120 	rsb	r1, r0, #32
2000a7c0:	fa12 f101 	lsls.w	r1, r2, r1
2000a7c4:	40c2      	lsrs	r2, r0
2000a7c6:	9801      	ldr	r0, [sp, #4]
2000a7c8:	4301      	orrs	r1, r0
2000a7ca:	f8c8 1014 	str.w	r1, [r8, #20]
2000a7ce:	9200      	str	r2, [sp, #0]
2000a7d0:	e7bf      	b.n	2000a752 <__d2b+0x4e>
2000a7d2:	bf00      	nop

2000a7d4 <__mdiff>:
2000a7d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a7d8:	6913      	ldr	r3, [r2, #16]
2000a7da:	690f      	ldr	r7, [r1, #16]
2000a7dc:	460c      	mov	r4, r1
2000a7de:	4615      	mov	r5, r2
2000a7e0:	1aff      	subs	r7, r7, r3
2000a7e2:	2f00      	cmp	r7, #0
2000a7e4:	d04f      	beq.n	2000a886 <__mdiff+0xb2>
2000a7e6:	db6a      	blt.n	2000a8be <__mdiff+0xea>
2000a7e8:	2700      	movs	r7, #0
2000a7ea:	f101 0614 	add.w	r6, r1, #20
2000a7ee:	6861      	ldr	r1, [r4, #4]
2000a7f0:	f7ff ff52 	bl	2000a698 <_Balloc>
2000a7f4:	f8d5 8010 	ldr.w	r8, [r5, #16]
2000a7f8:	f8d4 c010 	ldr.w	ip, [r4, #16]
2000a7fc:	f105 0114 	add.w	r1, r5, #20
2000a800:	2200      	movs	r2, #0
2000a802:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000a806:	eb04 048c 	add.w	r4, r4, ip, lsl #2
2000a80a:	f105 0814 	add.w	r8, r5, #20
2000a80e:	3414      	adds	r4, #20
2000a810:	f100 0314 	add.w	r3, r0, #20
2000a814:	60c7      	str	r7, [r0, #12]
2000a816:	f851 7b04 	ldr.w	r7, [r1], #4
2000a81a:	f856 5b04 	ldr.w	r5, [r6], #4
2000a81e:	46bb      	mov	fp, r7
2000a820:	fa1f fa87 	uxth.w	sl, r7
2000a824:	0c3f      	lsrs	r7, r7, #16
2000a826:	fa1f f985 	uxth.w	r9, r5
2000a82a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000a82e:	ebca 0a09 	rsb	sl, sl, r9
2000a832:	4452      	add	r2, sl
2000a834:	eb07 4722 	add.w	r7, r7, r2, asr #16
2000a838:	b292      	uxth	r2, r2
2000a83a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000a83e:	f843 2b04 	str.w	r2, [r3], #4
2000a842:	143a      	asrs	r2, r7, #16
2000a844:	4588      	cmp	r8, r1
2000a846:	d8e6      	bhi.n	2000a816 <__mdiff+0x42>
2000a848:	42a6      	cmp	r6, r4
2000a84a:	d20e      	bcs.n	2000a86a <__mdiff+0x96>
2000a84c:	f856 1b04 	ldr.w	r1, [r6], #4
2000a850:	b28d      	uxth	r5, r1
2000a852:	0c09      	lsrs	r1, r1, #16
2000a854:	1952      	adds	r2, r2, r5
2000a856:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000a85a:	b292      	uxth	r2, r2
2000a85c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
2000a860:	f843 2b04 	str.w	r2, [r3], #4
2000a864:	140a      	asrs	r2, r1, #16
2000a866:	42b4      	cmp	r4, r6
2000a868:	d8f0      	bhi.n	2000a84c <__mdiff+0x78>
2000a86a:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000a86e:	b932      	cbnz	r2, 2000a87e <__mdiff+0xaa>
2000a870:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a874:	f10c 3cff 	add.w	ip, ip, #4294967295
2000a878:	3b04      	subs	r3, #4
2000a87a:	2a00      	cmp	r2, #0
2000a87c:	d0f8      	beq.n	2000a870 <__mdiff+0x9c>
2000a87e:	f8c0 c010 	str.w	ip, [r0, #16]
2000a882:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a886:	3304      	adds	r3, #4
2000a888:	f101 0614 	add.w	r6, r1, #20
2000a88c:	009b      	lsls	r3, r3, #2
2000a88e:	18d2      	adds	r2, r2, r3
2000a890:	18cb      	adds	r3, r1, r3
2000a892:	3304      	adds	r3, #4
2000a894:	3204      	adds	r2, #4
2000a896:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000a89a:	3b04      	subs	r3, #4
2000a89c:	f852 1c04 	ldr.w	r1, [r2, #-4]
2000a8a0:	3a04      	subs	r2, #4
2000a8a2:	458c      	cmp	ip, r1
2000a8a4:	d10a      	bne.n	2000a8bc <__mdiff+0xe8>
2000a8a6:	429e      	cmp	r6, r3
2000a8a8:	d3f5      	bcc.n	2000a896 <__mdiff+0xc2>
2000a8aa:	2100      	movs	r1, #0
2000a8ac:	f7ff fef4 	bl	2000a698 <_Balloc>
2000a8b0:	2301      	movs	r3, #1
2000a8b2:	6103      	str	r3, [r0, #16]
2000a8b4:	2300      	movs	r3, #0
2000a8b6:	6143      	str	r3, [r0, #20]
2000a8b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a8bc:	d297      	bcs.n	2000a7ee <__mdiff+0x1a>
2000a8be:	4623      	mov	r3, r4
2000a8c0:	462c      	mov	r4, r5
2000a8c2:	2701      	movs	r7, #1
2000a8c4:	461d      	mov	r5, r3
2000a8c6:	f104 0614 	add.w	r6, r4, #20
2000a8ca:	e790      	b.n	2000a7ee <__mdiff+0x1a>

2000a8cc <__lshift>:
2000a8cc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a8d0:	690d      	ldr	r5, [r1, #16]
2000a8d2:	688b      	ldr	r3, [r1, #8]
2000a8d4:	1156      	asrs	r6, r2, #5
2000a8d6:	3501      	adds	r5, #1
2000a8d8:	460c      	mov	r4, r1
2000a8da:	19ad      	adds	r5, r5, r6
2000a8dc:	4690      	mov	r8, r2
2000a8de:	429d      	cmp	r5, r3
2000a8e0:	4682      	mov	sl, r0
2000a8e2:	6849      	ldr	r1, [r1, #4]
2000a8e4:	dd03      	ble.n	2000a8ee <__lshift+0x22>
2000a8e6:	005b      	lsls	r3, r3, #1
2000a8e8:	3101      	adds	r1, #1
2000a8ea:	429d      	cmp	r5, r3
2000a8ec:	dcfb      	bgt.n	2000a8e6 <__lshift+0x1a>
2000a8ee:	4650      	mov	r0, sl
2000a8f0:	f7ff fed2 	bl	2000a698 <_Balloc>
2000a8f4:	2e00      	cmp	r6, #0
2000a8f6:	4607      	mov	r7, r0
2000a8f8:	f100 0214 	add.w	r2, r0, #20
2000a8fc:	dd0a      	ble.n	2000a914 <__lshift+0x48>
2000a8fe:	2300      	movs	r3, #0
2000a900:	4619      	mov	r1, r3
2000a902:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000a906:	3301      	adds	r3, #1
2000a908:	42b3      	cmp	r3, r6
2000a90a:	d1fa      	bne.n	2000a902 <__lshift+0x36>
2000a90c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
2000a910:	f103 0214 	add.w	r2, r3, #20
2000a914:	6920      	ldr	r0, [r4, #16]
2000a916:	f104 0314 	add.w	r3, r4, #20
2000a91a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000a91e:	3014      	adds	r0, #20
2000a920:	f018 081f 	ands.w	r8, r8, #31
2000a924:	d01b      	beq.n	2000a95e <__lshift+0x92>
2000a926:	f1c8 0e20 	rsb	lr, r8, #32
2000a92a:	2100      	movs	r1, #0
2000a92c:	681e      	ldr	r6, [r3, #0]
2000a92e:	fa06 fc08 	lsl.w	ip, r6, r8
2000a932:	ea41 010c 	orr.w	r1, r1, ip
2000a936:	f842 1b04 	str.w	r1, [r2], #4
2000a93a:	f853 1b04 	ldr.w	r1, [r3], #4
2000a93e:	4298      	cmp	r0, r3
2000a940:	fa21 f10e 	lsr.w	r1, r1, lr
2000a944:	d8f2      	bhi.n	2000a92c <__lshift+0x60>
2000a946:	6011      	str	r1, [r2, #0]
2000a948:	b101      	cbz	r1, 2000a94c <__lshift+0x80>
2000a94a:	3501      	adds	r5, #1
2000a94c:	4650      	mov	r0, sl
2000a94e:	3d01      	subs	r5, #1
2000a950:	4621      	mov	r1, r4
2000a952:	613d      	str	r5, [r7, #16]
2000a954:	f7ff fe84 	bl	2000a660 <_Bfree>
2000a958:	4638      	mov	r0, r7
2000a95a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a95e:	f853 1008 	ldr.w	r1, [r3, r8]
2000a962:	f842 1008 	str.w	r1, [r2, r8]
2000a966:	f108 0804 	add.w	r8, r8, #4
2000a96a:	eb08 0103 	add.w	r1, r8, r3
2000a96e:	4288      	cmp	r0, r1
2000a970:	d9ec      	bls.n	2000a94c <__lshift+0x80>
2000a972:	f853 1008 	ldr.w	r1, [r3, r8]
2000a976:	f842 1008 	str.w	r1, [r2, r8]
2000a97a:	f108 0804 	add.w	r8, r8, #4
2000a97e:	eb08 0103 	add.w	r1, r8, r3
2000a982:	4288      	cmp	r0, r1
2000a984:	d8eb      	bhi.n	2000a95e <__lshift+0x92>
2000a986:	e7e1      	b.n	2000a94c <__lshift+0x80>

2000a988 <__multiply>:
2000a988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a98c:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000a990:	6917      	ldr	r7, [r2, #16]
2000a992:	460d      	mov	r5, r1
2000a994:	4616      	mov	r6, r2
2000a996:	b087      	sub	sp, #28
2000a998:	45b8      	cmp	r8, r7
2000a99a:	bfb5      	itete	lt
2000a99c:	4615      	movlt	r5, r2
2000a99e:	463b      	movge	r3, r7
2000a9a0:	460b      	movlt	r3, r1
2000a9a2:	4647      	movge	r7, r8
2000a9a4:	bfb4      	ite	lt
2000a9a6:	461e      	movlt	r6, r3
2000a9a8:	4698      	movge	r8, r3
2000a9aa:	68ab      	ldr	r3, [r5, #8]
2000a9ac:	eb08 0407 	add.w	r4, r8, r7
2000a9b0:	6869      	ldr	r1, [r5, #4]
2000a9b2:	429c      	cmp	r4, r3
2000a9b4:	bfc8      	it	gt
2000a9b6:	3101      	addgt	r1, #1
2000a9b8:	f7ff fe6e 	bl	2000a698 <_Balloc>
2000a9bc:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000a9c0:	f100 0b14 	add.w	fp, r0, #20
2000a9c4:	3314      	adds	r3, #20
2000a9c6:	9003      	str	r0, [sp, #12]
2000a9c8:	459b      	cmp	fp, r3
2000a9ca:	9304      	str	r3, [sp, #16]
2000a9cc:	d206      	bcs.n	2000a9dc <__multiply+0x54>
2000a9ce:	9904      	ldr	r1, [sp, #16]
2000a9d0:	465b      	mov	r3, fp
2000a9d2:	2200      	movs	r2, #0
2000a9d4:	f843 2b04 	str.w	r2, [r3], #4
2000a9d8:	4299      	cmp	r1, r3
2000a9da:	d8fb      	bhi.n	2000a9d4 <__multiply+0x4c>
2000a9dc:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000a9e0:	f106 0914 	add.w	r9, r6, #20
2000a9e4:	f108 0814 	add.w	r8, r8, #20
2000a9e8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000a9ec:	3514      	adds	r5, #20
2000a9ee:	45c1      	cmp	r9, r8
2000a9f0:	f8cd 8004 	str.w	r8, [sp, #4]
2000a9f4:	f10c 0c14 	add.w	ip, ip, #20
2000a9f8:	9502      	str	r5, [sp, #8]
2000a9fa:	d24b      	bcs.n	2000aa94 <__multiply+0x10c>
2000a9fc:	f04f 0a00 	mov.w	sl, #0
2000aa00:	9405      	str	r4, [sp, #20]
2000aa02:	f859 400a 	ldr.w	r4, [r9, sl]
2000aa06:	eb0a 080b 	add.w	r8, sl, fp
2000aa0a:	b2a0      	uxth	r0, r4
2000aa0c:	b1d8      	cbz	r0, 2000aa46 <__multiply+0xbe>
2000aa0e:	9a02      	ldr	r2, [sp, #8]
2000aa10:	4643      	mov	r3, r8
2000aa12:	2400      	movs	r4, #0
2000aa14:	f852 5b04 	ldr.w	r5, [r2], #4
2000aa18:	6819      	ldr	r1, [r3, #0]
2000aa1a:	b2af      	uxth	r7, r5
2000aa1c:	0c2d      	lsrs	r5, r5, #16
2000aa1e:	b28e      	uxth	r6, r1
2000aa20:	0c09      	lsrs	r1, r1, #16
2000aa22:	fb00 6607 	mla	r6, r0, r7, r6
2000aa26:	fb00 1105 	mla	r1, r0, r5, r1
2000aa2a:	1936      	adds	r6, r6, r4
2000aa2c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000aa30:	b2b6      	uxth	r6, r6
2000aa32:	0c0c      	lsrs	r4, r1, #16
2000aa34:	4594      	cmp	ip, r2
2000aa36:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000aa3a:	f843 6b04 	str.w	r6, [r3], #4
2000aa3e:	d8e9      	bhi.n	2000aa14 <__multiply+0x8c>
2000aa40:	601c      	str	r4, [r3, #0]
2000aa42:	f859 400a 	ldr.w	r4, [r9, sl]
2000aa46:	0c24      	lsrs	r4, r4, #16
2000aa48:	d01c      	beq.n	2000aa84 <__multiply+0xfc>
2000aa4a:	f85b 200a 	ldr.w	r2, [fp, sl]
2000aa4e:	4641      	mov	r1, r8
2000aa50:	9b02      	ldr	r3, [sp, #8]
2000aa52:	2500      	movs	r5, #0
2000aa54:	4610      	mov	r0, r2
2000aa56:	881e      	ldrh	r6, [r3, #0]
2000aa58:	b297      	uxth	r7, r2
2000aa5a:	fb06 5504 	mla	r5, r6, r4, r5
2000aa5e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000aa62:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000aa66:	600f      	str	r7, [r1, #0]
2000aa68:	f851 0f04 	ldr.w	r0, [r1, #4]!
2000aa6c:	f853 2b04 	ldr.w	r2, [r3], #4
2000aa70:	b286      	uxth	r6, r0
2000aa72:	0c12      	lsrs	r2, r2, #16
2000aa74:	fb02 6204 	mla	r2, r2, r4, r6
2000aa78:	eb02 4215 	add.w	r2, r2, r5, lsr #16
2000aa7c:	0c15      	lsrs	r5, r2, #16
2000aa7e:	459c      	cmp	ip, r3
2000aa80:	d8e9      	bhi.n	2000aa56 <__multiply+0xce>
2000aa82:	600a      	str	r2, [r1, #0]
2000aa84:	f10a 0a04 	add.w	sl, sl, #4
2000aa88:	9a01      	ldr	r2, [sp, #4]
2000aa8a:	eb0a 0309 	add.w	r3, sl, r9
2000aa8e:	429a      	cmp	r2, r3
2000aa90:	d8b7      	bhi.n	2000aa02 <__multiply+0x7a>
2000aa92:	9c05      	ldr	r4, [sp, #20]
2000aa94:	2c00      	cmp	r4, #0
2000aa96:	dd0b      	ble.n	2000aab0 <__multiply+0x128>
2000aa98:	9a04      	ldr	r2, [sp, #16]
2000aa9a:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000aa9e:	b93b      	cbnz	r3, 2000aab0 <__multiply+0x128>
2000aaa0:	4613      	mov	r3, r2
2000aaa2:	e003      	b.n	2000aaac <__multiply+0x124>
2000aaa4:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000aaa8:	3b04      	subs	r3, #4
2000aaaa:	b90a      	cbnz	r2, 2000aab0 <__multiply+0x128>
2000aaac:	3c01      	subs	r4, #1
2000aaae:	d1f9      	bne.n	2000aaa4 <__multiply+0x11c>
2000aab0:	9b03      	ldr	r3, [sp, #12]
2000aab2:	4618      	mov	r0, r3
2000aab4:	611c      	str	r4, [r3, #16]
2000aab6:	b007      	add	sp, #28
2000aab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000aabc <__i2b>:
2000aabc:	b510      	push	{r4, lr}
2000aabe:	460c      	mov	r4, r1
2000aac0:	2101      	movs	r1, #1
2000aac2:	f7ff fde9 	bl	2000a698 <_Balloc>
2000aac6:	2201      	movs	r2, #1
2000aac8:	6144      	str	r4, [r0, #20]
2000aaca:	6102      	str	r2, [r0, #16]
2000aacc:	bd10      	pop	{r4, pc}
2000aace:	bf00      	nop

2000aad0 <__multadd>:
2000aad0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000aad4:	460d      	mov	r5, r1
2000aad6:	2100      	movs	r1, #0
2000aad8:	4606      	mov	r6, r0
2000aada:	692c      	ldr	r4, [r5, #16]
2000aadc:	b083      	sub	sp, #12
2000aade:	f105 0814 	add.w	r8, r5, #20
2000aae2:	4608      	mov	r0, r1
2000aae4:	f858 7001 	ldr.w	r7, [r8, r1]
2000aae8:	3001      	adds	r0, #1
2000aaea:	fa1f fa87 	uxth.w	sl, r7
2000aaee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000aaf2:	fb0a 3302 	mla	r3, sl, r2, r3
2000aaf6:	fb0c fc02 	mul.w	ip, ip, r2
2000aafa:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000aafe:	b29b      	uxth	r3, r3
2000ab00:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000ab04:	f848 3001 	str.w	r3, [r8, r1]
2000ab08:	3104      	adds	r1, #4
2000ab0a:	4284      	cmp	r4, r0
2000ab0c:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000ab10:	dce8      	bgt.n	2000aae4 <__multadd+0x14>
2000ab12:	b13b      	cbz	r3, 2000ab24 <__multadd+0x54>
2000ab14:	68aa      	ldr	r2, [r5, #8]
2000ab16:	4294      	cmp	r4, r2
2000ab18:	da08      	bge.n	2000ab2c <__multadd+0x5c>
2000ab1a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000ab1e:	3401      	adds	r4, #1
2000ab20:	612c      	str	r4, [r5, #16]
2000ab22:	6153      	str	r3, [r2, #20]
2000ab24:	4628      	mov	r0, r5
2000ab26:	b003      	add	sp, #12
2000ab28:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000ab2c:	6869      	ldr	r1, [r5, #4]
2000ab2e:	4630      	mov	r0, r6
2000ab30:	9301      	str	r3, [sp, #4]
2000ab32:	3101      	adds	r1, #1
2000ab34:	f7ff fdb0 	bl	2000a698 <_Balloc>
2000ab38:	692a      	ldr	r2, [r5, #16]
2000ab3a:	f105 010c 	add.w	r1, r5, #12
2000ab3e:	3202      	adds	r2, #2
2000ab40:	0092      	lsls	r2, r2, #2
2000ab42:	4607      	mov	r7, r0
2000ab44:	300c      	adds	r0, #12
2000ab46:	f7fa fbf7 	bl	20005338 <memcpy>
2000ab4a:	4629      	mov	r1, r5
2000ab4c:	4630      	mov	r0, r6
2000ab4e:	463d      	mov	r5, r7
2000ab50:	f7ff fd86 	bl	2000a660 <_Bfree>
2000ab54:	9b01      	ldr	r3, [sp, #4]
2000ab56:	e7e0      	b.n	2000ab1a <__multadd+0x4a>

2000ab58 <__pow5mult>:
2000ab58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000ab5c:	4615      	mov	r5, r2
2000ab5e:	f012 0203 	ands.w	r2, r2, #3
2000ab62:	4604      	mov	r4, r0
2000ab64:	4688      	mov	r8, r1
2000ab66:	d12c      	bne.n	2000abc2 <__pow5mult+0x6a>
2000ab68:	10ad      	asrs	r5, r5, #2
2000ab6a:	d01e      	beq.n	2000abaa <__pow5mult+0x52>
2000ab6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000ab6e:	2e00      	cmp	r6, #0
2000ab70:	d034      	beq.n	2000abdc <__pow5mult+0x84>
2000ab72:	68b7      	ldr	r7, [r6, #8]
2000ab74:	2f00      	cmp	r7, #0
2000ab76:	d03b      	beq.n	2000abf0 <__pow5mult+0x98>
2000ab78:	f015 0f01 	tst.w	r5, #1
2000ab7c:	d108      	bne.n	2000ab90 <__pow5mult+0x38>
2000ab7e:	106d      	asrs	r5, r5, #1
2000ab80:	d013      	beq.n	2000abaa <__pow5mult+0x52>
2000ab82:	683e      	ldr	r6, [r7, #0]
2000ab84:	b1a6      	cbz	r6, 2000abb0 <__pow5mult+0x58>
2000ab86:	4630      	mov	r0, r6
2000ab88:	4607      	mov	r7, r0
2000ab8a:	f015 0f01 	tst.w	r5, #1
2000ab8e:	d0f6      	beq.n	2000ab7e <__pow5mult+0x26>
2000ab90:	4641      	mov	r1, r8
2000ab92:	463a      	mov	r2, r7
2000ab94:	4620      	mov	r0, r4
2000ab96:	f7ff fef7 	bl	2000a988 <__multiply>
2000ab9a:	4641      	mov	r1, r8
2000ab9c:	4606      	mov	r6, r0
2000ab9e:	4620      	mov	r0, r4
2000aba0:	f7ff fd5e 	bl	2000a660 <_Bfree>
2000aba4:	106d      	asrs	r5, r5, #1
2000aba6:	46b0      	mov	r8, r6
2000aba8:	d1eb      	bne.n	2000ab82 <__pow5mult+0x2a>
2000abaa:	4640      	mov	r0, r8
2000abac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000abb0:	4639      	mov	r1, r7
2000abb2:	463a      	mov	r2, r7
2000abb4:	4620      	mov	r0, r4
2000abb6:	f7ff fee7 	bl	2000a988 <__multiply>
2000abba:	6038      	str	r0, [r7, #0]
2000abbc:	4607      	mov	r7, r0
2000abbe:	6006      	str	r6, [r0, #0]
2000abc0:	e7e3      	b.n	2000ab8a <__pow5mult+0x32>
2000abc2:	f24c 6cc0 	movw	ip, #50880	; 0xc6c0
2000abc6:	2300      	movs	r3, #0
2000abc8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000abcc:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000abd0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000abd4:	f7ff ff7c 	bl	2000aad0 <__multadd>
2000abd8:	4680      	mov	r8, r0
2000abda:	e7c5      	b.n	2000ab68 <__pow5mult+0x10>
2000abdc:	2010      	movs	r0, #16
2000abde:	f7fa f8d1 	bl	20004d84 <malloc>
2000abe2:	2300      	movs	r3, #0
2000abe4:	4606      	mov	r6, r0
2000abe6:	6260      	str	r0, [r4, #36]	; 0x24
2000abe8:	60c3      	str	r3, [r0, #12]
2000abea:	6043      	str	r3, [r0, #4]
2000abec:	6083      	str	r3, [r0, #8]
2000abee:	6003      	str	r3, [r0, #0]
2000abf0:	4620      	mov	r0, r4
2000abf2:	f240 2171 	movw	r1, #625	; 0x271
2000abf6:	f7ff ff61 	bl	2000aabc <__i2b>
2000abfa:	2300      	movs	r3, #0
2000abfc:	60b0      	str	r0, [r6, #8]
2000abfe:	4607      	mov	r7, r0
2000ac00:	6003      	str	r3, [r0, #0]
2000ac02:	e7b9      	b.n	2000ab78 <__pow5mult+0x20>

2000ac04 <__s2b>:
2000ac04:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000ac08:	461e      	mov	r6, r3
2000ac0a:	f648 6339 	movw	r3, #36409	; 0x8e39
2000ac0e:	f106 0c08 	add.w	ip, r6, #8
2000ac12:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000ac16:	4688      	mov	r8, r1
2000ac18:	4605      	mov	r5, r0
2000ac1a:	4617      	mov	r7, r2
2000ac1c:	fb83 130c 	smull	r1, r3, r3, ip
2000ac20:	ea4f 7cec 	mov.w	ip, ip, asr #31
2000ac24:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
2000ac28:	f1bc 0f01 	cmp.w	ip, #1
2000ac2c:	dd35      	ble.n	2000ac9a <__s2b+0x96>
2000ac2e:	2100      	movs	r1, #0
2000ac30:	2201      	movs	r2, #1
2000ac32:	0052      	lsls	r2, r2, #1
2000ac34:	3101      	adds	r1, #1
2000ac36:	4594      	cmp	ip, r2
2000ac38:	dcfb      	bgt.n	2000ac32 <__s2b+0x2e>
2000ac3a:	4628      	mov	r0, r5
2000ac3c:	f7ff fd2c 	bl	2000a698 <_Balloc>
2000ac40:	9b08      	ldr	r3, [sp, #32]
2000ac42:	6143      	str	r3, [r0, #20]
2000ac44:	2301      	movs	r3, #1
2000ac46:	2f09      	cmp	r7, #9
2000ac48:	6103      	str	r3, [r0, #16]
2000ac4a:	dd22      	ble.n	2000ac92 <__s2b+0x8e>
2000ac4c:	f108 0a09 	add.w	sl, r8, #9
2000ac50:	2409      	movs	r4, #9
2000ac52:	f818 3004 	ldrb.w	r3, [r8, r4]
2000ac56:	4601      	mov	r1, r0
2000ac58:	220a      	movs	r2, #10
2000ac5a:	3401      	adds	r4, #1
2000ac5c:	3b30      	subs	r3, #48	; 0x30
2000ac5e:	4628      	mov	r0, r5
2000ac60:	f7ff ff36 	bl	2000aad0 <__multadd>
2000ac64:	42a7      	cmp	r7, r4
2000ac66:	dcf4      	bgt.n	2000ac52 <__s2b+0x4e>
2000ac68:	eb0a 0807 	add.w	r8, sl, r7
2000ac6c:	f1a8 0808 	sub.w	r8, r8, #8
2000ac70:	42be      	cmp	r6, r7
2000ac72:	dd0c      	ble.n	2000ac8e <__s2b+0x8a>
2000ac74:	2400      	movs	r4, #0
2000ac76:	f818 3004 	ldrb.w	r3, [r8, r4]
2000ac7a:	4601      	mov	r1, r0
2000ac7c:	3401      	adds	r4, #1
2000ac7e:	220a      	movs	r2, #10
2000ac80:	3b30      	subs	r3, #48	; 0x30
2000ac82:	4628      	mov	r0, r5
2000ac84:	f7ff ff24 	bl	2000aad0 <__multadd>
2000ac88:	19e3      	adds	r3, r4, r7
2000ac8a:	429e      	cmp	r6, r3
2000ac8c:	dcf3      	bgt.n	2000ac76 <__s2b+0x72>
2000ac8e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000ac92:	f108 080a 	add.w	r8, r8, #10
2000ac96:	2709      	movs	r7, #9
2000ac98:	e7ea      	b.n	2000ac70 <__s2b+0x6c>
2000ac9a:	2100      	movs	r1, #0
2000ac9c:	e7cd      	b.n	2000ac3a <__s2b+0x36>
2000ac9e:	bf00      	nop

2000aca0 <_realloc_r>:
2000aca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000aca4:	4691      	mov	r9, r2
2000aca6:	b083      	sub	sp, #12
2000aca8:	4607      	mov	r7, r0
2000acaa:	460e      	mov	r6, r1
2000acac:	2900      	cmp	r1, #0
2000acae:	f000 813a 	beq.w	2000af26 <_realloc_r+0x286>
2000acb2:	f1a1 0808 	sub.w	r8, r1, #8
2000acb6:	f109 040b 	add.w	r4, r9, #11
2000acba:	f7fa fc6f 	bl	2000559c <__malloc_lock>
2000acbe:	2c16      	cmp	r4, #22
2000acc0:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000acc4:	460b      	mov	r3, r1
2000acc6:	f200 80a0 	bhi.w	2000ae0a <_realloc_r+0x16a>
2000acca:	2210      	movs	r2, #16
2000accc:	2500      	movs	r5, #0
2000acce:	4614      	mov	r4, r2
2000acd0:	454c      	cmp	r4, r9
2000acd2:	bf38      	it	cc
2000acd4:	f045 0501 	orrcc.w	r5, r5, #1
2000acd8:	2d00      	cmp	r5, #0
2000acda:	f040 812a 	bne.w	2000af32 <_realloc_r+0x292>
2000acde:	f021 0a03 	bic.w	sl, r1, #3
2000ace2:	4592      	cmp	sl, r2
2000ace4:	bfa2      	ittt	ge
2000ace6:	4640      	movge	r0, r8
2000ace8:	4655      	movge	r5, sl
2000acea:	f108 0808 	addge.w	r8, r8, #8
2000acee:	da75      	bge.n	2000addc <_realloc_r+0x13c>
2000acf0:	f64c 1334 	movw	r3, #51508	; 0xc934
2000acf4:	eb08 000a 	add.w	r0, r8, sl
2000acf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000acfc:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000ad00:	4586      	cmp	lr, r0
2000ad02:	f000 811a 	beq.w	2000af3a <_realloc_r+0x29a>
2000ad06:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000ad0a:	f02c 0b01 	bic.w	fp, ip, #1
2000ad0e:	4483      	add	fp, r0
2000ad10:	f8db b004 	ldr.w	fp, [fp, #4]
2000ad14:	f01b 0f01 	tst.w	fp, #1
2000ad18:	d07c      	beq.n	2000ae14 <_realloc_r+0x174>
2000ad1a:	46ac      	mov	ip, r5
2000ad1c:	4628      	mov	r0, r5
2000ad1e:	f011 0f01 	tst.w	r1, #1
2000ad22:	f040 809b 	bne.w	2000ae5c <_realloc_r+0x1bc>
2000ad26:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000ad2a:	ebc1 0b08 	rsb	fp, r1, r8
2000ad2e:	f8db 5004 	ldr.w	r5, [fp, #4]
2000ad32:	f025 0503 	bic.w	r5, r5, #3
2000ad36:	2800      	cmp	r0, #0
2000ad38:	f000 80dd 	beq.w	2000aef6 <_realloc_r+0x256>
2000ad3c:	4570      	cmp	r0, lr
2000ad3e:	f000 811f 	beq.w	2000af80 <_realloc_r+0x2e0>
2000ad42:	eb05 030a 	add.w	r3, r5, sl
2000ad46:	eb0c 0503 	add.w	r5, ip, r3
2000ad4a:	4295      	cmp	r5, r2
2000ad4c:	bfb8      	it	lt
2000ad4e:	461d      	movlt	r5, r3
2000ad50:	f2c0 80d2 	blt.w	2000aef8 <_realloc_r+0x258>
2000ad54:	6881      	ldr	r1, [r0, #8]
2000ad56:	465b      	mov	r3, fp
2000ad58:	68c0      	ldr	r0, [r0, #12]
2000ad5a:	f1aa 0204 	sub.w	r2, sl, #4
2000ad5e:	2a24      	cmp	r2, #36	; 0x24
2000ad60:	6081      	str	r1, [r0, #8]
2000ad62:	60c8      	str	r0, [r1, #12]
2000ad64:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000ad68:	f8db 000c 	ldr.w	r0, [fp, #12]
2000ad6c:	6081      	str	r1, [r0, #8]
2000ad6e:	60c8      	str	r0, [r1, #12]
2000ad70:	f200 80d0 	bhi.w	2000af14 <_realloc_r+0x274>
2000ad74:	2a13      	cmp	r2, #19
2000ad76:	469c      	mov	ip, r3
2000ad78:	d921      	bls.n	2000adbe <_realloc_r+0x11e>
2000ad7a:	4631      	mov	r1, r6
2000ad7c:	f10b 0c10 	add.w	ip, fp, #16
2000ad80:	f851 0b04 	ldr.w	r0, [r1], #4
2000ad84:	f8cb 0008 	str.w	r0, [fp, #8]
2000ad88:	6870      	ldr	r0, [r6, #4]
2000ad8a:	1d0e      	adds	r6, r1, #4
2000ad8c:	2a1b      	cmp	r2, #27
2000ad8e:	f8cb 000c 	str.w	r0, [fp, #12]
2000ad92:	d914      	bls.n	2000adbe <_realloc_r+0x11e>
2000ad94:	6848      	ldr	r0, [r1, #4]
2000ad96:	1d31      	adds	r1, r6, #4
2000ad98:	f10b 0c18 	add.w	ip, fp, #24
2000ad9c:	f8cb 0010 	str.w	r0, [fp, #16]
2000ada0:	6870      	ldr	r0, [r6, #4]
2000ada2:	1d0e      	adds	r6, r1, #4
2000ada4:	2a24      	cmp	r2, #36	; 0x24
2000ada6:	f8cb 0014 	str.w	r0, [fp, #20]
2000adaa:	d108      	bne.n	2000adbe <_realloc_r+0x11e>
2000adac:	684a      	ldr	r2, [r1, #4]
2000adae:	f10b 0c20 	add.w	ip, fp, #32
2000adb2:	f8cb 2018 	str.w	r2, [fp, #24]
2000adb6:	6872      	ldr	r2, [r6, #4]
2000adb8:	3608      	adds	r6, #8
2000adba:	f8cb 201c 	str.w	r2, [fp, #28]
2000adbe:	4631      	mov	r1, r6
2000adc0:	4698      	mov	r8, r3
2000adc2:	4662      	mov	r2, ip
2000adc4:	4658      	mov	r0, fp
2000adc6:	f851 3b04 	ldr.w	r3, [r1], #4
2000adca:	f842 3b04 	str.w	r3, [r2], #4
2000adce:	6873      	ldr	r3, [r6, #4]
2000add0:	f8cc 3004 	str.w	r3, [ip, #4]
2000add4:	684b      	ldr	r3, [r1, #4]
2000add6:	6053      	str	r3, [r2, #4]
2000add8:	f8db 3004 	ldr.w	r3, [fp, #4]
2000addc:	ebc4 0c05 	rsb	ip, r4, r5
2000ade0:	f1bc 0f0f 	cmp.w	ip, #15
2000ade4:	d826      	bhi.n	2000ae34 <_realloc_r+0x194>
2000ade6:	1942      	adds	r2, r0, r5
2000ade8:	f003 0301 	and.w	r3, r3, #1
2000adec:	ea43 0505 	orr.w	r5, r3, r5
2000adf0:	6045      	str	r5, [r0, #4]
2000adf2:	6853      	ldr	r3, [r2, #4]
2000adf4:	f043 0301 	orr.w	r3, r3, #1
2000adf8:	6053      	str	r3, [r2, #4]
2000adfa:	4638      	mov	r0, r7
2000adfc:	4645      	mov	r5, r8
2000adfe:	f7fa fbcf 	bl	200055a0 <__malloc_unlock>
2000ae02:	4628      	mov	r0, r5
2000ae04:	b003      	add	sp, #12
2000ae06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000ae0a:	f024 0407 	bic.w	r4, r4, #7
2000ae0e:	4622      	mov	r2, r4
2000ae10:	0fe5      	lsrs	r5, r4, #31
2000ae12:	e75d      	b.n	2000acd0 <_realloc_r+0x30>
2000ae14:	f02c 0c03 	bic.w	ip, ip, #3
2000ae18:	eb0c 050a 	add.w	r5, ip, sl
2000ae1c:	4295      	cmp	r5, r2
2000ae1e:	f6ff af7e 	blt.w	2000ad1e <_realloc_r+0x7e>
2000ae22:	6882      	ldr	r2, [r0, #8]
2000ae24:	460b      	mov	r3, r1
2000ae26:	68c1      	ldr	r1, [r0, #12]
2000ae28:	4640      	mov	r0, r8
2000ae2a:	f108 0808 	add.w	r8, r8, #8
2000ae2e:	608a      	str	r2, [r1, #8]
2000ae30:	60d1      	str	r1, [r2, #12]
2000ae32:	e7d3      	b.n	2000addc <_realloc_r+0x13c>
2000ae34:	1901      	adds	r1, r0, r4
2000ae36:	f003 0301 	and.w	r3, r3, #1
2000ae3a:	eb01 020c 	add.w	r2, r1, ip
2000ae3e:	ea43 0404 	orr.w	r4, r3, r4
2000ae42:	f04c 0301 	orr.w	r3, ip, #1
2000ae46:	6044      	str	r4, [r0, #4]
2000ae48:	604b      	str	r3, [r1, #4]
2000ae4a:	4638      	mov	r0, r7
2000ae4c:	6853      	ldr	r3, [r2, #4]
2000ae4e:	3108      	adds	r1, #8
2000ae50:	f043 0301 	orr.w	r3, r3, #1
2000ae54:	6053      	str	r3, [r2, #4]
2000ae56:	f7fe fe6f 	bl	20009b38 <_free_r>
2000ae5a:	e7ce      	b.n	2000adfa <_realloc_r+0x15a>
2000ae5c:	4649      	mov	r1, r9
2000ae5e:	4638      	mov	r0, r7
2000ae60:	f7f9 ff98 	bl	20004d94 <_malloc_r>
2000ae64:	4605      	mov	r5, r0
2000ae66:	2800      	cmp	r0, #0
2000ae68:	d041      	beq.n	2000aeee <_realloc_r+0x24e>
2000ae6a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000ae6e:	f1a0 0208 	sub.w	r2, r0, #8
2000ae72:	f023 0101 	bic.w	r1, r3, #1
2000ae76:	4441      	add	r1, r8
2000ae78:	428a      	cmp	r2, r1
2000ae7a:	f000 80d7 	beq.w	2000b02c <_realloc_r+0x38c>
2000ae7e:	f1aa 0204 	sub.w	r2, sl, #4
2000ae82:	4631      	mov	r1, r6
2000ae84:	2a24      	cmp	r2, #36	; 0x24
2000ae86:	d878      	bhi.n	2000af7a <_realloc_r+0x2da>
2000ae88:	2a13      	cmp	r2, #19
2000ae8a:	4603      	mov	r3, r0
2000ae8c:	d921      	bls.n	2000aed2 <_realloc_r+0x232>
2000ae8e:	4634      	mov	r4, r6
2000ae90:	f854 3b04 	ldr.w	r3, [r4], #4
2000ae94:	1d21      	adds	r1, r4, #4
2000ae96:	f840 3b04 	str.w	r3, [r0], #4
2000ae9a:	1d03      	adds	r3, r0, #4
2000ae9c:	f8d6 c004 	ldr.w	ip, [r6, #4]
2000aea0:	2a1b      	cmp	r2, #27
2000aea2:	f8c5 c004 	str.w	ip, [r5, #4]
2000aea6:	d914      	bls.n	2000aed2 <_realloc_r+0x232>
2000aea8:	f8d4 e004 	ldr.w	lr, [r4, #4]
2000aeac:	1d1c      	adds	r4, r3, #4
2000aeae:	f101 0c04 	add.w	ip, r1, #4
2000aeb2:	f8c0 e004 	str.w	lr, [r0, #4]
2000aeb6:	6848      	ldr	r0, [r1, #4]
2000aeb8:	f10c 0104 	add.w	r1, ip, #4
2000aebc:	6058      	str	r0, [r3, #4]
2000aebe:	1d23      	adds	r3, r4, #4
2000aec0:	2a24      	cmp	r2, #36	; 0x24
2000aec2:	d106      	bne.n	2000aed2 <_realloc_r+0x232>
2000aec4:	f8dc 2004 	ldr.w	r2, [ip, #4]
2000aec8:	6062      	str	r2, [r4, #4]
2000aeca:	684a      	ldr	r2, [r1, #4]
2000aecc:	3108      	adds	r1, #8
2000aece:	605a      	str	r2, [r3, #4]
2000aed0:	3308      	adds	r3, #8
2000aed2:	4608      	mov	r0, r1
2000aed4:	461a      	mov	r2, r3
2000aed6:	f850 4b04 	ldr.w	r4, [r0], #4
2000aeda:	f842 4b04 	str.w	r4, [r2], #4
2000aede:	6849      	ldr	r1, [r1, #4]
2000aee0:	6059      	str	r1, [r3, #4]
2000aee2:	6843      	ldr	r3, [r0, #4]
2000aee4:	6053      	str	r3, [r2, #4]
2000aee6:	4631      	mov	r1, r6
2000aee8:	4638      	mov	r0, r7
2000aeea:	f7fe fe25 	bl	20009b38 <_free_r>
2000aeee:	4638      	mov	r0, r7
2000aef0:	f7fa fb56 	bl	200055a0 <__malloc_unlock>
2000aef4:	e785      	b.n	2000ae02 <_realloc_r+0x162>
2000aef6:	4455      	add	r5, sl
2000aef8:	4295      	cmp	r5, r2
2000aefa:	dbaf      	blt.n	2000ae5c <_realloc_r+0x1bc>
2000aefc:	465b      	mov	r3, fp
2000aefe:	f8db 000c 	ldr.w	r0, [fp, #12]
2000af02:	f1aa 0204 	sub.w	r2, sl, #4
2000af06:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000af0a:	2a24      	cmp	r2, #36	; 0x24
2000af0c:	6081      	str	r1, [r0, #8]
2000af0e:	60c8      	str	r0, [r1, #12]
2000af10:	f67f af30 	bls.w	2000ad74 <_realloc_r+0xd4>
2000af14:	4618      	mov	r0, r3
2000af16:	4631      	mov	r1, r6
2000af18:	4698      	mov	r8, r3
2000af1a:	f7ff f9b9 	bl	2000a290 <memmove>
2000af1e:	4658      	mov	r0, fp
2000af20:	f8db 3004 	ldr.w	r3, [fp, #4]
2000af24:	e75a      	b.n	2000addc <_realloc_r+0x13c>
2000af26:	4611      	mov	r1, r2
2000af28:	b003      	add	sp, #12
2000af2a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000af2e:	f7f9 bf31 	b.w	20004d94 <_malloc_r>
2000af32:	230c      	movs	r3, #12
2000af34:	2500      	movs	r5, #0
2000af36:	603b      	str	r3, [r7, #0]
2000af38:	e763      	b.n	2000ae02 <_realloc_r+0x162>
2000af3a:	f8de 5004 	ldr.w	r5, [lr, #4]
2000af3e:	f104 0b10 	add.w	fp, r4, #16
2000af42:	f025 0c03 	bic.w	ip, r5, #3
2000af46:	eb0c 000a 	add.w	r0, ip, sl
2000af4a:	4558      	cmp	r0, fp
2000af4c:	bfb8      	it	lt
2000af4e:	4670      	movlt	r0, lr
2000af50:	f6ff aee5 	blt.w	2000ad1e <_realloc_r+0x7e>
2000af54:	eb08 0204 	add.w	r2, r8, r4
2000af58:	1b01      	subs	r1, r0, r4
2000af5a:	f041 0101 	orr.w	r1, r1, #1
2000af5e:	609a      	str	r2, [r3, #8]
2000af60:	6051      	str	r1, [r2, #4]
2000af62:	4638      	mov	r0, r7
2000af64:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000af68:	4635      	mov	r5, r6
2000af6a:	f001 0301 	and.w	r3, r1, #1
2000af6e:	431c      	orrs	r4, r3
2000af70:	f8c8 4004 	str.w	r4, [r8, #4]
2000af74:	f7fa fb14 	bl	200055a0 <__malloc_unlock>
2000af78:	e743      	b.n	2000ae02 <_realloc_r+0x162>
2000af7a:	f7ff f989 	bl	2000a290 <memmove>
2000af7e:	e7b2      	b.n	2000aee6 <_realloc_r+0x246>
2000af80:	4455      	add	r5, sl
2000af82:	f104 0110 	add.w	r1, r4, #16
2000af86:	44ac      	add	ip, r5
2000af88:	458c      	cmp	ip, r1
2000af8a:	dbb5      	blt.n	2000aef8 <_realloc_r+0x258>
2000af8c:	465d      	mov	r5, fp
2000af8e:	f8db 000c 	ldr.w	r0, [fp, #12]
2000af92:	f1aa 0204 	sub.w	r2, sl, #4
2000af96:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000af9a:	2a24      	cmp	r2, #36	; 0x24
2000af9c:	6081      	str	r1, [r0, #8]
2000af9e:	60c8      	str	r0, [r1, #12]
2000afa0:	d84c      	bhi.n	2000b03c <_realloc_r+0x39c>
2000afa2:	2a13      	cmp	r2, #19
2000afa4:	4628      	mov	r0, r5
2000afa6:	d924      	bls.n	2000aff2 <_realloc_r+0x352>
2000afa8:	4631      	mov	r1, r6
2000afaa:	f10b 0010 	add.w	r0, fp, #16
2000afae:	f851 eb04 	ldr.w	lr, [r1], #4
2000afb2:	f8cb e008 	str.w	lr, [fp, #8]
2000afb6:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000afba:	1d0e      	adds	r6, r1, #4
2000afbc:	2a1b      	cmp	r2, #27
2000afbe:	f8cb e00c 	str.w	lr, [fp, #12]
2000afc2:	d916      	bls.n	2000aff2 <_realloc_r+0x352>
2000afc4:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000afc8:	1d31      	adds	r1, r6, #4
2000afca:	f10b 0018 	add.w	r0, fp, #24
2000afce:	f8cb e010 	str.w	lr, [fp, #16]
2000afd2:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000afd6:	1d0e      	adds	r6, r1, #4
2000afd8:	2a24      	cmp	r2, #36	; 0x24
2000afda:	f8cb e014 	str.w	lr, [fp, #20]
2000afde:	d108      	bne.n	2000aff2 <_realloc_r+0x352>
2000afe0:	684a      	ldr	r2, [r1, #4]
2000afe2:	f10b 0020 	add.w	r0, fp, #32
2000afe6:	f8cb 2018 	str.w	r2, [fp, #24]
2000afea:	6872      	ldr	r2, [r6, #4]
2000afec:	3608      	adds	r6, #8
2000afee:	f8cb 201c 	str.w	r2, [fp, #28]
2000aff2:	4631      	mov	r1, r6
2000aff4:	4602      	mov	r2, r0
2000aff6:	f851 eb04 	ldr.w	lr, [r1], #4
2000affa:	f842 eb04 	str.w	lr, [r2], #4
2000affe:	6876      	ldr	r6, [r6, #4]
2000b000:	6046      	str	r6, [r0, #4]
2000b002:	6849      	ldr	r1, [r1, #4]
2000b004:	6051      	str	r1, [r2, #4]
2000b006:	eb0b 0204 	add.w	r2, fp, r4
2000b00a:	ebc4 010c 	rsb	r1, r4, ip
2000b00e:	f041 0101 	orr.w	r1, r1, #1
2000b012:	609a      	str	r2, [r3, #8]
2000b014:	6051      	str	r1, [r2, #4]
2000b016:	4638      	mov	r0, r7
2000b018:	f8db 1004 	ldr.w	r1, [fp, #4]
2000b01c:	f001 0301 	and.w	r3, r1, #1
2000b020:	431c      	orrs	r4, r3
2000b022:	f8cb 4004 	str.w	r4, [fp, #4]
2000b026:	f7fa fabb 	bl	200055a0 <__malloc_unlock>
2000b02a:	e6ea      	b.n	2000ae02 <_realloc_r+0x162>
2000b02c:	6855      	ldr	r5, [r2, #4]
2000b02e:	4640      	mov	r0, r8
2000b030:	f108 0808 	add.w	r8, r8, #8
2000b034:	f025 0503 	bic.w	r5, r5, #3
2000b038:	4455      	add	r5, sl
2000b03a:	e6cf      	b.n	2000addc <_realloc_r+0x13c>
2000b03c:	4631      	mov	r1, r6
2000b03e:	4628      	mov	r0, r5
2000b040:	9300      	str	r3, [sp, #0]
2000b042:	f8cd c004 	str.w	ip, [sp, #4]
2000b046:	f7ff f923 	bl	2000a290 <memmove>
2000b04a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000b04e:	9b00      	ldr	r3, [sp, #0]
2000b050:	e7d9      	b.n	2000b006 <_realloc_r+0x366>
2000b052:	bf00      	nop

2000b054 <__isinfd>:
2000b054:	4602      	mov	r2, r0
2000b056:	4240      	negs	r0, r0
2000b058:	ea40 0302 	orr.w	r3, r0, r2
2000b05c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000b060:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000b064:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
2000b068:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000b06c:	4258      	negs	r0, r3
2000b06e:	ea40 0303 	orr.w	r3, r0, r3
2000b072:	17d8      	asrs	r0, r3, #31
2000b074:	3001      	adds	r0, #1
2000b076:	4770      	bx	lr

2000b078 <__isnand>:
2000b078:	4602      	mov	r2, r0
2000b07a:	4240      	negs	r0, r0
2000b07c:	4310      	orrs	r0, r2
2000b07e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000b082:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000b086:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000b08a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000b08e:	0fc0      	lsrs	r0, r0, #31
2000b090:	4770      	bx	lr
2000b092:	bf00      	nop

2000b094 <__sclose>:
2000b094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000b098:	f000 b960 	b.w	2000b35c <_close_r>

2000b09c <__sseek>:
2000b09c:	b510      	push	{r4, lr}
2000b09e:	460c      	mov	r4, r1
2000b0a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000b0a4:	f000 f9fe 	bl	2000b4a4 <_lseek_r>
2000b0a8:	89a3      	ldrh	r3, [r4, #12]
2000b0aa:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b0ae:	bf15      	itete	ne
2000b0b0:	6560      	strne	r0, [r4, #84]	; 0x54
2000b0b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000b0b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000b0ba:	81a3      	strheq	r3, [r4, #12]
2000b0bc:	bf18      	it	ne
2000b0be:	81a3      	strhne	r3, [r4, #12]
2000b0c0:	bd10      	pop	{r4, pc}
2000b0c2:	bf00      	nop

2000b0c4 <__swrite>:
2000b0c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000b0c8:	461d      	mov	r5, r3
2000b0ca:	898b      	ldrh	r3, [r1, #12]
2000b0cc:	460c      	mov	r4, r1
2000b0ce:	4616      	mov	r6, r2
2000b0d0:	4607      	mov	r7, r0
2000b0d2:	f413 7f80 	tst.w	r3, #256	; 0x100
2000b0d6:	d006      	beq.n	2000b0e6 <__swrite+0x22>
2000b0d8:	2302      	movs	r3, #2
2000b0da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000b0de:	2200      	movs	r2, #0
2000b0e0:	f000 f9e0 	bl	2000b4a4 <_lseek_r>
2000b0e4:	89a3      	ldrh	r3, [r4, #12]
2000b0e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000b0ea:	4638      	mov	r0, r7
2000b0ec:	81a3      	strh	r3, [r4, #12]
2000b0ee:	4632      	mov	r2, r6
2000b0f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000b0f4:	462b      	mov	r3, r5
2000b0f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000b0fa:	f7f7 b991 	b.w	20002420 <_write_r>
2000b0fe:	bf00      	nop

2000b100 <__sread>:
2000b100:	b510      	push	{r4, lr}
2000b102:	460c      	mov	r4, r1
2000b104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000b108:	f000 f9e2 	bl	2000b4d0 <_read_r>
2000b10c:	2800      	cmp	r0, #0
2000b10e:	db03      	blt.n	2000b118 <__sread+0x18>
2000b110:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000b112:	181b      	adds	r3, r3, r0
2000b114:	6563      	str	r3, [r4, #84]	; 0x54
2000b116:	bd10      	pop	{r4, pc}
2000b118:	89a3      	ldrh	r3, [r4, #12]
2000b11a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000b11e:	81a3      	strh	r3, [r4, #12]
2000b120:	bd10      	pop	{r4, pc}
2000b122:	bf00      	nop

2000b124 <strcmp>:
2000b124:	ea80 0201 	eor.w	r2, r0, r1
2000b128:	f012 0f03 	tst.w	r2, #3
2000b12c:	d13a      	bne.n	2000b1a4 <strcmp_unaligned>
2000b12e:	f010 0203 	ands.w	r2, r0, #3
2000b132:	f020 0003 	bic.w	r0, r0, #3
2000b136:	f021 0103 	bic.w	r1, r1, #3
2000b13a:	f850 cb04 	ldr.w	ip, [r0], #4
2000b13e:	bf08      	it	eq
2000b140:	f851 3b04 	ldreq.w	r3, [r1], #4
2000b144:	d00d      	beq.n	2000b162 <strcmp+0x3e>
2000b146:	f082 0203 	eor.w	r2, r2, #3
2000b14a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000b14e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000b152:	fa23 f202 	lsr.w	r2, r3, r2
2000b156:	f851 3b04 	ldr.w	r3, [r1], #4
2000b15a:	ea4c 0c02 	orr.w	ip, ip, r2
2000b15e:	ea43 0302 	orr.w	r3, r3, r2
2000b162:	bf00      	nop
2000b164:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
2000b168:	459c      	cmp	ip, r3
2000b16a:	bf01      	itttt	eq
2000b16c:	ea22 020c 	biceq.w	r2, r2, ip
2000b170:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000b174:	f850 cb04 	ldreq.w	ip, [r0], #4
2000b178:	f851 3b04 	ldreq.w	r3, [r1], #4
2000b17c:	d0f2      	beq.n	2000b164 <strcmp+0x40>
2000b17e:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000b182:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000b186:	2801      	cmp	r0, #1
2000b188:	bf28      	it	cs
2000b18a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000b18e:	bf08      	it	eq
2000b190:	0a1b      	lsreq	r3, r3, #8
2000b192:	d0f4      	beq.n	2000b17e <strcmp+0x5a>
2000b194:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000b198:	ea4f 6010 	mov.w	r0, r0, lsr #24
2000b19c:	eba0 0003 	sub.w	r0, r0, r3
2000b1a0:	4770      	bx	lr
2000b1a2:	bf00      	nop

2000b1a4 <strcmp_unaligned>:
2000b1a4:	f010 0f03 	tst.w	r0, #3
2000b1a8:	d00a      	beq.n	2000b1c0 <strcmp_unaligned+0x1c>
2000b1aa:	f810 2b01 	ldrb.w	r2, [r0], #1
2000b1ae:	f811 3b01 	ldrb.w	r3, [r1], #1
2000b1b2:	2a01      	cmp	r2, #1
2000b1b4:	bf28      	it	cs
2000b1b6:	429a      	cmpcs	r2, r3
2000b1b8:	d0f4      	beq.n	2000b1a4 <strcmp_unaligned>
2000b1ba:	eba2 0003 	sub.w	r0, r2, r3
2000b1be:	4770      	bx	lr
2000b1c0:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000b1c4:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000b1c8:	f04f 0201 	mov.w	r2, #1
2000b1cc:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000b1d0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000b1d4:	f001 0c03 	and.w	ip, r1, #3
2000b1d8:	f021 0103 	bic.w	r1, r1, #3
2000b1dc:	f850 4b04 	ldr.w	r4, [r0], #4
2000b1e0:	f851 5b04 	ldr.w	r5, [r1], #4
2000b1e4:	f1bc 0f02 	cmp.w	ip, #2
2000b1e8:	d026      	beq.n	2000b238 <strcmp_unaligned+0x94>
2000b1ea:	d84b      	bhi.n	2000b284 <strcmp_unaligned+0xe0>
2000b1ec:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000b1f0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000b1f4:	eba4 0302 	sub.w	r3, r4, r2
2000b1f8:	ea23 0304 	bic.w	r3, r3, r4
2000b1fc:	d10d      	bne.n	2000b21a <strcmp_unaligned+0x76>
2000b1fe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000b202:	bf08      	it	eq
2000b204:	f851 5b04 	ldreq.w	r5, [r1], #4
2000b208:	d10a      	bne.n	2000b220 <strcmp_unaligned+0x7c>
2000b20a:	ea8c 0c04 	eor.w	ip, ip, r4
2000b20e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000b212:	d10c      	bne.n	2000b22e <strcmp_unaligned+0x8a>
2000b214:	f850 4b04 	ldr.w	r4, [r0], #4
2000b218:	e7e8      	b.n	2000b1ec <strcmp_unaligned+0x48>
2000b21a:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000b21e:	e05c      	b.n	2000b2da <strcmp_unaligned+0x136>
2000b220:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000b224:	d152      	bne.n	2000b2cc <strcmp_unaligned+0x128>
2000b226:	780d      	ldrb	r5, [r1, #0]
2000b228:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000b22c:	e055      	b.n	2000b2da <strcmp_unaligned+0x136>
2000b22e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000b232:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000b236:	e050      	b.n	2000b2da <strcmp_unaligned+0x136>
2000b238:	ea4f 4c04 	mov.w	ip, r4, lsl #16
2000b23c:	eba4 0302 	sub.w	r3, r4, r2
2000b240:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000b244:	ea23 0304 	bic.w	r3, r3, r4
2000b248:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
2000b24c:	d117      	bne.n	2000b27e <strcmp_unaligned+0xda>
2000b24e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000b252:	bf08      	it	eq
2000b254:	f851 5b04 	ldreq.w	r5, [r1], #4
2000b258:	d107      	bne.n	2000b26a <strcmp_unaligned+0xc6>
2000b25a:	ea8c 0c04 	eor.w	ip, ip, r4
2000b25e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000b262:	d108      	bne.n	2000b276 <strcmp_unaligned+0xd2>
2000b264:	f850 4b04 	ldr.w	r4, [r0], #4
2000b268:	e7e6      	b.n	2000b238 <strcmp_unaligned+0x94>
2000b26a:	041b      	lsls	r3, r3, #16
2000b26c:	d12e      	bne.n	2000b2cc <strcmp_unaligned+0x128>
2000b26e:	880d      	ldrh	r5, [r1, #0]
2000b270:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000b274:	e031      	b.n	2000b2da <strcmp_unaligned+0x136>
2000b276:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000b27a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000b27e:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000b282:	e02a      	b.n	2000b2da <strcmp_unaligned+0x136>
2000b284:	f004 0cff 	and.w	ip, r4, #255	; 0xff
2000b288:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
2000b28c:	eba4 0302 	sub.w	r3, r4, r2
2000b290:	ea23 0304 	bic.w	r3, r3, r4
2000b294:	d10d      	bne.n	2000b2b2 <strcmp_unaligned+0x10e>
2000b296:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000b29a:	bf08      	it	eq
2000b29c:	f851 5b04 	ldreq.w	r5, [r1], #4
2000b2a0:	d10a      	bne.n	2000b2b8 <strcmp_unaligned+0x114>
2000b2a2:	ea8c 0c04 	eor.w	ip, ip, r4
2000b2a6:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000b2aa:	d10a      	bne.n	2000b2c2 <strcmp_unaligned+0x11e>
2000b2ac:	f850 4b04 	ldr.w	r4, [r0], #4
2000b2b0:	e7e8      	b.n	2000b284 <strcmp_unaligned+0xe0>
2000b2b2:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000b2b6:	e010      	b.n	2000b2da <strcmp_unaligned+0x136>
2000b2b8:	f014 0fff 	tst.w	r4, #255	; 0xff
2000b2bc:	d006      	beq.n	2000b2cc <strcmp_unaligned+0x128>
2000b2be:	f851 5b04 	ldr.w	r5, [r1], #4
2000b2c2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000b2c6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000b2ca:	e006      	b.n	2000b2da <strcmp_unaligned+0x136>
2000b2cc:	f04f 0000 	mov.w	r0, #0
2000b2d0:	f85d 4b04 	ldr.w	r4, [sp], #4
2000b2d4:	f85d 5b04 	ldr.w	r5, [sp], #4
2000b2d8:	4770      	bx	lr
2000b2da:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000b2de:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000b2e2:	2801      	cmp	r0, #1
2000b2e4:	bf28      	it	cs
2000b2e6:	4290      	cmpcs	r0, r2
2000b2e8:	bf04      	itt	eq
2000b2ea:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000b2ee:	0a2d      	lsreq	r5, r5, #8
2000b2f0:	d0f3      	beq.n	2000b2da <strcmp_unaligned+0x136>
2000b2f2:	eba2 0000 	sub.w	r0, r2, r0
2000b2f6:	f85d 4b04 	ldr.w	r4, [sp], #4
2000b2fa:	f85d 5b04 	ldr.w	r5, [sp], #4
2000b2fe:	4770      	bx	lr

2000b300 <_calloc_r>:
2000b300:	b538      	push	{r3, r4, r5, lr}
2000b302:	fb01 f102 	mul.w	r1, r1, r2
2000b306:	f7f9 fd45 	bl	20004d94 <_malloc_r>
2000b30a:	4604      	mov	r4, r0
2000b30c:	b1f8      	cbz	r0, 2000b34e <_calloc_r+0x4e>
2000b30e:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000b312:	f022 0203 	bic.w	r2, r2, #3
2000b316:	3a04      	subs	r2, #4
2000b318:	2a24      	cmp	r2, #36	; 0x24
2000b31a:	d81a      	bhi.n	2000b352 <_calloc_r+0x52>
2000b31c:	2a13      	cmp	r2, #19
2000b31e:	4603      	mov	r3, r0
2000b320:	d90f      	bls.n	2000b342 <_calloc_r+0x42>
2000b322:	2100      	movs	r1, #0
2000b324:	f840 1b04 	str.w	r1, [r0], #4
2000b328:	1d03      	adds	r3, r0, #4
2000b32a:	2a1b      	cmp	r2, #27
2000b32c:	6061      	str	r1, [r4, #4]
2000b32e:	d908      	bls.n	2000b342 <_calloc_r+0x42>
2000b330:	1d1d      	adds	r5, r3, #4
2000b332:	6041      	str	r1, [r0, #4]
2000b334:	6059      	str	r1, [r3, #4]
2000b336:	1d2b      	adds	r3, r5, #4
2000b338:	2a24      	cmp	r2, #36	; 0x24
2000b33a:	bf02      	ittt	eq
2000b33c:	6069      	streq	r1, [r5, #4]
2000b33e:	6059      	streq	r1, [r3, #4]
2000b340:	3308      	addeq	r3, #8
2000b342:	461a      	mov	r2, r3
2000b344:	2100      	movs	r1, #0
2000b346:	f842 1b04 	str.w	r1, [r2], #4
2000b34a:	6059      	str	r1, [r3, #4]
2000b34c:	6051      	str	r1, [r2, #4]
2000b34e:	4620      	mov	r0, r4
2000b350:	bd38      	pop	{r3, r4, r5, pc}
2000b352:	2100      	movs	r1, #0
2000b354:	f7fa f8b8 	bl	200054c8 <memset>
2000b358:	4620      	mov	r0, r4
2000b35a:	bd38      	pop	{r3, r4, r5, pc}

2000b35c <_close_r>:
2000b35c:	b538      	push	{r3, r4, r5, lr}
2000b35e:	f64c 7488 	movw	r4, #53128	; 0xcf88
2000b362:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b366:	4605      	mov	r5, r0
2000b368:	4608      	mov	r0, r1
2000b36a:	2300      	movs	r3, #0
2000b36c:	6023      	str	r3, [r4, #0]
2000b36e:	f7f7 f80b 	bl	20002388 <_close>
2000b372:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b376:	d000      	beq.n	2000b37a <_close_r+0x1e>
2000b378:	bd38      	pop	{r3, r4, r5, pc}
2000b37a:	6823      	ldr	r3, [r4, #0]
2000b37c:	2b00      	cmp	r3, #0
2000b37e:	d0fb      	beq.n	2000b378 <_close_r+0x1c>
2000b380:	602b      	str	r3, [r5, #0]
2000b382:	bd38      	pop	{r3, r4, r5, pc}

2000b384 <_fclose_r>:
2000b384:	b570      	push	{r4, r5, r6, lr}
2000b386:	4605      	mov	r5, r0
2000b388:	460c      	mov	r4, r1
2000b38a:	2900      	cmp	r1, #0
2000b38c:	d04b      	beq.n	2000b426 <_fclose_r+0xa2>
2000b38e:	f7fe fa9b 	bl	200098c8 <__sfp_lock_acquire>
2000b392:	b115      	cbz	r5, 2000b39a <_fclose_r+0x16>
2000b394:	69ab      	ldr	r3, [r5, #24]
2000b396:	2b00      	cmp	r3, #0
2000b398:	d048      	beq.n	2000b42c <_fclose_r+0xa8>
2000b39a:	f24c 6318 	movw	r3, #50712	; 0xc618
2000b39e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b3a2:	429c      	cmp	r4, r3
2000b3a4:	bf08      	it	eq
2000b3a6:	686c      	ldreq	r4, [r5, #4]
2000b3a8:	d00e      	beq.n	2000b3c8 <_fclose_r+0x44>
2000b3aa:	f24c 6338 	movw	r3, #50744	; 0xc638
2000b3ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b3b2:	429c      	cmp	r4, r3
2000b3b4:	bf08      	it	eq
2000b3b6:	68ac      	ldreq	r4, [r5, #8]
2000b3b8:	d006      	beq.n	2000b3c8 <_fclose_r+0x44>
2000b3ba:	f24c 6358 	movw	r3, #50776	; 0xc658
2000b3be:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b3c2:	429c      	cmp	r4, r3
2000b3c4:	bf08      	it	eq
2000b3c6:	68ec      	ldreq	r4, [r5, #12]
2000b3c8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
2000b3cc:	b33e      	cbz	r6, 2000b41e <_fclose_r+0x9a>
2000b3ce:	4628      	mov	r0, r5
2000b3d0:	4621      	mov	r1, r4
2000b3d2:	f7fe f9bd 	bl	20009750 <_fflush_r>
2000b3d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
2000b3d8:	4606      	mov	r6, r0
2000b3da:	b13b      	cbz	r3, 2000b3ec <_fclose_r+0x68>
2000b3dc:	4628      	mov	r0, r5
2000b3de:	6a21      	ldr	r1, [r4, #32]
2000b3e0:	4798      	blx	r3
2000b3e2:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000b3e6:	bf28      	it	cs
2000b3e8:	f04f 36ff 	movcs.w	r6, #4294967295
2000b3ec:	89a3      	ldrh	r3, [r4, #12]
2000b3ee:	f013 0f80 	tst.w	r3, #128	; 0x80
2000b3f2:	d11f      	bne.n	2000b434 <_fclose_r+0xb0>
2000b3f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000b3f6:	b141      	cbz	r1, 2000b40a <_fclose_r+0x86>
2000b3f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000b3fc:	4299      	cmp	r1, r3
2000b3fe:	d002      	beq.n	2000b406 <_fclose_r+0x82>
2000b400:	4628      	mov	r0, r5
2000b402:	f7fe fb99 	bl	20009b38 <_free_r>
2000b406:	2300      	movs	r3, #0
2000b408:	6363      	str	r3, [r4, #52]	; 0x34
2000b40a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000b40c:	b121      	cbz	r1, 2000b418 <_fclose_r+0x94>
2000b40e:	4628      	mov	r0, r5
2000b410:	f7fe fb92 	bl	20009b38 <_free_r>
2000b414:	2300      	movs	r3, #0
2000b416:	64a3      	str	r3, [r4, #72]	; 0x48
2000b418:	f04f 0300 	mov.w	r3, #0
2000b41c:	81a3      	strh	r3, [r4, #12]
2000b41e:	f7fe fa55 	bl	200098cc <__sfp_lock_release>
2000b422:	4630      	mov	r0, r6
2000b424:	bd70      	pop	{r4, r5, r6, pc}
2000b426:	460e      	mov	r6, r1
2000b428:	4630      	mov	r0, r6
2000b42a:	bd70      	pop	{r4, r5, r6, pc}
2000b42c:	4628      	mov	r0, r5
2000b42e:	f7fe faff 	bl	20009a30 <__sinit>
2000b432:	e7b2      	b.n	2000b39a <_fclose_r+0x16>
2000b434:	4628      	mov	r0, r5
2000b436:	6921      	ldr	r1, [r4, #16]
2000b438:	f7fe fb7e 	bl	20009b38 <_free_r>
2000b43c:	e7da      	b.n	2000b3f4 <_fclose_r+0x70>
2000b43e:	bf00      	nop

2000b440 <fclose>:
2000b440:	f64c 0340 	movw	r3, #51264	; 0xc840
2000b444:	4601      	mov	r1, r0
2000b446:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b44a:	6818      	ldr	r0, [r3, #0]
2000b44c:	e79a      	b.n	2000b384 <_fclose_r>
2000b44e:	bf00      	nop

2000b450 <_fstat_r>:
2000b450:	b538      	push	{r3, r4, r5, lr}
2000b452:	f64c 7488 	movw	r4, #53128	; 0xcf88
2000b456:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b45a:	4605      	mov	r5, r0
2000b45c:	4608      	mov	r0, r1
2000b45e:	4611      	mov	r1, r2
2000b460:	2300      	movs	r3, #0
2000b462:	6023      	str	r3, [r4, #0]
2000b464:	f7f6 ffa2 	bl	200023ac <_fstat>
2000b468:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b46c:	d000      	beq.n	2000b470 <_fstat_r+0x20>
2000b46e:	bd38      	pop	{r3, r4, r5, pc}
2000b470:	6823      	ldr	r3, [r4, #0]
2000b472:	2b00      	cmp	r3, #0
2000b474:	d0fb      	beq.n	2000b46e <_fstat_r+0x1e>
2000b476:	602b      	str	r3, [r5, #0]
2000b478:	bd38      	pop	{r3, r4, r5, pc}
2000b47a:	bf00      	nop

2000b47c <_isatty_r>:
2000b47c:	b538      	push	{r3, r4, r5, lr}
2000b47e:	f64c 7488 	movw	r4, #53128	; 0xcf88
2000b482:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b486:	4605      	mov	r5, r0
2000b488:	4608      	mov	r0, r1
2000b48a:	2300      	movs	r3, #0
2000b48c:	6023      	str	r3, [r4, #0]
2000b48e:	f7f6 ff9f 	bl	200023d0 <_isatty>
2000b492:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b496:	d000      	beq.n	2000b49a <_isatty_r+0x1e>
2000b498:	bd38      	pop	{r3, r4, r5, pc}
2000b49a:	6823      	ldr	r3, [r4, #0]
2000b49c:	2b00      	cmp	r3, #0
2000b49e:	d0fb      	beq.n	2000b498 <_isatty_r+0x1c>
2000b4a0:	602b      	str	r3, [r5, #0]
2000b4a2:	bd38      	pop	{r3, r4, r5, pc}

2000b4a4 <_lseek_r>:
2000b4a4:	b538      	push	{r3, r4, r5, lr}
2000b4a6:	f64c 7488 	movw	r4, #53128	; 0xcf88
2000b4aa:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b4ae:	4605      	mov	r5, r0
2000b4b0:	4608      	mov	r0, r1
2000b4b2:	4611      	mov	r1, r2
2000b4b4:	461a      	mov	r2, r3
2000b4b6:	2300      	movs	r3, #0
2000b4b8:	6023      	str	r3, [r4, #0]
2000b4ba:	f7f6 ff95 	bl	200023e8 <_lseek>
2000b4be:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b4c2:	d000      	beq.n	2000b4c6 <_lseek_r+0x22>
2000b4c4:	bd38      	pop	{r3, r4, r5, pc}
2000b4c6:	6823      	ldr	r3, [r4, #0]
2000b4c8:	2b00      	cmp	r3, #0
2000b4ca:	d0fb      	beq.n	2000b4c4 <_lseek_r+0x20>
2000b4cc:	602b      	str	r3, [r5, #0]
2000b4ce:	bd38      	pop	{r3, r4, r5, pc}

2000b4d0 <_read_r>:
2000b4d0:	b538      	push	{r3, r4, r5, lr}
2000b4d2:	f64c 7488 	movw	r4, #53128	; 0xcf88
2000b4d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b4da:	4605      	mov	r5, r0
2000b4dc:	4608      	mov	r0, r1
2000b4de:	4611      	mov	r1, r2
2000b4e0:	461a      	mov	r2, r3
2000b4e2:	2300      	movs	r3, #0
2000b4e4:	6023      	str	r3, [r4, #0]
2000b4e6:	f7f6 ff8d 	bl	20002404 <_read>
2000b4ea:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b4ee:	d000      	beq.n	2000b4f2 <_read_r+0x22>
2000b4f0:	bd38      	pop	{r3, r4, r5, pc}
2000b4f2:	6823      	ldr	r3, [r4, #0]
2000b4f4:	2b00      	cmp	r3, #0
2000b4f6:	d0fb      	beq.n	2000b4f0 <_read_r+0x20>
2000b4f8:	602b      	str	r3, [r5, #0]
2000b4fa:	bd38      	pop	{r3, r4, r5, pc}
2000b4fc:	0000      	lsls	r0, r0, #0
	...

2000b500 <__aeabi_uidiv>:
2000b500:	1e4a      	subs	r2, r1, #1
2000b502:	bf08      	it	eq
2000b504:	4770      	bxeq	lr
2000b506:	f0c0 8124 	bcc.w	2000b752 <__aeabi_uidiv+0x252>
2000b50a:	4288      	cmp	r0, r1
2000b50c:	f240 8116 	bls.w	2000b73c <__aeabi_uidiv+0x23c>
2000b510:	4211      	tst	r1, r2
2000b512:	f000 8117 	beq.w	2000b744 <__aeabi_uidiv+0x244>
2000b516:	fab0 f380 	clz	r3, r0
2000b51a:	fab1 f281 	clz	r2, r1
2000b51e:	eba2 0303 	sub.w	r3, r2, r3
2000b522:	f1c3 031f 	rsb	r3, r3, #31
2000b526:	a204      	add	r2, pc, #16	; (adr r2, 2000b538 <__aeabi_uidiv+0x38>)
2000b528:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000b52c:	f04f 0200 	mov.w	r2, #0
2000b530:	469f      	mov	pc, r3
2000b532:	bf00      	nop
2000b534:	f3af 8000 	nop.w
2000b538:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000b53c:	bf00      	nop
2000b53e:	eb42 0202 	adc.w	r2, r2, r2
2000b542:	bf28      	it	cs
2000b544:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
2000b548:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000b54c:	bf00      	nop
2000b54e:	eb42 0202 	adc.w	r2, r2, r2
2000b552:	bf28      	it	cs
2000b554:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
2000b558:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000b55c:	bf00      	nop
2000b55e:	eb42 0202 	adc.w	r2, r2, r2
2000b562:	bf28      	it	cs
2000b564:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
2000b568:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000b56c:	bf00      	nop
2000b56e:	eb42 0202 	adc.w	r2, r2, r2
2000b572:	bf28      	it	cs
2000b574:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
2000b578:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000b57c:	bf00      	nop
2000b57e:	eb42 0202 	adc.w	r2, r2, r2
2000b582:	bf28      	it	cs
2000b584:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
2000b588:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000b58c:	bf00      	nop
2000b58e:	eb42 0202 	adc.w	r2, r2, r2
2000b592:	bf28      	it	cs
2000b594:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
2000b598:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000b59c:	bf00      	nop
2000b59e:	eb42 0202 	adc.w	r2, r2, r2
2000b5a2:	bf28      	it	cs
2000b5a4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
2000b5a8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000b5ac:	bf00      	nop
2000b5ae:	eb42 0202 	adc.w	r2, r2, r2
2000b5b2:	bf28      	it	cs
2000b5b4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
2000b5b8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000b5bc:	bf00      	nop
2000b5be:	eb42 0202 	adc.w	r2, r2, r2
2000b5c2:	bf28      	it	cs
2000b5c4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
2000b5c8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000b5cc:	bf00      	nop
2000b5ce:	eb42 0202 	adc.w	r2, r2, r2
2000b5d2:	bf28      	it	cs
2000b5d4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
2000b5d8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000b5dc:	bf00      	nop
2000b5de:	eb42 0202 	adc.w	r2, r2, r2
2000b5e2:	bf28      	it	cs
2000b5e4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
2000b5e8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000b5ec:	bf00      	nop
2000b5ee:	eb42 0202 	adc.w	r2, r2, r2
2000b5f2:	bf28      	it	cs
2000b5f4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
2000b5f8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000b5fc:	bf00      	nop
2000b5fe:	eb42 0202 	adc.w	r2, r2, r2
2000b602:	bf28      	it	cs
2000b604:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
2000b608:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000b60c:	bf00      	nop
2000b60e:	eb42 0202 	adc.w	r2, r2, r2
2000b612:	bf28      	it	cs
2000b614:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
2000b618:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000b61c:	bf00      	nop
2000b61e:	eb42 0202 	adc.w	r2, r2, r2
2000b622:	bf28      	it	cs
2000b624:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
2000b628:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000b62c:	bf00      	nop
2000b62e:	eb42 0202 	adc.w	r2, r2, r2
2000b632:	bf28      	it	cs
2000b634:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
2000b638:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000b63c:	bf00      	nop
2000b63e:	eb42 0202 	adc.w	r2, r2, r2
2000b642:	bf28      	it	cs
2000b644:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
2000b648:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000b64c:	bf00      	nop
2000b64e:	eb42 0202 	adc.w	r2, r2, r2
2000b652:	bf28      	it	cs
2000b654:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
2000b658:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000b65c:	bf00      	nop
2000b65e:	eb42 0202 	adc.w	r2, r2, r2
2000b662:	bf28      	it	cs
2000b664:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
2000b668:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000b66c:	bf00      	nop
2000b66e:	eb42 0202 	adc.w	r2, r2, r2
2000b672:	bf28      	it	cs
2000b674:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
2000b678:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000b67c:	bf00      	nop
2000b67e:	eb42 0202 	adc.w	r2, r2, r2
2000b682:	bf28      	it	cs
2000b684:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
2000b688:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000b68c:	bf00      	nop
2000b68e:	eb42 0202 	adc.w	r2, r2, r2
2000b692:	bf28      	it	cs
2000b694:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
2000b698:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000b69c:	bf00      	nop
2000b69e:	eb42 0202 	adc.w	r2, r2, r2
2000b6a2:	bf28      	it	cs
2000b6a4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
2000b6a8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000b6ac:	bf00      	nop
2000b6ae:	eb42 0202 	adc.w	r2, r2, r2
2000b6b2:	bf28      	it	cs
2000b6b4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
2000b6b8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000b6bc:	bf00      	nop
2000b6be:	eb42 0202 	adc.w	r2, r2, r2
2000b6c2:	bf28      	it	cs
2000b6c4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
2000b6c8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000b6cc:	bf00      	nop
2000b6ce:	eb42 0202 	adc.w	r2, r2, r2
2000b6d2:	bf28      	it	cs
2000b6d4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
2000b6d8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000b6dc:	bf00      	nop
2000b6de:	eb42 0202 	adc.w	r2, r2, r2
2000b6e2:	bf28      	it	cs
2000b6e4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
2000b6e8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000b6ec:	bf00      	nop
2000b6ee:	eb42 0202 	adc.w	r2, r2, r2
2000b6f2:	bf28      	it	cs
2000b6f4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
2000b6f8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000b6fc:	bf00      	nop
2000b6fe:	eb42 0202 	adc.w	r2, r2, r2
2000b702:	bf28      	it	cs
2000b704:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
2000b708:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000b70c:	bf00      	nop
2000b70e:	eb42 0202 	adc.w	r2, r2, r2
2000b712:	bf28      	it	cs
2000b714:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
2000b718:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000b71c:	bf00      	nop
2000b71e:	eb42 0202 	adc.w	r2, r2, r2
2000b722:	bf28      	it	cs
2000b724:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
2000b728:	ebb0 0f01 	cmp.w	r0, r1
2000b72c:	bf00      	nop
2000b72e:	eb42 0202 	adc.w	r2, r2, r2
2000b732:	bf28      	it	cs
2000b734:	eba0 0001 	subcs.w	r0, r0, r1
2000b738:	4610      	mov	r0, r2
2000b73a:	4770      	bx	lr
2000b73c:	bf0c      	ite	eq
2000b73e:	2001      	moveq	r0, #1
2000b740:	2000      	movne	r0, #0
2000b742:	4770      	bx	lr
2000b744:	fab1 f281 	clz	r2, r1
2000b748:	f1c2 021f 	rsb	r2, r2, #31
2000b74c:	fa20 f002 	lsr.w	r0, r0, r2
2000b750:	4770      	bx	lr
2000b752:	b108      	cbz	r0, 2000b758 <__aeabi_uidiv+0x258>
2000b754:	f04f 30ff 	mov.w	r0, #4294967295
2000b758:	f000 b80e 	b.w	2000b778 <__aeabi_idiv0>

2000b75c <__aeabi_uidivmod>:
2000b75c:	2900      	cmp	r1, #0
2000b75e:	d0f8      	beq.n	2000b752 <__aeabi_uidiv+0x252>
2000b760:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000b764:	f7ff fecc 	bl	2000b500 <__aeabi_uidiv>
2000b768:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000b76c:	fb02 f300 	mul.w	r3, r2, r0
2000b770:	eba1 0103 	sub.w	r1, r1, r3
2000b774:	4770      	bx	lr
2000b776:	bf00      	nop

2000b778 <__aeabi_idiv0>:
2000b778:	4770      	bx	lr
2000b77a:	bf00      	nop

2000b77c <__gedf2>:
2000b77c:	f04f 3cff 	mov.w	ip, #4294967295
2000b780:	e006      	b.n	2000b790 <__cmpdf2+0x4>
2000b782:	bf00      	nop

2000b784 <__ledf2>:
2000b784:	f04f 0c01 	mov.w	ip, #1
2000b788:	e002      	b.n	2000b790 <__cmpdf2+0x4>
2000b78a:	bf00      	nop

2000b78c <__cmpdf2>:
2000b78c:	f04f 0c01 	mov.w	ip, #1
2000b790:	f84d cd04 	str.w	ip, [sp, #-4]!
2000b794:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000b798:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b79c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000b7a0:	bf18      	it	ne
2000b7a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000b7a6:	d01b      	beq.n	2000b7e0 <__cmpdf2+0x54>
2000b7a8:	b001      	add	sp, #4
2000b7aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000b7ae:	bf0c      	ite	eq
2000b7b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000b7b4:	ea91 0f03 	teqne	r1, r3
2000b7b8:	bf02      	ittt	eq
2000b7ba:	ea90 0f02 	teqeq	r0, r2
2000b7be:	2000      	moveq	r0, #0
2000b7c0:	4770      	bxeq	lr
2000b7c2:	f110 0f00 	cmn.w	r0, #0
2000b7c6:	ea91 0f03 	teq	r1, r3
2000b7ca:	bf58      	it	pl
2000b7cc:	4299      	cmppl	r1, r3
2000b7ce:	bf08      	it	eq
2000b7d0:	4290      	cmpeq	r0, r2
2000b7d2:	bf2c      	ite	cs
2000b7d4:	17d8      	asrcs	r0, r3, #31
2000b7d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000b7da:	f040 0001 	orr.w	r0, r0, #1
2000b7de:	4770      	bx	lr
2000b7e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000b7e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b7e8:	d102      	bne.n	2000b7f0 <__cmpdf2+0x64>
2000b7ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000b7ee:	d107      	bne.n	2000b800 <__cmpdf2+0x74>
2000b7f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000b7f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b7f8:	d1d6      	bne.n	2000b7a8 <__cmpdf2+0x1c>
2000b7fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000b7fe:	d0d3      	beq.n	2000b7a8 <__cmpdf2+0x1c>
2000b800:	f85d 0b04 	ldr.w	r0, [sp], #4
2000b804:	4770      	bx	lr
2000b806:	bf00      	nop

2000b808 <__aeabi_cdrcmple>:
2000b808:	4684      	mov	ip, r0
2000b80a:	4610      	mov	r0, r2
2000b80c:	4662      	mov	r2, ip
2000b80e:	468c      	mov	ip, r1
2000b810:	4619      	mov	r1, r3
2000b812:	4663      	mov	r3, ip
2000b814:	e000      	b.n	2000b818 <__aeabi_cdcmpeq>
2000b816:	bf00      	nop

2000b818 <__aeabi_cdcmpeq>:
2000b818:	b501      	push	{r0, lr}
2000b81a:	f7ff ffb7 	bl	2000b78c <__cmpdf2>
2000b81e:	2800      	cmp	r0, #0
2000b820:	bf48      	it	mi
2000b822:	f110 0f00 	cmnmi.w	r0, #0
2000b826:	bd01      	pop	{r0, pc}

2000b828 <__aeabi_dcmpeq>:
2000b828:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b82c:	f7ff fff4 	bl	2000b818 <__aeabi_cdcmpeq>
2000b830:	bf0c      	ite	eq
2000b832:	2001      	moveq	r0, #1
2000b834:	2000      	movne	r0, #0
2000b836:	f85d fb08 	ldr.w	pc, [sp], #8
2000b83a:	bf00      	nop

2000b83c <__aeabi_dcmplt>:
2000b83c:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b840:	f7ff ffea 	bl	2000b818 <__aeabi_cdcmpeq>
2000b844:	bf34      	ite	cc
2000b846:	2001      	movcc	r0, #1
2000b848:	2000      	movcs	r0, #0
2000b84a:	f85d fb08 	ldr.w	pc, [sp], #8
2000b84e:	bf00      	nop

2000b850 <__aeabi_dcmple>:
2000b850:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b854:	f7ff ffe0 	bl	2000b818 <__aeabi_cdcmpeq>
2000b858:	bf94      	ite	ls
2000b85a:	2001      	movls	r0, #1
2000b85c:	2000      	movhi	r0, #0
2000b85e:	f85d fb08 	ldr.w	pc, [sp], #8
2000b862:	bf00      	nop

2000b864 <__aeabi_dcmpge>:
2000b864:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b868:	f7ff ffce 	bl	2000b808 <__aeabi_cdrcmple>
2000b86c:	bf94      	ite	ls
2000b86e:	2001      	movls	r0, #1
2000b870:	2000      	movhi	r0, #0
2000b872:	f85d fb08 	ldr.w	pc, [sp], #8
2000b876:	bf00      	nop

2000b878 <__aeabi_dcmpgt>:
2000b878:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b87c:	f7ff ffc4 	bl	2000b808 <__aeabi_cdrcmple>
2000b880:	bf34      	ite	cc
2000b882:	2001      	movcc	r0, #1
2000b884:	2000      	movcs	r0, #0
2000b886:	f85d fb08 	ldr.w	pc, [sp], #8
2000b88a:	bf00      	nop

2000b88c <__aeabi_d2iz>:
2000b88c:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000b890:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000b894:	d215      	bcs.n	2000b8c2 <__aeabi_d2iz+0x36>
2000b896:	d511      	bpl.n	2000b8bc <__aeabi_d2iz+0x30>
2000b898:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
2000b89c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000b8a0:	d912      	bls.n	2000b8c8 <__aeabi_d2iz+0x3c>
2000b8a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000b8a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000b8aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000b8ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000b8b2:	fa23 f002 	lsr.w	r0, r3, r2
2000b8b6:	bf18      	it	ne
2000b8b8:	4240      	negne	r0, r0
2000b8ba:	4770      	bx	lr
2000b8bc:	f04f 0000 	mov.w	r0, #0
2000b8c0:	4770      	bx	lr
2000b8c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000b8c6:	d105      	bne.n	2000b8d4 <__aeabi_d2iz+0x48>
2000b8c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
2000b8cc:	bf08      	it	eq
2000b8ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000b8d2:	4770      	bx	lr
2000b8d4:	f04f 0000 	mov.w	r0, #0
2000b8d8:	4770      	bx	lr
2000b8da:	bf00      	nop

2000b8dc <__aeabi_uldivmod>:
2000b8dc:	b94b      	cbnz	r3, 2000b8f2 <__aeabi_uldivmod+0x16>
2000b8de:	b942      	cbnz	r2, 2000b8f2 <__aeabi_uldivmod+0x16>
2000b8e0:	2900      	cmp	r1, #0
2000b8e2:	bf08      	it	eq
2000b8e4:	2800      	cmpeq	r0, #0
2000b8e6:	d002      	beq.n	2000b8ee <__aeabi_uldivmod+0x12>
2000b8e8:	f04f 31ff 	mov.w	r1, #4294967295
2000b8ec:	4608      	mov	r0, r1
2000b8ee:	f7ff bf43 	b.w	2000b778 <__aeabi_idiv0>
2000b8f2:	b082      	sub	sp, #8
2000b8f4:	46ec      	mov	ip, sp
2000b8f6:	e92d 5000 	stmdb	sp!, {ip, lr}
2000b8fa:	f000 f805 	bl	2000b908 <__gnu_uldivmod_helper>
2000b8fe:	f8dd e004 	ldr.w	lr, [sp, #4]
2000b902:	b002      	add	sp, #8
2000b904:	bc0c      	pop	{r2, r3}
2000b906:	4770      	bx	lr

2000b908 <__gnu_uldivmod_helper>:
2000b908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b90a:	4614      	mov	r4, r2
2000b90c:	461d      	mov	r5, r3
2000b90e:	4606      	mov	r6, r0
2000b910:	460f      	mov	r7, r1
2000b912:	f000 f9d7 	bl	2000bcc4 <__udivdi3>
2000b916:	fb00 f505 	mul.w	r5, r0, r5
2000b91a:	fba0 2304 	umull	r2, r3, r0, r4
2000b91e:	fb04 5401 	mla	r4, r4, r1, r5
2000b922:	18e3      	adds	r3, r4, r3
2000b924:	1ab6      	subs	r6, r6, r2
2000b926:	eb67 0703 	sbc.w	r7, r7, r3
2000b92a:	9b06      	ldr	r3, [sp, #24]
2000b92c:	e9c3 6700 	strd	r6, r7, [r3]
2000b930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b932:	bf00      	nop

2000b934 <__gnu_ldivmod_helper>:
2000b934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b936:	4614      	mov	r4, r2
2000b938:	461d      	mov	r5, r3
2000b93a:	4606      	mov	r6, r0
2000b93c:	460f      	mov	r7, r1
2000b93e:	f000 f80f 	bl	2000b960 <__divdi3>
2000b942:	fb00 f505 	mul.w	r5, r0, r5
2000b946:	fba0 2304 	umull	r2, r3, r0, r4
2000b94a:	fb04 5401 	mla	r4, r4, r1, r5
2000b94e:	18e3      	adds	r3, r4, r3
2000b950:	1ab6      	subs	r6, r6, r2
2000b952:	eb67 0703 	sbc.w	r7, r7, r3
2000b956:	9b06      	ldr	r3, [sp, #24]
2000b958:	e9c3 6700 	strd	r6, r7, [r3]
2000b95c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b95e:	bf00      	nop

2000b960 <__divdi3>:
2000b960:	2900      	cmp	r1, #0
2000b962:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b966:	b085      	sub	sp, #20
2000b968:	f2c0 80c8 	blt.w	2000bafc <__divdi3+0x19c>
2000b96c:	2600      	movs	r6, #0
2000b96e:	2b00      	cmp	r3, #0
2000b970:	f2c0 80bf 	blt.w	2000baf2 <__divdi3+0x192>
2000b974:	4689      	mov	r9, r1
2000b976:	4614      	mov	r4, r2
2000b978:	4605      	mov	r5, r0
2000b97a:	469b      	mov	fp, r3
2000b97c:	2b00      	cmp	r3, #0
2000b97e:	d14a      	bne.n	2000ba16 <__divdi3+0xb6>
2000b980:	428a      	cmp	r2, r1
2000b982:	d957      	bls.n	2000ba34 <__divdi3+0xd4>
2000b984:	fab2 f382 	clz	r3, r2
2000b988:	b153      	cbz	r3, 2000b9a0 <__divdi3+0x40>
2000b98a:	f1c3 0020 	rsb	r0, r3, #32
2000b98e:	fa01 f903 	lsl.w	r9, r1, r3
2000b992:	fa25 f800 	lsr.w	r8, r5, r0
2000b996:	fa12 f403 	lsls.w	r4, r2, r3
2000b99a:	409d      	lsls	r5, r3
2000b99c:	ea48 0909 	orr.w	r9, r8, r9
2000b9a0:	0c27      	lsrs	r7, r4, #16
2000b9a2:	4648      	mov	r0, r9
2000b9a4:	4639      	mov	r1, r7
2000b9a6:	fa1f fb84 	uxth.w	fp, r4
2000b9aa:	f7ff fda9 	bl	2000b500 <__aeabi_uidiv>
2000b9ae:	4639      	mov	r1, r7
2000b9b0:	4682      	mov	sl, r0
2000b9b2:	4648      	mov	r0, r9
2000b9b4:	f7ff fed2 	bl	2000b75c <__aeabi_uidivmod>
2000b9b8:	0c2a      	lsrs	r2, r5, #16
2000b9ba:	fb0b f30a 	mul.w	r3, fp, sl
2000b9be:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000b9c2:	454b      	cmp	r3, r9
2000b9c4:	d909      	bls.n	2000b9da <__divdi3+0x7a>
2000b9c6:	eb19 0904 	adds.w	r9, r9, r4
2000b9ca:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b9ce:	d204      	bcs.n	2000b9da <__divdi3+0x7a>
2000b9d0:	454b      	cmp	r3, r9
2000b9d2:	bf84      	itt	hi
2000b9d4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b9d8:	44a1      	addhi	r9, r4
2000b9da:	ebc3 0909 	rsb	r9, r3, r9
2000b9de:	4639      	mov	r1, r7
2000b9e0:	4648      	mov	r0, r9
2000b9e2:	b2ad      	uxth	r5, r5
2000b9e4:	f7ff fd8c 	bl	2000b500 <__aeabi_uidiv>
2000b9e8:	4639      	mov	r1, r7
2000b9ea:	4680      	mov	r8, r0
2000b9ec:	4648      	mov	r0, r9
2000b9ee:	f7ff feb5 	bl	2000b75c <__aeabi_uidivmod>
2000b9f2:	fb0b fb08 	mul.w	fp, fp, r8
2000b9f6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b9fa:	45ab      	cmp	fp, r5
2000b9fc:	d907      	bls.n	2000ba0e <__divdi3+0xae>
2000b9fe:	192d      	adds	r5, r5, r4
2000ba00:	f108 38ff 	add.w	r8, r8, #4294967295
2000ba04:	d203      	bcs.n	2000ba0e <__divdi3+0xae>
2000ba06:	45ab      	cmp	fp, r5
2000ba08:	bf88      	it	hi
2000ba0a:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000ba0e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000ba12:	2700      	movs	r7, #0
2000ba14:	e003      	b.n	2000ba1e <__divdi3+0xbe>
2000ba16:	428b      	cmp	r3, r1
2000ba18:	d957      	bls.n	2000baca <__divdi3+0x16a>
2000ba1a:	2700      	movs	r7, #0
2000ba1c:	46b8      	mov	r8, r7
2000ba1e:	4642      	mov	r2, r8
2000ba20:	463b      	mov	r3, r7
2000ba22:	b116      	cbz	r6, 2000ba2a <__divdi3+0xca>
2000ba24:	4252      	negs	r2, r2
2000ba26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000ba2a:	4619      	mov	r1, r3
2000ba2c:	4610      	mov	r0, r2
2000ba2e:	b005      	add	sp, #20
2000ba30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000ba34:	b922      	cbnz	r2, 2000ba40 <__divdi3+0xe0>
2000ba36:	4611      	mov	r1, r2
2000ba38:	2001      	movs	r0, #1
2000ba3a:	f7ff fd61 	bl	2000b500 <__aeabi_uidiv>
2000ba3e:	4604      	mov	r4, r0
2000ba40:	fab4 f884 	clz	r8, r4
2000ba44:	f1b8 0f00 	cmp.w	r8, #0
2000ba48:	d15e      	bne.n	2000bb08 <__divdi3+0x1a8>
2000ba4a:	ebc4 0809 	rsb	r8, r4, r9
2000ba4e:	0c27      	lsrs	r7, r4, #16
2000ba50:	fa1f f984 	uxth.w	r9, r4
2000ba54:	2101      	movs	r1, #1
2000ba56:	9102      	str	r1, [sp, #8]
2000ba58:	4639      	mov	r1, r7
2000ba5a:	4640      	mov	r0, r8
2000ba5c:	f7ff fd50 	bl	2000b500 <__aeabi_uidiv>
2000ba60:	4639      	mov	r1, r7
2000ba62:	4682      	mov	sl, r0
2000ba64:	4640      	mov	r0, r8
2000ba66:	f7ff fe79 	bl	2000b75c <__aeabi_uidivmod>
2000ba6a:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000ba6e:	fb09 f30a 	mul.w	r3, r9, sl
2000ba72:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000ba76:	455b      	cmp	r3, fp
2000ba78:	d909      	bls.n	2000ba8e <__divdi3+0x12e>
2000ba7a:	eb1b 0b04 	adds.w	fp, fp, r4
2000ba7e:	f10a 3aff 	add.w	sl, sl, #4294967295
2000ba82:	d204      	bcs.n	2000ba8e <__divdi3+0x12e>
2000ba84:	455b      	cmp	r3, fp
2000ba86:	bf84      	itt	hi
2000ba88:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000ba8c:	44a3      	addhi	fp, r4
2000ba8e:	ebc3 0b0b 	rsb	fp, r3, fp
2000ba92:	4639      	mov	r1, r7
2000ba94:	4658      	mov	r0, fp
2000ba96:	b2ad      	uxth	r5, r5
2000ba98:	f7ff fd32 	bl	2000b500 <__aeabi_uidiv>
2000ba9c:	4639      	mov	r1, r7
2000ba9e:	4680      	mov	r8, r0
2000baa0:	4658      	mov	r0, fp
2000baa2:	f7ff fe5b 	bl	2000b75c <__aeabi_uidivmod>
2000baa6:	fb09 f908 	mul.w	r9, r9, r8
2000baaa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000baae:	45a9      	cmp	r9, r5
2000bab0:	d907      	bls.n	2000bac2 <__divdi3+0x162>
2000bab2:	192d      	adds	r5, r5, r4
2000bab4:	f108 38ff 	add.w	r8, r8, #4294967295
2000bab8:	d203      	bcs.n	2000bac2 <__divdi3+0x162>
2000baba:	45a9      	cmp	r9, r5
2000babc:	bf88      	it	hi
2000babe:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000bac2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000bac6:	9f02      	ldr	r7, [sp, #8]
2000bac8:	e7a9      	b.n	2000ba1e <__divdi3+0xbe>
2000baca:	fab3 f783 	clz	r7, r3
2000bace:	2f00      	cmp	r7, #0
2000bad0:	d168      	bne.n	2000bba4 <__divdi3+0x244>
2000bad2:	428b      	cmp	r3, r1
2000bad4:	bf2c      	ite	cs
2000bad6:	f04f 0900 	movcs.w	r9, #0
2000bada:	f04f 0901 	movcc.w	r9, #1
2000bade:	4282      	cmp	r2, r0
2000bae0:	bf8c      	ite	hi
2000bae2:	464c      	movhi	r4, r9
2000bae4:	f049 0401 	orrls.w	r4, r9, #1
2000bae8:	2c00      	cmp	r4, #0
2000baea:	d096      	beq.n	2000ba1a <__divdi3+0xba>
2000baec:	f04f 0801 	mov.w	r8, #1
2000baf0:	e795      	b.n	2000ba1e <__divdi3+0xbe>
2000baf2:	4252      	negs	r2, r2
2000baf4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000baf8:	43f6      	mvns	r6, r6
2000bafa:	e73b      	b.n	2000b974 <__divdi3+0x14>
2000bafc:	4240      	negs	r0, r0
2000bafe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000bb02:	f04f 36ff 	mov.w	r6, #4294967295
2000bb06:	e732      	b.n	2000b96e <__divdi3+0xe>
2000bb08:	fa04 f408 	lsl.w	r4, r4, r8
2000bb0c:	f1c8 0720 	rsb	r7, r8, #32
2000bb10:	fa35 f307 	lsrs.w	r3, r5, r7
2000bb14:	fa29 fa07 	lsr.w	sl, r9, r7
2000bb18:	0c27      	lsrs	r7, r4, #16
2000bb1a:	fa09 fb08 	lsl.w	fp, r9, r8
2000bb1e:	4639      	mov	r1, r7
2000bb20:	4650      	mov	r0, sl
2000bb22:	ea43 020b 	orr.w	r2, r3, fp
2000bb26:	9202      	str	r2, [sp, #8]
2000bb28:	f7ff fcea 	bl	2000b500 <__aeabi_uidiv>
2000bb2c:	4639      	mov	r1, r7
2000bb2e:	fa1f f984 	uxth.w	r9, r4
2000bb32:	4683      	mov	fp, r0
2000bb34:	4650      	mov	r0, sl
2000bb36:	f7ff fe11 	bl	2000b75c <__aeabi_uidivmod>
2000bb3a:	9802      	ldr	r0, [sp, #8]
2000bb3c:	fb09 f20b 	mul.w	r2, r9, fp
2000bb40:	0c03      	lsrs	r3, r0, #16
2000bb42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000bb46:	429a      	cmp	r2, r3
2000bb48:	d904      	bls.n	2000bb54 <__divdi3+0x1f4>
2000bb4a:	191b      	adds	r3, r3, r4
2000bb4c:	f10b 3bff 	add.w	fp, fp, #4294967295
2000bb50:	f0c0 80b1 	bcc.w	2000bcb6 <__divdi3+0x356>
2000bb54:	1a9b      	subs	r3, r3, r2
2000bb56:	4639      	mov	r1, r7
2000bb58:	4618      	mov	r0, r3
2000bb5a:	9301      	str	r3, [sp, #4]
2000bb5c:	f7ff fcd0 	bl	2000b500 <__aeabi_uidiv>
2000bb60:	9901      	ldr	r1, [sp, #4]
2000bb62:	4682      	mov	sl, r0
2000bb64:	4608      	mov	r0, r1
2000bb66:	4639      	mov	r1, r7
2000bb68:	f7ff fdf8 	bl	2000b75c <__aeabi_uidivmod>
2000bb6c:	f8dd c008 	ldr.w	ip, [sp, #8]
2000bb70:	fb09 f30a 	mul.w	r3, r9, sl
2000bb74:	fa1f f08c 	uxth.w	r0, ip
2000bb78:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000bb7c:	4293      	cmp	r3, r2
2000bb7e:	d908      	bls.n	2000bb92 <__divdi3+0x232>
2000bb80:	1912      	adds	r2, r2, r4
2000bb82:	f10a 3aff 	add.w	sl, sl, #4294967295
2000bb86:	d204      	bcs.n	2000bb92 <__divdi3+0x232>
2000bb88:	4293      	cmp	r3, r2
2000bb8a:	bf84      	itt	hi
2000bb8c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000bb90:	1912      	addhi	r2, r2, r4
2000bb92:	fa05 f508 	lsl.w	r5, r5, r8
2000bb96:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000bb9a:	ebc3 0802 	rsb	r8, r3, r2
2000bb9e:	f8cd e008 	str.w	lr, [sp, #8]
2000bba2:	e759      	b.n	2000ba58 <__divdi3+0xf8>
2000bba4:	f1c7 0020 	rsb	r0, r7, #32
2000bba8:	fa03 fa07 	lsl.w	sl, r3, r7
2000bbac:	40c2      	lsrs	r2, r0
2000bbae:	fa35 f300 	lsrs.w	r3, r5, r0
2000bbb2:	ea42 0b0a 	orr.w	fp, r2, sl
2000bbb6:	fa21 f800 	lsr.w	r8, r1, r0
2000bbba:	fa01 f907 	lsl.w	r9, r1, r7
2000bbbe:	4640      	mov	r0, r8
2000bbc0:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000bbc4:	ea43 0109 	orr.w	r1, r3, r9
2000bbc8:	9102      	str	r1, [sp, #8]
2000bbca:	4651      	mov	r1, sl
2000bbcc:	fa1f f28b 	uxth.w	r2, fp
2000bbd0:	9203      	str	r2, [sp, #12]
2000bbd2:	f7ff fc95 	bl	2000b500 <__aeabi_uidiv>
2000bbd6:	4651      	mov	r1, sl
2000bbd8:	4681      	mov	r9, r0
2000bbda:	4640      	mov	r0, r8
2000bbdc:	f7ff fdbe 	bl	2000b75c <__aeabi_uidivmod>
2000bbe0:	9b03      	ldr	r3, [sp, #12]
2000bbe2:	f8dd c008 	ldr.w	ip, [sp, #8]
2000bbe6:	fb03 f209 	mul.w	r2, r3, r9
2000bbea:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000bbee:	fa14 f307 	lsls.w	r3, r4, r7
2000bbf2:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000bbf6:	42a2      	cmp	r2, r4
2000bbf8:	d904      	bls.n	2000bc04 <__divdi3+0x2a4>
2000bbfa:	eb14 040b 	adds.w	r4, r4, fp
2000bbfe:	f109 39ff 	add.w	r9, r9, #4294967295
2000bc02:	d352      	bcc.n	2000bcaa <__divdi3+0x34a>
2000bc04:	1aa4      	subs	r4, r4, r2
2000bc06:	4651      	mov	r1, sl
2000bc08:	4620      	mov	r0, r4
2000bc0a:	9301      	str	r3, [sp, #4]
2000bc0c:	f7ff fc78 	bl	2000b500 <__aeabi_uidiv>
2000bc10:	4651      	mov	r1, sl
2000bc12:	4680      	mov	r8, r0
2000bc14:	4620      	mov	r0, r4
2000bc16:	f7ff fda1 	bl	2000b75c <__aeabi_uidivmod>
2000bc1a:	9803      	ldr	r0, [sp, #12]
2000bc1c:	f8dd c008 	ldr.w	ip, [sp, #8]
2000bc20:	fb00 f208 	mul.w	r2, r0, r8
2000bc24:	fa1f f38c 	uxth.w	r3, ip
2000bc28:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000bc2c:	9b01      	ldr	r3, [sp, #4]
2000bc2e:	4282      	cmp	r2, r0
2000bc30:	d904      	bls.n	2000bc3c <__divdi3+0x2dc>
2000bc32:	eb10 000b 	adds.w	r0, r0, fp
2000bc36:	f108 38ff 	add.w	r8, r8, #4294967295
2000bc3a:	d330      	bcc.n	2000bc9e <__divdi3+0x33e>
2000bc3c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000bc40:	fa1f fc83 	uxth.w	ip, r3
2000bc44:	0c1b      	lsrs	r3, r3, #16
2000bc46:	1a80      	subs	r0, r0, r2
2000bc48:	fa1f fe88 	uxth.w	lr, r8
2000bc4c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000bc50:	fb0c f90e 	mul.w	r9, ip, lr
2000bc54:	fb0c fc0a 	mul.w	ip, ip, sl
2000bc58:	fb03 c10e 	mla	r1, r3, lr, ip
2000bc5c:	fb03 f20a 	mul.w	r2, r3, sl
2000bc60:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000bc64:	458c      	cmp	ip, r1
2000bc66:	bf88      	it	hi
2000bc68:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000bc6c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000bc70:	4570      	cmp	r0, lr
2000bc72:	d310      	bcc.n	2000bc96 <__divdi3+0x336>
2000bc74:	fa1f f989 	uxth.w	r9, r9
2000bc78:	fa05 f707 	lsl.w	r7, r5, r7
2000bc7c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000bc80:	bf14      	ite	ne
2000bc82:	2200      	movne	r2, #0
2000bc84:	2201      	moveq	r2, #1
2000bc86:	4287      	cmp	r7, r0
2000bc88:	bf2c      	ite	cs
2000bc8a:	2700      	movcs	r7, #0
2000bc8c:	f002 0701 	andcc.w	r7, r2, #1
2000bc90:	2f00      	cmp	r7, #0
2000bc92:	f43f aec4 	beq.w	2000ba1e <__divdi3+0xbe>
2000bc96:	f108 38ff 	add.w	r8, r8, #4294967295
2000bc9a:	2700      	movs	r7, #0
2000bc9c:	e6bf      	b.n	2000ba1e <__divdi3+0xbe>
2000bc9e:	4282      	cmp	r2, r0
2000bca0:	bf84      	itt	hi
2000bca2:	4458      	addhi	r0, fp
2000bca4:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000bca8:	e7c8      	b.n	2000bc3c <__divdi3+0x2dc>
2000bcaa:	42a2      	cmp	r2, r4
2000bcac:	bf84      	itt	hi
2000bcae:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bcb2:	445c      	addhi	r4, fp
2000bcb4:	e7a6      	b.n	2000bc04 <__divdi3+0x2a4>
2000bcb6:	429a      	cmp	r2, r3
2000bcb8:	bf84      	itt	hi
2000bcba:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000bcbe:	191b      	addhi	r3, r3, r4
2000bcc0:	e748      	b.n	2000bb54 <__divdi3+0x1f4>
2000bcc2:	bf00      	nop

2000bcc4 <__udivdi3>:
2000bcc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000bcc8:	460c      	mov	r4, r1
2000bcca:	b083      	sub	sp, #12
2000bccc:	4680      	mov	r8, r0
2000bcce:	4616      	mov	r6, r2
2000bcd0:	4689      	mov	r9, r1
2000bcd2:	461f      	mov	r7, r3
2000bcd4:	4615      	mov	r5, r2
2000bcd6:	468a      	mov	sl, r1
2000bcd8:	2b00      	cmp	r3, #0
2000bcda:	d14b      	bne.n	2000bd74 <__udivdi3+0xb0>
2000bcdc:	428a      	cmp	r2, r1
2000bcde:	d95c      	bls.n	2000bd9a <__udivdi3+0xd6>
2000bce0:	fab2 f382 	clz	r3, r2
2000bce4:	b15b      	cbz	r3, 2000bcfe <__udivdi3+0x3a>
2000bce6:	f1c3 0020 	rsb	r0, r3, #32
2000bcea:	fa01 fa03 	lsl.w	sl, r1, r3
2000bcee:	fa28 f200 	lsr.w	r2, r8, r0
2000bcf2:	fa16 f503 	lsls.w	r5, r6, r3
2000bcf6:	fa08 f803 	lsl.w	r8, r8, r3
2000bcfa:	ea42 0a0a 	orr.w	sl, r2, sl
2000bcfe:	0c2e      	lsrs	r6, r5, #16
2000bd00:	4650      	mov	r0, sl
2000bd02:	4631      	mov	r1, r6
2000bd04:	b2af      	uxth	r7, r5
2000bd06:	f7ff fbfb 	bl	2000b500 <__aeabi_uidiv>
2000bd0a:	4631      	mov	r1, r6
2000bd0c:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000bd10:	4681      	mov	r9, r0
2000bd12:	4650      	mov	r0, sl
2000bd14:	f7ff fd22 	bl	2000b75c <__aeabi_uidivmod>
2000bd18:	fb07 f309 	mul.w	r3, r7, r9
2000bd1c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000bd20:	4553      	cmp	r3, sl
2000bd22:	d909      	bls.n	2000bd38 <__udivdi3+0x74>
2000bd24:	eb1a 0a05 	adds.w	sl, sl, r5
2000bd28:	f109 39ff 	add.w	r9, r9, #4294967295
2000bd2c:	d204      	bcs.n	2000bd38 <__udivdi3+0x74>
2000bd2e:	4553      	cmp	r3, sl
2000bd30:	bf84      	itt	hi
2000bd32:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bd36:	44aa      	addhi	sl, r5
2000bd38:	ebc3 0a0a 	rsb	sl, r3, sl
2000bd3c:	4631      	mov	r1, r6
2000bd3e:	4650      	mov	r0, sl
2000bd40:	fa1f f888 	uxth.w	r8, r8
2000bd44:	f7ff fbdc 	bl	2000b500 <__aeabi_uidiv>
2000bd48:	4631      	mov	r1, r6
2000bd4a:	4604      	mov	r4, r0
2000bd4c:	4650      	mov	r0, sl
2000bd4e:	f7ff fd05 	bl	2000b75c <__aeabi_uidivmod>
2000bd52:	fb07 f704 	mul.w	r7, r7, r4
2000bd56:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000bd5a:	4547      	cmp	r7, r8
2000bd5c:	d906      	bls.n	2000bd6c <__udivdi3+0xa8>
2000bd5e:	3c01      	subs	r4, #1
2000bd60:	eb18 0805 	adds.w	r8, r8, r5
2000bd64:	d202      	bcs.n	2000bd6c <__udivdi3+0xa8>
2000bd66:	4547      	cmp	r7, r8
2000bd68:	bf88      	it	hi
2000bd6a:	3c01      	subhi	r4, #1
2000bd6c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000bd70:	2600      	movs	r6, #0
2000bd72:	e05c      	b.n	2000be2e <__udivdi3+0x16a>
2000bd74:	428b      	cmp	r3, r1
2000bd76:	d858      	bhi.n	2000be2a <__udivdi3+0x166>
2000bd78:	fab3 f683 	clz	r6, r3
2000bd7c:	2e00      	cmp	r6, #0
2000bd7e:	d15b      	bne.n	2000be38 <__udivdi3+0x174>
2000bd80:	428b      	cmp	r3, r1
2000bd82:	bf2c      	ite	cs
2000bd84:	2200      	movcs	r2, #0
2000bd86:	2201      	movcc	r2, #1
2000bd88:	4285      	cmp	r5, r0
2000bd8a:	bf8c      	ite	hi
2000bd8c:	4615      	movhi	r5, r2
2000bd8e:	f042 0501 	orrls.w	r5, r2, #1
2000bd92:	2d00      	cmp	r5, #0
2000bd94:	d049      	beq.n	2000be2a <__udivdi3+0x166>
2000bd96:	2401      	movs	r4, #1
2000bd98:	e049      	b.n	2000be2e <__udivdi3+0x16a>
2000bd9a:	b922      	cbnz	r2, 2000bda6 <__udivdi3+0xe2>
2000bd9c:	4611      	mov	r1, r2
2000bd9e:	2001      	movs	r0, #1
2000bda0:	f7ff fbae 	bl	2000b500 <__aeabi_uidiv>
2000bda4:	4605      	mov	r5, r0
2000bda6:	fab5 f685 	clz	r6, r5
2000bdaa:	2e00      	cmp	r6, #0
2000bdac:	f040 80ba 	bne.w	2000bf24 <__udivdi3+0x260>
2000bdb0:	1b64      	subs	r4, r4, r5
2000bdb2:	0c2f      	lsrs	r7, r5, #16
2000bdb4:	fa1f fa85 	uxth.w	sl, r5
2000bdb8:	2601      	movs	r6, #1
2000bdba:	4639      	mov	r1, r7
2000bdbc:	4620      	mov	r0, r4
2000bdbe:	f7ff fb9f 	bl	2000b500 <__aeabi_uidiv>
2000bdc2:	4639      	mov	r1, r7
2000bdc4:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000bdc8:	4681      	mov	r9, r0
2000bdca:	4620      	mov	r0, r4
2000bdcc:	f7ff fcc6 	bl	2000b75c <__aeabi_uidivmod>
2000bdd0:	fb0a f309 	mul.w	r3, sl, r9
2000bdd4:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000bdd8:	455b      	cmp	r3, fp
2000bdda:	d909      	bls.n	2000bdf0 <__udivdi3+0x12c>
2000bddc:	eb1b 0b05 	adds.w	fp, fp, r5
2000bde0:	f109 39ff 	add.w	r9, r9, #4294967295
2000bde4:	d204      	bcs.n	2000bdf0 <__udivdi3+0x12c>
2000bde6:	455b      	cmp	r3, fp
2000bde8:	bf84      	itt	hi
2000bdea:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bdee:	44ab      	addhi	fp, r5
2000bdf0:	ebc3 0b0b 	rsb	fp, r3, fp
2000bdf4:	4639      	mov	r1, r7
2000bdf6:	4658      	mov	r0, fp
2000bdf8:	fa1f f888 	uxth.w	r8, r8
2000bdfc:	f7ff fb80 	bl	2000b500 <__aeabi_uidiv>
2000be00:	4639      	mov	r1, r7
2000be02:	4604      	mov	r4, r0
2000be04:	4658      	mov	r0, fp
2000be06:	f7ff fca9 	bl	2000b75c <__aeabi_uidivmod>
2000be0a:	fb0a fa04 	mul.w	sl, sl, r4
2000be0e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000be12:	45c2      	cmp	sl, r8
2000be14:	d906      	bls.n	2000be24 <__udivdi3+0x160>
2000be16:	3c01      	subs	r4, #1
2000be18:	eb18 0805 	adds.w	r8, r8, r5
2000be1c:	d202      	bcs.n	2000be24 <__udivdi3+0x160>
2000be1e:	45c2      	cmp	sl, r8
2000be20:	bf88      	it	hi
2000be22:	3c01      	subhi	r4, #1
2000be24:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000be28:	e001      	b.n	2000be2e <__udivdi3+0x16a>
2000be2a:	2600      	movs	r6, #0
2000be2c:	4634      	mov	r4, r6
2000be2e:	4631      	mov	r1, r6
2000be30:	4620      	mov	r0, r4
2000be32:	b003      	add	sp, #12
2000be34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000be38:	f1c6 0020 	rsb	r0, r6, #32
2000be3c:	40b3      	lsls	r3, r6
2000be3e:	fa32 f700 	lsrs.w	r7, r2, r0
2000be42:	fa21 fb00 	lsr.w	fp, r1, r0
2000be46:	431f      	orrs	r7, r3
2000be48:	fa14 f206 	lsls.w	r2, r4, r6
2000be4c:	fa28 f100 	lsr.w	r1, r8, r0
2000be50:	4658      	mov	r0, fp
2000be52:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000be56:	4311      	orrs	r1, r2
2000be58:	9100      	str	r1, [sp, #0]
2000be5a:	4651      	mov	r1, sl
2000be5c:	b2bb      	uxth	r3, r7
2000be5e:	9301      	str	r3, [sp, #4]
2000be60:	f7ff fb4e 	bl	2000b500 <__aeabi_uidiv>
2000be64:	4651      	mov	r1, sl
2000be66:	40b5      	lsls	r5, r6
2000be68:	4681      	mov	r9, r0
2000be6a:	4658      	mov	r0, fp
2000be6c:	f7ff fc76 	bl	2000b75c <__aeabi_uidivmod>
2000be70:	9c01      	ldr	r4, [sp, #4]
2000be72:	9800      	ldr	r0, [sp, #0]
2000be74:	fb04 f309 	mul.w	r3, r4, r9
2000be78:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000be7c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000be80:	455b      	cmp	r3, fp
2000be82:	d905      	bls.n	2000be90 <__udivdi3+0x1cc>
2000be84:	eb1b 0b07 	adds.w	fp, fp, r7
2000be88:	f109 39ff 	add.w	r9, r9, #4294967295
2000be8c:	f0c0 808e 	bcc.w	2000bfac <__udivdi3+0x2e8>
2000be90:	ebc3 0b0b 	rsb	fp, r3, fp
2000be94:	4651      	mov	r1, sl
2000be96:	4658      	mov	r0, fp
2000be98:	f7ff fb32 	bl	2000b500 <__aeabi_uidiv>
2000be9c:	4651      	mov	r1, sl
2000be9e:	4604      	mov	r4, r0
2000bea0:	4658      	mov	r0, fp
2000bea2:	f7ff fc5b 	bl	2000b75c <__aeabi_uidivmod>
2000bea6:	9801      	ldr	r0, [sp, #4]
2000bea8:	9a00      	ldr	r2, [sp, #0]
2000beaa:	fb00 f304 	mul.w	r3, r0, r4
2000beae:	fa1f fc82 	uxth.w	ip, r2
2000beb2:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000beb6:	4293      	cmp	r3, r2
2000beb8:	d906      	bls.n	2000bec8 <__udivdi3+0x204>
2000beba:	3c01      	subs	r4, #1
2000bebc:	19d2      	adds	r2, r2, r7
2000bebe:	d203      	bcs.n	2000bec8 <__udivdi3+0x204>
2000bec0:	4293      	cmp	r3, r2
2000bec2:	d901      	bls.n	2000bec8 <__udivdi3+0x204>
2000bec4:	19d2      	adds	r2, r2, r7
2000bec6:	3c01      	subs	r4, #1
2000bec8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000becc:	b2a8      	uxth	r0, r5
2000bece:	1ad2      	subs	r2, r2, r3
2000bed0:	0c2d      	lsrs	r5, r5, #16
2000bed2:	fa1f fc84 	uxth.w	ip, r4
2000bed6:	0c23      	lsrs	r3, r4, #16
2000bed8:	fb00 f70c 	mul.w	r7, r0, ip
2000bedc:	fb00 fe03 	mul.w	lr, r0, r3
2000bee0:	fb05 e10c 	mla	r1, r5, ip, lr
2000bee4:	fb05 f503 	mul.w	r5, r5, r3
2000bee8:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000beec:	458e      	cmp	lr, r1
2000beee:	bf88      	it	hi
2000bef0:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000bef4:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000bef8:	42aa      	cmp	r2, r5
2000befa:	d310      	bcc.n	2000bf1e <__udivdi3+0x25a>
2000befc:	b2bf      	uxth	r7, r7
2000befe:	fa08 f606 	lsl.w	r6, r8, r6
2000bf02:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000bf06:	bf14      	ite	ne
2000bf08:	f04f 0e00 	movne.w	lr, #0
2000bf0c:	f04f 0e01 	moveq.w	lr, #1
2000bf10:	4296      	cmp	r6, r2
2000bf12:	bf2c      	ite	cs
2000bf14:	2600      	movcs	r6, #0
2000bf16:	f00e 0601 	andcc.w	r6, lr, #1
2000bf1a:	2e00      	cmp	r6, #0
2000bf1c:	d087      	beq.n	2000be2e <__udivdi3+0x16a>
2000bf1e:	3c01      	subs	r4, #1
2000bf20:	2600      	movs	r6, #0
2000bf22:	e784      	b.n	2000be2e <__udivdi3+0x16a>
2000bf24:	40b5      	lsls	r5, r6
2000bf26:	f1c6 0120 	rsb	r1, r6, #32
2000bf2a:	fa24 f901 	lsr.w	r9, r4, r1
2000bf2e:	fa28 f201 	lsr.w	r2, r8, r1
2000bf32:	0c2f      	lsrs	r7, r5, #16
2000bf34:	40b4      	lsls	r4, r6
2000bf36:	4639      	mov	r1, r7
2000bf38:	4648      	mov	r0, r9
2000bf3a:	4322      	orrs	r2, r4
2000bf3c:	9200      	str	r2, [sp, #0]
2000bf3e:	f7ff fadf 	bl	2000b500 <__aeabi_uidiv>
2000bf42:	4639      	mov	r1, r7
2000bf44:	fa1f fa85 	uxth.w	sl, r5
2000bf48:	4683      	mov	fp, r0
2000bf4a:	4648      	mov	r0, r9
2000bf4c:	f7ff fc06 	bl	2000b75c <__aeabi_uidivmod>
2000bf50:	9b00      	ldr	r3, [sp, #0]
2000bf52:	0c1a      	lsrs	r2, r3, #16
2000bf54:	fb0a f30b 	mul.w	r3, sl, fp
2000bf58:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000bf5c:	42a3      	cmp	r3, r4
2000bf5e:	d903      	bls.n	2000bf68 <__udivdi3+0x2a4>
2000bf60:	1964      	adds	r4, r4, r5
2000bf62:	f10b 3bff 	add.w	fp, fp, #4294967295
2000bf66:	d327      	bcc.n	2000bfb8 <__udivdi3+0x2f4>
2000bf68:	1ae4      	subs	r4, r4, r3
2000bf6a:	4639      	mov	r1, r7
2000bf6c:	4620      	mov	r0, r4
2000bf6e:	f7ff fac7 	bl	2000b500 <__aeabi_uidiv>
2000bf72:	4639      	mov	r1, r7
2000bf74:	4681      	mov	r9, r0
2000bf76:	4620      	mov	r0, r4
2000bf78:	f7ff fbf0 	bl	2000b75c <__aeabi_uidivmod>
2000bf7c:	9800      	ldr	r0, [sp, #0]
2000bf7e:	fb0a f309 	mul.w	r3, sl, r9
2000bf82:	fa1f fc80 	uxth.w	ip, r0
2000bf86:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000bf8a:	42a3      	cmp	r3, r4
2000bf8c:	d908      	bls.n	2000bfa0 <__udivdi3+0x2dc>
2000bf8e:	1964      	adds	r4, r4, r5
2000bf90:	f109 39ff 	add.w	r9, r9, #4294967295
2000bf94:	d204      	bcs.n	2000bfa0 <__udivdi3+0x2dc>
2000bf96:	42a3      	cmp	r3, r4
2000bf98:	bf84      	itt	hi
2000bf9a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bf9e:	1964      	addhi	r4, r4, r5
2000bfa0:	fa08 f806 	lsl.w	r8, r8, r6
2000bfa4:	1ae4      	subs	r4, r4, r3
2000bfa6:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000bfaa:	e706      	b.n	2000bdba <__udivdi3+0xf6>
2000bfac:	455b      	cmp	r3, fp
2000bfae:	bf84      	itt	hi
2000bfb0:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bfb4:	44bb      	addhi	fp, r7
2000bfb6:	e76b      	b.n	2000be90 <__udivdi3+0x1cc>
2000bfb8:	42a3      	cmp	r3, r4
2000bfba:	bf84      	itt	hi
2000bfbc:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000bfc0:	1964      	addhi	r4, r4, r5
2000bfc2:	e7d1      	b.n	2000bf68 <__udivdi3+0x2a4>
2000bfc4:	6867694c 	.word	0x6867694c
2000bfc8:	73207374 	.word	0x73207374
2000bfcc:	203a7465 	.word	0x203a7465
2000bfd0:	78257830 	.word	0x78257830
2000bfd4:	00000a0d 	.word	0x00000a0d
2000bfd8:	30746962 	.word	0x30746962
2000bfdc:	0964253a 	.word	0x0964253a
2000bfe0:	31746962 	.word	0x31746962
2000bfe4:	0964253a 	.word	0x0964253a
2000bfe8:	32746962 	.word	0x32746962
2000bfec:	0964253a 	.word	0x0964253a
2000bff0:	00000a0d 	.word	0x00000a0d
2000bff4:	474e4144 	.word	0x474e4144
2000bff8:	5a205245 	.word	0x5a205245
2000bffc:	3a454e4f 	.word	0x3a454e4f
2000c000:	76694c20 	.word	0x76694c20
2000c004:	69662d65 	.word	0x69662d65
2000c008:	65206572 	.word	0x65206572
2000c00c:	6c62616e 	.word	0x6c62616e
2000c010:	0d2e6465 	.word	0x0d2e6465
2000c014:	00000000 	.word	0x00000000
2000c018:	6576694c 	.word	0x6576694c
2000c01c:	7269662d 	.word	0x7269662d
2000c020:	69642065 	.word	0x69642065
2000c024:	6c626173 	.word	0x6c626173
2000c028:	0d2e6465 	.word	0x0d2e6465
2000c02c:	00000000 	.word	0x00000000
2000c030:	4f525245 	.word	0x4f525245
2000c034:	41203a52 	.word	0x41203a52
2000c038:	6d657474 	.word	0x6d657474
2000c03c:	64657470 	.word	0x64657470
2000c040:	206f7420 	.word	0x206f7420
2000c044:	65726966 	.word	0x65726966
2000c048:	74697720 	.word	0x74697720
2000c04c:	74756f68 	.word	0x74756f68
2000c050:	76696c20 	.word	0x76696c20
2000c054:	69662065 	.word	0x69662065
2000c058:	65206572 	.word	0x65206572
2000c05c:	6c62616e 	.word	0x6c62616e
2000c060:	0d726465 	.word	0x0d726465
2000c064:	00000000 	.word	0x00000000
2000c068:	69676542 	.word	0x69676542
2000c06c:	6e696e6e 	.word	0x6e696e6e
2000c070:	75612067 	.word	0x75612067
2000c074:	616d6f74 	.word	0x616d6f74
2000c078:	20646574 	.word	0x20646574
2000c07c:	6b656573 	.word	0x6b656573
2000c080:	646e612d 	.word	0x646e612d
2000c084:	7365642d 	.word	0x7365642d
2000c088:	796f7274 	.word	0x796f7274
2000c08c:	00000d21 	.word	0x00000d21
2000c090:	25203a78 	.word	0x25203a78
2000c094:	3a790964 	.word	0x3a790964
2000c098:	0d642520 	.word	0x0d642520
2000c09c:	0000000a 	.word	0x0000000a
2000c0a0:	6e6f2058 	.word	0x6e6f2058
2000c0a4:	72617420 	.word	0x72617420
2000c0a8:	21746567 	.word	0x21746567
2000c0ac:	0000000d 	.word	0x0000000d
2000c0b0:	6e6f2059 	.word	0x6e6f2059
2000c0b4:	72617420 	.word	0x72617420
2000c0b8:	21746567 	.word	0x21746567
2000c0bc:	0000000d 	.word	0x0000000d
2000c0c0:	67726154 	.word	0x67726154
2000c0c4:	61207465 	.word	0x61207465
2000c0c8:	69757163 	.word	0x69757163
2000c0cc:	2c646572 	.word	0x2c646572
2000c0d0:	72696620 	.word	0x72696620
2000c0d4:	21676e69 	.word	0x21676e69
2000c0d8:	0000000d 	.word	0x0000000d
2000c0dc:	726f6241 	.word	0x726f6241
2000c0e0:	676e6974 	.word	0x676e6974
2000c0e4:	65657320 	.word	0x65657320
2000c0e8:	6e612d6b 	.word	0x6e612d6b
2000c0ec:	65642d64 	.word	0x65642d64
2000c0f0:	6f727473 	.word	0x6f727473
2000c0f4:	20262079 	.word	0x20262079
2000c0f8:	61736964 	.word	0x61736964
2000c0fc:	6e696c62 	.word	0x6e696c62
2000c100:	696c2067 	.word	0x696c2067
2000c104:	662d6576 	.word	0x662d6576
2000c108:	0d657269 	.word	0x0d657269
2000c10c:	00000000 	.word	0x00000000
2000c110:	7270205a 	.word	0x7270205a
2000c114:	65737365 	.word	0x65737365
2000c118:	61202c64 	.word	0x61202c64
2000c11c:	76697463 	.word	0x76697463
2000c120:	6e697461 	.word	0x6e697461
2000c124:	72742067 	.word	0x72742067
2000c128:	65676769 	.word	0x65676769
2000c12c:	6f732072 	.word	0x6f732072
2000c130:	6f6e656c 	.word	0x6f6e656c
2000c134:	000d6469 	.word	0x000d6469
2000c138:	2e4e2e41 	.word	0x2e4e2e41
2000c13c:	2e532e54 	.word	0x2e532e54
2000c140:	30303320 	.word	0x30303320
2000c144:	72202c30 	.word	0x72202c30
2000c148:	79646165 	.word	0x79646165
2000c14c:	726f6620 	.word	0x726f6620
2000c150:	74636120 	.word	0x74636120
2000c154:	216e6f69 	.word	0x216e6f69
2000c158:	0000000d 	.word	0x0000000d
2000c15c:	6e676973 	.word	0x6e676973
2000c160:	72757461 	.word	0x72757461
2000c164:	25203a65 	.word	0x25203a65
2000c168:	3a780964 	.word	0x3a780964
2000c16c:	09642520 	.word	0x09642520
2000c170:	25203a79 	.word	0x25203a79
2000c174:	3a770964 	.word	0x3a770964
2000c178:	09642520 	.word	0x09642520
2000c17c:	25203a68 	.word	0x25203a68
2000c180:	6e610964 	.word	0x6e610964
2000c184:	3a656c67 	.word	0x3a656c67
2000c188:	0d642520 	.word	0x0d642520
2000c18c:	0000000a 	.word	0x0000000a
2000c190:	63656863 	.word	0x63656863
2000c194:	6d75736b 	.word	0x6d75736b
2000c198:	72726520 	.word	0x72726520
2000c19c:	0021726f 	.word	0x0021726f
2000c1a0:	62654409 	.word	0x62654409
2000c1a4:	203a6775 	.word	0x203a6775
2000c1a8:	3a3a7325 	.word	0x3a3a7325
2000c1ac:	00000000 	.word	0x00000000
2000c1b0:	642f2e2e 	.word	0x642f2e2e
2000c1b4:	65766972 	.word	0x65766972
2000c1b8:	732f7372 	.word	0x732f7372
2000c1bc:	73746174 	.word	0x73746174
2000c1c0:	7369645f 	.word	0x7369645f
2000c1c4:	79616c70 	.word	0x79616c70
2000c1c8:	0000632e 	.word	0x0000632e
2000c1cc:	003a7325 	.word	0x003a7325
2000c1d0:	00206425 	.word	0x00206425
2000c1d4:	61656c63 	.word	0x61656c63
2000c1d8:	676e696e 	.word	0x676e696e
2000c1dc:	20707520 	.word	0x20707520
2000c1e0:	61647075 	.word	0x61647075
2000c1e4:	00006574 	.word	0x00006574
2000c1e8:	4f545541 	.word	0x4f545541
2000c1ec:	00002020 	.word	0x00002020
2000c1f0:	4d524f4e 	.word	0x4d524f4e
2000c1f4:	00004c41 	.word	0x00004c41
2000c1f8:	44414f4c 	.word	0x44414f4c
2000c1fc:	00004445 	.word	0x00004445
2000c200:	41454c43 	.word	0x41454c43
2000c204:	00002052 	.word	0x00002052
2000c208:	64333025 	.word	0x64333025
2000c20c:	00000000 	.word	0x00000000
2000c210:	20647075 	.word	0x20647075
2000c214:	70206e69 	.word	0x70206e69
2000c218:	72676f72 	.word	0x72676f72
2000c21c:	00737365 	.word	0x00737365
2000c220:	73677261 	.word	0x73677261
2000c224:	65726120 	.word	0x65726120
2000c228:	4c554e20 	.word	0x4c554e20
2000c22c:	0000004c 	.word	0x0000004c
2000c230:	73617245 	.word	0x73617245
2000c234:	20676e69 	.word	0x20676e69
2000c238:	76657270 	.word	0x76657270
2000c23c:	73756f69 	.word	0x73756f69
2000c240:	72617420 	.word	0x72617420
2000c244:	00746567 	.word	0x00746567
2000c248:	74697257 	.word	0x74697257
2000c24c:	20676e69 	.word	0x20676e69
2000c250:	2077656e 	.word	0x2077656e
2000c254:	67726174 	.word	0x67726174
2000c258:	00007465 	.word	0x00007465
2000c25c:	69646461 	.word	0x69646461
2000c260:	6420676e 	.word	0x6420676e
2000c264:	61747369 	.word	0x61747369
2000c268:	2065636e 	.word	0x2065636e
2000c26c:	61647075 	.word	0x61647075
2000c270:	74206574 	.word	0x74206574
2000c274:	6966206f 	.word	0x6966206f
2000c278:	69206572 	.word	0x69206572
2000c27c:	7525206e 	.word	0x7525206e
2000c280:	00736d20 	.word	0x00736d20
2000c284:	69646461 	.word	0x69646461
2000c288:	7320676e 	.word	0x7320676e
2000c28c:	73746f68 	.word	0x73746f68
2000c290:	64707520 	.word	0x64707520
2000c294:	20657461 	.word	0x20657461
2000c298:	66206f74 	.word	0x66206f74
2000c29c:	20657269 	.word	0x20657269
2000c2a0:	25206e69 	.word	0x25206e69
2000c2a4:	736d2075 	.word	0x736d2075
2000c2a8:	00000000 	.word	0x00000000
2000c2ac:	69646461 	.word	0x69646461
2000c2b0:	6d20676e 	.word	0x6d20676e
2000c2b4:	2065646f 	.word	0x2065646f
2000c2b8:	61647075 	.word	0x61647075
2000c2bc:	74206574 	.word	0x74206574
2000c2c0:	6966206f 	.word	0x6966206f
2000c2c4:	69206572 	.word	0x69206572
2000c2c8:	7525206e 	.word	0x7525206e
2000c2cc:	00736d20 	.word	0x00736d20
2000c2d0:	69646461 	.word	0x69646461
2000c2d4:	6320676e 	.word	0x6320676e
2000c2d8:	6e61656c 	.word	0x6e61656c
2000c2dc:	74207075 	.word	0x74207075
2000c2e0:	6966206f 	.word	0x6966206f
2000c2e4:	69206572 	.word	0x69206572
2000c2e8:	7525206e 	.word	0x7525206e
2000c2ec:	00736d20 	.word	0x00736d20
2000c2f0:	00003a58 	.word	0x00003a58
2000c2f4:	00003a59 	.word	0x00003a59
2000c2f8:	74736944 	.word	0x74736944
2000c2fc:	0000003a 	.word	0x0000003a
2000c300:	6d616843 	.word	0x6d616843
2000c304:	3a726562 	.word	0x3a726562
2000c308:	00000000 	.word	0x00000000
2000c30c:	65646f4d 	.word	0x65646f4d
2000c310:	0000003a 	.word	0x0000003a

2000c314 <__func__.4472>:
2000c314:	70736964 6470755f 6e69665f 00687369     disp_upd_finish.

2000c324 <__func__.4372>:
2000c324:	70736964 6470755f 00657461              disp_update.

2000c330 <__func__.4058>:
2000c330:	61647075 745f6574 72656d69 00000073     update_timers...

2000c340 <__func__.4010>:
2000c340:	65736e69 745f7472 72656d69 00000000     insert_timer....
2000c350:	642f2e2e 65766972 742f7372 72656d69     ../drivers/timer
2000c360:	632e745f 00000000 6f6c6e75 6e696b63     _t.c....unlockin
2000c370:	00000067 65736e69 6e697472 69742067     g...inserting ti
2000c380:	0072656d 65736e69 6e697472 69742067     mer.inserting ti
2000c390:	2072656d 72207461 00746f6f 65736e69     mer at root.inse
2000c3a0:	6e697472 69742067 2072656d 6d206e69     rting timer in m
2000c3b0:	6c646469 666f2065 73696c20 00000074     iddle of list...
2000c3c0:	616c6564 676e6979 726f6620 00642520     delaying for %d.
2000c3d0:	69646441 7020676e 6f697265 20636964     Adding periodic 
2000c3e0:	656d6974 25203a72 00000064 61647075     timer: %d...upda
2000c3f0:	676e6974 6d697420 00737265 75746572     ting timers.retu
2000c400:	696e6972 6f20676e 6820656e 6c646e61     rining one handl
2000c410:	00007265 75746572 696e6972 6d20676e     er..returining m
2000c420:	69746c75 20656c70 646e6168 7372656c     ultiple handlers
2000c430:	00000000 4d4f4954 49205245 5245544e     ....TIOMER INTER
2000c440:	50555255 00000054                       URUPT...

2000c448 <__func__.4092>:
2000c448:	646e655f 6c65645f 745f7961 72656d69     _end_delay_timer
2000c458:	00000000                                ....

2000c45c <__func__.4096>:
2000c45c:	5f657375 635f656d 66657261 796c6c75     use_me_carefully
2000c46c:	5f736d5f 616c6564 69745f79 0072656d     _ms_delay_timer.

2000c47c <__func__.3990>:
2000c47c:	656d6954 495f3172 61485152 656c646e     Timer1_IRQHandle
2000c48c:	00000072 70616548 646e6120 61747320     r...Heap and sta
2000c49c:	63206b63 696c6c6f 6e6f6973 0000000a     ck collision....

2000c4ac <g_config_reg_lut>:
2000c4ac:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
2000c4bc:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
2000c4cc:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
2000c4dc:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
2000c4ec:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
2000c4fc:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
2000c50c:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
2000c51c:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

2000c52c <g_gpio_irqn_lut>:
2000c52c:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
2000c53c:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
2000c54c:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
2000c55c:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

2000c56c <C.18.2576>:
2000c56c:	00000001 00000002 00000004 00000001     ................

2000c57c <_global_impure_ptr>:
2000c57c:	2000c844 00000043                       D.. C...

2000c584 <blanks.3595>:
2000c584:	20202020 20202020 20202020 20202020                     

2000c594 <zeroes.3596>:
2000c594:	30303030 30303030 30303030 30303030     0000000000000000
2000c5a4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000c5b4:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000c5c4:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000c5d4:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000c5e4:	00000030                                0...

2000c5e8 <blanks.3577>:
2000c5e8:	20202020 20202020 20202020 20202020                     

2000c5f8 <zeroes.3578>:
2000c5f8:	30303030 30303030 30303030 30303030     0000000000000000
2000c608:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

2000c618 <__sf_fake_stdin>:
	...

2000c638 <__sf_fake_stdout>:
	...

2000c658 <__sf_fake_stderr>:
	...

2000c678 <charset>:
2000c678:	2000c6b0                                ... 

2000c67c <lconv>:
2000c67c:	2000c6ac 2000c014 2000c014 2000c014     ... ... ... ... 
2000c68c:	2000c014 2000c014 2000c014 2000c014     ... ... ... ... 
2000c69c:	2000c014 2000c014 ffffffff ffffffff     ... ... ........
2000c6ac:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
2000c6bc:	00000000                                ....

2000c6c0 <__mprec_tens>:
2000c6c0:	00000000 3ff00000 00000000 40240000     .......?......$@
2000c6d0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000c6e0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000c6f0:	00000000 412e8480 00000000 416312d0     .......A......cA
2000c700:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000c710:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000c720:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000c730:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000c740:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000c750:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000c760:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000c770:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000c780:	79d99db4 44ea7843                       ...yCx.D

2000c788 <p05.2463>:
2000c788:	00000005 00000019 0000007d 00000000     ........}.......

2000c798 <__mprec_bigtens>:
2000c798:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000c7a8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000c7b8:	7f73bf3c 75154fdd                       <.s..O.u

2000c7c0 <__mprec_tinytens>:
2000c7c0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000c7d0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000c7e0:	64ac6f43 0ac80628                       Co.d(...

2000c7e8 <_init>:
2000c7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000c7ea:	bf00      	nop
2000c7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000c7ee:	bc08      	pop	{r3}
2000c7f0:	469e      	mov	lr, r3
2000c7f2:	4770      	bx	lr

2000c7f4 <_fini>:
2000c7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000c7f6:	bf00      	nop
2000c7f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000c7fa:	bc08      	pop	{r3}
2000c7fc:	469e      	mov	lr, r3
2000c7fe:	4770      	bx	lr

2000c800 <__frame_dummy_init_array_entry>:
2000c800:	0485 2000                                   ... 

2000c804 <__do_global_dtors_aux_fini_array_entry>:
2000c804:	0471 2000                                   q.. 
