Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Jun  6 09:57:30 2018
| Host             : DESKTOP-HKIAIND running 64-bit major release  (build 9200)
| Command          : report_power -file LC3Zybo_top_power_routed.rpt -pb LC3Zybo_top_power_summary_routed.pb -rpx LC3Zybo_top_power_routed.rpx
| Design           : LC3Zybo_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 18.423 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 17.674                           |
| Device Static (W)        | 0.749                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     7.528 |     3201 |       --- |             --- |
|   LUT as Logic          |     5.758 |     1356 |     17600 |            7.70 |
|   CARRY4                |     0.858 |      184 |      4400 |            4.18 |
|   Register              |     0.710 |     1344 |     35200 |            3.82 |
|   LUT as Shift Register |     0.151 |       38 |      6000 |            0.63 |
|   BUFG                  |     0.035 |        6 |        32 |           18.75 |
|   F7/F8 Muxes           |     0.017 |       75 |     17600 |            0.43 |
|   Others                |     0.000 |      167 |       --- |             --- |
| Signals                 |     6.347 |     2189 |       --- |             --- |
| PLL                     |     3.035 |        1 |         2 |           50.00 |
| I/O                     |     0.765 |       13 |       100 |           13.00 |
| PS7                     |     0.000 |        1 |       --- |             --- |
| Static Power            |     0.749 |          |           |                 |
| Total                   |    18.423 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    14.494 |      14.365 |      0.129 |
| Vccaux    |       1.800 |     1.500 |       1.460 |      0.040 |
| Vcco33    |       3.300 |     0.207 |       0.206 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.000 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| LC3Zybo_top                     |    17.674 |
|   Inst_ZyboVIOSE_wrapper        |     4.358 |
|     Inst_ZyboVIO_SE             |     4.345 |
|   Inst_student_code             |    10.105 |
|     Inst_lc3_computer           |     9.629 |
|       lc3_m                     |     9.629 |
|         lc3_1                   |     9.597 |
|     lc3_debug_1                 |     0.476 |
|       BtnToggle_1               |     0.018 |
|       hand_clk_db               |     0.245 |
|       sys_halt_db               |     0.213 |
|   my_debounce[0].Inst_debounce1 |     0.293 |
|   my_debounce[0].Inst_debounce2 |     0.311 |
|   my_debounce[1].Inst_debounce1 |     0.284 |
|   my_debounce[1].Inst_debounce2 |     0.287 |
|   my_debounce[2].Inst_debounce1 |     0.305 |
|   my_debounce[2].Inst_debounce2 |     0.299 |
|   my_debounce[3].Inst_debounce1 |     0.284 |
|   my_debounce[3].Inst_debounce2 |     0.282 |
+---------------------------------+-----------+


