#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000002a916b25380 .scope module, "tb_r2r" "tb_r2r" 2 3;
 .timescale -9 -12;
v000002a916b85090_0 .net "OX1", 9 0, L_000002a916be2250;  1 drivers
v000002a916b85270_0 .net "OY1", 8 0, L_000002a916be2390;  1 drivers
v000002a916b85310_0 .var "RGB", 2 0;
v000002a916b85450_0 .net "Rfinish", 0 0, v000002a916b2cc00_0;  1 drivers
v000002a916b85590_0 .var "Rreset", 0 0;
v000002a916b85770_0 .var "Rstart", 0 0;
v000002a916b85d10_0 .var "_buff_add", 18 0;
v000002a916b871e0_0 .var "clk", 0 0;
v000002a916b87e60_0 .net "monitor_h_sync", 0 0, L_000002a916b1cbf0;  1 drivers
v000002a916b88b80_0 .var "monitor_rest", 0 0;
v000002a916b87820_0 .net "monitor_v_sync", 0 0, L_000002a916b1c480;  1 drivers
v000002a916b87be0_0 .net "monitor_video_on", 0 0, L_000002a916b1cb80;  1 drivers
v000002a916b88360_0 .net "p_x", 9 0, L_000002a916b1cc60;  1 drivers
v000002a916b880e0_0 .net "p_y", 9 0, L_000002a916b1cdb0;  1 drivers
v000002a916b887c0_0 .var "ram_read_addr", 7 0;
v000002a916b885e0_0 .net "ram_read_data1", 31 0, L_000002a916b1c6b0;  1 drivers
v000002a916b87c80_0 .net "ram_read_data2", 31 0, L_000002a916b1cf00;  1 drivers
v000002a916b88a40_0 .net "ram_read_data3", 31 0, L_000002a916b1d050;  1 drivers
v000002a916b876e0_0 .net "ram_read_data4", 31 0, L_000002a916b1cf70;  1 drivers
v000002a916b882c0_0 .net "ram_read_data5", 31 0, L_000002a916b1ce20;  1 drivers
v000002a916b88680_0 .net "ram_read_data6", 31 0, L_000002a916b1cfe0;  1 drivers
v000002a916b87500_0 .net "ram_read_data7", 31 0, L_000002a916b1c950;  1 drivers
v000002a916b88180_0 .net "ram_read_data8", 31 0, L_000002a916b1d0c0;  1 drivers
v000002a916b87d20_0 .net "ram_read_data9", 31 0, L_000002a916b1c720;  1 drivers
v000002a916b88220_0 .net "stat", 0 0, L_000002a916be2890;  1 drivers
v000002a916b87fa0_0 .net "tfinish", 0 0, L_000002a916b1c9c0;  1 drivers
v000002a916b87dc0_0 .var "treset", 0 0;
v000002a916b87f00_0 .var/s "tx1", 31 0;
v000002a916b88040_0 .var/s "tx2", 31 0;
v000002a916b873c0_0 .var/s "tx3", 31 0;
v000002a916b87780_0 .var/s "ty1", 31 0;
v000002a916b878c0_0 .var/s "ty2", 31 0;
v000002a916b875a0_0 .var/s "ty3", 31 0;
v000002a916b88860_0 .var "vid_buff_we", 0 0;
E_000002a916b11000 .event anyedge, v000002a916b82650_0, v000002a916b1d910_0;
E_000002a916b10fc0/0 .event anyedge, v000002a916b1da50_0, v000002a916b86490_0, v000002a916b85e50_0, v000002a916b82d30_0;
E_000002a916b10fc0/1 .event anyedge, v000002a916b81a70_0;
E_000002a916b10fc0 .event/or E_000002a916b10fc0/0, E_000002a916b10fc0/1;
E_000002a916b10bc0/0 .event anyedge, v000002a916b2cca0_0, v000002a916b2bee0_0, v000002a916b2cac0_0, v000002a916b2d060_0;
E_000002a916b10bc0/1 .event anyedge, v000002a916b2cd40_0, v000002a916b2c160_0;
E_000002a916b10bc0 .event/or E_000002a916b10bc0/0, E_000002a916b10bc0/1;
S_000002a916ad7b20 .scope module, "c1" "video_buffer" 2 67, 3 1 0, S_000002a916b25380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 19 "read_addr";
    .port_info 3 /INPUT 19 "wr_addr";
    .port_info 4 /INPUT 1 "wr_data";
    .port_info 5 /OUTPUT 1 "read_data1";
P_000002a916ad70e0 .param/l "addr_width" 0 3 2, +C4<00000000000000000000000000010011>;
P_000002a916ad7118 .param/l "data_width" 0 3 2, +C4<00000000000000000000000000000001>;
L_000002a916b899b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002a916b1d1a0 .functor XNOR 1, L_000002a916be2070, L_000002a916b899b0, C4<0>, C4<0>;
v000002a916b1ee50_0 .net *"_ivl_0", 0 0, L_000002a916be2070;  1 drivers
L_000002a916b899f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002a916b1ed10_0 .net/2s *"_ivl_10", 1 0, L_000002a916b899f8;  1 drivers
L_000002a916b89a40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a916b1e950_0 .net/2s *"_ivl_12", 1 0, L_000002a916b89a40;  1 drivers
v000002a916b1f0d0_0 .net *"_ivl_14", 1 0, L_000002a916be2110;  1 drivers
v000002a916b1ec70_0 .net *"_ivl_2", 20 0, L_000002a916be18f0;  1 drivers
L_000002a916b89968 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a916b1d9b0_0 .net *"_ivl_5", 1 0, L_000002a916b89968;  1 drivers
v000002a916b1e590_0 .net/2u *"_ivl_6", 0 0, L_000002a916b899b0;  1 drivers
v000002a916b1d870_0 .net *"_ivl_8", 0 0, L_000002a916b1d1a0;  1 drivers
v000002a916b1ebd0 .array "buffer", 0 524287, 0 0;
v000002a916b1d410_0 .net "clk", 0 0, v000002a916b871e0_0;  1 drivers
v000002a916b1edb0_0 .net "read_addr", 18 0, v000002a916b85d10_0;  1 drivers
v000002a916b1d910_0 .net "read_data1", 0 0, L_000002a916be2890;  alias, 1 drivers
v000002a916b1da50_0 .net "we", 0 0, v000002a916b88860_0;  1 drivers
v000002a916b1daf0_0 .net "wr_addr", 18 0, v000002a916b85d10_0;  alias, 1 drivers
v000002a916b1dc30_0 .net "wr_data", 0 0, v000002a916b88860_0;  alias, 1 drivers
E_000002a916b10700 .event posedge, v000002a916b1d410_0;
L_000002a916be2070 .array/port v000002a916b1ebd0, L_000002a916be18f0;
L_000002a916be18f0 .concat [ 19 2 0 0], v000002a916b85d10_0, L_000002a916b89968;
L_000002a916be2110 .functor MUXZ 2, L_000002a916b89a40, L_000002a916b899f8, L_000002a916b1d1a0, C4<>;
L_000002a916be2890 .part L_000002a916be2110, 0, 1;
S_000002a916ad7cb0 .scope module, "circ3" "ROM2RAM" 2 13, 4 1 0, S_000002a916b25380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "finish";
    .port_info 4 /INPUT 8 "ram_read_addr";
    .port_info 5 /OUTPUT 32 "ram_read_data1";
    .port_info 6 /OUTPUT 32 "ram_read_data2";
    .port_info 7 /OUTPUT 32 "ram_read_data3";
    .port_info 8 /OUTPUT 32 "ram_read_data4";
    .port_info 9 /OUTPUT 32 "ram_read_data5";
    .port_info 10 /OUTPUT 32 "ram_read_data6";
    .port_info 11 /OUTPUT 32 "ram_read_data7";
    .port_info 12 /OUTPUT 32 "ram_read_data8";
    .port_info 13 /OUTPUT 32 "ram_read_data9";
P_000002a916ad7e40 .param/l "addr_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_000002a916ad7e78 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
P_000002a916ad7eb0 .param/l "rom_theke_ram" 1 4 10, C4<01>;
P_000002a916ad7ee8 .param/l "sesh" 1 4 11, C4<10>;
P_000002a916ad7f20 .param/l "suru" 1 4 9, C4<00>;
P_000002a916ad7f58 .param/l "vul" 1 4 12, C4<11>;
L_000002a916b89530 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002a916b2d100_0 .net/2u *"_ivl_0", 1 0, L_000002a916b89530;  1 drivers
v000002a916b2b9e0_0 .net *"_ivl_10", 0 0, L_000002a916be15d0;  1 drivers
L_000002a916b89608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002a916b2d420_0 .net/2u *"_ivl_12", 0 0, L_000002a916b89608;  1 drivers
L_000002a916b89650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a916b2c200_0 .net/2u *"_ivl_14", 0 0, L_000002a916b89650;  1 drivers
L_000002a916b89698 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002a916b2cde0_0 .net/2u *"_ivl_18", 1 0, L_000002a916b89698;  1 drivers
v000002a916b2d4c0_0 .net *"_ivl_2", 0 0, L_000002a916be1cb0;  1 drivers
v000002a916b2ba80_0 .net *"_ivl_20", 0 0, L_000002a916be1b70;  1 drivers
L_000002a916b896e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002a916b2bc60_0 .net/2u *"_ivl_22", 7 0, L_000002a916b896e0;  1 drivers
L_000002a916b89728 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002a916b2c520_0 .net/2u *"_ivl_26", 1 0, L_000002a916b89728;  1 drivers
v000002a916b2c020_0 .net *"_ivl_28", 0 0, L_000002a916be1210;  1 drivers
L_000002a916b89770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b2d1a0_0 .net/2u *"_ivl_30", 31 0, L_000002a916b89770;  1 drivers
L_000002a916b897b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002a916b2c340_0 .net/2u *"_ivl_34", 1 0, L_000002a916b897b8;  1 drivers
v000002a916b2c480_0 .net *"_ivl_36", 0 0, L_000002a916be27f0;  1 drivers
L_000002a916b89800 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002a916b2bb20_0 .net/2u *"_ivl_38", 7 0, L_000002a916b89800;  1 drivers
L_000002a916b89578 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002a916b2bbc0_0 .net/2u *"_ivl_4", 7 0, L_000002a916b89578;  1 drivers
L_000002a916b895c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002a916b2c5c0_0 .net/2u *"_ivl_8", 1 0, L_000002a916b895c0;  1 drivers
v000002a916b2c660_0 .var "addr_counter_next", 7 0;
v000002a916b2c700_0 .var "addr_counter_reg", 7 0;
v000002a916b2c7a0_0 .net "clk", 0 0, v000002a916b871e0_0;  alias, 1 drivers
v000002a916b2cc00_0 .var "finish", 0 0;
v000002a916b2c8e0_0 .net "local_ram_read_addr", 7 0, L_000002a916be2a70;  1 drivers
v000002a916b7f7e0_0 .net "ram_read_addr", 7 0, v000002a916b887c0_0;  1 drivers
v000002a916b7fc40_0 .net "ram_read_data1", 31 0, L_000002a916b1c6b0;  alias, 1 drivers
v000002a916b7fb00_0 .net "ram_read_data2", 31 0, L_000002a916b1cf00;  alias, 1 drivers
v000002a916b7fa60_0 .net "ram_read_data3", 31 0, L_000002a916b1d050;  alias, 1 drivers
v000002a916b80d20_0 .net "ram_read_data4", 31 0, L_000002a916b1cf70;  alias, 1 drivers
v000002a916b7fba0_0 .net "ram_read_data5", 31 0, L_000002a916b1ce20;  alias, 1 drivers
v000002a916b80460_0 .net "ram_read_data6", 31 0, L_000002a916b1cfe0;  alias, 1 drivers
v000002a916b7fec0_0 .net "ram_read_data7", 31 0, L_000002a916b1c950;  alias, 1 drivers
v000002a916b7fce0_0 .net "ram_read_data8", 31 0, L_000002a916b1d0c0;  alias, 1 drivers
v000002a916b7f600_0 .net "ram_read_data9", 31 0, L_000002a916b1c720;  alias, 1 drivers
v000002a916b7f6a0_0 .net "ram_we", 0 0, L_000002a916be2570;  1 drivers
v000002a916b7ff60_0 .net "ram_wr_addr", 7 0, L_000002a916be1490;  1 drivers
v000002a916b80640_0 .net "ram_write_data", 31 0, L_000002a916be2610;  1 drivers
v000002a916b7f4c0_0 .net "reset", 0 0, v000002a916b85590_0;  1 drivers
v000002a916b7f560_0 .net "rom_data", 31 0, v000002a916b2d880_0;  1 drivers
v000002a916b808c0_0 .net "rom_read_addr", 7 0, L_000002a916be1530;  1 drivers
v000002a916b80320_0 .net "start", 0 0, v000002a916b85770_0;  1 drivers
v000002a916b80780_0 .var "state_next", 1 0;
v000002a916b80a00_0 .var "state_reg", 1 0;
E_000002a916b10a80 .event anyedge, v000002a916b80a00_0, v000002a916b2c700_0, v000002a916b80320_0;
E_000002a916b107c0/0 .event anyedge, v000002a916b7f4c0_0;
E_000002a916b107c0/1 .event posedge, v000002a916b1d410_0;
E_000002a916b107c0 .event/or E_000002a916b107c0/0, E_000002a916b107c0/1;
L_000002a916be1cb0 .cmp/eq 2, v000002a916b80a00_0, L_000002a916b89530;
L_000002a916be2a70 .functor MUXZ 8, L_000002a916b89578, v000002a916b887c0_0, L_000002a916be1cb0, C4<>;
L_000002a916be15d0 .cmp/eq 2, v000002a916b80a00_0, L_000002a916b895c0;
L_000002a916be2570 .functor MUXZ 1, L_000002a916b89650, L_000002a916b89608, L_000002a916be15d0, C4<>;
L_000002a916be1b70 .cmp/eq 2, v000002a916b80a00_0, L_000002a916b89698;
L_000002a916be1490 .functor MUXZ 8, L_000002a916b896e0, v000002a916b2c700_0, L_000002a916be1b70, C4<>;
L_000002a916be1210 .cmp/eq 2, v000002a916b80a00_0, L_000002a916b89728;
L_000002a916be2610 .functor MUXZ 32, L_000002a916b89770, v000002a916b2d880_0, L_000002a916be1210, C4<>;
L_000002a916be27f0 .cmp/eq 2, v000002a916b80a00_0, L_000002a916b897b8;
L_000002a916be1530 .functor MUXZ 8, L_000002a916b89800, v000002a916b2c700_0, L_000002a916be27f0, C4<>;
S_000002a916ac10f0 .scope module, "circ1" "RAM" 4 21, 5 1 0, S_000002a916ad7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "read_addr";
    .port_info 3 /INPUT 8 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "read_data1";
    .port_info 6 /OUTPUT 32 "read_data2";
    .port_info 7 /OUTPUT 32 "read_data3";
    .port_info 8 /OUTPUT 32 "read_data4";
    .port_info 9 /OUTPUT 32 "read_data5";
    .port_info 10 /OUTPUT 32 "read_data6";
    .port_info 11 /OUTPUT 32 "read_data7";
    .port_info 12 /OUTPUT 32 "read_data8";
    .port_info 13 /OUTPUT 32 "read_data9";
P_000002a916ad6e60 .param/l "addr_width" 0 5 2, +C4<00000000000000000000000000001000>;
P_000002a916ad6e98 .param/l "data_width" 0 5 2, +C4<00000000000000000000000000100000>;
L_000002a916b1c6b0 .functor BUFZ 32, L_000002a916b889a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a916b1cf00 .functor BUFZ 32, L_000002a916b87b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a916b1d050 .functor BUFZ 32, L_000002a916b88400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a916b1cf70 .functor BUFZ 32, L_000002a916b88d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a916b1ce20 .functor BUFZ 32, L_000002a916b87640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a916b1cfe0 .functor BUFZ 32, L_000002a916b87280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a916b1c950 .functor BUFZ 32, L_000002a916b88ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a916b1d0c0 .functor BUFZ 32, L_000002a916b87320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a916b1c720 .functor BUFZ 32, L_000002a916be29d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a916b1dcd0_0 .net *"_ivl_0", 31 0, L_000002a916b889a0;  1 drivers
v000002a916b1df50_0 .net *"_ivl_10", 31 0, L_000002a916b88720;  1 drivers
v000002a916b1dd70_0 .net *"_ivl_100", 31 0, L_000002a916be1ad0;  1 drivers
L_000002a916b890b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b1de10_0 .net *"_ivl_13", 23 0, L_000002a916b890b0;  1 drivers
L_000002a916b890f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a916b1e770_0 .net/2u *"_ivl_14", 31 0, L_000002a916b890f8;  1 drivers
v000002a916b1e090_0 .net *"_ivl_16", 31 0, L_000002a916b87460;  1 drivers
v000002a916b1d730_0 .net *"_ivl_2", 9 0, L_000002a916b87140;  1 drivers
v000002a916b1eb30_0 .net *"_ivl_20", 31 0, L_000002a916b88400;  1 drivers
v000002a916b1e630_0 .net *"_ivl_22", 31 0, L_000002a916b884a0;  1 drivers
L_000002a916b89140 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b1d690_0 .net *"_ivl_25", 23 0, L_000002a916b89140;  1 drivers
L_000002a916b89188 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002a916b1e130_0 .net/2u *"_ivl_26", 31 0, L_000002a916b89188;  1 drivers
v000002a916b1e1d0_0 .net *"_ivl_28", 31 0, L_000002a916b88540;  1 drivers
v000002a916b1d5f0_0 .net *"_ivl_32", 31 0, L_000002a916b88d60;  1 drivers
v000002a916b1e270_0 .net *"_ivl_34", 31 0, L_000002a916b88900;  1 drivers
L_000002a916b891d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b1e310_0 .net *"_ivl_37", 23 0, L_000002a916b891d0;  1 drivers
L_000002a916b89218 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002a916b1e450_0 .net/2u *"_ivl_38", 31 0, L_000002a916b89218;  1 drivers
v000002a916b1e9f0_0 .net *"_ivl_40", 31 0, L_000002a916b88ae0;  1 drivers
v000002a916b1eef0_0 .net *"_ivl_44", 31 0, L_000002a916b87640;  1 drivers
v000002a916b1d370_0 .net *"_ivl_46", 31 0, L_000002a916b88c20;  1 drivers
L_000002a916b89260 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b1e4f0_0 .net *"_ivl_49", 23 0, L_000002a916b89260;  1 drivers
L_000002a916b89068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a916b1e8b0_0 .net *"_ivl_5", 1 0, L_000002a916b89068;  1 drivers
L_000002a916b892a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002a916b1d4b0_0 .net/2u *"_ivl_50", 31 0, L_000002a916b892a8;  1 drivers
v000002a916b1e810_0 .net *"_ivl_52", 31 0, L_000002a916b88f40;  1 drivers
v000002a916b1ea90_0 .net *"_ivl_56", 31 0, L_000002a916b87280;  1 drivers
v000002a916b1f170_0 .net *"_ivl_58", 31 0, L_000002a916b88cc0;  1 drivers
L_000002a916b892f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b1d2d0_0 .net *"_ivl_61", 23 0, L_000002a916b892f0;  1 drivers
L_000002a916b89338 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000002a916b1d550_0 .net/2u *"_ivl_62", 31 0, L_000002a916b89338;  1 drivers
v000002a916b1d7d0_0 .net *"_ivl_64", 31 0, L_000002a916b88e00;  1 drivers
v000002a916af9070_0 .net *"_ivl_68", 31 0, L_000002a916b88ea0;  1 drivers
v000002a916af8cb0_0 .net *"_ivl_70", 31 0, L_000002a916b870a0;  1 drivers
L_000002a916b89380 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916af91b0_0 .net *"_ivl_73", 23 0, L_000002a916b89380;  1 drivers
L_000002a916b893c8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v000002a916aeec50_0 .net/2u *"_ivl_74", 31 0, L_000002a916b893c8;  1 drivers
v000002a916b2d2e0_0 .net *"_ivl_76", 31 0, L_000002a916b87960;  1 drivers
v000002a916b2be40_0 .net *"_ivl_8", 31 0, L_000002a916b87b40;  1 drivers
v000002a916b2d560_0 .net *"_ivl_80", 31 0, L_000002a916b87320;  1 drivers
v000002a916b2d240_0 .net *"_ivl_82", 31 0, L_000002a916b87a00;  1 drivers
L_000002a916b89410 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b2d600_0 .net *"_ivl_85", 23 0, L_000002a916b89410;  1 drivers
L_000002a916b89458 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000002a916b2ce80_0 .net/2u *"_ivl_86", 31 0, L_000002a916b89458;  1 drivers
v000002a916b2cf20_0 .net *"_ivl_88", 31 0, L_000002a916b87aa0;  1 drivers
v000002a916b2ca20_0 .net *"_ivl_92", 31 0, L_000002a916be29d0;  1 drivers
v000002a916b2c980_0 .net *"_ivl_94", 31 0, L_000002a916be1a30;  1 drivers
L_000002a916b894a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b2cb60_0 .net *"_ivl_97", 23 0, L_000002a916b894a0;  1 drivers
L_000002a916b894e8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000002a916b2c0c0_0 .net/2u *"_ivl_98", 31 0, L_000002a916b894e8;  1 drivers
v000002a916b2c2a0_0 .net "clk", 0 0, v000002a916b871e0_0;  alias, 1 drivers
v000002a916b2bd00 .array "ram", 0 255, 31 0;
v000002a916b2d380_0 .net "read_addr", 7 0, L_000002a916be2a70;  alias, 1 drivers
v000002a916b2cca0_0 .net "read_data1", 31 0, L_000002a916b1c6b0;  alias, 1 drivers
v000002a916b2bee0_0 .net "read_data2", 31 0, L_000002a916b1cf00;  alias, 1 drivers
v000002a916b2cfc0_0 .net "read_data3", 31 0, L_000002a916b1d050;  alias, 1 drivers
v000002a916b2cac0_0 .net "read_data4", 31 0, L_000002a916b1cf70;  alias, 1 drivers
v000002a916b2d060_0 .net "read_data5", 31 0, L_000002a916b1ce20;  alias, 1 drivers
v000002a916b2bf80_0 .net "read_data6", 31 0, L_000002a916b1cfe0;  alias, 1 drivers
v000002a916b2cd40_0 .net "read_data7", 31 0, L_000002a916b1c950;  alias, 1 drivers
v000002a916b2c160_0 .net "read_data8", 31 0, L_000002a916b1d0c0;  alias, 1 drivers
v000002a916b2d6a0_0 .net "read_data9", 31 0, L_000002a916b1c720;  alias, 1 drivers
v000002a916b2c840_0 .net "we", 0 0, L_000002a916be2570;  alias, 1 drivers
v000002a916b2d740_0 .net "wr_addr", 7 0, L_000002a916be1490;  alias, 1 drivers
v000002a916b2d7e0_0 .net "wr_data", 31 0, L_000002a916be2610;  alias, 1 drivers
L_000002a916b889a0 .array/port v000002a916b2bd00, L_000002a916b87140;
L_000002a916b87140 .concat [ 8 2 0 0], L_000002a916be2a70, L_000002a916b89068;
L_000002a916b87b40 .array/port v000002a916b2bd00, L_000002a916b87460;
L_000002a916b88720 .concat [ 8 24 0 0], L_000002a916be2a70, L_000002a916b890b0;
L_000002a916b87460 .arith/sum 32, L_000002a916b88720, L_000002a916b890f8;
L_000002a916b88400 .array/port v000002a916b2bd00, L_000002a916b88540;
L_000002a916b884a0 .concat [ 8 24 0 0], L_000002a916be2a70, L_000002a916b89140;
L_000002a916b88540 .arith/sum 32, L_000002a916b884a0, L_000002a916b89188;
L_000002a916b88d60 .array/port v000002a916b2bd00, L_000002a916b88ae0;
L_000002a916b88900 .concat [ 8 24 0 0], L_000002a916be2a70, L_000002a916b891d0;
L_000002a916b88ae0 .arith/sum 32, L_000002a916b88900, L_000002a916b89218;
L_000002a916b87640 .array/port v000002a916b2bd00, L_000002a916b88f40;
L_000002a916b88c20 .concat [ 8 24 0 0], L_000002a916be2a70, L_000002a916b89260;
L_000002a916b88f40 .arith/sum 32, L_000002a916b88c20, L_000002a916b892a8;
L_000002a916b87280 .array/port v000002a916b2bd00, L_000002a916b88e00;
L_000002a916b88cc0 .concat [ 8 24 0 0], L_000002a916be2a70, L_000002a916b892f0;
L_000002a916b88e00 .arith/sum 32, L_000002a916b88cc0, L_000002a916b89338;
L_000002a916b88ea0 .array/port v000002a916b2bd00, L_000002a916b87960;
L_000002a916b870a0 .concat [ 8 24 0 0], L_000002a916be2a70, L_000002a916b89380;
L_000002a916b87960 .arith/sum 32, L_000002a916b870a0, L_000002a916b893c8;
L_000002a916b87320 .array/port v000002a916b2bd00, L_000002a916b87aa0;
L_000002a916b87a00 .concat [ 8 24 0 0], L_000002a916be2a70, L_000002a916b89410;
L_000002a916b87aa0 .arith/sum 32, L_000002a916b87a00, L_000002a916b89458;
L_000002a916be29d0 .array/port v000002a916b2bd00, L_000002a916be1ad0;
L_000002a916be1a30 .concat [ 8 24 0 0], L_000002a916be2a70, L_000002a916b894a0;
L_000002a916be1ad0 .arith/sum 32, L_000002a916be1a30, L_000002a916b894e8;
S_000002a916ac1370 .scope module, "circ2" "ROM" 4 40, 6 1 0, S_000002a916ad7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "read_addr";
    .port_info 1 /OUTPUT 32 "read_data";
P_000002a916ad6de0 .param/l "addr_width" 0 6 2, +C4<00000000000000000000000000001000>;
P_000002a916ad6e18 .param/l "data_width" 0 6 2, +C4<00000000000000000000000000100000>;
v000002a916b2d880_0 .var "data", 31 0;
v000002a916b2bda0_0 .net "read_addr", 7 0, L_000002a916be1530;  alias, 1 drivers
v000002a916b2c3e0_0 .net "read_data", 31 0, v000002a916b2d880_0;  alias, 1 drivers
E_000002a916b10c40 .event anyedge, v000002a916b2bda0_0;
S_000002a916a97c40 .scope module, "circ6" "Vga_Sync" 2 83, 7 1 0, S_000002a916b25380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "pixel_x";
    .port_info 3 /OUTPUT 10 "pixel_y";
    .port_info 4 /OUTPUT 1 "h_sync";
    .port_info 5 /OUTPUT 1 "v_sync";
    .port_info 6 /OUTPUT 1 "P_tick";
    .port_info 7 /OUTPUT 1 "video_on";
P_000002a916a97dd0 .param/l "HB" 1 7 10, +C4<00000000000000000000000000010000>;
P_000002a916a97e08 .param/l "HD" 1 7 8, +C4<00000000000000000000001010000000>;
P_000002a916a97e40 .param/l "HF" 1 7 9, +C4<00000000000000000000000000110000>;
P_000002a916a97e78 .param/l "HR" 1 7 11, +C4<00000000000000000000000001100000>;
P_000002a916a97eb0 .param/l "VB" 1 7 14, +C4<00000000000000000000000000100001>;
P_000002a916a97ee8 .param/l "VD" 1 7 12, +C4<00000000000000000000000111100000>;
P_000002a916a97f20 .param/l "VF" 1 7 13, +C4<00000000000000000000000000001010>;
P_000002a916a97f58 .param/l "VR" 1 7 15, +C4<00000000000000000000000000000010>;
L_000002a916b1c800 .functor NOT 1, v000002a916b7f2e0_0, C4<0>, C4<0>, C4<0>;
L_000002a916b1ca30 .functor BUFZ 1, v000002a916b7f2e0_0, C4<0>, C4<0>, C4<0>;
L_000002a916b1c3a0 .functor AND 1, L_000002a916be2d90, L_000002a916be12b0, C4<1>, C4<1>;
L_000002a916b1c2c0 .functor AND 1, L_000002a916be1670, L_000002a916be2930, C4<1>, C4<1>;
L_000002a916b1cb80 .functor AND 1, L_000002a916be1df0, L_000002a916be1850, C4<1>, C4<1>;
L_000002a916b1cbf0 .functor BUFZ 1, v000002a916b81b10_0, C4<0>, C4<0>, C4<0>;
L_000002a916b1c480 .functor BUFZ 1, v000002a916b82b50_0, C4<0>, C4<0>, C4<0>;
L_000002a916b1cc60 .functor BUFZ 10, v000002a916b81e30_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000002a916b1cd40 .functor BUFZ 1, L_000002a916b1ca30, C4<0>, C4<0>, C4<0>;
L_000002a916b1cdb0 .functor BUFZ 10, v000002a916b82c90_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000002a916b7fd80_0 .net "Mod2_next", 0 0, L_000002a916b1c800;  1 drivers
v000002a916b7f2e0_0 .var "Mod2_reg", 0 0;
o000002a916b31978 .functor BUFZ 1, C4<z>; HiZ drive
v000002a916b80280_0 .net "P_tick", 0 0, o000002a916b31978;  0 drivers
v000002a916b7f740_0 .net *"_ivl_12", 31 0, L_000002a916be1170;  1 drivers
L_000002a916b89b18 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b80aa0_0 .net *"_ivl_15", 21 0, L_000002a916b89b18;  1 drivers
L_000002a916b89b60 .functor BUFT 1, C4<00000000000000000000001000001100>, C4<0>, C4<0>, C4<0>;
v000002a916b800a0_0 .net/2u *"_ivl_16", 31 0, L_000002a916b89b60;  1 drivers
v000002a916b7f880_0 .net *"_ivl_20", 31 0, L_000002a916be2bb0;  1 drivers
L_000002a916b89ba8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b80000_0 .net *"_ivl_23", 21 0, L_000002a916b89ba8;  1 drivers
L_000002a916b89bf0 .functor BUFT 1, C4<00000000000000000000001010010000>, C4<0>, C4<0>, C4<0>;
v000002a916b7f920_0 .net/2u *"_ivl_24", 31 0, L_000002a916b89bf0;  1 drivers
v000002a916b7f1a0_0 .net *"_ivl_26", 0 0, L_000002a916be2d90;  1 drivers
v000002a916b7fe20_0 .net *"_ivl_28", 31 0, L_000002a916be24d0;  1 drivers
L_000002a916b89c38 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b80140_0 .net *"_ivl_31", 21 0, L_000002a916b89c38;  1 drivers
L_000002a916b89c80 .functor BUFT 1, C4<00000000000000000000001011101111>, C4<0>, C4<0>, C4<0>;
v000002a916b80b40_0 .net/2u *"_ivl_32", 31 0, L_000002a916b89c80;  1 drivers
v000002a916b801e0_0 .net *"_ivl_34", 0 0, L_000002a916be12b0;  1 drivers
v000002a916b803c0_0 .net *"_ivl_38", 31 0, L_000002a916be1350;  1 drivers
v000002a916b80dc0_0 .net *"_ivl_4", 31 0, L_000002a916be2b10;  1 drivers
L_000002a916b89cc8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b80be0_0 .net *"_ivl_41", 21 0, L_000002a916b89cc8;  1 drivers
L_000002a916b89d10 .functor BUFT 1, C4<00000000000000000000001000000001>, C4<0>, C4<0>, C4<0>;
v000002a916b7f9c0_0 .net/2u *"_ivl_42", 31 0, L_000002a916b89d10;  1 drivers
v000002a916b80500_0 .net *"_ivl_44", 0 0, L_000002a916be1670;  1 drivers
v000002a916b7f240_0 .net *"_ivl_46", 31 0, L_000002a916be1e90;  1 drivers
L_000002a916b89d58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b80960_0 .net *"_ivl_49", 21 0, L_000002a916b89d58;  1 drivers
L_000002a916b89da0 .functor BUFT 1, C4<00000000000000000000001000000010>, C4<0>, C4<0>, C4<0>;
v000002a916b7f380_0 .net/2u *"_ivl_50", 31 0, L_000002a916b89da0;  1 drivers
v000002a916b805a0_0 .net *"_ivl_52", 0 0, L_000002a916be2930;  1 drivers
v000002a916b806e0_0 .net *"_ivl_56", 31 0, L_000002a916be1d50;  1 drivers
L_000002a916b89de8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b80820_0 .net *"_ivl_59", 21 0, L_000002a916b89de8;  1 drivers
L_000002a916b89e30 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v000002a916b80c80_0 .net/2u *"_ivl_60", 31 0, L_000002a916b89e30;  1 drivers
v000002a916b7f420_0 .net *"_ivl_62", 0 0, L_000002a916be1df0;  1 drivers
v000002a916b80e60_0 .net *"_ivl_64", 31 0, L_000002a916be13f0;  1 drivers
L_000002a916b89e78 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b80f00_0 .net *"_ivl_67", 21 0, L_000002a916b89e78;  1 drivers
L_000002a916b89ec0 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v000002a916b7f060_0 .net/2u *"_ivl_68", 31 0, L_000002a916b89ec0;  1 drivers
L_000002a916b89a88 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b7f100_0 .net *"_ivl_7", 21 0, L_000002a916b89a88;  1 drivers
v000002a916b82470_0 .net *"_ivl_70", 0 0, L_000002a916be1850;  1 drivers
L_000002a916b89ad0 .functor BUFT 1, C4<00000000000000000000001100011111>, C4<0>, C4<0>, C4<0>;
v000002a916b82510_0 .net/2u *"_ivl_8", 31 0, L_000002a916b89ad0;  1 drivers
v000002a916b82010_0 .net "clk", 0 0, v000002a916b871e0_0;  alias, 1 drivers
v000002a916b81d90_0 .var "h_count_next", 9 0;
v000002a916b81e30_0 .var "h_count_reg", 9 0;
v000002a916b817f0_0 .net "h_end", 0 0, L_000002a916be2f70;  1 drivers
v000002a916b821f0_0 .net "h_sync", 0 0, L_000002a916b1cbf0;  alias, 1 drivers
v000002a916b81610_0 .net "h_sync_next", 0 0, L_000002a916b1c3a0;  1 drivers
v000002a916b81b10_0 .var "h_sync_reg", 0 0;
v000002a916b812f0_0 .net "p_tick", 0 0, L_000002a916b1cd40;  1 drivers
v000002a916b82ab0_0 .net "pixel_tick", 0 0, L_000002a916b1ca30;  1 drivers
v000002a916b82d30_0 .net "pixel_x", 9 0, L_000002a916b1cc60;  alias, 1 drivers
v000002a916b81a70_0 .net "pixel_y", 9 0, L_000002a916b1cdb0;  alias, 1 drivers
v000002a916b825b0_0 .net "reset", 0 0, v000002a916b88b80_0;  1 drivers
v000002a916b82970_0 .var "v_count_next", 9 0;
v000002a916b82c90_0 .var "v_count_reg", 9 0;
v000002a916b81930_0 .net "v_end", 0 0, L_000002a916be1990;  1 drivers
v000002a916b816b0_0 .net "v_sync", 0 0, L_000002a916b1c480;  alias, 1 drivers
v000002a916b81bb0_0 .net "v_sync_next", 0 0, L_000002a916b1c2c0;  1 drivers
v000002a916b82b50_0 .var "v_sync_reg", 0 0;
v000002a916b82650_0 .net "video_on", 0 0, L_000002a916b1cb80;  alias, 1 drivers
E_000002a916b10cc0 .event anyedge, v000002a916b82ab0_0, v000002a916b817f0_0, v000002a916b81930_0, v000002a916b82c90_0;
E_000002a916b10e80 .event anyedge, v000002a916b82ab0_0, v000002a916b817f0_0, v000002a916b81e30_0;
E_000002a916b10d00 .event posedge, v000002a916b825b0_0, v000002a916b1d410_0;
L_000002a916be2b10 .concat [ 10 22 0 0], v000002a916b81e30_0, L_000002a916b89a88;
L_000002a916be2f70 .cmp/eq 32, L_000002a916be2b10, L_000002a916b89ad0;
L_000002a916be1170 .concat [ 10 22 0 0], v000002a916b82c90_0, L_000002a916b89b18;
L_000002a916be1990 .cmp/eq 32, L_000002a916be1170, L_000002a916b89b60;
L_000002a916be2bb0 .concat [ 10 22 0 0], v000002a916b81e30_0, L_000002a916b89ba8;
L_000002a916be2d90 .cmp/ge 32, L_000002a916be2bb0, L_000002a916b89bf0;
L_000002a916be24d0 .concat [ 10 22 0 0], v000002a916b81e30_0, L_000002a916b89c38;
L_000002a916be12b0 .cmp/ge 32, L_000002a916b89c80, L_000002a916be24d0;
L_000002a916be1350 .concat [ 10 22 0 0], v000002a916b82c90_0, L_000002a916b89cc8;
L_000002a916be1670 .cmp/ge 32, L_000002a916be1350, L_000002a916b89d10;
L_000002a916be1e90 .concat [ 10 22 0 0], v000002a916b82c90_0, L_000002a916b89d58;
L_000002a916be2930 .cmp/ge 32, L_000002a916b89da0, L_000002a916be1e90;
L_000002a916be1d50 .concat [ 10 22 0 0], v000002a916b81e30_0, L_000002a916b89de8;
L_000002a916be1df0 .cmp/ge 32, L_000002a916be1d50, L_000002a916b89e30;
L_000002a916be13f0 .concat [ 10 22 0 0], v000002a916b82c90_0, L_000002a916b89e78;
L_000002a916be1850 .cmp/ge 32, L_000002a916be13f0, L_000002a916b89ec0;
S_000002a916a9e170 .scope module, "uut" "filled_tris" 2 35, 8 1 0, S_000002a916b25380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x1";
    .port_info 1 /INPUT 32 "y1";
    .port_info 2 /INPUT 32 "x2";
    .port_info 3 /INPUT 32 "y2";
    .port_info 4 /INPUT 32 "x3";
    .port_info 5 /INPUT 32 "y3";
    .port_info 6 /OUTPUT 10 "OX1";
    .port_info 7 /OUTPUT 9 "OY1";
    .port_info 8 /OUTPUT 1 "finish";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 1 "clk";
L_000002a916b1c9c0 .functor BUFZ 1, v000002a916b86ad0_0, C4<0>, C4<0>, C4<0>;
v000002a916b82150_0 .var "LR", 0 0;
v000002a916b814d0_0 .net "LX", 9 0, L_000002a916be2e30;  1 drivers
v000002a916b81cf0_0 .net "LY", 8 0, L_000002a916be26b0;  1 drivers
v000002a916b86490_0 .net "OX1", 9 0, L_000002a916be2250;  alias, 1 drivers
v000002a916b85e50_0 .net "OY1", 8 0, L_000002a916be2390;  alias, 1 drivers
v000002a916b85ef0_0 .var/s "X0", 31 0;
v000002a916b867b0_0 .var/s "X1", 31 0;
v000002a916b86850_0 .var/s "X2", 31 0;
v000002a916b86530 .array/s "X_01", 0 640, 31 0;
v000002a916b86030 .array/s "X_02", 0 640, 31 0;
v000002a916b85630 .array/s "X_12", 0 640, 31 0;
v000002a916b85f90_0 .var/s "Y0", 31 0;
v000002a916b85810_0 .var/s "Y1", 31 0;
v000002a916b85c70_0 .var/s "Y2", 31 0;
v000002a916b85b30_0 .var/s "Y_itr", 31 0;
v000002a916b85a90_0 .var/s "Y_itr_next", 31 0;
L_000002a916b89848 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000002a916b86d50_0 .net/2u *"_ivl_0", 3 0, L_000002a916b89848;  1 drivers
v000002a916b858b0_0 .net *"_ivl_10", 0 0, L_000002a916be1fd0;  1 drivers
L_000002a916b89920 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b865d0_0 .net/2u *"_ivl_12", 8 0, L_000002a916b89920;  1 drivers
v000002a916b85950_0 .net *"_ivl_2", 0 0, L_000002a916be1f30;  1 drivers
L_000002a916b89890 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000002a916b86cb0_0 .net/2u *"_ivl_4", 9 0, L_000002a916b89890;  1 drivers
L_000002a916b898d8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000002a916b859f0_0 .net/2u *"_ivl_8", 3 0, L_000002a916b898d8;  1 drivers
v000002a916b86710_0 .net "clk", 0 0, v000002a916b871e0_0;  alias, 1 drivers
v000002a916b85bd0_0 .net "finish", 0 0, L_000002a916b1c9c0;  alias, 1 drivers
v000002a916b86ad0_0 .var "finish_reg", 0 0;
v000002a916b86670_0 .net "line_finish", 0 0, v000002a916b81570_0;  1 drivers
v000002a916b868f0_0 .var "line_start", 0 0;
v000002a916b856d0_0 .var/s "lnX1", 31 0;
v000002a916b854f0_0 .var/s "lnX2", 31 0;
v000002a916b86990_0 .var/s "lnY1", 31 0;
v000002a916b86350_0 .var/s "lnY2", 31 0;
v000002a916b860d0_0 .var "lx1", 31 0;
v000002a916b86f30_0 .var "lx2", 31 0;
v000002a916b86a30_0 .var "ly1", 31 0;
v000002a916b851d0_0 .var "ly2", 31 0;
v000002a916b85db0_0 .net "reset", 0 0, v000002a916b87dc0_0;  1 drivers
v000002a916b862b0_0 .var "size", 31 0;
v000002a916b853b0_0 .var "state_next", 3 0;
v000002a916b86210_0 .var "state_reg", 3 0;
v000002a916b86b70_0 .var/s "temp", 31 0;
v000002a916b86c10_0 .net/s "x1", 31 0, v000002a916b87f00_0;  1 drivers
v000002a916b85130_0 .net/s "x2", 31 0, v000002a916b88040_0;  1 drivers
v000002a916b863f0_0 .net/s "x3", 31 0, v000002a916b873c0_0;  1 drivers
v000002a916b86df0_0 .net/s "y1", 31 0, v000002a916b87780_0;  1 drivers
v000002a916b86e90_0 .net/s "y2", 31 0, v000002a916b878c0_0;  1 drivers
v000002a916b86170_0 .net/s "y3", 31 0, v000002a916b875a0_0;  1 drivers
E_000002a916b10d80/0 .event anyedge, v000002a916b86210_0, v000002a916b856d0_0, v000002a916b86990_0, v000002a916b854f0_0;
E_000002a916b10d80/1 .event anyedge, v000002a916b86350_0;
E_000002a916b10d80 .event/or E_000002a916b10d80/0, E_000002a916b10d80/1;
L_000002a916be1f30 .cmp/eq 4, v000002a916b86210_0, L_000002a916b89848;
L_000002a916be2250 .functor MUXZ 10, L_000002a916b89890, L_000002a916be2e30, L_000002a916be1f30, C4<>;
L_000002a916be1fd0 .cmp/eq 4, v000002a916b86210_0, L_000002a916b898d8;
L_000002a916be2390 .functor MUXZ 9, L_000002a916b89920, L_000002a916be26b0, L_000002a916be1fd0, C4<>;
S_000002a916aade60 .scope module, "ln" "B_Line" 8 34, 9 1 0, S_000002a916a9e170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 32 "x1";
    .port_info 3 /INPUT 32 "y1";
    .port_info 4 /INPUT 32 "x2";
    .port_info 5 /INPUT 32 "y2";
    .port_info 6 /OUTPUT 10 "X";
    .port_info 7 /OUTPUT 9 "Y";
    .port_info 8 /OUTPUT 1 "finish";
v000002a916b81390_0 .net "X", 9 0, L_000002a916be2e30;  alias, 1 drivers
v000002a916b82290_0 .var/s "X1", 31 0;
v000002a916b81890_0 .var/s "X2", 31 0;
v000002a916b82790_0 .net "Y", 8 0, L_000002a916be26b0;  alias, 1 drivers
v000002a916b81ed0_0 .var/s "Y1", 31 0;
v000002a916b81110_0 .var/s "Y2", 31 0;
v000002a916b82330_0 .net "clk", 0 0, v000002a916b871e0_0;  alias, 1 drivers
v000002a916b826f0_0 .var/s "d", 31 0;
v000002a916b82830_0 .var/s "d_next", 31 0;
v000002a916b828d0_0 .var/s "ds", 31 0;
v000002a916b82bf0_0 .var/s "dt", 31 0;
v000002a916b820b0_0 .var/s "dx", 31 0;
v000002a916b819d0_0 .var/s "dy", 31 0;
v000002a916b81570_0 .var "finish", 0 0;
v000002a916b82dd0_0 .net "start", 0 0, v000002a916b868f0_0;  1 drivers
v000002a916b82a10_0 .var "state_next", 2 0;
v000002a916b82e70_0 .var "state_reg", 2 0;
v000002a916b81c50_0 .var/s "x", 31 0;
v000002a916b81f70_0 .net "x1", 31 0, v000002a916b860d0_0;  1 drivers
v000002a916b823d0_0 .net "x2", 31 0, v000002a916b86f30_0;  1 drivers
v000002a916b81070_0 .var/s "x_next", 31 0;
v000002a916b811b0_0 .var/s "y", 31 0;
v000002a916b81250_0 .net "y1", 31 0, v000002a916b86a30_0;  1 drivers
v000002a916b81430_0 .net "y2", 31 0, v000002a916b851d0_0;  1 drivers
v000002a916b81750_0 .var/s "y_next", 31 0;
E_000002a916b10840/0 .event anyedge, v000002a916b82e70_0, v000002a916b81c50_0, v000002a916b811b0_0, v000002a916b826f0_0;
E_000002a916b10840/1 .event anyedge, v000002a916b82290_0, v000002a916b81ed0_0, v000002a916b81890_0, v000002a916b81110_0;
E_000002a916b10840/2 .event anyedge, v000002a916b820b0_0, v000002a916b819d0_0, v000002a916b828d0_0, v000002a916b82bf0_0;
E_000002a916b10840 .event/or E_000002a916b10840/0, E_000002a916b10840/1, E_000002a916b10840/2;
E_000002a916b10f00 .event anyedge, v000002a916b81f70_0, v000002a916b81250_0, v000002a916b823d0_0, v000002a916b81430_0;
L_000002a916be2e30 .part v000002a916b81c50_0, 0, 10;
L_000002a916be26b0 .part v000002a916b811b0_0, 0, 9;
    .scope S_000002a916ac10f0;
T_0 ;
    %wait E_000002a916b10700;
    %load/vec4 v000002a916b2c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002a916b2d7e0_0;
    %load/vec4 v000002a916b2d740_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000002a916b2bd00, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a916ac1370;
T_1 ;
    %wait E_000002a916b10c40;
    %load/vec4 v000002a916b2bda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.0 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.1 ;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.2 ;
    %pushi/vec4 800, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.3 ;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.4 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.5 ;
    %pushi/vec4 660, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.6 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.7 ;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.8 ;
    %pushi/vec4 700, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.9 ;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.10 ;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.11 ;
    %pushi/vec4 660, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.12 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.13 ;
    %pushi/vec4 61, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.14 ;
    %pushi/vec4 700, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.15 ;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.16 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.17 ;
    %pushi/vec4 750, 0, 32;
    %store/vec4 v000002a916b2d880_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002a916ad7cb0;
T_2 ;
    %wait E_000002a916b107c0;
    %load/vec4 v000002a916b7f4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a916b80a00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002a916b2c700_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002a916b80780_0;
    %assign/vec4 v000002a916b80a00_0, 0;
    %load/vec4 v000002a916b2c660_0;
    %assign/vec4 v000002a916b2c700_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a916ad7cb0;
T_3 ;
    %wait E_000002a916b10a80;
    %load/vec4 v000002a916b80a00_0;
    %store/vec4 v000002a916b80780_0, 0, 2;
    %load/vec4 v000002a916b2c700_0;
    %store/vec4 v000002a916b2c660_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b2cc00_0, 0, 1;
    %load/vec4 v000002a916b80a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000002a916b80320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a916b80780_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002a916b2c660_0, 0, 8;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v000002a916b2c700_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v000002a916b2c700_0;
    %addi 1, 0, 8;
    %store/vec4 v000002a916b2c660_0, 0, 8;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a916b80780_0, 0, 2;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b2cc00_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002a916aade60;
T_4 ;
    %wait E_000002a916b10f00;
    %load/vec4 v000002a916b81f70_0;
    %assign/vec4 v000002a916b82290_0, 0;
    %load/vec4 v000002a916b81250_0;
    %assign/vec4 v000002a916b81ed0_0, 0;
    %load/vec4 v000002a916b823d0_0;
    %assign/vec4 v000002a916b81890_0, 0;
    %load/vec4 v000002a916b81430_0;
    %assign/vec4 v000002a916b81110_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002a916aade60;
T_5 ;
    %wait E_000002a916b10700;
    %load/vec4 v000002a916b82dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a916b82e70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a916b82a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b81570_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002a916b82a10_0;
    %store/vec4 v000002a916b82e70_0, 0, 3;
    %load/vec4 v000002a916b81070_0;
    %store/vec4 v000002a916b81c50_0, 0, 32;
    %load/vec4 v000002a916b81750_0;
    %store/vec4 v000002a916b811b0_0, 0, 32;
    %load/vec4 v000002a916b82830_0;
    %store/vec4 v000002a916b826f0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a916aade60;
T_6 ;
    %wait E_000002a916b10840;
    %load/vec4 v000002a916b82e70_0;
    %store/vec4 v000002a916b82a10_0, 0, 3;
    %load/vec4 v000002a916b81c50_0;
    %store/vec4 v000002a916b81070_0, 0, 32;
    %load/vec4 v000002a916b811b0_0;
    %store/vec4 v000002a916b81750_0, 0, 32;
    %load/vec4 v000002a916b826f0_0;
    %store/vec4 v000002a916b82830_0, 0, 32;
    %load/vec4 v000002a916b82e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v000002a916b82290_0;
    %store/vec4 v000002a916b81070_0, 0, 32;
    %load/vec4 v000002a916b81ed0_0;
    %store/vec4 v000002a916b81750_0, 0, 32;
    %load/vec4 v000002a916b81890_0;
    %load/vec4 v000002a916b82290_0;
    %sub;
    %store/vec4 v000002a916b820b0_0, 0, 32;
    %load/vec4 v000002a916b81110_0;
    %load/vec4 v000002a916b81ed0_0;
    %sub;
    %store/vec4 v000002a916b819d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002a916b82a10_0, 0, 3;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v000002a916b819d0_0;
    %load/vec4 v000002a916b820b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.6, 5;
    %load/vec4 v000002a916b819d0_0;
    %load/vec4 v000002a916b820b0_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v000002a916b82bf0_0, 0, 32;
    %load/vec4 v000002a916b819d0_0;
    %muli 2, 0, 32;
    %store/vec4 v000002a916b828d0_0, 0, 32;
    %load/vec4 v000002a916b819d0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002a916b820b0_0;
    %sub;
    %store/vec4 v000002a916b82830_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002a916b82a10_0, 0, 3;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000002a916b820b0_0;
    %load/vec4 v000002a916b819d0_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v000002a916b82bf0_0, 0, 32;
    %load/vec4 v000002a916b820b0_0;
    %muli 2, 0, 32;
    %store/vec4 v000002a916b828d0_0, 0, 32;
    %load/vec4 v000002a916b820b0_0;
    %muli 2, 0, 32;
    %load/vec4 v000002a916b819d0_0;
    %sub;
    %store/vec4 v000002a916b82830_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002a916b82a10_0, 0, 3;
T_6.7 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v000002a916b81c50_0;
    %load/vec4 v000002a916b81890_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.8, 5;
    %load/vec4 v000002a916b81c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a916b81070_0, 0, 32;
    %load/vec4 v000002a916b826f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.10, 5;
    %load/vec4 v000002a916b826f0_0;
    %load/vec4 v000002a916b828d0_0;
    %add;
    %store/vec4 v000002a916b82830_0, 0, 32;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v000002a916b811b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a916b81750_0, 0, 32;
    %load/vec4 v000002a916b826f0_0;
    %load/vec4 v000002a916b82bf0_0;
    %add;
    %store/vec4 v000002a916b82830_0, 0, 32;
T_6.11 ;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002a916b82a10_0, 0, 3;
T_6.9 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v000002a916b811b0_0;
    %load/vec4 v000002a916b81110_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.12, 5;
    %load/vec4 v000002a916b811b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a916b81750_0, 0, 32;
    %load/vec4 v000002a916b826f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.14, 5;
    %load/vec4 v000002a916b826f0_0;
    %load/vec4 v000002a916b828d0_0;
    %add;
    %store/vec4 v000002a916b82830_0, 0, 32;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v000002a916b81c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a916b81070_0, 0, 32;
    %load/vec4 v000002a916b826f0_0;
    %load/vec4 v000002a916b82bf0_0;
    %add;
    %store/vec4 v000002a916b82830_0, 0, 32;
T_6.15 ;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002a916b82a10_0, 0, 3;
T_6.13 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b81570_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002a916a9e170;
T_7 ;
    %wait E_000002a916b10700;
    %load/vec4 v000002a916b85db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a916b86210_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b86ad0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a916b85b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a916b85a90_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002a916b853b0_0;
    %store/vec4 v000002a916b86210_0, 0, 4;
    %load/vec4 v000002a916b85a90_0;
    %store/vec4 v000002a916b85b30_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002a916a9e170;
T_8 ;
    %wait E_000002a916b10700;
    %load/vec4 v000002a916b86210_0;
    %store/vec4 v000002a916b853b0_0, 0, 4;
    %load/vec4 v000002a916b86ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002a916b86210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v000002a916b86c10_0;
    %store/vec4 v000002a916b85ef0_0, 0, 32;
    %load/vec4 v000002a916b86df0_0;
    %store/vec4 v000002a916b85f90_0, 0, 32;
    %load/vec4 v000002a916b85130_0;
    %store/vec4 v000002a916b867b0_0, 0, 32;
    %load/vec4 v000002a916b86e90_0;
    %store/vec4 v000002a916b85810_0, 0, 32;
    %load/vec4 v000002a916b863f0_0;
    %store/vec4 v000002a916b86850_0, 0, 32;
    %load/vec4 v000002a916b86170_0;
    %store/vec4 v000002a916b85c70_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v000002a916b85810_0;
    %load/vec4 v000002a916b85f90_0;
    %cmp/s;
    %jmp/0xz  T_8.13, 5;
    %load/vec4 v000002a916b85f90_0;
    %store/vec4 v000002a916b86b70_0, 0, 32;
    %load/vec4 v000002a916b85810_0;
    %store/vec4 v000002a916b85f90_0, 0, 32;
    %load/vec4 v000002a916b86b70_0;
    %store/vec4 v000002a916b85810_0, 0, 32;
    %load/vec4 v000002a916b85ef0_0;
    %store/vec4 v000002a916b86b70_0, 0, 32;
    %load/vec4 v000002a916b867b0_0;
    %store/vec4 v000002a916b85ef0_0, 0, 32;
    %load/vec4 v000002a916b86b70_0;
    %store/vec4 v000002a916b867b0_0, 0, 32;
T_8.13 ;
    %load/vec4 v000002a916b85c70_0;
    %load/vec4 v000002a916b85f90_0;
    %cmp/s;
    %jmp/0xz  T_8.15, 5;
    %load/vec4 v000002a916b85f90_0;
    %store/vec4 v000002a916b86b70_0, 0, 32;
    %load/vec4 v000002a916b85c70_0;
    %store/vec4 v000002a916b85f90_0, 0, 32;
    %load/vec4 v000002a916b86b70_0;
    %store/vec4 v000002a916b85c70_0, 0, 32;
    %load/vec4 v000002a916b85ef0_0;
    %store/vec4 v000002a916b86b70_0, 0, 32;
    %load/vec4 v000002a916b86850_0;
    %store/vec4 v000002a916b85ef0_0, 0, 32;
    %load/vec4 v000002a916b86b70_0;
    %store/vec4 v000002a916b86850_0, 0, 32;
T_8.15 ;
    %load/vec4 v000002a916b85c70_0;
    %load/vec4 v000002a916b85810_0;
    %cmp/s;
    %jmp/0xz  T_8.17, 5;
    %load/vec4 v000002a916b85810_0;
    %store/vec4 v000002a916b86b70_0, 0, 32;
    %load/vec4 v000002a916b85c70_0;
    %store/vec4 v000002a916b85810_0, 0, 32;
    %load/vec4 v000002a916b86b70_0;
    %store/vec4 v000002a916b85c70_0, 0, 32;
    %load/vec4 v000002a916b867b0_0;
    %store/vec4 v000002a916b86b70_0, 0, 32;
    %load/vec4 v000002a916b86850_0;
    %store/vec4 v000002a916b867b0_0, 0, 32;
    %load/vec4 v000002a916b86b70_0;
    %store/vec4 v000002a916b86850_0, 0, 32;
T_8.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v000002a916b85c70_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v000002a916b862b0_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v000002a916b85f90_0;
    %store/vec4 v000002a916b85a90_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85810_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.19, 5;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %load/vec4 v000002a916b867b0_0;
    %load/vec4 v000002a916b85ef0_0;
    %sub;
    %mul;
    %store/vec4 v000002a916b86b70_0, 0, 32;
    %load/vec4 v000002a916b85ef0_0;
    %load/vec4 v000002a916b86b70_0;
    %load/vec4 v000002a916b85810_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v000002a916b86530, 4, 0;
    %load/vec4 v000002a916b85b30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a916b85a90_0, 0;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v000002a916b85f90_0;
    %store/vec4 v000002a916b85a90_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
T_8.20 ;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85c70_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.21, 5;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %load/vec4 v000002a916b86850_0;
    %load/vec4 v000002a916b85ef0_0;
    %sub;
    %mul;
    %store/vec4 v000002a916b86b70_0, 0, 32;
    %load/vec4 v000002a916b85ef0_0;
    %load/vec4 v000002a916b86b70_0;
    %load/vec4 v000002a916b85c70_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v000002a916b86030, 4, 0;
    %load/vec4 v000002a916b85b30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a916b85a90_0, 0;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v000002a916b85810_0;
    %store/vec4 v000002a916b85a90_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
T_8.22 ;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85c70_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.23, 5;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85810_0;
    %sub;
    %load/vec4 v000002a916b86850_0;
    %load/vec4 v000002a916b867b0_0;
    %sub;
    %mul;
    %store/vec4 v000002a916b86b70_0, 0, 32;
    %load/vec4 v000002a916b867b0_0;
    %load/vec4 v000002a916b86b70_0;
    %load/vec4 v000002a916b85c70_0;
    %load/vec4 v000002a916b85810_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85810_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v000002a916b85630, 4, 0;
    %load/vec4 v000002a916b85b30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a916b85a90_0, 0;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a916b85a90_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
T_8.24 ;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v000002a916b862b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000002a916b86030, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002a916b85630, 4;
    %cmp/s;
    %jmp/0xz  T_8.25, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b82150_0, 0, 1;
    %jmp T_8.26;
T_8.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b82150_0, 0, 1;
T_8.26 ;
    %load/vec4 v000002a916b85f90_0;
    %store/vec4 v000002a916b85a90_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v000002a916b85f90_0;
    %load/vec4 v000002a916b85b30_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85810_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %load/vec4 v000002a916b82150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.29, 8;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002a916b86030, 4;
    %store/vec4 v000002a916b856d0_0, 0, 32;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002a916b86530, 4;
    %store/vec4 v000002a916b854f0_0, 0, 32;
    %jmp T_8.30;
T_8.29 ;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002a916b86030, 4;
    %store/vec4 v000002a916b854f0_0, 0, 32;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002a916b86530, 4;
    %store/vec4 v000002a916b856d0_0, 0, 32;
T_8.30 ;
    %load/vec4 v000002a916b85b30_0;
    %store/vec4 v000002a916b86990_0, 0, 32;
    %load/vec4 v000002a916b85b30_0;
    %store/vec4 v000002a916b86350_0, 0, 32;
    %load/vec4 v000002a916b85b30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a916b85a90_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b868f0_0, 0, 1;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v000002a916b85810_0;
    %load/vec4 v000002a916b85b30_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85c70_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %load/vec4 v000002a916b82150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.33, 8;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002a916b86030, 4;
    %store/vec4 v000002a916b856d0_0, 0, 32;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85810_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002a916b85630, 4;
    %store/vec4 v000002a916b854f0_0, 0, 32;
    %jmp T_8.34;
T_8.33 ;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85f90_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002a916b86030, 4;
    %store/vec4 v000002a916b854f0_0, 0, 32;
    %load/vec4 v000002a916b85b30_0;
    %load/vec4 v000002a916b85810_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v000002a916b85630, 4;
    %store/vec4 v000002a916b856d0_0, 0, 32;
T_8.34 ;
    %load/vec4 v000002a916b85b30_0;
    %store/vec4 v000002a916b86990_0, 0, 32;
    %load/vec4 v000002a916b85b30_0;
    %store/vec4 v000002a916b86350_0, 0, 32;
    %load/vec4 v000002a916b85b30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a916b85a90_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b868f0_0, 0, 1;
    %jmp T_8.32;
T_8.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b86ad0_0, 0, 1;
T_8.32 ;
T_8.28 ;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b868f0_0, 0, 1;
    %load/vec4 v000002a916b86670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.35, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002a916b853b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b868f0_0, 0, 1;
T_8.35 ;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002a916a9e170;
T_9 ;
    %wait E_000002a916b10d80;
    %load/vec4 v000002a916b86210_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v000002a916b856d0_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v000002a916b860d0_0, 0;
    %load/vec4 v000002a916b86210_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.2, 8;
    %load/vec4 v000002a916b86990_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %assign/vec4 v000002a916b86a30_0, 0;
    %load/vec4 v000002a916b86210_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %load/vec4 v000002a916b854f0_0;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %assign/vec4 v000002a916b86f30_0, 0;
    %load/vec4 v000002a916b86210_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %load/vec4 v000002a916b86350_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v000002a916b851d0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002a916ad7b20;
T_10 ;
    %wait E_000002a916b10700;
    %load/vec4 v000002a916b1da50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002a916b1dc30_0;
    %load/vec4 v000002a916b1daf0_0;
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v000002a916b1ebd0, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002a916a97c40;
T_11 ;
    %wait E_000002a916b10d00;
    %load/vec4 v000002a916b825b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a916b7f2e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002a916b81e30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002a916b82c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a916b82b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a916b81b10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002a916b7fd80_0;
    %assign/vec4 v000002a916b7f2e0_0, 0;
    %load/vec4 v000002a916b81d90_0;
    %assign/vec4 v000002a916b81e30_0, 0;
    %load/vec4 v000002a916b82970_0;
    %assign/vec4 v000002a916b82c90_0, 0;
    %load/vec4 v000002a916b81bb0_0;
    %assign/vec4 v000002a916b82b50_0, 0;
    %load/vec4 v000002a916b81610_0;
    %assign/vec4 v000002a916b81b10_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002a916a97c40;
T_12 ;
    %wait E_000002a916b10e80;
    %load/vec4 v000002a916b82ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002a916b817f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002a916b81d90_0, 0, 10;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000002a916b81e30_0;
    %addi 1, 0, 10;
    %store/vec4 v000002a916b81d90_0, 0, 10;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002a916b81e30_0;
    %store/vec4 v000002a916b81d90_0, 0, 10;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002a916a97c40;
T_13 ;
    %wait E_000002a916b10cc0;
    %load/vec4 v000002a916b82ab0_0;
    %load/vec4 v000002a916b817f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002a916b81930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002a916b82970_0, 0, 10;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000002a916b82c90_0;
    %addi 1, 0, 10;
    %store/vec4 v000002a916b82970_0, 0, 10;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002a916b82c90_0;
    %store/vec4 v000002a916b82970_0, 0, 10;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002a916b25380;
T_14 ;
    %wait E_000002a916b10bc0;
    %load/vec4 v000002a916b885e0_0;
    %store/vec4 v000002a916b87f00_0, 0, 32;
    %load/vec4 v000002a916b87c80_0;
    %store/vec4 v000002a916b87780_0, 0, 32;
    %load/vec4 v000002a916b876e0_0;
    %store/vec4 v000002a916b88040_0, 0, 32;
    %load/vec4 v000002a916b882c0_0;
    %store/vec4 v000002a916b878c0_0, 0, 32;
    %load/vec4 v000002a916b87500_0;
    %store/vec4 v000002a916b873c0_0, 0, 32;
    %load/vec4 v000002a916b88180_0;
    %store/vec4 v000002a916b875a0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002a916b25380;
T_15 ;
    %wait E_000002a916b10fc0;
    %load/vec4 v000002a916b88860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002a916b85090_0;
    %load/vec4 v000002a916b85270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002a916b85d10_0, 0, 19;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002a916b88360_0;
    %load/vec4 v000002a916b880e0_0;
    %parti/s 9, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002a916b85d10_0, 0, 19;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002a916b25380;
T_16 ;
    %wait E_000002a916b11000;
    %load/vec4 v000002a916b87be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v000002a916b88220_0;
    %load/vec4 v000002a916b88220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002a916b88220_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v000002a916b85310_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002a916b25380;
T_17 ;
    %load/vec4 v000002a916b871e0_0;
    %inv;
    %store/vec4 v000002a916b871e0_0, 0, 1;
    %delay 1000, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002a916b25380;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b88b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b871e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b85590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b85770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b88860_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b85590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b85770_0, 0, 1;
    %delay 18000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002a916b887c0_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b88860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a916b87dc0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b87dc0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b88860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a916b88b80_0, 0, 1;
    %delay 2431504384, 46;
    %vpi_call 2 130 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_000002a916b25380;
T_19 ;
    %vpi_call 2 136 "$monitor", "stat=%b at x=%d | y=%d\012", v000002a916b88220_0, v000002a916b88360_0, v000002a916b880e0_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "master_circ.v";
    "video_buffer.v";
    "ROM_TO_RAM_LOADER.v";
    "RAM.v";
    "ROM.v";
    "Vga_Sync.v";
    "filled_tris.v";
    "LINE_MODULE.v";
