""" The Idea is to construct hdl for an 8-wa Or gate"""

for x in xrange(0, 4):
    print "Or(a=in[%d],b=in[%d], out=or%d);" % (x,x+1,x)


 
