##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_115200_IntClock
		4.3::Critical Path Report for UART_230400_IntClock
		4.4::Critical Path Report for UART_460800_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_460800_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_230400_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_115200_IntClock:R)
		5.4::Critical Path Report for (UART_460800_IntClock:R vs. UART_460800_IntClock:R)
		5.5::Critical Path Report for (UART_230400_IntClock:R vs. UART_230400_IntClock:R)
		5.6::Critical Path Report for (UART_115200_IntClock:R vs. UART_115200_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_AudioStream_theACLK                  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_AudioStream_theACLK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                                | Frequency: 38.61 MHz  | Target: 48.00 MHz  | 
Clock: CyDividedClock                           | N/A                   | Target: 0.00 MHz   | 
Clock: CyILO                                    | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                                    | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                             | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                                | N/A                   | Target: 48.00 MHz  | 
Clock: UART_115200_IntClock                     | Frequency: 37.09 MHz  | Target: 0.92 MHz   | 
Clock: UART_230400_IntClock                     | Frequency: 45.83 MHz  | Target: 1.85 MHz   | 
Clock: UART_460800_IntClock                     | Frequency: 38.61 MHz  | Target: 3.69 MHz   | 
Clock: timer_clock                              | N/A                   | Target: 0.02 MHz   | 
Clock: timer_clock(fixed-function)              | N/A                   | Target: 0.02 MHz   | 
Clock: timer_clock_2                            | N/A                   | Target: 0.10 MHz   | 
Clock: timer_clock_2(fixed-function)            | N/A                   | Target: 0.10 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             UART_115200_IntClock  20833.3          -432        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_230400_IntClock  20833.3          -988        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_460800_IntClock  20833.3          -5067       N/A              N/A         N/A              N/A         N/A              N/A         
UART_115200_IntClock  UART_115200_IntClock  1.08333e+006     1056374     N/A              N/A         N/A              N/A         N/A              N/A         
UART_230400_IntClock  UART_230400_IntClock  541667           524276      N/A              N/A         N/A              N/A         N/A              N/A         
UART_460800_IntClock  UART_460800_IntClock  270833           250604      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                     Setup to Clk  Clock Name:Phase        
----------------------------  ------------  ----------------------  
CTest_RS485_QUAD_RX(0)_PAD    29799         UART_460800_IntClock:R  
CTest_RS485_RELAY_RX(0)_PAD   30280         UART_230400_IntClock:R  
CTest_USB_DEBUG_RX(0)_PAD     32935         UART_115200_IntClock:R  
QUAD_DATA_1(0)_PAD            33835         UART_460800_IntClock:R  
QUAD_DATA_2(0)_PAD            34005         UART_460800_IntClock:R  
QUAD_DATA_3(0)_PAD            34359         UART_460800_IntClock:R  
QUAD_DATA_4(0)_PAD            34019         UART_460800_IntClock:R  
QUAD_DATA_5(0)_PAD            34189         UART_460800_IntClock:R  
QUAD_DATA_6(0)_PAD            34262         UART_460800_IntClock:R  
QUAD_DATA_7(0)_PAD            33900         UART_460800_IntClock:R  
QUAD_DATA_8(0)_PAD            34523         UART_460800_IntClock:R  
RTest_RS485_DLink1_RX(0)_PAD  34051         UART_115200_IntClock:R  
RTest_RS485_DLink2_RX(0)_PAD  34135         UART_115200_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                    Clock to Out  Clock Name:Phase        
---------------------------  ------------  ----------------------  
CTest_RS485_RELAY_TX(0)_PAD  30431         CyBUS_CLK:R             
CTest_RS485_RELAY_TX(0)_PAD  30109         UART_230400_IntClock:R  
DIAG_UART_TX(0)_PAD          32932         UART_115200_IntClock:R  
RTest_RS485_CONT_TX(0)_PAD   29978         CyBUS_CLK:R             
RTest_RS485_CONT_TX(0)_PAD   29657         UART_230400_IntClock:R  
RTest_RS485_QUAD_TX(0)_PAD   35045         UART_460800_IntClock:R  
RTest_RS485_QUAD_TX(0)_PAD   30136         CyBUS_CLK:R             
RTest_UART_SIREN_TX(0)_PAD   30553         CyBUS_CLK:R             
RTest_UART_SIREN_TX(0)_PAD   30232         UART_230400_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.61 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -5067p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22431
-------------------------------------   ----- 
End-of-path arrival time (ps)           22431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3      controlcell4    2050   2050  -5067  RISE       1
Net_5518_split/main_0                          macrocell1      2801   4851  -5067  RISE       1
Net_5518_split/q                               macrocell1      3350   8201  -5067  RISE       1
Net_5518/main_5                                macrocell29     2298  10499  -5067  RISE       1
Net_5518/q                                     macrocell29     3350  13849  -5067  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell26     2942  16791  -5067  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell26     3350  20141  -5067  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2290  22431  -5067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_115200_IntClock
**************************************************
Clock: UART_115200_IntClock
Frequency: 37.09 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_115200:BUART:sRX:RxBitCounter\/clock
Path slack     : 1056374p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21600
-------------------------------------   ----- 
End-of-path arrival time (ps)           21600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q            macrocell56   1250   1250  1056374  RISE       1
\UART_115200:BUART:rx_counter_load\/main_2  macrocell16   8656   9906  1056374  RISE       1
\UART_115200:BUART:rx_counter_load\/q       macrocell16   3350  13256  1056374  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/load   count7cell    8344  21600  1056374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_230400_IntClock
**************************************************
Clock: UART_230400_IntClock
Frequency: 45.83 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : -988p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18351
-------------------------------------   ----- 
End-of-path arrival time (ps)           18351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1      controlcell2    2050   2050   -988  RISE       1
Net_568/main_1                                 macrocell20     2330   4380   -988  RISE       1
Net_568/q                                      macrocell20     3350   7730   -988  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell6      4965  12695   -988  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell6      3350  16045   -988  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2306  18351   -988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_460800_IntClock
**************************************************
Clock: UART_460800_IntClock
Frequency: 38.61 MHz | Target: 3.69 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -5067p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22431
-------------------------------------   ----- 
End-of-path arrival time (ps)           22431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3      controlcell4    2050   2050  -5067  RISE       1
Net_5518_split/main_0                          macrocell1      2801   4851  -5067  RISE       1
Net_5518_split/q                               macrocell1      3350   8201  -5067  RISE       1
Net_5518/main_5                                macrocell29     2298  10499  -5067  RISE       1
Net_5518/q                                     macrocell29     3350  13849  -5067  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell26     2942  16791  -5067  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell26     3350  20141  -5067  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2290  22431  -5067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_460800_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -5067p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22431
-------------------------------------   ----- 
End-of-path arrival time (ps)           22431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3      controlcell4    2050   2050  -5067  RISE       1
Net_5518_split/main_0                          macrocell1      2801   4851  -5067  RISE       1
Net_5518_split/q                               macrocell1      3350   8201  -5067  RISE       1
Net_5518/main_5                                macrocell29     2298  10499  -5067  RISE       1
Net_5518/q                                     macrocell29     3350  13849  -5067  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell26     2942  16791  -5067  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell26     3350  20141  -5067  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2290  22431  -5067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_230400_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : -988p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18351
-------------------------------------   ----- 
End-of-path arrival time (ps)           18351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1      controlcell2    2050   2050   -988  RISE       1
Net_568/main_1                                 macrocell20     2330   4380   -988  RISE       1
Net_568/q                                      macrocell20     3350   7730   -988  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell6      4965  12695   -988  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell6      3350  16045   -988  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2306  18351   -988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_115200_IntClock:R)
**********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : -432p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17795
-------------------------------------   ----- 
End-of-path arrival time (ps)           17795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1      controlcell3    2050   2050   -432  RISE       1
Net_822/main_2                                 macrocell21     2268   4318   -432  RISE       1
Net_822/q                                      macrocell21     3350   7668   -432  RISE       1
\UART_115200:BUART:rx_postpoll\/main_0         macrocell17     4542  12210   -432  RISE       1
\UART_115200:BUART:rx_postpoll\/q              macrocell17     3350  15560   -432  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2235  17795   -432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (UART_460800_IntClock:R vs. UART_460800_IntClock:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 250604p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14039
-------------------------------------   ----- 
End-of-path arrival time (ps)           14039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                      macrocell66     1250   1250  250604  RISE       1
\UART_460800:BUART:counter_load_not\/main_1           macrocell22     7127   8377  250604  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell22     3350  11727  250604  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2312  14039  250604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (UART_230400_IntClock:R vs. UART_230400_IntClock:R)
*********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 524276p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                      macrocell33     1250   1250  524276  RISE       1
\UART_230400:BUART:counter_load_not\/main_0           macrocell2      4310   5560  524276  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell2      3350   8910  524276  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2291  11200  524276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (UART_115200_IntClock:R vs. UART_115200_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_115200:BUART:sRX:RxBitCounter\/clock
Path slack     : 1056374p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21600
-------------------------------------   ----- 
End-of-path arrival time (ps)           21600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q            macrocell56   1250   1250  1056374  RISE       1
\UART_115200:BUART:rx_counter_load\/main_2  macrocell16   8656   9906  1056374  RISE       1
\UART_115200:BUART:rx_counter_load\/q       macrocell16   3350  13256  1056374  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/load   count7cell    8344  21600  1056374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -5067p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22431
-------------------------------------   ----- 
End-of-path arrival time (ps)           22431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3      controlcell4    2050   2050  -5067  RISE       1
Net_5518_split/main_0                          macrocell1      2801   4851  -5067  RISE       1
Net_5518_split/q                               macrocell1      3350   8201  -5067  RISE       1
Net_5518/main_5                                macrocell29     2298  10499  -5067  RISE       1
Net_5518/q                                     macrocell29     3350  13849  -5067  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell26     2942  16791  -5067  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell26     3350  20141  -5067  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2290  22431  -5067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : -988p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18351
-------------------------------------   ----- 
End-of-path arrival time (ps)           18351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1      controlcell2    2050   2050   -988  RISE       1
Net_568/main_1                                 macrocell20     2330   4380   -988  RISE       1
Net_568/q                                      macrocell20     3350   7730   -988  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell6      4965  12695   -988  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell6      3350  16045   -988  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2306  18351   -988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : -432p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17795
-------------------------------------   ----- 
End-of-path arrival time (ps)           17795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1      controlcell3    2050   2050   -432  RISE       1
Net_822/main_2                                 macrocell21     2268   4318   -432  RISE       1
Net_822/q                                      macrocell21     3350   7668   -432  RISE       1
\UART_115200:BUART:rx_postpoll\/main_0         macrocell17     4542  12210   -432  RISE       1
\UART_115200:BUART:rx_postpoll\/q              macrocell17     3350  15560   -432  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2235  17795   -432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_state_2\/main_8
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : -386p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17710
-------------------------------------   ----- 
End-of-path arrival time (ps)           17710
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050  -5067  RISE       1
Net_5518_split/main_0                      macrocell1     2801   4851  -5067  RISE       1
Net_5518_split/q                           macrocell1     3350   8201  -5067  RISE       1
Net_5518/main_5                            macrocell29    2298  10499  -5067  RISE       1
Net_5518/q                                 macrocell29    3350  13849  -5067  RISE       1
\UART_460800:BUART:rx_state_2\/main_8      macrocell73    3860  17710   -386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_state_0\/main_9
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : -375p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17698
-------------------------------------   ----- 
End-of-path arrival time (ps)           17698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050  -5067  RISE       1
Net_5518_split/main_0                      macrocell1     2801   4851  -5067  RISE       1
Net_5518_split/q                           macrocell1     3350   8201  -5067  RISE       1
Net_5518/main_5                            macrocell29    2298  10499  -5067  RISE       1
Net_5518/q                                 macrocell29    3350  13849  -5067  RISE       1
\UART_460800:BUART:rx_state_0\/main_9      macrocell70    3849  17698   -375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_status_3\/main_6
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : -375p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17698
-------------------------------------   ----- 
End-of-path arrival time (ps)           17698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050  -5067  RISE       1
Net_5518_split/main_0                      macrocell1     2801   4851  -5067  RISE       1
Net_5518_split/q                           macrocell1     3350   8201  -5067  RISE       1
Net_5518/main_5                            macrocell29    2298  10499  -5067  RISE       1
Net_5518/q                                 macrocell29    3350  13849  -5067  RISE       1
\UART_460800:BUART:rx_status_3\/main_6     macrocell78    3849  17698   -375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:pollcount_0\/main_2
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : -219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17542
-------------------------------------   ----- 
End-of-path arrival time (ps)           17542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050  -5067  RISE       1
Net_5518_split/main_0                      macrocell1     2801   4851  -5067  RISE       1
Net_5518_split/q                           macrocell1     3350   8201  -5067  RISE       1
Net_5518/main_5                            macrocell29    2298  10499  -5067  RISE       1
Net_5518/q                                 macrocell29    3350  13849  -5067  RISE       1
\UART_460800:BUART:pollcount_0\/main_2     macrocell77    3693  17542   -219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:pollcount_1\/main_3
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 532p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050  -5067  RISE       1
Net_5518_split/main_0                      macrocell1     2801   4851  -5067  RISE       1
Net_5518_split/q                           macrocell1     3350   8201  -5067  RISE       1
Net_5518/main_5                            macrocell29    2298  10499  -5067  RISE       1
Net_5518/q                                 macrocell29    3350  13849  -5067  RISE       1
\UART_460800:BUART:pollcount_1\/main_3     macrocell76    2942  16791    532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:rx_state_0\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 873p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16451
-------------------------------------   ----- 
End-of-path arrival time (ps)           16451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   -988  RISE       1
Net_568/main_1                             macrocell20    2330   4380   -988  RISE       1
Net_568/q                                  macrocell20    3350   7730   -988  RISE       1
\UART_230400:BUART:rx_state_0\/main_5      macrocell38    8721  16451    873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:rx_state_2\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 873p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16451
-------------------------------------   ----- 
End-of-path arrival time (ps)           16451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   -988  RISE       1
Net_568/main_1                             macrocell20    2330   4380   -988  RISE       1
Net_568/q                                  macrocell20    3350   7730   -988  RISE       1
\UART_230400:BUART:rx_state_2\/main_5      macrocell41    8721  16451    873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1925p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15399
-------------------------------------   ----- 
End-of-path arrival time (ps)           15399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -432  RISE       1
Net_822/main_2                             macrocell21    2268   4318   -432  RISE       1
Net_822/q                                  macrocell21    3350   7668   -432  RISE       1
MODIN5_1/main_2                            macrocell60    7730  15399   1925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_status_3\/main_5
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1925p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15399
-------------------------------------   ----- 
End-of-path arrival time (ps)           15399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -432  RISE       1
Net_822/main_2                             macrocell21    2268   4318   -432  RISE       1
Net_822/q                                  macrocell21    3350   7668   -432  RISE       1
\UART_115200:BUART:rx_status_3\/main_5     macrocell62    7730  15399   1925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_state_0\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 3478p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13845
-------------------------------------   ----- 
End-of-path arrival time (ps)           13845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -432  RISE       1
Net_822/main_2                             macrocell21    2268   4318   -432  RISE       1
Net_822/q                                  macrocell21    3350   7668   -432  RISE       1
\UART_115200:BUART:rx_state_0\/main_5      macrocell54    6177  13845   3478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_state_2\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 3478p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13845
-------------------------------------   ----- 
End-of-path arrival time (ps)           13845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -432  RISE       1
Net_822/main_2                             macrocell21    2268   4318   -432  RISE       1
Net_822/q                                  macrocell21    3350   7668   -432  RISE       1
\UART_115200:BUART:rx_state_2\/main_5      macrocell57    6177  13845   3478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 3736p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13587
-------------------------------------   ----- 
End-of-path arrival time (ps)           13587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   -988  RISE       1
Net_568/main_1                             macrocell20    2330   4380   -988  RISE       1
Net_568/q                                  macrocell20    3350   7730   -988  RISE       1
MODIN1_1/main_2                            macrocell44    5858  13587   3736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 3736p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13587
-------------------------------------   ----- 
End-of-path arrival time (ps)           13587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   -988  RISE       1
Net_568/main_1                             macrocell20    2330   4380   -988  RISE       1
Net_568/q                                  macrocell20    3350   7730   -988  RISE       1
MODIN1_0/main_2                            macrocell45    5858  13587   3736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:rx_status_3\/main_5
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 4628p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   -988  RISE       1
Net_568/main_1                             macrocell20    2330   4380   -988  RISE       1
Net_568/q                                  macrocell20    3350   7730   -988  RISE       1
\UART_230400:BUART:rx_status_3\/main_5     macrocell46    4965  12695   4628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 5113p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12210
-------------------------------------   ----- 
End-of-path arrival time (ps)           12210
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -432  RISE       1
Net_822/main_2                             macrocell21    2268   4318   -432  RISE       1
Net_822/q                                  macrocell21    3350   7668   -432  RISE       1
MODIN5_0/main_2                            macrocell61    4542  12210   5113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_last\/main_5
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 6824p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10499
-------------------------------------   ----- 
End-of-path arrival time (ps)           10499
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050  -5067  RISE       1
Net_5518_split/main_0                      macrocell1     2801   4851  -5067  RISE       1
Net_5518_split/q                           macrocell1     3350   8201  -5067  RISE       1
\UART_460800:BUART:rx_last\/main_5         macrocell79    2298  10499   6824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_0
Path End       : \UART_460800:BUART:rx_last\/main_3
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12471p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -5052  RISE       1
\UART_460800:BUART:rx_last\/main_3         macrocell79    2802   4852  12471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_last\/main_0
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12485p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050  -5067  RISE       1
\UART_460800:BUART:rx_last\/main_0         macrocell79    2789   4839  12485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_2
Path End       : \UART_460800:BUART:rx_last\/main_1
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12662p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_2  controlcell4   2050   2050  -4889  RISE       1
\UART_460800:BUART:rx_last\/main_1         macrocell79    2611   4661  12662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_last\/main_2
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12669p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -4880  RISE       1
\UART_460800:BUART:rx_last\/main_2         macrocell79    2605   4655  12669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:rx_last\/main_1
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 12944p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   -988  RISE       1
\UART_230400:BUART:rx_last\/main_1         macrocell47    2330   4380  12944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:rx_last\/main_2
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 12958p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   -974  RISE       1
\UART_230400:BUART:rx_last\/main_2         macrocell47    2316   4366  12958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_last\/main_2
Capture Clock  : \UART_115200:BUART:rx_last\/clock_0
Path slack     : 13005p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   -432  RISE       1
\UART_115200:BUART:rx_last\/main_2         macrocell63    2268   4318  13005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell63         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : \UART_115200:BUART:rx_last\/main_3
Capture Clock  : \UART_115200:BUART:rx_last\/clock_0
Path slack     : 13012p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0  controlcell3   2050   2050   -426  RISE       1
\UART_115200:BUART:rx_last\/main_3         macrocell63    2262   4312  13012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell63         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTest_RS485_CONT_RX(0)_SYNC/out
Path End       : \UART_230400:BUART:rx_last\/main_3
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 13974p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3349
-------------------------------------   ---- 
End-of-path arrival time (ps)           3349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTest_RS485_CONT_RX(0)_SYNC/clock                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RTest_RS485_CONT_RX(0)_SYNC/out     synccell      1020   1020     43  RISE       1
\UART_230400:BUART:rx_last\/main_3  macrocell47   2329   3349  13974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTest_UART_SIREN_RX(0)_SYNC/out
Path End       : \UART_230400:BUART:rx_last\/main_4
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 13974p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3349
-------------------------------------   ---- 
End-of-path arrival time (ps)           3349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTest_UART_SIREN_RX(0)_SYNC/clock                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RTest_UART_SIREN_RX(0)_SYNC/out     synccell      1020   1020     43  RISE       1
\UART_230400:BUART:rx_last\/main_4  macrocell47   2329   3349  13974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 250604p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14039
-------------------------------------   ----- 
End-of-path arrival time (ps)           14039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                      macrocell66     1250   1250  250604  RISE       1
\UART_460800:BUART:counter_load_not\/main_1           macrocell22     7127   8377  250604  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell22     3350  11727  250604  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2312  14039  250604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_460800:BUART:sTX:TxSts\/clock
Path slack     : 252359p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17974
-------------------------------------   ----- 
End-of-path arrival time (ps)           17974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q        macrocell65    1250   1250  252359  RISE       1
\UART_460800:BUART:tx_status_0\/main_0  macrocell23    7276   8526  252359  RISE       1
\UART_460800:BUART:tx_status_0\/q       macrocell23    3350  11876  252359  RISE       1
\UART_460800:BUART:sTX:TxSts\/status_0  statusicell5   6098  17974  252359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxSts\/clock                        statusicell5        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_460800:BUART:sRX:RxBitCounter\/clock
Path slack     : 254484p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           265473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10989
-------------------------------------   ----- 
End-of-path arrival time (ps)           10989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q     macrocell69   1250   1250  254484  RISE       1
\UART_460800:BUART:rx_counter_load\/main_0  macrocell25   4136   5386  254484  RISE       1
\UART_460800:BUART:rx_counter_load\/q       macrocell25   3350   8736  254484  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/load   count7cell    2254  10989  254484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 256275p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q                macrocell65     1250   1250  252359  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   7298   8548  256275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 257319p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  253496  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   7315   7505  257319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 258183p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9141
-------------------------------------   ---- 
End-of-path arrival time (ps)           9141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell68   1250   1250  258183  RISE       1
\UART_460800:BUART:tx_state_1\/main_5  macrocell65   7891   9141  258183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 258183p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9141
-------------------------------------   ---- 
End-of-path arrival time (ps)           9141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell68   1250   1250  258183  RISE       1
\UART_460800:BUART:tx_state_2\/main_5  macrocell67   7891   9141  258183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_460800:BUART:sRX:RxSts\/clock
Path slack     : 258189p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12144
-------------------------------------   ----- 
End-of-path arrival time (ps)           12144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  258189  RISE       1
\UART_460800:BUART:rx_status_4\/main_1                 macrocell27     2883   6463  258189  RISE       1
\UART_460800:BUART:rx_status_4\/q                      macrocell27     3350   9813  258189  RISE       1
\UART_460800:BUART:sRX:RxSts\/status_4                 statusicell6    2331  12144  258189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 258798p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell65   1250   1250  252359  RISE       1
\UART_460800:BUART:tx_state_0\/main_0  macrocell66   7276   8526  258798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:txn\/main_1
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 258915p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q  macrocell65   1250   1250  252359  RISE       1
\UART_460800:BUART:txn\/main_1    macrocell64   7159   8409  258915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 258915p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q      macrocell65   1250   1250  252359  RISE       1
\UART_460800:BUART:tx_bitclk\/main_0  macrocell68   7159   8409  258915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 258946p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell66   1250   1250  250604  RISE       1
\UART_460800:BUART:tx_state_1\/main_1  macrocell65   7127   8377  258946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 258946p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell66   1250   1250  250604  RISE       1
\UART_460800:BUART:tx_state_2\/main_1  macrocell67   7127   8377  258946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 258991p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell74         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q          macrocell74     1250   1250  258991  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4582   5832  258991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:txn\/main_4
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 259042p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8281
-------------------------------------   ---- 
End-of-path arrival time (ps)           8281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q  macrocell67   1250   1250  252624  RISE       1
\UART_460800:BUART:txn\/main_4    macrocell64   7031   8281  259042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 259042p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8281
-------------------------------------   ---- 
End-of-path arrival time (ps)           8281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q      macrocell67   1250   1250  252624  RISE       1
\UART_460800:BUART:tx_bitclk\/main_3  macrocell68   7031   8281  259042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 259063p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell67   1250   1250  252624  RISE       1
\UART_460800:BUART:tx_state_0\/main_4  macrocell66   7011   8261  259063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 259509p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  258991  RISE       1
\UART_460800:BUART:rx_state_0\/main_2   macrocell70   6564   7814  259509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 259509p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q   macrocell74   1250   1250  258991  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_2  macrocell71   6564   7814  259509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 259509p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  258991  RISE       1
\UART_460800:BUART:rx_state_3\/main_2   macrocell72   6564   7814  259509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_2
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 259509p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  258991  RISE       1
\UART_460800:BUART:rx_status_3\/main_2  macrocell78   6564   7814  259509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 259566p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q                macrocell70     1250   1250  255130  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   4008   5258  259566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 259675p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                macrocell66     1250   1250  250604  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3899   5149  259675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 259802p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7522
-------------------------------------   ---- 
End-of-path arrival time (ps)           7522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell68   1250   1250  258183  RISE       1
\UART_460800:BUART:tx_state_0\/main_5  macrocell66   6272   7522  259802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 259811p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7513
-------------------------------------   ---- 
End-of-path arrival time (ps)           7513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  253496  RISE       1
\UART_460800:BUART:tx_bitclk\/main_2                macrocell68     7323   7513  259811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_0\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 259934p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  253496  RISE       1
\UART_460800:BUART:tx_state_0\/main_2               macrocell66     7199   7389  259934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:tx_state_0\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 260082p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  253644  RISE       1
\UART_460800:BUART:tx_state_0\/main_3                  macrocell66     3661   7241  260082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_last\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_9
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 260226p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_last\/q          macrocell79   1250   1250  260226  RISE       1
\UART_460800:BUART:rx_state_2\/main_9  macrocell73   5848   7098  260226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 260352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q         macrocell69     1250   1250  254484  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   3221   4471  260352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:txn\/main_5
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 260614p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6710
-------------------------------------   ---- 
End-of-path arrival time (ps)           6710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  260614  RISE       1
\UART_460800:BUART:txn\/main_5                      macrocell64     6520   6710  260614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_460800:BUART:txn\/main_3
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 260652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  260652  RISE       1
\UART_460800:BUART:txn\/main_3                macrocell64     2301   6671  260652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 261172p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6151
-------------------------------------   ---- 
End-of-path arrival time (ps)           6151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  258991  RISE       1
\UART_460800:BUART:rx_state_2\/main_2   macrocell73   4901   6151  261172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:txn\/main_6
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 261364p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q  macrocell68   1250   1250  258183  RISE       1
\UART_460800:BUART:txn\/main_6   macrocell64   4710   5960  261364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:pollcount_1\/main_2
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 261576p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q       macrocell76   1250   1250  255977  RISE       1
\UART_460800:BUART:pollcount_1\/main_2  macrocell76   4497   5747  261576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:txn\/main_2
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 261661p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q  macrocell66   1250   1250  250604  RISE       1
\UART_460800:BUART:txn\/main_2    macrocell64   4413   5663  261661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 261661p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q      macrocell66   1250   1250  250604  RISE       1
\UART_460800:BUART:tx_bitclk\/main_1  macrocell68   4413   5663  261661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 261937p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  254484  RISE       1
\UART_460800:BUART:rx_state_2\/main_0    macrocell73   4136   5386  261937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 261937p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q        macrocell69   1250   1250  254484  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_0  macrocell75   4136   5386  261937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell75         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 261947p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  254484  RISE       1
\UART_460800:BUART:rx_state_0\/main_0    macrocell70   4127   5377  261947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 261947p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  254484  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_0  macrocell71   4127   5377  261947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 261947p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  254484  RISE       1
\UART_460800:BUART:rx_state_3\/main_0    macrocell72   4127   5377  261947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_0
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 261947p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell69   1250   1250  254484  RISE       1
\UART_460800:BUART:rx_status_3\/main_0   macrocell78   4127   5377  261947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell70   1250   1250  255130  RISE       1
\UART_460800:BUART:rx_state_0\/main_1  macrocell70   4022   5272  262051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q         macrocell70   1250   1250  255130  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_1  macrocell71   4022   5272  262051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell70   1250   1250  255130  RISE       1
\UART_460800:BUART:rx_state_3\/main_1  macrocell72   4022   5272  262051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_1
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q        macrocell70   1250   1250  255130  RISE       1
\UART_460800:BUART:rx_status_3\/main_1  macrocell78   4022   5272  262051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_load_fifo\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 262071p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267703

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell71         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_load_fifo\/q            macrocell71     1250   1250  259095  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   4382   5632  262071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 262188p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell66   1250   1250  250604  RISE       1
\UART_460800:BUART:tx_state_0\/main_1  macrocell66   3885   5135  262188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_8
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262224p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q      macrocell76   1250   1250  255977  RISE       1
\UART_460800:BUART:rx_state_0\/main_8  macrocell70   3850   5100  262224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_5
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262224p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q       macrocell76   1250   1250  255977  RISE       1
\UART_460800:BUART:rx_status_3\/main_5  macrocell78   3850   5100  262224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:pollcount_1\/main_0
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 262227p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  262227  RISE       1
\UART_460800:BUART:pollcount_1\/main_0        macrocell76   3156   5096  262227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:pollcount_1\/main_1
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 262242p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  262242  RISE       1
\UART_460800:BUART:pollcount_1\/main_1        macrocell76   3142   5082  262242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 262298p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell65   1250   1250  252359  RISE       1
\UART_460800:BUART:tx_state_1\/main_0  macrocell65   3775   5025  262298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 262298p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell65   1250   1250  252359  RISE       1
\UART_460800:BUART:tx_state_2\/main_0  macrocell67   3775   5025  262298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 262305p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell67   1250   1250  252624  RISE       1
\UART_460800:BUART:tx_state_1\/main_3  macrocell65   3768   5018  262305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 262305p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell67   1250   1250  252624  RISE       1
\UART_460800:BUART:tx_state_2\/main_3  macrocell67   3768   5018  262305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262584p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell70   1250   1250  255130  RISE       1
\UART_460800:BUART:rx_state_2\/main_1  macrocell73   3490   4740  262584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 262584p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q               macrocell70   1250   1250  255130  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_1  macrocell75   3490   4740  262584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell75         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:pollcount_1\/main_4
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 262608p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell77   1250   1250  257008  RISE       1
\UART_460800:BUART:pollcount_1\/main_4  macrocell76   3465   4715  262608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_2\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262646p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262646  RISE       1
\UART_460800:BUART:rx_state_2\/main_6         macrocell73   2738   4678  262646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_0\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262660p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262646  RISE       1
\UART_460800:BUART:rx_state_0\/main_6         macrocell70   2723   4663  262660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262660p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262646  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_6       macrocell71   2723   4663  262660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_3\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262660p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262646  RISE       1
\UART_460800:BUART:rx_state_3\/main_6         macrocell72   2723   4663  262660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_2\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262794p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262794  RISE       1
\UART_460800:BUART:rx_state_2\/main_5         macrocell73   2589   4529  262794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_0\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262804p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262794  RISE       1
\UART_460800:BUART:rx_state_0\/main_5         macrocell70   2579   4519  262804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262804p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262794  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_5       macrocell71   2579   4519  262804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_3\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262804p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262794  RISE       1
\UART_460800:BUART:rx_state_3\/main_5         macrocell72   2579   4519  262804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_2\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262822  RISE       1
\UART_460800:BUART:rx_state_2\/main_7         macrocell73   2562   4502  262822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_0\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262829p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262822  RISE       1
\UART_460800:BUART:rx_state_0\/main_7         macrocell70   2554   4494  262829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262829p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262822  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_7       macrocell71   2554   4494  262829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_3\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262829p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262822  RISE       1
\UART_460800:BUART:rx_state_3\/main_7         macrocell72   2554   4494  262829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 263108p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  262227  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_0   macrocell74   2276   4216  263108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell74         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:pollcount_0\/main_0
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 263108p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  262227  RISE       1
\UART_460800:BUART:pollcount_0\/main_0        macrocell77   2276   4216  263108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 263124p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  263124  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_2   macrocell74   2260   4200  263124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell74         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 263125p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  262242  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_1   macrocell74   2258   4198  263125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell74         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:pollcount_0\/main_1
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 263125p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  262242  RISE       1
\UART_460800:BUART:pollcount_0\/main_1        macrocell77   2258   4198  263125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:tx_state_1\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 263366p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  260614  RISE       1
\UART_460800:BUART:tx_state_1\/main_4               macrocell65     3768   3958  263366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:tx_state_2\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 263366p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  260614  RISE       1
\UART_460800:BUART:tx_state_2\/main_4               macrocell67     3768   3958  263366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell72   1250   1250  256069  RISE       1
\UART_460800:BUART:rx_state_0\/main_3  macrocell70   2556   3806  263517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 263517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q         macrocell72   1250   1250  256069  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_3  macrocell71   2556   3806  263517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 263517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell72   1250   1250  256069  RISE       1
\UART_460800:BUART:rx_state_3\/main_3  macrocell72   2556   3806  263517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_3
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q        macrocell72   1250   1250  256069  RISE       1
\UART_460800:BUART:rx_status_3\/main_3  macrocell78   2556   3806  263517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_10
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263521p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell77   1250   1250  257008  RISE       1
\UART_460800:BUART:rx_state_0\/main_10  macrocell70   2552   3802  263521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_7
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263521p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell77   1250   1250  257008  RISE       1
\UART_460800:BUART:rx_status_3\/main_7  macrocell78   2552   3802  263521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263522p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell72   1250   1250  256069  RISE       1
\UART_460800:BUART:rx_state_2\/main_3  macrocell73   2551   3801  263522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 263522p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q               macrocell72   1250   1250  256069  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_2  macrocell75   2551   3801  263522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell75         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:pollcount_0\/main_3
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 263525p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell77   1250   1250  257008  RISE       1
\UART_460800:BUART:pollcount_0\/main_3  macrocell77   2548   3798  263525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263541p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell73   1250   1250  256091  RISE       1
\UART_460800:BUART:rx_state_0\/main_4  macrocell70   2533   3783  263541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell70         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 263541p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q         macrocell73   1250   1250  256091  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_4  macrocell71   2533   3783  263541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 263541p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell73   1250   1250  256091  RISE       1
\UART_460800:BUART:rx_state_3\/main_4  macrocell72   2533   3783  263541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_4
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263541p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q        macrocell73   1250   1250  256091  RISE       1
\UART_460800:BUART:rx_status_3\/main_4  macrocell78   2533   3783  263541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263545p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell73   1250   1250  256091  RISE       1
\UART_460800:BUART:rx_state_2\/main_4  macrocell73   2528   3778  263545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 263545p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q               macrocell73   1250   1250  256091  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_3  macrocell75   2528   3778  263545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell75         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_1\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 263668p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3655
-------------------------------------   ---- 
End-of-path arrival time (ps)           3655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  253496  RISE       1
\UART_460800:BUART:tx_state_1\/main_2               macrocell65     3465   3655  263668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_2\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 263668p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3655
-------------------------------------   ---- 
End-of-path arrival time (ps)           3655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  253496  RISE       1
\UART_460800:BUART:tx_state_2\/main_2               macrocell67     3465   3655  263668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:txn\/q
Path End       : \UART_460800:BUART:txn\/main_0
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 263774p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:txn\/q       macrocell64   1250   1250  263774  RISE       1
\UART_460800:BUART:txn\/main_0  macrocell64   2299   3549  263774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_status_3\/q
Path End       : \UART_460800:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_460800:BUART:sRX:RxSts\/clock
Path slack     : 265465p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_status_3\/q       macrocell78    1250   1250  265465  RISE       1
\UART_460800:BUART:sRX:RxSts\/status_3  statusicell6   3618   4868  265465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 524276p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                      macrocell33     1250   1250  524276  RISE       1
\UART_230400:BUART:counter_load_not\/main_0           macrocell2      4310   5560  524276  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell2      3350   8910  524276  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2291  11200  524276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_230400:BUART:sRX:RxBitCounter\/clock
Path slack     : 525545p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           536307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10762
-------------------------------------   ----- 
End-of-path arrival time (ps)           10762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q     macrocell37   1250   1250  525545  RISE       1
\UART_230400:BUART:rx_counter_load\/main_0  macrocell5    3856   5106  525545  RISE       1
\UART_230400:BUART:rx_counter_load\/q       macrocell5    3350   8456  525545  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/load   count7cell    2306  10762  525545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_230400:BUART:sTX:TxSts\/clock
Path slack     : 528422p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12745
-------------------------------------   ----- 
End-of-path arrival time (ps)           12745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  528422  RISE       1
\UART_230400:BUART:tx_status_0\/main_3                 macrocell3      3492   7072  528422  RISE       1
\UART_230400:BUART:tx_status_0\/q                      macrocell3      3350  10422  528422  RISE       1
\UART_230400:BUART:sTX:TxSts\/status_0                 statusicell1    2323  12745  528422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 528841p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q                macrocell38     1250   1250  525921  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5566   6816  528841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_230400:BUART:sRX:RxSts\/clock
Path slack     : 529616p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  529616  RISE       1
\UART_230400:BUART:rx_status_4\/main_1                 macrocell7      2301   5881  529616  RISE       1
\UART_230400:BUART:rx_status_4\/q                      macrocell7      3350   9231  529616  RISE       1
\UART_230400:BUART:sRX:RxSts\/status_4                 statusicell2    2320  11551  529616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 529767p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q          macrocell42     1250   1250  529767  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4639   5889  529767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_230400:BUART:txn\/main_3
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 530886p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  530886  RISE       1
\UART_230400:BUART:txn\/main_3                macrocell32     2901   7271  530886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 531033p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                macrocell33     1250   1250  524276  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3374   4624  531033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:tx_state_0\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 531085p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  528422  RISE       1
\UART_230400:BUART:tx_state_0\/main_3                  macrocell34     3492   7072  531085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_230400:BUART:rx_state_0\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 531094p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                             macrocell45   1250   1250  525975  RISE       1
\UART_230400:BUART:rx_state_0\/main_7  macrocell38   5813   7063  531094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 531331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q                macrocell34     1250   1250  524716  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3075   4325  531331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 531346p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q               macrocell38   1250   1250  525921  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_1  macrocell43   5561   6811  531346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell43         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_1
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 531346p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q        macrocell38   1250   1250  525921  RISE       1
\UART_230400:BUART:rx_status_3\/main_1  macrocell46   5561   6811  531346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_230400:BUART:rx_status_3\/main_7
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 531591p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                              macrocell45   1250   1250  525975  RISE       1
\UART_230400:BUART:rx_status_3\/main_7  macrocell46   5315   6565  531591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 531592p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  527344  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3875   4065  531592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 531629p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q         macrocell37     1250   1250  525545  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2778   4028  531629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_2
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 531722p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell42   1250   1250  529767  RISE       1
\UART_230400:BUART:rx_status_3\/main_2  macrocell46   5185   6435  531722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 532398p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell38   1250   1250  525921  RISE       1
\UART_230400:BUART:rx_state_0\/main_1  macrocell38   4509   5759  532398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 532398p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q         macrocell38   1250   1250  525921  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_1  macrocell39   4509   5759  532398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 532398p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell38   1250   1250  525921  RISE       1
\UART_230400:BUART:rx_state_2\/main_1  macrocell41   4509   5759  532398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_1\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 532505p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  527344  RISE       1
\UART_230400:BUART:tx_state_1\/main_2               macrocell33     5462   5652  532505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 532506p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell45   1250   1250  525975  RISE       1
MODIN1_1/main_4  macrocell44   4400   5650  532506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 532506p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell45   1250   1250  525975  RISE       1
MODIN1_0/main_3  macrocell45   4400   5650  532506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_load_fifo\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 532904p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_load_fifo\/q            macrocell39     1250   1250  530435  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4383   5633  532904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:txn\/main_2
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 532918p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q  macrocell34   1250   1250  524716  RISE       1
\UART_230400:BUART:txn\/main_2    macrocell32   3989   5239  532918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 532918p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell34   1250   1250  524716  RISE       1
\UART_230400:BUART:tx_state_1\/main_1  macrocell33   3989   5239  532918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  525545  RISE       1
\UART_230400:BUART:rx_state_0\/main_0    macrocell38   3868   5118  533038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  525545  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_0  macrocell39   3868   5118  533038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  525545  RISE       1
\UART_230400:BUART:rx_state_2\/main_0    macrocell41   3868   5118  533038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 533039p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q               macrocell41   1250   1250  526308  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_3  macrocell43   3868   5118  533039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell43         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_4
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533039p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q        macrocell41   1250   1250  526308  RISE       1
\UART_230400:BUART:rx_status_3\/main_4  macrocell46   3868   5118  533039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  525545  RISE       1
\UART_230400:BUART:rx_state_3\/main_0    macrocell40   3856   5106  533051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533182p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell33   1250   1250  524276  RISE       1
\UART_230400:BUART:tx_state_2\/main_0  macrocell35   3725   4975  533182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 533182p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q      macrocell33   1250   1250  524276  RISE       1
\UART_230400:BUART:tx_bitclk\/main_0  macrocell36   3725   4975  533182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 533190p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell33   1250   1250  524276  RISE       1
\UART_230400:BUART:tx_state_0\/main_0  macrocell34   3716   4966  533190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:rx_status_3\/main_6
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533194p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                              macrocell44   1250   1250  527578  RISE       1
\UART_230400:BUART:rx_status_3\/main_6  macrocell46   3713   4963  533194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:txn\/main_6
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533397p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q  macrocell36   1250   1250  533397  RISE       1
\UART_230400:BUART:txn\/main_6   macrocell32   3510   4760  533397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533397p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell36   1250   1250  533397  RISE       1
\UART_230400:BUART:tx_state_1\/main_5  macrocell33   3510   4760  533397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:txn\/main_4
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533404p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q  macrocell35   1250   1250  525079  RISE       1
\UART_230400:BUART:txn\/main_4    macrocell32   3502   4752  533404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533404p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell35   1250   1250  525079  RISE       1
\UART_230400:BUART:tx_state_1\/main_3  macrocell33   3502   4752  533404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 533415p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q               macrocell40   1250   1250  526824  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_2  macrocell43   3492   4742  533415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell43         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_3
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533415p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q        macrocell40   1250   1250  526824  RISE       1
\UART_230400:BUART:rx_status_3\/main_3  macrocell46   3492   4742  533415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_0\/main_9
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533420p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  533420  RISE       1
\UART_230400:BUART:rx_state_0\/main_9         macrocell38   2797   4737  533420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533420p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  533420  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_6       macrocell39   2797   4737  533420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_2\/main_8
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533420p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  533420  RISE       1
\UART_230400:BUART:rx_state_2\/main_8         macrocell41   2797   4737  533420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_0\/main_8
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533421p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533421  RISE       1
\UART_230400:BUART:rx_state_0\/main_8         macrocell38   2795   4735  533421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533421p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533421  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_5       macrocell39   2795   4735  533421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_2\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533421p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533421  RISE       1
\UART_230400:BUART:rx_state_2\/main_7         macrocell41   2795   4735  533421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_3\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533423p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  533420  RISE       1
\UART_230400:BUART:rx_state_3\/main_6         macrocell40   2794   4734  533423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_3\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533424p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533421  RISE       1
\UART_230400:BUART:rx_state_3\/main_5         macrocell40   2792   4732  533424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533427p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell38   1250   1250  525921  RISE       1
\UART_230400:BUART:rx_state_3\/main_1  macrocell40   3480   4730  533427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_0\/main_10
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533568p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533568  RISE       1
\UART_230400:BUART:rx_state_0\/main_10        macrocell38   2649   4589  533568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533568p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533568  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_7       macrocell39   2649   4589  533568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_2\/main_9
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533568p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533568  RISE       1
\UART_230400:BUART:rx_state_2\/main_9         macrocell41   2649   4589  533568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_3\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533576p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533568  RISE       1
\UART_230400:BUART:rx_state_3\/main_7         macrocell40   2641   4581  533576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:tx_state_2\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533613p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  533613  RISE       1
\UART_230400:BUART:tx_state_2\/main_4               macrocell35     4353   4543  533613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:txn\/main_5
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  533613  RISE       1
\UART_230400:BUART:txn\/main_5                      macrocell32     4315   4505  533652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:tx_state_1\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  533613  RISE       1
\UART_230400:BUART:tx_state_1\/main_4               macrocell33     4315   4505  533652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533796p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell41   1250   1250  526308  RISE       1
\UART_230400:BUART:rx_state_0\/main_4  macrocell38   3111   4361  533796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533796p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q         macrocell41   1250   1250  526308  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_4  macrocell39   3111   4361  533796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533796p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell41   1250   1250  526308  RISE       1
\UART_230400:BUART:rx_state_2\/main_4  macrocell41   3111   4361  533796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533814p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell41   1250   1250  526308  RISE       1
\UART_230400:BUART:rx_state_3\/main_4  macrocell40   3093   4343  533814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_0\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 533825p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  527344  RISE       1
\UART_230400:BUART:tx_state_0\/main_2               macrocell34     4142   4332  533825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 533836p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell34   1250   1250  524716  RISE       1
\UART_230400:BUART:tx_state_0\/main_1  macrocell34   3070   4320  533836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533892p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  533892  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_2   macrocell42   2325   4265  533892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell42         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533897p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  533897  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_0   macrocell42   2320   4260  533897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell42         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533897p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  533897  RISE       1
MODIN1_1/main_0                               macrocell44   2320   4260  533897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 533897p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  533897  RISE       1
MODIN1_0/main_0                               macrocell45   2320   4260  533897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  533899  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_1   macrocell42   2318   4258  533899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell42         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  533899  RISE       1
MODIN1_1/main_1                               macrocell44   2318   4258  533899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 533899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  533899  RISE       1
MODIN1_0/main_1                               macrocell45   2318   4258  533899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533962p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell34   1250   1250  524716  RISE       1
\UART_230400:BUART:tx_state_2\/main_1  macrocell35   2944   4194  533962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 533962p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q      macrocell34   1250   1250  524716  RISE       1
\UART_230400:BUART:tx_bitclk\/main_1  macrocell36   2944   4194  533962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_last\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_last\/q          macrocell47   1250   1250  533985  RISE       1
\UART_230400:BUART:rx_state_2\/main_6  macrocell41   2922   4172  533985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 534106p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell44   1250   1250  527578  RISE       1
MODIN1_1/main_3  macrocell44   2800   4050  534106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 534111p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell42   1250   1250  529767  RISE       1
\UART_230400:BUART:rx_state_3\/main_2   macrocell40   2796   4046  534111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 534119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell42   1250   1250  529767  RISE       1
\UART_230400:BUART:rx_state_0\/main_2   macrocell38   2788   4038  534119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 534119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q   macrocell42   1250   1250  529767  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_2  macrocell39   2788   4038  534119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 534119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell42   1250   1250  529767  RISE       1
\UART_230400:BUART:rx_state_2\/main_2   macrocell41   2788   4038  534119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:txn\/q
Path End       : \UART_230400:BUART:txn\/main_0
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 534125p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:txn\/q       macrocell32   1250   1250  534125  RISE       1
\UART_230400:BUART:txn\/main_0  macrocell32   2781   4031  534125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 534128p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q        macrocell37   1250   1250  525545  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_0  macrocell43   2778   4028  534128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell43         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_0
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 534128p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  525545  RISE       1
\UART_230400:BUART:rx_status_3\/main_0   macrocell46   2778   4028  534128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_2\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 534129p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  527344  RISE       1
\UART_230400:BUART:tx_state_2\/main_2               macrocell35     3838   4028  534129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 534129p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  527344  RISE       1
\UART_230400:BUART:tx_bitclk\/main_2                macrocell36     3838   4028  534129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:rx_state_0\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 534130p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                             macrocell44   1250   1250  527578  RISE       1
\UART_230400:BUART:rx_state_0\/main_6  macrocell38   2777   4027  534130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:txn\/main_1
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 534276p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q  macrocell33   1250   1250  524276  RISE       1
\UART_230400:BUART:txn\/main_1    macrocell32   2630   3880  534276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 534276p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell33   1250   1250  524276  RISE       1
\UART_230400:BUART:tx_state_1\/main_0  macrocell33   2630   3880  534276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 534309p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell36   1250   1250  533397  RISE       1
\UART_230400:BUART:tx_state_2\/main_5  macrocell35   2598   3848  534309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 534311p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell36   1250   1250  533397  RISE       1
\UART_230400:BUART:tx_state_0\/main_5  macrocell34   2596   3846  534311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 534321p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell35   1250   1250  525079  RISE       1
\UART_230400:BUART:tx_state_0\/main_4  macrocell34   2585   3835  534321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 534325p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell40   1250   1250  526824  RISE       1
\UART_230400:BUART:rx_state_0\/main_3  macrocell38   2582   3832  534325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 534325p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q         macrocell40   1250   1250  526824  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_3  macrocell39   2582   3832  534325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 534325p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell40   1250   1250  526824  RISE       1
\UART_230400:BUART:rx_state_2\/main_3  macrocell41   2582   3832  534325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 534327p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell35   1250   1250  525079  RISE       1
\UART_230400:BUART:tx_state_2\/main_3  macrocell35   2579   3829  534327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 534327p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q      macrocell35   1250   1250  525079  RISE       1
\UART_230400:BUART:tx_bitclk\/main_3  macrocell36   2579   3829  534327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 534330p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell40   1250   1250  526824  RISE       1
\UART_230400:BUART:rx_state_3\/main_3  macrocell40   2576   3826  534330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_status_3\/q
Path End       : \UART_230400:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_230400:BUART:sRX:RxSts\/clock
Path slack     : 537610p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_status_3\/q       macrocell46    1250   1250  537610  RISE       1
\UART_230400:BUART:sRX:RxSts\/status_3  statusicell2   2306   3556  537610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_115200:BUART:sRX:RxBitCounter\/clock
Path slack     : 1056374p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21600
-------------------------------------   ----- 
End-of-path arrival time (ps)           21600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q            macrocell56   1250   1250  1056374  RISE       1
\UART_115200:BUART:rx_counter_load\/main_2  macrocell16   8656   9906  1056374  RISE       1
\UART_115200:BUART:rx_counter_load\/q       macrocell16   3350  13256  1056374  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/load   count7cell    8344  21600  1056374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1063095p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16729
-------------------------------------   ----- 
End-of-path arrival time (ps)           16729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1063095  RISE       1
MODIN5_0/main_1                               macrocell61  14789  16729  1063095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1065153p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14670
-------------------------------------   ----- 
End-of-path arrival time (ps)           14670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1065153  RISE       1
MODIN5_0/main_0                               macrocell61  12730  14670  1065153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065640p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11504
-------------------------------------   ----- 
End-of-path arrival time (ps)           11504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q                      macrocell49     1250   1250  1065640  RISE       1
\UART_115200:BUART:counter_load_not\/main_0           macrocell13     4604   5854  1065640  RISE       1
\UART_115200:BUART:counter_load_not\/q                macrocell13     3350   9204  1065640  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2299  11504  1065640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066824p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10499
-------------------------------------   ----- 
End-of-path arrival time (ps)           10499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q         macrocell53     1250   1250  1061286  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   9249  10499  1066824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1066908p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12915
-------------------------------------   ----- 
End-of-path arrival time (ps)           12915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1063095  RISE       1
MODIN5_1/main_1                               macrocell60  10975  12915  1066908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067589p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9734
-------------------------------------   ---- 
End-of-path arrival time (ps)           9734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell58         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q          macrocell58     1250   1250  1067589  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   8484   9734  1067589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1067934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11889
-------------------------------------   ----- 
End-of-path arrival time (ps)           11889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1065153  RISE       1
MODIN5_1/main_0                               macrocell60   9949  11889  1067934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1068794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11029
-------------------------------------   ----- 
End-of-path arrival time (ps)           11029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell53   1250   1250  1061286  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_0  macrocell55   9779  11029  1068794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1069388p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell61   1250   1250  1067806  RISE       1
MODIN5_1/main_4  macrocell60   9185  10435  1069388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_115200:BUART:rx_status_3\/main_7
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1069388p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                              macrocell61   1250   1250  1067806  RISE       1
\UART_115200:BUART:rx_status_3\/main_7  macrocell62   9185  10435  1069388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1069568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  1067589  RISE       1
\UART_115200:BUART:rx_state_0\/main_2   macrocell54   9005  10255  1069568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1069568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  1067589  RISE       1
\UART_115200:BUART:rx_state_3\/main_2   macrocell56   9005  10255  1069568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1069568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  1067589  RISE       1
\UART_115200:BUART:rx_state_2\/main_2   macrocell57   9005  10255  1069568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_115200:BUART:sRX:RxSts\/clock
Path slack     : 1069628p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           13206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1069628  RISE       1
\UART_115200:BUART:rx_status_4\/main_1                 macrocell18     2253   5833  1069628  RISE       1
\UART_115200:BUART:rx_status_4\/q                      macrocell18     3350   9183  1069628  RISE       1
\UART_115200:BUART:sRX:RxSts\/status_4                 statusicell4    4023  13206  1069628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_2
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1069678p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10146
-------------------------------------   ----- 
End-of-path arrival time (ps)           10146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  1067589  RISE       1
\UART_115200:BUART:rx_status_3\/main_2  macrocell62   8896  10146  1069678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1069700p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10123
-------------------------------------   ----- 
End-of-path arrival time (ps)           10123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell53   1250   1250  1061286  RISE       1
\UART_115200:BUART:rx_state_0\/main_0    macrocell54   8873  10123  1069700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1069700p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10123
-------------------------------------   ----- 
End-of-path arrival time (ps)           10123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell53   1250   1250  1061286  RISE       1
\UART_115200:BUART:rx_state_3\/main_0    macrocell56   8873  10123  1069700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1069700p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10123
-------------------------------------   ----- 
End-of-path arrival time (ps)           10123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell53   1250   1250  1061286  RISE       1
\UART_115200:BUART:rx_state_2\/main_0    macrocell57   8873  10123  1069700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9906
-------------------------------------   ---- 
End-of-path arrival time (ps)           9906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q               macrocell56   1250   1250  1056374  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_2  macrocell59   8656   9906  1069917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell59         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070459p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9364
-------------------------------------   ---- 
End-of-path arrival time (ps)           9364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q               macrocell54   1250   1250  1056916  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_1  macrocell59   8114   9364  1070459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell59         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1070466p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9357
-------------------------------------   ---- 
End-of-path arrival time (ps)           9357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q   macrocell58   1250   1250  1067589  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_2  macrocell55   8107   9357  1070466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_115200:BUART:sTX:TxSts\/clock
Path slack     : 1070618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12215
-------------------------------------   ----- 
End-of-path arrival time (ps)           12215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q        macrocell49    1250   1250  1065640  RISE       1
\UART_115200:BUART:tx_status_0\/main_0  macrocell14    5303   6553  1070618  RISE       1
\UART_115200:BUART:tx_status_0\/q       macrocell14    3350   9903  1070618  RISE       1
\UART_115200:BUART:sTX:TxSts\/status_0  statusicell3   2312  12215  1070618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070769p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q                macrocell49     1250   1250  1065640  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5304   6554  1070769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_3
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1070789p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q        macrocell56   1250   1250  1056374  RISE       1
\UART_115200:BUART:rx_status_3\/main_3  macrocell62   7784   9034  1070789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070882p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8941
-------------------------------------   ---- 
End-of-path arrival time (ps)           8941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q               macrocell57   1250   1250  1057338  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_3  macrocell59   7691   8941  1070882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell59         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_1
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1071339p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8484
-------------------------------------   ---- 
End-of-path arrival time (ps)           8484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q        macrocell54   1250   1250  1056916  RISE       1
\UART_115200:BUART:rx_status_3\/main_1  macrocell62   7234   8484  1071339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_0\/main_9
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1071342p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071342  RISE       1
\UART_115200:BUART:rx_state_0\/main_9         macrocell54   6541   8481  1071342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_3\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1071342p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071342  RISE       1
\UART_115200:BUART:rx_state_3\/main_6         macrocell56   6541   8481  1071342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_2\/main_8
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1071342p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071342  RISE       1
\UART_115200:BUART:rx_state_2\/main_8         macrocell57   6541   8481  1071342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_4
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1071638p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8185
-------------------------------------   ---- 
End-of-path arrival time (ps)           8185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q        macrocell57   1250   1250  1057338  RISE       1
\UART_115200:BUART:rx_status_3\/main_4  macrocell62   6935   8185  1071638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_115200:BUART:rx_state_0\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1071730p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell60   1250   1250  1066176  RISE       1
\UART_115200:BUART:rx_state_0\/main_6  macrocell54   6843   8093  1071730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_0
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1071790p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8033
-------------------------------------   ---- 
End-of-path arrival time (ps)           8033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell53   1250   1250  1061286  RISE       1
\UART_115200:BUART:rx_status_3\/main_0   macrocell62   6783   8033  1071790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1071871p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7952
-------------------------------------   ---- 
End-of-path arrival time (ps)           7952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071342  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_6       macrocell55   6012   7952  1071871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_115200:BUART:rx_state_0\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1072260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell61   1250   1250  1067806  RISE       1
\UART_115200:BUART:rx_state_0\/main_7  macrocell54   6313   7563  1072260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072282p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q                macrocell54     1250   1250  1056916  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3791   5041  1072282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_0\/main_8
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1072572p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072572  RISE       1
\UART_115200:BUART:rx_state_0\/main_8         macrocell54   5311   7251  1072572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_3\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1072572p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072572  RISE       1
\UART_115200:BUART:rx_state_3\/main_5         macrocell56   5311   7251  1072572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_2\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1072572p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072572  RISE       1
\UART_115200:BUART:rx_state_2\/main_7         macrocell57   5311   7251  1072572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1072574p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072572  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_5       macrocell55   5310   7250  1072574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_0\/main_10
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1072578p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072578  RISE       1
\UART_115200:BUART:rx_state_0\/main_10        macrocell54   5305   7245  1072578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_3\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1072578p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072578  RISE       1
\UART_115200:BUART:rx_state_3\/main_7         macrocell56   5305   7245  1072578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_2\/main_9
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1072578p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072578  RISE       1
\UART_115200:BUART:rx_state_2\/main_9         macrocell57   5305   7245  1072578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1072579p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072578  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_7       macrocell55   5304   7244  1072579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1072662p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q         macrocell56   1250   1250  1056374  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_3  macrocell55   5912   7162  1072662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072779p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q                macrocell50     1250   1250  1066836  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3294   4544  1072779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_115200:BUART:txn\/main_3
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1073153p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073153  RISE       1
\UART_115200:BUART:txn\/main_3                macrocell48     2301   6671  1073153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1073270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell49   1250   1250  1065640  RISE       1
\UART_115200:BUART:tx_state_0\/main_0  macrocell50   5303   6553  1073270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1073351p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell61   1250   1250  1067806  RISE       1
MODIN5_0/main_3  macrocell61   5222   6472  1073351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1073646p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell52   1250   1250  1073646  RISE       1
\UART_115200:BUART:tx_state_0\/main_5  macrocell50   4927   6177  1073646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1073713p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell51   1250   1250  1065940  RISE       1
\UART_115200:BUART:tx_state_0\/main_4  macrocell50   4860   6110  1073713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:tx_state_0\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1073940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1071289  RISE       1
\UART_115200:BUART:tx_state_0\/main_3                  macrocell50     2303   5883  1073940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:txn\/main_1
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1073969p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q  macrocell49   1250   1250  1065640  RISE       1
\UART_115200:BUART:txn\/main_1    macrocell48   4604   5854  1073969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074041p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3282
-------------------------------------   ---- 
End-of-path arrival time (ps)           3282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068206  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3092   3282  1074041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1065153  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_0   macrocell58   3781   5721  1074103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell58         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1074201p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q         macrocell54   1250   1250  1056916  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_1  macrocell55   4373   5623  1074201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:txn\/main_6
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1074203p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q  macrocell52   1250   1250  1073646  RISE       1
\UART_115200:BUART:txn\/main_6   macrocell48   4370   5620  1074203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:txn\/main_4
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1074270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q  macrocell51   1250   1250  1065940  RISE       1
\UART_115200:BUART:txn\/main_4    macrocell48   4304   5554  1074270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074401p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1063095  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_1   macrocell58   3482   5422  1074401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell58         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1074499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell50   1250   1250  1066836  RISE       1
\UART_115200:BUART:tx_state_1\/main_1  macrocell49   4074   5324  1074499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1074499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell50   1250   1250  1066836  RISE       1
\UART_115200:BUART:tx_state_2\/main_1  macrocell51   4074   5324  1074499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1074499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q      macrocell50   1250   1250  1066836  RISE       1
\UART_115200:BUART:tx_bitclk\/main_1  macrocell52   4074   5324  1074499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1074785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell54   1250   1250  1056916  RISE       1
\UART_115200:BUART:rx_state_0\/main_1  macrocell54   3788   5038  1074785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1074785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell54   1250   1250  1056916  RISE       1
\UART_115200:BUART:rx_state_3\/main_1  macrocell56   3788   5038  1074785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1074785p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell54   1250   1250  1056916  RISE       1
\UART_115200:BUART:rx_state_2\/main_1  macrocell57   3788   5038  1074785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074830p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q        macrocell53   1250   1250  1061286  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_0  macrocell59   3744   4994  1074830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell59         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1074939p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell56   1250   1250  1056374  RISE       1
\UART_115200:BUART:rx_state_0\/main_3  macrocell54   3635   4885  1074939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1074939p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell56   1250   1250  1056374  RISE       1
\UART_115200:BUART:rx_state_3\/main_3  macrocell56   3635   4885  1074939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1074939p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell56   1250   1250  1056374  RISE       1
\UART_115200:BUART:rx_state_2\/main_3  macrocell57   3635   4885  1074939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell57   1250   1250  1057338  RISE       1
\UART_115200:BUART:rx_state_0\/main_4  macrocell54   3470   4720  1075103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell57   1250   1250  1057338  RISE       1
\UART_115200:BUART:rx_state_3\/main_4  macrocell56   3470   4720  1075103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell57   1250   1250  1057338  RISE       1
\UART_115200:BUART:rx_state_2\/main_4  macrocell57   3470   4720  1075103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1075105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q         macrocell57   1250   1250  1057338  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_4  macrocell55   3469   4719  1075105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell60         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell60   1250   1250  1066176  RISE       1
MODIN5_1/main_3  macrocell60   3426   4676  1075147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_115200:BUART:rx_status_3\/main_6
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1075147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                              macrocell60   1250   1250  1066176  RISE       1
\UART_115200:BUART:rx_status_3\/main_6  macrocell62   3426   4676  1075147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:txn\/main_2
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075166p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q  macrocell50   1250   1250  1066836  RISE       1
\UART_115200:BUART:txn\/main_2    macrocell48   3408   4658  1075166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1075171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell50   1250   1250  1066836  RISE       1
\UART_115200:BUART:tx_state_0\/main_1  macrocell50   3402   4652  1075171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:txn\/main_5
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075438p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075438  RISE       1
\UART_115200:BUART:txn\/main_5                      macrocell48     4196   4386  1075438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:tx_state_1\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075512p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075438  RISE       1
\UART_115200:BUART:tx_state_1\/main_4               macrocell49     4121   4311  1075512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:tx_state_2\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075512p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075438  RISE       1
\UART_115200:BUART:tx_state_2\/main_4               macrocell51     4121   4311  1075512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075562p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075562  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_2   macrocell58   2321   4261  1075562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell58         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_status_3\/q
Path End       : \UART_115200:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_115200:BUART:sRX:RxSts\/clock
Path slack     : 1075615p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7218
-------------------------------------   ---- 
End-of-path arrival time (ps)           7218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_status_3\/q       macrocell62    1250   1250  1075615  RISE       1
\UART_115200:BUART:sRX:RxSts\/status_3  statusicell4   5968   7218  1075615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_1\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068206  RISE       1
\UART_115200:BUART:tx_state_1\/main_2               macrocell49     3897   4087  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_2\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068206  RISE       1
\UART_115200:BUART:tx_state_2\/main_2               macrocell51     3897   4087  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068206  RISE       1
\UART_115200:BUART:tx_bitclk\/main_2                macrocell52     3897   4087  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075931p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell52   1250   1250  1073646  RISE       1
\UART_115200:BUART:tx_state_1\/main_5  macrocell49   2643   3893  1075931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075931p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell52   1250   1250  1073646  RISE       1
\UART_115200:BUART:tx_state_2\/main_5  macrocell51   2643   3893  1075931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell49   1250   1250  1065640  RISE       1
\UART_115200:BUART:tx_state_1\/main_0  macrocell49   2619   3869  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell49   1250   1250  1065640  RISE       1
\UART_115200:BUART:tx_state_2\/main_0  macrocell51   2619   3869  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q      macrocell49   1250   1250  1065640  RISE       1
\UART_115200:BUART:tx_bitclk\/main_0  macrocell52   2619   3869  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075956p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell51   1250   1250  1065940  RISE       1
\UART_115200:BUART:tx_state_1\/main_3  macrocell49   2617   3867  1075956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075956p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell51   1250   1250  1065940  RISE       1
\UART_115200:BUART:tx_state_2\/main_3  macrocell51   2617   3867  1075956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1075956p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q      macrocell51   1250   1250  1065940  RISE       1
\UART_115200:BUART:tx_bitclk\/main_3  macrocell52   2617   3867  1075956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_load_fifo\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076259p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_load_fifo\/q            macrocell55     1250   1250  1071536  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2695   3945  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:txn\/q
Path End       : \UART_115200:BUART:txn\/main_0
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:txn\/q       macrocell48   1250   1250  1076275  RISE       1
\UART_115200:BUART:txn\/main_0  macrocell48   2298   3548  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_last\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_last\/q          macrocell63   1250   1250  1076336  RISE       1
\UART_115200:BUART:rx_state_2\/main_6  macrocell57   2237   3487  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_0\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1076664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3159
-------------------------------------   ---- 
End-of-path arrival time (ps)           3159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1068206  RISE       1
\UART_115200:BUART:tx_state_0\/main_2               macrocell50     2969   3159  1076664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell50         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

