--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y2.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X64Y2.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X64Y2.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.095ns (0.372 - 0.467)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y3.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X64Y2.G4       net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X64Y2.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (1.195ns logic, 0.340ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.464 - 0.374)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y3.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X64Y2.G4       net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X64Y2.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.869ns logic, 0.272ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y2.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X64Y2.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X64Y2.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X64Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X64Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X64Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X64Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X64Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X64Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 249391 paths analyzed, 4878 endpoints analyzed, 1506 failing endpoints
 1506 timing errors detected. (1496 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  12.212ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/merge_fi1/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.261ns (Levels of Logic = 12)
  Clock Path Skew:      0.049ns (0.411 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/merge_fi1/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X93Y91.F1      net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<67>
    SLICE_X93Y91.COUT    Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
    SLICE_X93Y92.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
    SLICE_X93Y92.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
    SLICE_X93Y93.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
    SLICE_X93Y93.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
    SLICE_X93Y94.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
    SLICE_X93Y94.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
    SLICE_X93Y95.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
    SLICE_X93Y95.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
    SLICE_X93Y96.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
    SLICE_X93Y96.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
    SLICE_X97Y100.G1     net (fanout=3)        1.185   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
    SLICE_X97Y100.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X97Y104.G2     net (fanout=3)        0.825   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X111Y88.F4     net (fanout=10)       1.375   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X111Y88.X      Tilo                  0.562   ftop/gbe0/merge_fi1_ENQ
                                                       ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.G2     net (fanout=7)        0.768   ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.Y      Tilo                  0.561   ftop/gbe0/merge_fi1/N0
                                                       ftop/gbe0/merge_fi1/d0h1
    SLICE_X112Y87.G2     net (fanout=9)        1.054   ftop/gbe0/merge_fi1/d0h
    SLICE_X112Y87.Y      Tilo                  0.616   ftop/gbe0/merge_fi1_D_OUT<0>
                                                       ftop/gbe0/merge_fi1/data0_reg_or0000<0>_SW0
    SLICE_X112Y87.F3     net (fanout=1)        0.021   ftop/gbe0/merge_fi1/data0_reg_or0000<0>_SW0/O
    SLICE_X112Y87.CLK    Tfck                  0.656   ftop/gbe0/merge_fi1_D_OUT<0>
                                                       ftop/gbe0/merge_fi1/data0_reg_0_rstpot
                                                       ftop/gbe0/merge_fi1/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.261ns (5.714ns logic, 6.547ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.064ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.558 - 0.593)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y122.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X94Y128.F1     net (fanout=4)        0.614   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X94Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.F1     net (fanout=1)        0.830   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278136
    SLICE_X99Y132.F4     net (fanout=3)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X98Y142.F1     net (fanout=15)       0.913   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y142.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.G1     net (fanout=7)        0.719   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y155.G1     net (fanout=59)       1.194   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N10
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<57>_SW0
    SLICE_X99Y154.SR     net (fanout=1)        1.186   ftop/gbe0/dcp_dcp_cpReqF/N12
    SLICE_X99Y154.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    -------------------------------------------------  ---------------------------
    Total                                     12.064ns (5.648ns logic, 6.416ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.038ns (Levels of Logic = 8)
  Clock Path Skew:      -0.060ns (0.558 - 0.618)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y125.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X94Y128.F4     net (fanout=4)        0.588   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X94Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.F1     net (fanout=1)        0.830   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278136
    SLICE_X99Y132.F4     net (fanout=3)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X98Y142.F1     net (fanout=15)       0.913   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y142.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.G1     net (fanout=7)        0.719   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y155.G1     net (fanout=59)       1.194   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N10
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<57>_SW0
    SLICE_X99Y154.SR     net (fanout=1)        1.186   ftop/gbe0/dcp_dcp_cpReqF/N12
    SLICE_X99Y154.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    -------------------------------------------------  ---------------------------
    Total                                     12.038ns (5.648ns logic, 6.390ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.007ns (Levels of Logic = 8)
  Clock Path Skew:      -0.087ns (0.558 - 0.645)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y128.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y128.F3     net (fanout=2)        0.557   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.F1     net (fanout=1)        0.830   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278136
    SLICE_X99Y132.F4     net (fanout=3)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X98Y142.F1     net (fanout=15)       0.913   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y142.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.G1     net (fanout=7)        0.719   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y155.G1     net (fanout=59)       1.194   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N10
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<57>_SW0
    SLICE_X99Y154.SR     net (fanout=1)        1.186   ftop/gbe0/dcp_dcp_cpReqF/N12
    SLICE_X99Y154.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    -------------------------------------------------  ---------------------------
    Total                                     12.007ns (5.648ns logic, 6.359ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/merge_fi1/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.109ns (Levels of Logic = 12)
  Clock Path Skew:      0.049ns (0.411 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/merge_fi1/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.XQ      Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X93Y91.F1      net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<67>
    SLICE_X93Y91.COUT    Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
    SLICE_X93Y92.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
    SLICE_X93Y92.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
    SLICE_X93Y93.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
    SLICE_X93Y93.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
    SLICE_X93Y94.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
    SLICE_X93Y94.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
    SLICE_X93Y95.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
    SLICE_X93Y95.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
    SLICE_X93Y96.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
    SLICE_X93Y96.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
    SLICE_X97Y100.G1     net (fanout=3)        1.185   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
    SLICE_X97Y100.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X97Y104.G2     net (fanout=3)        0.825   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X111Y88.F4     net (fanout=10)       1.375   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X111Y88.X      Tilo                  0.562   ftop/gbe0/merge_fi1_ENQ
                                                       ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.G2     net (fanout=7)        0.768   ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.Y      Tilo                  0.561   ftop/gbe0/merge_fi1/N0
                                                       ftop/gbe0/merge_fi1/d0h1
    SLICE_X113Y86.G3     net (fanout=9)        1.011   ftop/gbe0/merge_fi1/d0h
    SLICE_X113Y86.Y      Tilo                  0.561   ftop/gbe0/merge_fi1_D_OUT<3>
                                                       ftop/gbe0/merge_fi1/data0_reg_or0000<3>_SW0
    SLICE_X113Y86.F3     net (fanout=1)        0.021   ftop/gbe0/merge_fi1/data0_reg_or0000<3>_SW0/O
    SLICE_X113Y86.CLK    Tfck                  0.602   ftop/gbe0/merge_fi1_D_OUT<3>
                                                       ftop/gbe0/merge_fi1/data0_reg_3_rstpot
                                                       ftop/gbe0/merge_fi1/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     12.109ns (5.605ns logic, 6.504ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.158ns (Levels of Logic = 9)
  Clock Path Skew:      0.107ns (0.700 - 0.593)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y122.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X94Y128.F1     net (fanout=4)        0.614   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X94Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.F1     net (fanout=1)        0.830   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278136
    SLICE_X99Y132.F4     net (fanout=3)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X109Y132.G3    net (fanout=15)       0.657   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X109Y132.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.F3    net (fanout=58)       0.313   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X108Y134.G4    net (fanout=7)        0.478   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X108Y134.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X110Y139.G3    net (fanout=43)       1.065   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X111Y138.SR    net (fanout=1)        1.016   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X111Y138.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     12.158ns (6.225ns logic, 5.933ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.132ns (Levels of Logic = 9)
  Clock Path Skew:      0.082ns (0.700 - 0.618)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y125.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X94Y128.F4     net (fanout=4)        0.588   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X94Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.F1     net (fanout=1)        0.830   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278136
    SLICE_X99Y132.F4     net (fanout=3)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X109Y132.G3    net (fanout=15)       0.657   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X109Y132.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.F3    net (fanout=58)       0.313   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X108Y134.G4    net (fanout=7)        0.478   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X108Y134.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X110Y139.G3    net (fanout=43)       1.065   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X111Y138.SR    net (fanout=1)        1.016   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X111Y138.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     12.132ns (6.225ns logic, 5.907ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.101ns (Levels of Logic = 9)
  Clock Path Skew:      0.055ns (0.700 - 0.645)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y128.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y128.F3     net (fanout=2)        0.557   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.F1     net (fanout=1)        0.830   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278136
    SLICE_X99Y132.F4     net (fanout=3)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X109Y132.G3    net (fanout=15)       0.657   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X109Y132.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.F3    net (fanout=58)       0.313   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X108Y134.G4    net (fanout=7)        0.478   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X108Y134.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X110Y139.G3    net (fanout=43)       1.065   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X111Y138.SR    net (fanout=1)        1.016   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X111Y138.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     12.101ns (6.225ns logic, 5.876ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.944ns (Levels of Logic = 8)
  Clock Path Skew:      -0.095ns (0.558 - 0.653)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X99Y128.F2     net (fanout=4)        0.850   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X99Y128.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278120
    SLICE_X97Y133.F3     net (fanout=1)        0.487   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278120
    SLICE_X97Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278136
    SLICE_X99Y132.F4     net (fanout=3)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X98Y142.F1     net (fanout=15)       0.913   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y142.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.G1     net (fanout=7)        0.719   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y155.G1     net (fanout=59)       1.194   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N10
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<57>_SW0
    SLICE_X99Y154.SR     net (fanout=1)        1.186   ftop/gbe0/dcp_dcp_cpReqF/N12
    SLICE_X99Y154.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    -------------------------------------------------  ---------------------------
    Total                                     11.944ns (5.635ns logic, 6.309ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.038ns (Levels of Logic = 9)
  Clock Path Skew:      0.047ns (0.700 - 0.653)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X99Y128.F2     net (fanout=4)        0.850   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X99Y128.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278120
    SLICE_X97Y133.F3     net (fanout=1)        0.487   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278120
    SLICE_X97Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278136
    SLICE_X99Y132.F4     net (fanout=3)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X109Y132.G3    net (fanout=15)       0.657   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X109Y132.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.F3    net (fanout=58)       0.313   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X108Y134.G4    net (fanout=7)        0.478   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X108Y134.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X110Y139.G3    net (fanout=43)       1.065   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X111Y138.SR    net (fanout=1)        1.016   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X111Y138.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     12.038ns (6.212ns logic, 5.826ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.867ns (Levels of Logic = 8)
  Clock Path Skew:      -0.087ns (0.558 - 0.645)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y128.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X94Y128.F2     net (fanout=2)        0.388   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X94Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.F1     net (fanout=1)        0.830   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278136
    SLICE_X99Y132.F4     net (fanout=3)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X98Y142.F1     net (fanout=15)       0.913   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y142.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.G1     net (fanout=7)        0.719   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y155.G1     net (fanout=59)       1.194   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N10
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<57>_SW0
    SLICE_X99Y154.SR     net (fanout=1)        1.186   ftop/gbe0/dcp_dcp_cpReqF/N12
    SLICE_X99Y154.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    -------------------------------------------------  ---------------------------
    Total                                     11.867ns (5.677ns logic, 6.190ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_8 (FF)
  Destination:          ftop/gbe0/merge_fi1/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.001ns (Levels of Logic = 16)
  Clock Path Skew:      0.049ns (0.411 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_8 to ftop/gbe0/merge_fi1/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y91.YQ      Tcko                  0.524   ftop/gbe0/macAddress<8>
                                                       ftop/gbe0/macAddress_8
    SLICE_X95Y91.F2      net (fanout=2)        1.330   ftop/gbe0/macAddress<8>
    SLICE_X95Y91.COUT    Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X95Y92.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X95Y92.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X95Y93.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X95Y93.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X95Y94.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X95Y94.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X95Y95.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X95Y95.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X95Y96.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X95Y96.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X95Y97.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X95Y97.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X95Y98.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X95Y98.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X95Y99.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X95Y99.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X95Y100.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X95Y100.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X97Y100.G4     net (fanout=3)        0.391   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X97Y100.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X97Y104.G2     net (fanout=3)        0.825   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X111Y88.F4     net (fanout=10)       1.375   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X111Y88.X      Tilo                  0.562   ftop/gbe0/merge_fi1_ENQ
                                                       ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.G2     net (fanout=7)        0.768   ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.Y      Tilo                  0.561   ftop/gbe0/merge_fi1/N0
                                                       ftop/gbe0/merge_fi1/d0h1
    SLICE_X112Y87.G2     net (fanout=9)        1.054   ftop/gbe0/merge_fi1/d0h
    SLICE_X112Y87.Y      Tilo                  0.616   ftop/gbe0/merge_fi1_D_OUT<0>
                                                       ftop/gbe0/merge_fi1/data0_reg_or0000<0>_SW0
    SLICE_X112Y87.F3     net (fanout=1)        0.021   ftop/gbe0/merge_fi1/data0_reg_or0000<0>_SW0/O
    SLICE_X112Y87.CLK    Tfck                  0.656   ftop/gbe0/merge_fi1_D_OUT<0>
                                                       ftop/gbe0/merge_fi1/data0_reg_0_rstpot
                                                       ftop/gbe0/merge_fi1/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.001ns (6.237ns logic, 5.764ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.961ns (Levels of Logic = 9)
  Clock Path Skew:      0.055ns (0.700 - 0.645)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y128.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X94Y128.F2     net (fanout=2)        0.388   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X94Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.F1     net (fanout=1)        0.830   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027893
    SLICE_X97Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10278136
    SLICE_X99Y132.F4     net (fanout=3)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X109Y132.G3    net (fanout=15)       0.657   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X109Y132.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.F3    net (fanout=58)       0.313   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X108Y134.G4    net (fanout=7)        0.478   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X108Y134.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X110Y139.G3    net (fanout=43)       1.065   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X111Y138.SR    net (fanout=1)        1.016   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X111Y138.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     11.961ns (6.254ns logic, 5.707ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/merge_fi1/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.878ns (Levels of Logic = 12)
  Clock Path Skew:      0.049ns (0.411 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/merge_fi1/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y91.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X93Y91.G2      net (fanout=3)        0.878   ftop/gbe0/rxHdr_sV<70>
    SLICE_X93Y91.COUT    Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
    SLICE_X93Y92.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
    SLICE_X93Y92.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
    SLICE_X93Y93.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
    SLICE_X93Y93.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
    SLICE_X93Y94.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
    SLICE_X93Y94.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
    SLICE_X93Y95.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
    SLICE_X93Y95.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
    SLICE_X93Y96.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
    SLICE_X93Y96.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
    SLICE_X97Y100.G1     net (fanout=3)        1.185   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
    SLICE_X97Y100.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X97Y104.G2     net (fanout=3)        0.825   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X111Y88.F4     net (fanout=10)       1.375   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X111Y88.X      Tilo                  0.562   ftop/gbe0/merge_fi1_ENQ
                                                       ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.G2     net (fanout=7)        0.768   ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.Y      Tilo                  0.561   ftop/gbe0/merge_fi1/N0
                                                       ftop/gbe0/merge_fi1/d0h1
    SLICE_X112Y87.G2     net (fanout=9)        1.054   ftop/gbe0/merge_fi1/d0h
    SLICE_X112Y87.Y      Tilo                  0.616   ftop/gbe0/merge_fi1_D_OUT<0>
                                                       ftop/gbe0/merge_fi1/data0_reg_or0000<0>_SW0
    SLICE_X112Y87.F3     net (fanout=1)        0.021   ftop/gbe0/merge_fi1/data0_reg_or0000<0>_SW0/O
    SLICE_X112Y87.CLK    Tfck                  0.656   ftop/gbe0/merge_fi1_D_OUT<0>
                                                       ftop/gbe0/merge_fi1/data0_reg_0_rstpot
                                                       ftop/gbe0/merge_fi1/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.878ns (5.772ns logic, 6.106ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.710ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.558 - 0.670)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y126.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X97Y132.G3     net (fanout=6)        0.848   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X97Y132.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026853
    SLICE_X99Y132.G4     net (fanout=1)        0.522   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026853
    SLICE_X99Y132.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y132.F3     net (fanout=5)        0.074   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X98Y142.F1     net (fanout=15)       0.913   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y142.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.G1     net (fanout=7)        0.719   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y155.G1     net (fanout=59)       1.194   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N10
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<57>_SW0
    SLICE_X99Y154.SR     net (fanout=1)        1.186   ftop/gbe0/dcp_dcp_cpReqF/N12
    SLICE_X99Y154.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    -------------------------------------------------  ---------------------------
    Total                                     11.710ns (5.607ns logic, 6.103ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_8 (FF)
  Destination:          ftop/gbe0/merge_fi1/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.849ns (Levels of Logic = 16)
  Clock Path Skew:      0.049ns (0.411 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_8 to ftop/gbe0/merge_fi1/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y91.YQ      Tcko                  0.524   ftop/gbe0/macAddress<8>
                                                       ftop/gbe0/macAddress_8
    SLICE_X95Y91.F2      net (fanout=2)        1.330   ftop/gbe0/macAddress<8>
    SLICE_X95Y91.COUT    Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X95Y92.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<5>
    SLICE_X95Y92.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X95Y93.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<7>
    SLICE_X95Y93.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X95Y94.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<9>
    SLICE_X95Y94.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X95Y95.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<11>
    SLICE_X95Y95.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X95Y96.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<13>
    SLICE_X95Y96.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X95Y97.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<15>
    SLICE_X95Y97.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X95Y98.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<17>
    SLICE_X95Y98.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X95Y99.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<19>
    SLICE_X95Y99.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X95Y100.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<21>
    SLICE_X95Y100.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X97Y100.G4     net (fanout=3)        0.391   ftop/gbe0/Mcompar_rxHdr_sV_68_BITS_111_TO_64_73_EQ_macAddress_76___d477_cy<23>
    SLICE_X97Y100.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X97Y104.G2     net (fanout=3)        0.825   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X111Y88.F4     net (fanout=10)       1.375   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X111Y88.X      Tilo                  0.562   ftop/gbe0/merge_fi1_ENQ
                                                       ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.G2     net (fanout=7)        0.768   ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.Y      Tilo                  0.561   ftop/gbe0/merge_fi1/N0
                                                       ftop/gbe0/merge_fi1/d0h1
    SLICE_X113Y86.G3     net (fanout=9)        1.011   ftop/gbe0/merge_fi1/d0h
    SLICE_X113Y86.Y      Tilo                  0.561   ftop/gbe0/merge_fi1_D_OUT<3>
                                                       ftop/gbe0/merge_fi1/data0_reg_or0000<3>_SW0
    SLICE_X113Y86.F3     net (fanout=1)        0.021   ftop/gbe0/merge_fi1/data0_reg_or0000<3>_SW0/O
    SLICE_X113Y86.CLK    Tfck                  0.602   ftop/gbe0/merge_fi1_D_OUT<3>
                                                       ftop/gbe0/merge_fi1/data0_reg_3_rstpot
                                                       ftop/gbe0/merge_fi1/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     11.849ns (6.128ns logic, 5.721ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.683ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.558 - 0.671)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y128.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32
    SLICE_X96Y131.F3     net (fanout=6)        0.666   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
    SLICE_X96Y131.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026826
    SLICE_X99Y132.G1     net (fanout=1)        0.637   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026826
    SLICE_X99Y132.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y132.F3     net (fanout=5)        0.074   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X98Y142.F1     net (fanout=15)       0.913   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y142.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.G1     net (fanout=7)        0.719   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X98Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y155.G1     net (fanout=59)       1.194   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N10
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<57>_SW0
    SLICE_X99Y154.SR     net (fanout=1)        1.186   ftop/gbe0/dcp_dcp_cpReqF/N12
    SLICE_X99Y154.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    -------------------------------------------------  ---------------------------
    Total                                     11.683ns (5.647ns logic, 6.036ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.804ns (Levels of Logic = 9)
  Clock Path Skew:      0.030ns (0.700 - 0.670)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y126.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X97Y132.G3     net (fanout=6)        0.848   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X97Y132.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1027853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026853
    SLICE_X99Y132.G4     net (fanout=1)        0.522   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026853
    SLICE_X99Y132.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y132.F3     net (fanout=5)        0.074   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X109Y132.G3    net (fanout=15)       0.657   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X109Y132.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.F3    net (fanout=58)       0.313   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X108Y134.G4    net (fanout=7)        0.478   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X108Y134.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X110Y139.G3    net (fanout=43)       1.065   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X111Y138.SR    net (fanout=1)        1.016   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X111Y138.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     11.804ns (6.184ns logic, 5.620ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/merge_fi1/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.809ns (Levels of Logic = 12)
  Clock Path Skew:      0.049ns (0.411 - 0.362)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/merge_fi1/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.YQ      Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X93Y91.F4      net (fanout=3)        0.792   ftop/gbe0/rxHdr_sV<66>
    SLICE_X93Y91.COUT    Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
    SLICE_X93Y92.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<1>
    SLICE_X93Y92.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
    SLICE_X93Y93.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<3>
    SLICE_X93Y93.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
    SLICE_X93Y94.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<5>
    SLICE_X93Y94.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
    SLICE_X93Y95.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<7>
    SLICE_X93Y95.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
    SLICE_X93Y96.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<9>
    SLICE_X93Y96.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
    SLICE_X97Y100.G1     net (fanout=3)        1.185   ftop/gbe0/Mcompar_rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481_cmp_ne0000_cy<11>
    SLICE_X97Y100.Y      Tilo                  0.561   ftop/gbe0/N90
                                                       ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d4811
    SLICE_X97Y104.G2     net (fanout=3)        0.825   ftop/gbe0/rxHdr_sV_68_BIT_112_69_OR_NOT_rxHdr_sV_68_BITS_ETC___d481
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_3
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X111Y88.F4     net (fanout=10)       1.375   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X111Y88.X      Tilo                  0.562   ftop/gbe0/merge_fi1_ENQ
                                                       ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.G2     net (fanout=7)        0.768   ftop/gbe0/merge_fi1_ENQ
    SLICE_X113Y85.Y      Tilo                  0.561   ftop/gbe0/merge_fi1/N0
                                                       ftop/gbe0/merge_fi1/d0h1
    SLICE_X112Y87.G2     net (fanout=9)        1.054   ftop/gbe0/merge_fi1/d0h
    SLICE_X112Y87.Y      Tilo                  0.616   ftop/gbe0/merge_fi1_D_OUT<0>
                                                       ftop/gbe0/merge_fi1/data0_reg_or0000<0>_SW0
    SLICE_X112Y87.F3     net (fanout=1)        0.021   ftop/gbe0/merge_fi1/data0_reg_or0000<0>_SW0/O
    SLICE_X112Y87.CLK    Tfck                  0.656   ftop/gbe0/merge_fi1_D_OUT<0>
                                                       ftop/gbe0/merge_fi1/data0_reg_0_rstpot
                                                       ftop/gbe0/merge_fi1/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.809ns (5.789ns logic, 6.020ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.777ns (Levels of Logic = 9)
  Clock Path Skew:      0.029ns (0.700 - 0.671)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y128.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32
    SLICE_X96Y131.F3     net (fanout=6)        0.666   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
    SLICE_X96Y131.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026826
    SLICE_X99Y132.G1     net (fanout=1)        0.637   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026826
    SLICE_X99Y132.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10268136
    SLICE_X99Y132.F3     net (fanout=5)        0.074   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1026
    SLICE_X99Y132.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.F2     net (fanout=1)        0.315   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request31
    SLICE_X96Y133.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.G2     net (fanout=1)        0.332   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request61
    SLICE_X96Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request87
    SLICE_X109Y132.G3    net (fanout=15)       0.657   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X109Y132.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.F3    net (fanout=58)       0.313   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X109Y132.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X108Y134.G4    net (fanout=7)        0.478   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X108Y134.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X110Y139.G3    net (fanout=43)       1.065   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X110Y139.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X111Y138.SR    net (fanout=1)        1.016   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X111Y138.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     11.777ns (6.224ns logic, 5.553ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.869ns (Levels of Logic = 0)
  Clock Path Skew:      6.168ns (6.960 - 0.792)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y160.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X101Y175.BX    net (fanout=1)        0.657   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X101Y175.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (1.212ns logic, 0.657ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.078ns (Levels of Logic = 0)
  Clock Path Skew:      6.125ns (6.960 - 0.835)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y170.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X101Y175.BY    net (fanout=1)        0.806   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X101Y175.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.078ns (1.272ns logic, 0.806ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 0)
  Clock Path Skew:      6.146ns (6.955 - 0.809)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y164.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X100Y178.BY    net (fanout=1)        0.830   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X100Y178.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (1.287ns logic, 0.830ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.953ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 0)
  Clock Path Skew:      6.143ns (6.935 - 0.792)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y161.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X100Y187.BX    net (fanout=1)        0.938   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X100Y187.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (1.252ns logic, 0.938ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.926ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 0)
  Clock Path Skew:      6.159ns (6.957 - 0.798)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y158.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X103Y174.BX    net (fanout=1)        1.021   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X103Y174.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (1.212ns logic, 1.021ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 0)
  Clock Path Skew:      6.179ns (6.957 - 0.778)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y159.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X103Y174.BY    net (fanout=1)        0.999   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X103Y174.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (1.272ns logic, 0.999ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.334ns (Levels of Logic = 0)
  Clock Path Skew:      6.130ns (6.955 - 0.825)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y166.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X100Y178.BX    net (fanout=1)        1.082   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X100Y178.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (1.252ns logic, 1.082ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.430ns (Levels of Logic = 0)
  Clock Path Skew:      6.120ns (6.935 - 0.815)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y162.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X100Y187.BY    net (fanout=1)        1.143   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X100Y187.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.287ns logic, 1.143ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.605ns (Levels of Logic = 0)
  Clock Path Skew:      6.076ns (6.889 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y166.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X94Y195.BY     net (fanout=1)        1.318   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X94Y195.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.287ns logic, 1.318ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 0)
  Clock Path Skew:      6.064ns (6.889 - 0.825)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y167.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X94Y195.BX     net (fanout=1)        1.483   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X94Y195.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (1.252ns logic, 1.483ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_50 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem51.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.299 - 0.267)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_50 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem51.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y152.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_50
    SLICE_X92Y153.BY     net (fanout=2)        0.340   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<50>
    SLICE_X92Y153.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<50>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem51.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_50 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem51.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.299 - 0.267)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_50 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem51.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y152.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_50
    SLICE_X92Y153.BY     net (fanout=2)        0.340   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<50>
    SLICE_X92Y153.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<50>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem51.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.290ns logic, 0.340ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.073 - 0.072)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y111.YQ     Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X98Y112.BY     net (fanout=2)        0.332   ftop/gbe0/rxDCPMesg<24>
    SLICE_X98Y112.CLK    Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.289ns logic, 0.332ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.493 - 0.435)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y169.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1
    SLICE_X108Y170.G2    net (fanout=13)       0.324   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>
    SLICE_X108Y170.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.395ns logic, 0.324ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.493 - 0.435)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y169.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1
    SLICE_X108Y170.G2    net (fanout=13)       0.324   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>
    SLICE_X108Y170.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.395ns logic, 0.324ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.036 - 0.026)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y157.YQ    Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X100Y158.BY    net (fanout=2)        0.333   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X100Y158.CLK   Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.347ns logic, 0.333ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.036 - 0.026)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y157.YQ    Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X100Y158.BY    net (fanout=2)        0.333   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X100Y158.CLK   Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.348ns logic, 0.333ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.442 - 0.354)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y176.XQ    Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_3
    SLICE_X107Y174.BX    net (fanout=1)        0.298   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X107Y174.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.479ns logic, 0.298ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.493 - 0.428)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2
    SLICE_X108Y170.G3    net (fanout=13)       0.316   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<2>
    SLICE_X108Y170.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.476ns logic, 0.316ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.493 - 0.428)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2
    SLICE_X108Y170.G3    net (fanout=13)       0.316   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<2>
    SLICE_X108Y170.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.476ns logic, 0.316ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X98Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X98Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X102Y104.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X102Y104.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Location pin: SLICE_X102Y45.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Location pin: SLICE_X102Y45.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 39 failing endpoints
 39 timing errors detected. (39 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.167ns.
--------------------------------------------------------------------------------
Slack (setup path):     -1.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.315ns (0.514 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y118.SR    net (fanout=17)       2.250   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y118.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.852ns (2.500ns logic, 6.352ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.284ns (0.545 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X104Y119.SR    net (fanout=17)       2.022   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X104Y119.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.624ns (2.500ns logic, 6.124ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.284ns (0.545 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X104Y118.SR    net (fanout=17)       2.022   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X104Y118.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.624ns (2.500ns logic, 6.124ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.392ns (Levels of Logic = 3)
  Clock Path Skew:      -0.312ns (0.517 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y114.SR    net (fanout=17)       1.790   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y114.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.392ns (2.500ns logic, 5.892ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.296ns (0.533 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y116.SR    net (fanout=17)       1.780   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y116.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.382ns (2.500ns logic, 5.882ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.296ns (0.533 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y117.SR    net (fanout=17)       1.780   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y117.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.382ns (2.500ns logic, 5.882ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.386ns (Levels of Logic = 3)
  Clock Path Skew:      -0.273ns (0.556 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X104Y114.SR    net (fanout=17)       1.784   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X104Y114.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.386ns (2.500ns logic, 5.886ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.350ns (Levels of Logic = 4)
  Clock Path Skew:      -0.276ns (0.553 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X107Y118.BX    net (fanout=17)       1.373   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X107Y118.CLK   Tdick                 0.667   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      8.350ns (2.875ns logic, 5.475ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.281ns (0.514 - 0.795)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y167.G2    net (fanout=3)        1.344   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y167.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y153.F2    net (fanout=1)        0.586   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y118.SR    net (fanout=17)       2.250   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X100Y118.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.341ns (2.627ns logic, 5.714ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.239ns (Levels of Logic = 5)
  Clock Path Skew:      -0.293ns (0.536 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y123.G2    net (fanout=4)        1.531   ftop/gbe0/gmac/N31
    SLICE_X107Y123.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y125.G2    net (fanout=9)        0.513   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y125.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X102Y113.BY    net (fanout=1)        0.878   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X102Y113.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      8.239ns (2.749ns logic, 5.490ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.238ns (Levels of Logic = 5)
  Clock Path Skew:      -0.293ns (0.536 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y123.G2    net (fanout=4)        1.531   ftop/gbe0/gmac/N31
    SLICE_X107Y123.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y125.G2    net (fanout=9)        0.513   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y125.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X102Y113.BY    net (fanout=1)        0.878   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X102Y113.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      8.238ns (2.748ns logic, 5.490ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.220ns (Levels of Logic = 3)
  Clock Path Skew:      -0.302ns (0.527 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y121.CE    net (fanout=17)       1.755   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      8.220ns (2.363ns logic, 5.857ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.220ns (Levels of Logic = 3)
  Clock Path Skew:      -0.302ns (0.527 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y121.CE    net (fanout=17)       1.755   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      8.220ns (2.363ns logic, 5.857ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.274ns (0.555 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X107Y121.CE    net (fanout=17)       1.772   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X107Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.237ns (2.363ns logic, 5.874ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.274ns (0.555 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X107Y120.CE    net (fanout=17)       1.772   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X107Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.237ns (2.363ns logic, 5.874ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.274ns (0.555 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X107Y121.CE    net (fanout=17)       1.772   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X107Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      8.237ns (2.363ns logic, 5.874ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.221ns (Levels of Logic = 3)
  Clock Path Skew:      -0.266ns (0.563 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X109Y117.CE    net (fanout=17)       1.756   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X109Y117.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      8.221ns (2.363ns logic, 5.858ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.210ns (Levels of Logic = 3)
  Clock Path Skew:      -0.274ns (0.555 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y120.CE    net (fanout=17)       1.745   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.210ns (2.363ns logic, 5.847ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.210ns (Levels of Logic = 3)
  Clock Path Skew:      -0.274ns (0.555 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X109Y145.G1    net (fanout=4)        1.534   ftop/gbe0/gmac/N31
    SLICE_X109Y145.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y120.CE    net (fanout=17)       1.745   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.210ns (2.363ns logic, 5.847ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.161ns (Levels of Logic = 5)
  Clock Path Skew:      -0.312ns (0.517 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X113Y153.G2    net (fanout=3)        2.128   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y153.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y153.F1    net (fanout=1)        0.440   ftop/gbe0/gmac/N161
    SLICE_X113Y153.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y123.G2    net (fanout=4)        1.531   ftop/gbe0/gmac/N31
    SLICE_X107Y123.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y121.G3    net (fanout=9)        0.442   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X100Y114.BY    net (fanout=1)        0.871   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X100Y114.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      8.161ns (2.749ns logic, 5.412ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.417 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y150.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X107Y148.BX    net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X107Y148.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.479ns logic, 0.312ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y120.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X109Y121.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X109Y121.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.455 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y140.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X107Y138.BY    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X107Y138.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.541ns logic, 0.311ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.029 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y146.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X107Y147.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X107Y147.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.393 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y119.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y119.G3    net (fanout=13)       0.422   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y119.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.418ns logic, 0.422ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.393 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y119.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y119.G3    net (fanout=13)       0.422   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y119.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.418ns logic, 0.422ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.393 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y119.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y118.G3    net (fanout=13)       0.422   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y118.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.418ns logic, 0.422ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.393 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y119.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y118.G3    net (fanout=13)       0.422   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y118.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.418ns logic, 0.422ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.018 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y126.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X104Y124.BX    net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X104Y124.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y148.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X110Y149.BX    net (fanout=2)        0.302   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X110Y149.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.031 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y149.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X110Y146.BX    net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X110Y146.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.519ns logic, 0.297ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.891ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.468 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_3 to ftop/gbe0/gmac/rxRS_rxPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y152.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    SLICE_X113Y151.BX    net (fanout=2)        0.412   ftop/gbe0/gmac/rxRS_rxData<3>
    SLICE_X113Y151.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.479ns logic, 0.412ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.004 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y122.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X104Y120.BX    net (fanout=2)        0.309   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X104Y120.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.519ns logic, 0.309ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.402 - 0.344)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y121.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X107Y119.BY    net (fanout=6)        0.357   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X107Y119.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.541ns logic, 0.357ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.356 - 0.316)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y121.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y118.G1    net (fanout=10)       0.408   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y118.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.476ns logic, 0.408ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.356 - 0.316)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y121.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y118.G1    net (fanout=10)       0.408   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y118.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.476ns logic, 0.408ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y120.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X109Y121.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X109Y121.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.455 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y140.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X107Y138.BX    net (fanout=2)        0.499   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X107Y138.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.458ns logic, 0.499ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.018 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y126.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X104Y124.BY    net (fanout=2)        0.309   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X104Y124.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.556ns logic, 0.309ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.031 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y149.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X110Y146.BY    net (fanout=2)        0.286   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X110Y146.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.614ns logic, 0.286ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y121.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y121.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X108Y120.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X108Y120.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X104Y112.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X104Y112.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X104Y112.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X104Y112.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y121.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y121.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y121.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y121.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X107Y119.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X107Y119.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X107Y119.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X107Y119.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2585579 paths analyzed, 41377 endpoints analyzed, 1295 failing endpoints
 1295 timing errors detected. (1295 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.302ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.253ns (Levels of Logic = 16)
  Clock Path Skew:      -0.049ns (0.529 - 0.578)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y124.YQ     Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X73Y123.F1     net (fanout=1)        0.384   ftop/cp/cpReq_36_1
    SLICE_X73Y123.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y122.F2     net (fanout=14)       0.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y122.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X73Y120.F2     net (fanout=7)        0.860   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X73Y120.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y122.G1     net (fanout=11)       1.227   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y122.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y129.F1     net (fanout=10)       1.390   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.253ns (7.212ns logic, 9.041ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.188ns (Levels of Logic = 14)
  Clock Path Skew:      -0.045ns (0.529 - 0.574)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y125.YQ     Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X72Y123.G2     net (fanout=10)       0.687   ftop/cp/cpReq<22>
    SLICE_X72Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X74Y120.G2     net (fanout=3)        0.858   ftop/cp/wn__h36490<2>
    SLICE_X74Y120.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_T
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y123.F2     net (fanout=13)       1.209   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X70Y123.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X75Y130.G1     net (fanout=10)       2.219   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X75Y130.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.188ns (6.612ns logic, 9.576ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.182ns (Levels of Logic = 16)
  Clock Path Skew:      -0.049ns (0.529 - 0.578)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y124.YQ     Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X73Y123.F1     net (fanout=1)        0.384   ftop/cp/cpReq_36_1
    SLICE_X73Y123.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y122.F2     net (fanout=14)       0.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y122.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X73Y120.F2     net (fanout=7)        0.860   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X73Y120.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y122.G1     net (fanout=11)       1.227   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y122.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y129.F1     net (fanout=10)       1.390   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y182.G2     net (fanout=40)       1.272   ftop/cp/cpRespF/d0h
    SLICE_X91Y182.Y      Tilo                  0.561   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X91Y182.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X91Y182.CLK    Tfck                  0.602   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     16.182ns (7.103ns logic, 9.079ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.139ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.529 - 0.558)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X75Y123.F4     net (fanout=10)       0.471   ftop/cp/cpReq<24>
    SLICE_X75Y123.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X73Y120.G1     net (fanout=2)        0.837   ftop/cp/N679
    SLICE_X73Y120.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X70Y128.G1     net (fanout=7)        1.477   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y129.F2     net (fanout=12)       0.676   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y129.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.G2     net (fanout=4)        1.346   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.139ns (6.729ns logic, 9.410ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.117ns (Levels of Logic = 14)
  Clock Path Skew:      -0.045ns (0.529 - 0.574)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y125.YQ     Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X72Y123.G2     net (fanout=10)       0.687   ftop/cp/cpReq<22>
    SLICE_X72Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X74Y120.G2     net (fanout=3)        0.858   ftop/cp/wn__h36490<2>
    SLICE_X74Y120.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_T
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y123.F2     net (fanout=13)       1.209   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X70Y123.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X75Y130.G1     net (fanout=10)       2.219   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X75Y130.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y182.G2     net (fanout=40)       1.272   ftop/cp/cpRespF/d0h
    SLICE_X91Y182.Y      Tilo                  0.561   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X91Y182.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X91Y182.CLK    Tfck                  0.602   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     16.117ns (6.503ns logic, 9.614ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.099ns (Levels of Logic = 12)
  Clock Path Skew:      -0.036ns (0.529 - 0.565)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y122.YQ     Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X75Y123.F2     net (fanout=7)        0.503   ftop/cp/cpReq<26>
    SLICE_X75Y123.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X73Y120.G1     net (fanout=2)        0.837   ftop/cp/N679
    SLICE_X73Y120.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X70Y128.G1     net (fanout=7)        1.477   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y129.F2     net (fanout=12)       0.676   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y129.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.G2     net (fanout=4)        1.346   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.099ns (6.657ns logic, 9.442ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.084ns (Levels of Logic = 16)
  Clock Path Skew:      -0.045ns (0.529 - 0.574)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y125.YQ     Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X72Y123.G2     net (fanout=10)       0.687   ftop/cp/cpReq<22>
    SLICE_X72Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y122.F3     net (fanout=3)        0.051   ftop/cp/wn__h36490<2>
    SLICE_X72Y122.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X73Y120.F2     net (fanout=7)        0.860   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X73Y120.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y122.G1     net (fanout=11)       1.227   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y122.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y129.F1     net (fanout=10)       1.390   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.084ns (7.266ns logic, 8.818ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.077ns (Levels of Logic = 16)
  Clock Path Skew:      -0.049ns (0.529 - 0.578)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y125.YQ     Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X73Y123.F3     net (fanout=1)        0.280   ftop/cp/cpReq_37_1
    SLICE_X73Y123.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y122.F2     net (fanout=14)       0.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y122.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X73Y120.F2     net (fanout=7)        0.860   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X73Y120.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y122.G1     net (fanout=11)       1.227   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y122.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y129.F1     net (fanout=10)       1.390   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.077ns (7.140ns logic, 8.937ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.076ns (Levels of Logic = 14)
  Clock Path Skew:      -0.049ns (0.529 - 0.578)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y124.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X72Y123.G4     net (fanout=11)       0.676   ftop/cp/cpReq<21>
    SLICE_X72Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X74Y120.G2     net (fanout=3)        0.858   ftop/cp/wn__h36490<2>
    SLICE_X74Y120.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_T
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y123.F2     net (fanout=13)       1.209   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X70Y123.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X75Y130.G1     net (fanout=10)       2.219   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X75Y130.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.076ns (6.511ns logic, 9.565ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.068ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.529 - 0.558)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X75Y123.F4     net (fanout=10)       0.471   ftop/cp/cpReq<24>
    SLICE_X75Y123.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X73Y120.G1     net (fanout=2)        0.837   ftop/cp/N679
    SLICE_X73Y120.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X70Y128.G1     net (fanout=7)        1.477   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y129.F2     net (fanout=12)       0.676   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y129.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.G2     net (fanout=4)        1.346   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y182.G2     net (fanout=40)       1.272   ftop/cp/cpRespF/d0h
    SLICE_X91Y182.Y      Tilo                  0.561   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X91Y182.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X91Y182.CLK    Tfck                  0.602   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     16.068ns (6.620ns logic, 9.448ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.062ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.529 - 0.558)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X75Y123.F3     net (fanout=8)        0.469   ftop/cp/cpReq<25>
    SLICE_X75Y123.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X73Y120.G1     net (fanout=2)        0.837   ftop/cp/N679
    SLICE_X73Y120.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X70Y128.G1     net (fanout=7)        1.477   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y129.F2     net (fanout=12)       0.676   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y129.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.G2     net (fanout=4)        1.346   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.062ns (6.654ns logic, 9.408ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.038ns (Levels of Logic = 14)
  Clock Path Skew:      -0.045ns (0.529 - 0.574)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y124.YQ     Tcko                  0.524   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_20
    SLICE_X72Y123.G3     net (fanout=13)       0.609   ftop/cp/cpReq<20>
    SLICE_X72Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X74Y120.G2     net (fanout=3)        0.858   ftop/cp/wn__h36490<2>
    SLICE_X74Y120.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_T
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y123.F2     net (fanout=13)       1.209   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X70Y123.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X75Y130.G1     net (fanout=10)       2.219   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X75Y130.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.038ns (6.540ns logic, 9.498ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.028ns (Levels of Logic = 12)
  Clock Path Skew:      -0.036ns (0.529 - 0.565)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y122.YQ     Tcko                  0.524   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X75Y123.F2     net (fanout=7)        0.503   ftop/cp/cpReq<26>
    SLICE_X75Y123.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X73Y120.G1     net (fanout=2)        0.837   ftop/cp/N679
    SLICE_X73Y120.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X70Y128.G1     net (fanout=7)        1.477   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y129.F2     net (fanout=12)       0.676   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y129.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.G2     net (fanout=4)        1.346   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y182.G2     net (fanout=40)       1.272   ftop/cp/cpRespF/d0h
    SLICE_X91Y182.Y      Tilo                  0.561   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X91Y182.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X91Y182.CLK    Tfck                  0.602   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     16.028ns (6.548ns logic, 9.480ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.045ns (Levels of Logic = 12)
  Clock Path Skew:      -0.017ns (0.529 - 0.546)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y122.XQ     Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X75Y123.F1     net (fanout=4)        0.478   ftop/cp/cpReq<27>
    SLICE_X75Y123.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X73Y120.G1     net (fanout=2)        0.837   ftop/cp/N679
    SLICE_X73Y120.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X70Y128.G1     net (fanout=7)        1.477   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y129.F2     net (fanout=12)       0.676   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y129.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.G2     net (fanout=4)        1.346   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.045ns (6.628ns logic, 9.417ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.013ns (Levels of Logic = 16)
  Clock Path Skew:      -0.045ns (0.529 - 0.574)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y125.YQ     Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X72Y123.G2     net (fanout=10)       0.687   ftop/cp/cpReq<22>
    SLICE_X72Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y122.F3     net (fanout=3)        0.051   ftop/cp/wn__h36490<2>
    SLICE_X72Y122.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X73Y120.F2     net (fanout=7)        0.860   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X73Y120.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y122.G1     net (fanout=11)       1.227   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y122.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y129.F1     net (fanout=10)       1.390   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y182.G2     net (fanout=40)       1.272   ftop/cp/cpRespF/d0h
    SLICE_X91Y182.Y      Tilo                  0.561   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X91Y182.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X91Y182.CLK    Tfck                  0.602   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     16.013ns (7.157ns logic, 8.856ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.006ns (Levels of Logic = 16)
  Clock Path Skew:      -0.049ns (0.529 - 0.578)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y125.YQ     Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X73Y123.F3     net (fanout=1)        0.280   ftop/cp/cpReq_37_1
    SLICE_X73Y123.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y122.F2     net (fanout=14)       0.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y122.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X73Y120.F2     net (fanout=7)        0.860   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X73Y120.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y122.G1     net (fanout=11)       1.227   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y122.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y129.F1     net (fanout=10)       1.390   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y182.G2     net (fanout=40)       1.272   ftop/cp/cpRespF/d0h
    SLICE_X91Y182.Y      Tilo                  0.561   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X91Y182.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X91Y182.CLK    Tfck                  0.602   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     16.006ns (7.031ns logic, 8.975ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.005ns (Levels of Logic = 14)
  Clock Path Skew:      -0.049ns (0.529 - 0.578)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y124.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X72Y123.G4     net (fanout=11)       0.676   ftop/cp/cpReq<21>
    SLICE_X72Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X74Y120.G2     net (fanout=3)        0.858   ftop/cp/wn__h36490<2>
    SLICE_X74Y120.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_T
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y123.F2     net (fanout=13)       1.209   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X70Y123.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X75Y130.G1     net (fanout=10)       2.219   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X75Y130.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y182.G2     net (fanout=40)       1.272   ftop/cp/cpRespF/d0h
    SLICE_X91Y182.Y      Tilo                  0.561   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X91Y182.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X91Y182.CLK    Tfck                  0.602   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     16.005ns (6.402ns logic, 9.603ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.017ns (Levels of Logic = 13)
  Clock Path Skew:      -0.029ns (0.529 - 0.558)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X75Y123.F4     net (fanout=10)       0.471   ftop/cp/cpReq<24>
    SLICE_X75Y123.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X73Y120.G1     net (fanout=2)        0.837   ftop/cp/N679
    SLICE_X73Y120.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X70Y130.G2     net (fanout=7)        1.686   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X70Y130.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y130.F3     net (fanout=13)       0.347   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y130.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T1
    SLICE_X75Y132.G1     net (fanout=14)       1.214   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X75Y132.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.017ns (6.859ns logic, 9.158ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.972ns (Levels of Logic = 16)
  Clock Path Skew:      -0.049ns (0.529 - 0.578)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y124.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X72Y123.G4     net (fanout=11)       0.676   ftop/cp/cpReq<21>
    SLICE_X72Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y122.F3     net (fanout=3)        0.051   ftop/cp/wn__h36490<2>
    SLICE_X72Y122.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X73Y120.F2     net (fanout=7)        0.860   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X73Y120.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y122.G1     net (fanout=11)       1.227   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y122.Y      Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y129.F1     net (fanout=10)       1.390   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y182.G3     net (fanout=40)       1.220   ftop/cp/cpRespF/d0h
    SLICE_X90Y182.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X90Y182.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X90Y182.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     15.972ns (7.165ns logic, 8.807ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.991ns (Levels of Logic = 12)
  Clock Path Skew:      -0.029ns (0.529 - 0.558)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X75Y123.F3     net (fanout=8)        0.469   ftop/cp/cpReq<25>
    SLICE_X75Y123.X      Tilo                  0.562   ftop/cp/N679
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X73Y120.G1     net (fanout=2)        0.837   ftop/cp/N679
    SLICE_X73Y120.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X70Y128.G1     net (fanout=7)        1.477   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y129.F2     net (fanout=12)       0.676   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y129.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.G2     net (fanout=4)        1.346   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X75Y133.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y172.G4     net (fanout=12)       1.890   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y172.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X95Y186.G4     net (fanout=7)        1.458   ftop/cp/cpRespF_ENQ
    SLICE_X95Y186.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y182.G2     net (fanout=40)       1.272   ftop/cp/cpRespF/d0h
    SLICE_X91Y182.Y      Tilo                  0.561   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X91Y182.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X91Y182.CLK    Tfck                  0.602   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     15.991ns (6.545ns logic, 9.446ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_25 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.230ns (0.859 - 0.629)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_25 to ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y73.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_25
    SLICE_X68Y71.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<25>
    SLICE_X68Y71.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<25>
                                                       ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.287ns logic, 0.295ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_25 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.230ns (0.859 - 0.629)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_25 to ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y73.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_25
    SLICE_X68Y71.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<25>
    SLICE_X68Y71.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<25>
                                                       ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.288ns logic, 0.295ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.198ns (1.003 - 0.805)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y161.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X50Y160.BY     net (fanout=2)        0.360   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X50Y160.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.266ns logic, 0.360ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.198ns (1.003 - 0.805)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y161.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X50Y160.BY     net (fanout=2)        0.360   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X50Y160.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.267ns logic, 0.360ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.206ns (0.856 - 0.650)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y104.YQ     Tcko                  0.477   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_14
    SLICE_X72Y102.BY     net (fanout=2)        0.348   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X72Y102.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.347ns logic, 0.348ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_21 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.582 - 0.494)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_21 to ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y107.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<21>
                                                       ftop/cp/wci_reqF_4_q_0_21
    SLICE_X44Y106.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_10_MData<21>
    SLICE_X44Y106.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.206ns (0.856 - 0.650)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y104.YQ     Tcko                  0.477   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_2_q_0_14
    SLICE_X72Y102.BY     net (fanout=2)        0.348   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X72Y102.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.348ns logic, 0.348ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_21 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.582 - 0.494)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_21 to ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y107.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<21>
                                                       ftop/cp/wci_reqF_4_q_0_21
    SLICE_X44Y106.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_10_MData<21>
    SLICE_X44Y106.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.558 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y165.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_15
    SLICE_X50Y164.BY     net (fanout=2)        0.328   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X50Y164.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.266ns logic, 0.328ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.361 - 0.278)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y75.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_3_q_0_19
    SLICE_X94Y75.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X94Y75.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_15 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.558 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_15 to ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y165.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_15
    SLICE_X50Y164.BY     net (fanout=2)        0.328   ftop/cp_wci_Vm_5_MData<15>
    SLICE_X50Y164.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.267ns logic, 0.328ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.361 - 0.278)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y75.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_3_q_0_19
    SLICE_X94Y75.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X94Y75.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_27 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.462 - 0.384)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_27 to ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y89.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_2_q_0_27
    SLICE_X60Y91.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_7_MData<27>
    SLICE_X60Y91.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.266ns logic, 0.330ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_27 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.462 - 0.384)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_27 to ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y89.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_2_q_0_27
    SLICE_X60Y91.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_7_MData<27>
    SLICE_X60Y91.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.267ns logic, 0.330ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_11 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.146 - 0.114)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_11 to ftop/iqadc/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y108.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<11>
                                                       ftop/cp/wci_reqF_4_q_0_11
    SLICE_X46Y107.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_10_MData<11>
    SLICE_X46Y107.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_11 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.146 - 0.114)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_11 to ftop/iqadc/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y108.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<11>
                                                       ftop/cp/wci_reqF_4_q_0_11
    SLICE_X46Y107.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_10_MData<11>
    SLICE_X46Y107.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_8 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.099 - 0.072)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_8 to ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y79.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/wci_reqF_3_q_0_8
    SLICE_X84Y77.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_9_MData<8>
    SLICE_X84Y77.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<8>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_8 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.099 - 0.072)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_8 to ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y79.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/wci_reqF_3_q_0_8
    SLICE_X84Y77.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_9_MData<8>
    SLICE_X84Y77.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<8>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_5 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.480 - 0.411)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_5 to ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y152.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<5>
                                                       ftop/cp/wci_reqF_q_0_5
    SLICE_X48Y152.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_5_MData<5>
    SLICE_X48Y152.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_28 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.441 - 0.381)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_28 to ftop/pwrk/wci_wslv_reqF/Mram_arr29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<29>
                                                       ftop/cp/wci_reqF_2_q_0_28
    SLICE_X66Y85.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<28>
    SLICE_X66Y85.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<28>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<19>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_19/SR
  Location pin: SLICE_X6Y84.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<19>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_19/SR
  Location pin: SLICE_X6Y84.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<19>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_18/SR
  Location pin: SLICE_X6Y84.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<19>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_18/SR
  Location pin: SLICE_X6Y84.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/pwrk/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/pwrk/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X54Y103.SR
  Clock network: ftop/cp_RST_N_wci_Vm_7
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/pwrk/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/pwrk/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X54Y103.SR
  Clock network: ftop/cp_RST_N_wci_Vm_7
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_10/SR
  Location pin: SLICE_X44Y186.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_10/SR
  Location pin: SLICE_X44Y186.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_1/SR
  Location pin: SLICE_X4Y100.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_1/SR
  Location pin: SLICE_X4Y100.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_0/SR
  Location pin: SLICE_X4Y100.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_0/SR
  Location pin: SLICE_X4Y100.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_5/SR
  Location pin: SLICE_X4Y94.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_5/SR
  Location pin: SLICE_X4Y94.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_4/SR
  Location pin: SLICE_X4Y94.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_4/SR
  Location pin: SLICE_X4Y94.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_9/SR
  Location pin: SLICE_X6Y90.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_9/SR
  Location pin: SLICE_X6Y90.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_8/SR
  Location pin: SLICE_X6Y90.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/sDataSyncIn_8/SR
  Location pin: SLICE_X6Y90.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     16.302ns|            0|         1295|            2|      2585579|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     16.302ns|          N/A|         1295|            0|      2585579|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    9.167|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   12.212|         |    3.738|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.302|         |         |         |
sys0_clkp      |   16.302|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.302|         |         |         |
sys0_clkp      |   16.302|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2840  Score: 3713005  (Setup/Max: 3674557, Hold: 38448)

Constraints cover 2837494 paths, 0 nets, and 82805 connections

Design statistics:
   Minimum period:  16.302ns{1}   (Maximum frequency:  61.342MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 27 17:06:09 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



