
20230327_i2c_compass_qmc5883l.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046c4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08004850  08004850  00014850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048f8  080048f8  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080048f8  080048f8  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080048f8  080048f8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048f8  080048f8  000148f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048fc  080048fc  000148fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          00000104  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000114  20000114  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c67d  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a6e  00000000  00000000  0002c6bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000988  00000000  00000000  0002e130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000008e0  00000000  00000000  0002eab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a810  00000000  00000000  0002f398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d3a5  00000000  00000000  00049ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b447  00000000  00000000  00056f4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000f2394  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002944  00000000  00000000  000f23e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004834 	.word	0x08004834

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08004834 	.word	0x08004834

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <compass_WriteReg>:
 */
#include "QMC5883L.h"

uint8_t address = QMC5883L_ADDR;

void compass_WriteReg(uint8_t Reg, uint8_t val){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b086      	sub	sp, #24
 8000b18:	af02      	add	r7, sp, #8
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	460a      	mov	r2, r1
 8000b1e:	71fb      	strb	r3, [r7, #7]
 8000b20:	4613      	mov	r3, r2
 8000b22:	71bb      	strb	r3, [r7, #6]
  uint8_t data[2] = { Reg, val };
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	733b      	strb	r3, [r7, #12]
 8000b28:	79bb      	ldrb	r3, [r7, #6]
 8000b2a:	737b      	strb	r3, [r7, #13]
  if(HAL_I2C_IsDeviceReady(&hi2c1, address, 3, 100));
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <compass_WriteReg+0x48>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	b299      	uxth	r1, r3
 8000b32:	2364      	movs	r3, #100	; 0x64
 8000b34:	2203      	movs	r2, #3
 8000b36:	480a      	ldr	r0, [pc, #40]	; (8000b60 <compass_WriteReg+0x4c>)
 8000b38:	f001 f89e 	bl	8001c78 <HAL_I2C_IsDeviceReady>
  HAL_I2C_Master_Transmit(&hi2c1, address, data, 2, 1000);
 8000b3c:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <compass_WriteReg+0x48>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	b299      	uxth	r1, r3
 8000b42:	f107 020c 	add.w	r2, r7, #12
 8000b46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b4a:	9300      	str	r3, [sp, #0]
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	4804      	ldr	r0, [pc, #16]	; (8000b60 <compass_WriteReg+0x4c>)
 8000b50:	f000 fe84 	bl	800185c <HAL_I2C_Master_Transmit>
}
 8000b54:	bf00      	nop
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	2000002c 	.word	0x2000002c

08000b64 <compass_init>:

void compass_init(){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	compass_WriteReg(0x02,0x00);
 8000b68:	2100      	movs	r1, #0
 8000b6a:	2002      	movs	r0, #2
 8000b6c:	f7ff ffd2 	bl	8000b14 <compass_WriteReg>
  //Define Set/Reset period
	HAL_Delay(20);
 8000b70:	2014      	movs	r0, #20
 8000b72:	f000 fb67 	bl	8001244 <HAL_Delay>
	compass_WriteReg(0x01,0x20);
 8000b76:	2120      	movs	r1, #32
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f7ff ffcb 	bl	8000b14 <compass_WriteReg>
	HAL_Delay(20);
 8000b7e:	2014      	movs	r0, #20
 8000b80:	f000 fb60 	bl	8001244 <HAL_Delay>

	//compass_setMode(Mode_Continuous,ODR_200Hz,RNG_8G,OSR_512);
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <compass_read>:
void compass_softReset(){
	compass_WriteReg(0x0A,0x80);
}

void compass_read(uint16_t *x, uint16_t *y, uint16_t *z)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b08a      	sub	sp, #40	; 0x28
 8000b8c:	af04      	add	r7, sp, #16
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
//  uint8_t reg = 0x00;
  uint8_t reg = 0x03;
 8000b94:	2303      	movs	r3, #3
 8000b96:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];

  // 0x00レジスタを指定して、計測モードに設定
  //HAL_I2C_Mem_Write(&hi2c1, address, 0x09, 1, &reg, 1, 1000);
  // データを読み取る
  HAL_I2C_Mem_Read(&hi2c1, address, reg, 1, buffer, 6, 1000);
 8000b98:	4b19      	ldr	r3, [pc, #100]	; (8000c00 <compass_read+0x78>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	b299      	uxth	r1, r3
 8000b9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ba0:	b29a      	uxth	r2, r3
 8000ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ba6:	9302      	str	r3, [sp, #8]
 8000ba8:	2306      	movs	r3, #6
 8000baa:	9301      	str	r3, [sp, #4]
 8000bac:	f107 0310 	add.w	r3, r7, #16
 8000bb0:	9300      	str	r3, [sp, #0]
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	4813      	ldr	r0, [pc, #76]	; (8000c04 <compass_read+0x7c>)
 8000bb6:	f000 ff45 	bl	8001a44 <HAL_I2C_Mem_Read>
  // 取得したデータを解析して、16ビットのx、y、z値に変換
//  *x = (int16_t)((buffer[1] << 8) | buffer[0]);
//  *y = (int16_t)((buffer[3] << 8) | buffer[2]);
//  *z = (int16_t)((buffer[5] << 8) | buffer[4]);

	  *x = (((int16_t)buffer[0]) << 8) | buffer[1];
 8000bba:	7c3b      	ldrb	r3, [r7, #16]
 8000bbc:	021b      	lsls	r3, r3, #8
 8000bbe:	b21a      	sxth	r2, r3
 8000bc0:	7c7b      	ldrb	r3, [r7, #17]
 8000bc2:	b21b      	sxth	r3, r3
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	b21b      	sxth	r3, r3
 8000bc8:	b29a      	uxth	r2, r3
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	801a      	strh	r2, [r3, #0]
	  *y = (((int16_t)buffer[4]) << 8) | buffer[5];
 8000bce:	7d3b      	ldrb	r3, [r7, #20]
 8000bd0:	021b      	lsls	r3, r3, #8
 8000bd2:	b21a      	sxth	r2, r3
 8000bd4:	7d7b      	ldrb	r3, [r7, #21]
 8000bd6:	b21b      	sxth	r3, r3
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	b21b      	sxth	r3, r3
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	801a      	strh	r2, [r3, #0]
	  *z = (((int16_t)buffer[2]) << 8) | buffer[3];
 8000be2:	7cbb      	ldrb	r3, [r7, #18]
 8000be4:	021b      	lsls	r3, r3, #8
 8000be6:	b21a      	sxth	r2, r3
 8000be8:	7cfb      	ldrb	r3, [r7, #19]
 8000bea:	b21b      	sxth	r3, r3
 8000bec:	4313      	orrs	r3, r2
 8000bee:	b21b      	sxth	r3, r3
 8000bf0:	b29a      	uxth	r2, r3
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	801a      	strh	r2, [r3, #0]
}
 8000bf6:	bf00      	nop
 8000bf8:	3718      	adds	r7, #24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000000 	.word	0x20000000
 8000c04:	2000002c 	.word	0x2000002c

08000c08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c08:	b5b0      	push	{r4, r5, r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c0e:	f000 fab3 	bl	8001178 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c12:	f000 f8a7 	bl	8000d64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c16:	f000 f967 	bl	8000ee8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c1a:	f000 f935 	bl	8000e88 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000c1e:	f000 f8f3 	bl	8000e08 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  compass_init();
 8000c22:	f7ff ff9f 	bl	8000b64 <compass_init>
    /* USER CODE BEGIN 3 */
	  uint16_t x,y,z;
	  uint16_t t;


	  compass_read(&x,&y,&z);
 8000c26:	1dba      	adds	r2, r7, #6
 8000c28:	f107 0108 	add.w	r1, r7, #8
 8000c2c:	f107 030a 	add.w	r3, r7, #10
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff ffa9 	bl	8000b88 <compass_read>
	  HAL_Delay(20);
 8000c36:	2014      	movs	r0, #20
 8000c38:	f000 fb04 	bl	8001244 <HAL_Delay>
	  //tout_read(&t);
//	  temp_C = ((t / 100.0f) - 32) / (float)1.8;
	  temp_C = t/100;
 8000c3c:	8a7b      	ldrh	r3, [r7, #18]
 8000c3e:	4a44      	ldr	r2, [pc, #272]	; (8000d50 <main+0x148>)
 8000c40:	fba2 2303 	umull	r2, r3, r2, r3
 8000c44:	095b      	lsrs	r3, r3, #5
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	ee07 3a90 	vmov	s15, r3
 8000c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c50:	4b40      	ldr	r3, [pc, #256]	; (8000d54 <main+0x14c>)
 8000c52:	edc3 7a00 	vstr	s15, [r3]

	  float heading = atan2(y, x);
 8000c56:	893b      	ldrh	r3, [r7, #8]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff fbf7 	bl	800044c <__aeabi_ui2d>
 8000c5e:	4604      	mov	r4, r0
 8000c60:	460d      	mov	r5, r1
 8000c62:	897b      	ldrh	r3, [r7, #10]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff fbf1 	bl	800044c <__aeabi_ui2d>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	ec43 2b11 	vmov	d1, r2, r3
 8000c72:	ec45 4b10 	vmov	d0, r4, r5
 8000c76:	f003 fb65 	bl	8004344 <atan2>
 8000c7a:	ec53 2b10 	vmov	r2, r3, d0
 8000c7e:	4610      	mov	r0, r2
 8000c80:	4619      	mov	r1, r3
 8000c82:	f7ff fef7 	bl	8000a74 <__aeabi_d2f>
 8000c86:	4603      	mov	r3, r0
 8000c88:	617b      	str	r3, [r7, #20]

	  float declinationAngle = 0.0404;
 8000c8a:	4b33      	ldr	r3, [pc, #204]	; (8000d58 <main+0x150>)
 8000c8c:	60fb      	str	r3, [r7, #12]
	  heading += declinationAngle;
 8000c8e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c92:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c9a:	edc7 7a05 	vstr	s15, [r7, #20]

	   // Correct for when signs are reversed.
	  if(heading < 0)
 8000c9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ca2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000caa:	d50f      	bpl.n	8000ccc <main+0xc4>
	    heading += 2*PI;
 8000cac:	6978      	ldr	r0, [r7, #20]
 8000cae:	f7ff fbef 	bl	8000490 <__aeabi_f2d>
 8000cb2:	a323      	add	r3, pc, #140	; (adr r3, 8000d40 <main+0x138>)
 8000cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cb8:	f7ff fa8c 	bl	80001d4 <__adddf3>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	4610      	mov	r0, r2
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	f7ff fed6 	bl	8000a74 <__aeabi_d2f>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	617b      	str	r3, [r7, #20]

	  // Check for wrap due to addition of declination.
	  if(heading > 2*PI)
 8000ccc:	6978      	ldr	r0, [r7, #20]
 8000cce:	f7ff fbdf 	bl	8000490 <__aeabi_f2d>
 8000cd2:	a31b      	add	r3, pc, #108	; (adr r3, 8000d40 <main+0x138>)
 8000cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cd8:	f7ff fec2 	bl	8000a60 <__aeabi_dcmpgt>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d00f      	beq.n	8000d02 <main+0xfa>
	    heading -= 2*PI;
 8000ce2:	6978      	ldr	r0, [r7, #20]
 8000ce4:	f7ff fbd4 	bl	8000490 <__aeabi_f2d>
 8000ce8:	a315      	add	r3, pc, #84	; (adr r3, 8000d40 <main+0x138>)
 8000cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cee:	f7ff fa6f 	bl	80001d0 <__aeabi_dsub>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	460b      	mov	r3, r1
 8000cf6:	4610      	mov	r0, r2
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	f7ff febb 	bl	8000a74 <__aeabi_d2f>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	617b      	str	r3, [r7, #20]

	  // Convert radians to degrees for readability.
	  headingDegrees = heading * 180/M_PI;
 8000d02:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d06:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000d5c <main+0x154>
 8000d0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d0e:	ee17 0a90 	vmov	r0, s15
 8000d12:	f7ff fbbd 	bl	8000490 <__aeabi_f2d>
 8000d16:	a30c      	add	r3, pc, #48	; (adr r3, 8000d48 <main+0x140>)
 8000d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d1c:	f7ff fd3a 	bl	8000794 <__aeabi_ddiv>
 8000d20:	4602      	mov	r2, r0
 8000d22:	460b      	mov	r3, r1
 8000d24:	4610      	mov	r0, r2
 8000d26:	4619      	mov	r1, r3
 8000d28:	f7ff fea4 	bl	8000a74 <__aeabi_d2f>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	4a0c      	ldr	r2, [pc, #48]	; (8000d60 <main+0x158>)
 8000d30:	6013      	str	r3, [r2, #0]

	  HAL_Delay(20);
 8000d32:	2014      	movs	r0, #20
 8000d34:	f000 fa86 	bl	8001244 <HAL_Delay>
  {
 8000d38:	e775      	b.n	8000c26 <main+0x1e>
 8000d3a:	bf00      	nop
 8000d3c:	f3af 8000 	nop.w
 8000d40:	54442d18 	.word	0x54442d18
 8000d44:	401921fb 	.word	0x401921fb
 8000d48:	54442d18 	.word	0x54442d18
 8000d4c:	400921fb 	.word	0x400921fb
 8000d50:	51eb851f 	.word	0x51eb851f
 8000d54:	20000108 	.word	0x20000108
 8000d58:	3d257a78 	.word	0x3d257a78
 8000d5c:	43340000 	.word	0x43340000
 8000d60:	2000010c 	.word	0x2000010c

08000d64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b096      	sub	sp, #88	; 0x58
 8000d68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d6a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d6e:	2228      	movs	r2, #40	; 0x28
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f003 fade 	bl	8004334 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d78:	f107 031c 	add.w	r3, r7, #28
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]
 8000d84:	60da      	str	r2, [r3, #12]
 8000d86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	60da      	str	r2, [r3, #12]
 8000d94:	611a      	str	r2, [r3, #16]
 8000d96:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000da0:	2310      	movs	r3, #16
 8000da2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000da4:	2300      	movs	r3, #0
 8000da6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dac:	4618      	mov	r0, r3
 8000dae:	f001 fb69 	bl	8002484 <HAL_RCC_OscConfig>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000db8:	f000 f8c6 	bl	8000f48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dbc:	230f      	movs	r3, #15
 8000dbe:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000dd0:	f107 031c 	add.w	r3, r7, #28
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f002 fb92 	bl	8003500 <HAL_RCC_ClockConfig>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000de2:	f000 f8b1 	bl	8000f48 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000de6:	2320      	movs	r3, #32
 8000de8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000dea:	2300      	movs	r3, #0
 8000dec:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dee:	1d3b      	adds	r3, r7, #4
 8000df0:	4618      	mov	r0, r3
 8000df2:	f002 fdbb 	bl	800396c <HAL_RCCEx_PeriphCLKConfig>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000dfc:	f000 f8a4 	bl	8000f48 <Error_Handler>
  }
}
 8000e00:	bf00      	nop
 8000e02:	3758      	adds	r7, #88	; 0x58
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e0c:	4b1b      	ldr	r3, [pc, #108]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e0e:	4a1c      	ldr	r2, [pc, #112]	; (8000e80 <MX_I2C1_Init+0x78>)
 8000e10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000e12:	4b1a      	ldr	r3, [pc, #104]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e14:	4a1b      	ldr	r2, [pc, #108]	; (8000e84 <MX_I2C1_Init+0x7c>)
 8000e16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e18:	4b18      	ldr	r3, [pc, #96]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e1e:	4b17      	ldr	r3, [pc, #92]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e24:	4b15      	ldr	r3, [pc, #84]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e2a:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e36:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e42:	480e      	ldr	r0, [pc, #56]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e44:	f000 fc7a 	bl	800173c <HAL_I2C_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e4e:	f000 f87b 	bl	8000f48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e52:	2100      	movs	r1, #0
 8000e54:	4809      	ldr	r0, [pc, #36]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e56:	f001 fa7d 	bl	8002354 <HAL_I2CEx_ConfigAnalogFilter>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e60:	f000 f872 	bl	8000f48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e64:	2100      	movs	r1, #0
 8000e66:	4805      	ldr	r0, [pc, #20]	; (8000e7c <MX_I2C1_Init+0x74>)
 8000e68:	f001 fabf 	bl	80023ea <HAL_I2CEx_ConfigDigitalFilter>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e72:	f000 f869 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	2000002c 	.word	0x2000002c
 8000e80:	40005400 	.word	0x40005400
 8000e84:	2000090e 	.word	0x2000090e

08000e88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e8c:	4b14      	ldr	r3, [pc, #80]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000e8e:	4a15      	ldr	r2, [pc, #84]	; (8000ee4 <MX_USART2_UART_Init+0x5c>)
 8000e90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000e92:	4b13      	ldr	r3, [pc, #76]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000e94:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000e98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e9a:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ea6:	4b0e      	ldr	r3, [pc, #56]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000eae:	220c      	movs	r2, #12
 8000eb0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb8:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ebe:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eca:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <MX_USART2_UART_Init+0x58>)
 8000ecc:	f002 fe74 	bl	8003bb8 <HAL_UART_Init>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ed6:	f000 f837 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000080 	.word	0x20000080
 8000ee4:	40004400 	.word	0x40004400

08000ee8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <MX_GPIO_Init+0x5c>)
 8000ef0:	695b      	ldr	r3, [r3, #20]
 8000ef2:	4a14      	ldr	r2, [pc, #80]	; (8000f44 <MX_GPIO_Init+0x5c>)
 8000ef4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ef8:	6153      	str	r3, [r2, #20]
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <MX_GPIO_Init+0x5c>)
 8000efc:	695b      	ldr	r3, [r3, #20]
 8000efe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <MX_GPIO_Init+0x5c>)
 8000f08:	695b      	ldr	r3, [r3, #20]
 8000f0a:	4a0e      	ldr	r2, [pc, #56]	; (8000f44 <MX_GPIO_Init+0x5c>)
 8000f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f10:	6153      	str	r3, [r2, #20]
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <MX_GPIO_Init+0x5c>)
 8000f14:	695b      	ldr	r3, [r3, #20]
 8000f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f1e:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <MX_GPIO_Init+0x5c>)
 8000f20:	695b      	ldr	r3, [r3, #20]
 8000f22:	4a08      	ldr	r2, [pc, #32]	; (8000f44 <MX_GPIO_Init+0x5c>)
 8000f24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f28:	6153      	str	r3, [r2, #20]
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <MX_GPIO_Init+0x5c>)
 8000f2c:	695b      	ldr	r3, [r3, #20]
 8000f2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f36:	bf00      	nop
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	40021000 	.word	0x40021000

08000f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f4c:	b672      	cpsid	i
}
 8000f4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f50:	e7fe      	b.n	8000f50 <Error_Handler+0x8>
	...

08000f54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f5a:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <HAL_MspInit+0x44>)
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	4a0e      	ldr	r2, [pc, #56]	; (8000f98 <HAL_MspInit+0x44>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6193      	str	r3, [r2, #24]
 8000f66:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <HAL_MspInit+0x44>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	607b      	str	r3, [r7, #4]
 8000f70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f72:	4b09      	ldr	r3, [pc, #36]	; (8000f98 <HAL_MspInit+0x44>)
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	4a08      	ldr	r2, [pc, #32]	; (8000f98 <HAL_MspInit+0x44>)
 8000f78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f7c:	61d3      	str	r3, [r2, #28]
 8000f7e:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <HAL_MspInit+0x44>)
 8000f80:	69db      	ldr	r3, [r3, #28]
 8000f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f86:	603b      	str	r3, [r7, #0]
 8000f88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40021000 	.word	0x40021000

08000f9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	; 0x28
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a17      	ldr	r2, [pc, #92]	; (8001018 <HAL_I2C_MspInit+0x7c>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d127      	bne.n	800100e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <HAL_I2C_MspInit+0x80>)
 8000fc0:	695b      	ldr	r3, [r3, #20]
 8000fc2:	4a16      	ldr	r2, [pc, #88]	; (800101c <HAL_I2C_MspInit+0x80>)
 8000fc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fc8:	6153      	str	r3, [r2, #20]
 8000fca:	4b14      	ldr	r3, [pc, #80]	; (800101c <HAL_I2C_MspInit+0x80>)
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000fd6:	23c0      	movs	r3, #192	; 0xc0
 8000fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fda:	2312      	movs	r3, #18
 8000fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fe6:	2304      	movs	r3, #4
 8000fe8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4619      	mov	r1, r3
 8000ff0:	480b      	ldr	r0, [pc, #44]	; (8001020 <HAL_I2C_MspInit+0x84>)
 8000ff2:	f000 fa31 	bl	8001458 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ff6:	4b09      	ldr	r3, [pc, #36]	; (800101c <HAL_I2C_MspInit+0x80>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	4a08      	ldr	r2, [pc, #32]	; (800101c <HAL_I2C_MspInit+0x80>)
 8000ffc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001000:	61d3      	str	r3, [r2, #28]
 8001002:	4b06      	ldr	r3, [pc, #24]	; (800101c <HAL_I2C_MspInit+0x80>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800100e:	bf00      	nop
 8001010:	3728      	adds	r7, #40	; 0x28
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40005400 	.word	0x40005400
 800101c:	40021000 	.word	0x40021000
 8001020:	48000400 	.word	0x48000400

08001024 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08a      	sub	sp, #40	; 0x28
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a18      	ldr	r2, [pc, #96]	; (80010a4 <HAL_UART_MspInit+0x80>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d129      	bne.n	800109a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001046:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <HAL_UART_MspInit+0x84>)
 8001048:	69db      	ldr	r3, [r3, #28]
 800104a:	4a17      	ldr	r2, [pc, #92]	; (80010a8 <HAL_UART_MspInit+0x84>)
 800104c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001050:	61d3      	str	r3, [r2, #28]
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <HAL_UART_MspInit+0x84>)
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800105e:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <HAL_UART_MspInit+0x84>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	4a11      	ldr	r2, [pc, #68]	; (80010a8 <HAL_UART_MspInit+0x84>)
 8001064:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001068:	6153      	str	r3, [r2, #20]
 800106a:	4b0f      	ldr	r3, [pc, #60]	; (80010a8 <HAL_UART_MspInit+0x84>)
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001076:	f248 0304 	movw	r3, #32772	; 0x8004
 800107a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107c:	2302      	movs	r3, #2
 800107e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001084:	2303      	movs	r3, #3
 8001086:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001088:	2307      	movs	r3, #7
 800108a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	4619      	mov	r1, r3
 8001092:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001096:	f000 f9df 	bl	8001458 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800109a:	bf00      	nop
 800109c:	3728      	adds	r7, #40	; 0x28
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40004400 	.word	0x40004400
 80010a8:	40021000 	.word	0x40021000

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010b0:	e7fe      	b.n	80010b0 <NMI_Handler+0x4>

080010b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b2:	b480      	push	{r7}
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b6:	e7fe      	b.n	80010b6 <HardFault_Handler+0x4>

080010b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010bc:	e7fe      	b.n	80010bc <MemManage_Handler+0x4>

080010be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c2:	e7fe      	b.n	80010c2 <BusFault_Handler+0x4>

080010c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <UsageFault_Handler+0x4>

080010ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010ce:	bf00      	nop
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr

080010d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr

080010e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e6:	b480      	push	{r7}
 80010e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f8:	f000 f884 	bl	8001204 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}

08001100 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001104:	4b06      	ldr	r3, [pc, #24]	; (8001120 <SystemInit+0x20>)
 8001106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800110a:	4a05      	ldr	r2, [pc, #20]	; (8001120 <SystemInit+0x20>)
 800110c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001124:	f8df d034 	ldr.w	sp, [pc, #52]	; 800115c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001128:	f7ff ffea 	bl	8001100 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800112c:	480c      	ldr	r0, [pc, #48]	; (8001160 <LoopForever+0x6>)
  ldr r1, =_edata
 800112e:	490d      	ldr	r1, [pc, #52]	; (8001164 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001130:	4a0d      	ldr	r2, [pc, #52]	; (8001168 <LoopForever+0xe>)
  movs r3, #0
 8001132:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001134:	e002      	b.n	800113c <LoopCopyDataInit>

08001136 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001136:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001138:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800113a:	3304      	adds	r3, #4

0800113c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800113c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800113e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001140:	d3f9      	bcc.n	8001136 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001142:	4a0a      	ldr	r2, [pc, #40]	; (800116c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001144:	4c0a      	ldr	r4, [pc, #40]	; (8001170 <LoopForever+0x16>)
  movs r3, #0
 8001146:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001148:	e001      	b.n	800114e <LoopFillZerobss>

0800114a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800114a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800114c:	3204      	adds	r2, #4

0800114e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800114e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001150:	d3fb      	bcc.n	800114a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001152:	f003 f8cb 	bl	80042ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001156:	f7ff fd57 	bl	8000c08 <main>

0800115a <LoopForever>:

LoopForever:
    b LoopForever
 800115a:	e7fe      	b.n	800115a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800115c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001164:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001168:	08004900 	.word	0x08004900
  ldr r2, =_sbss
 800116c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001170:	20000114 	.word	0x20000114

08001174 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001174:	e7fe      	b.n	8001174 <ADC1_2_IRQHandler>
	...

08001178 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800117c:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <HAL_Init+0x28>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a07      	ldr	r2, [pc, #28]	; (80011a0 <HAL_Init+0x28>)
 8001182:	f043 0310 	orr.w	r3, r3, #16
 8001186:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001188:	2003      	movs	r0, #3
 800118a:	f000 f931 	bl	80013f0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800118e:	2000      	movs	r0, #0
 8001190:	f000 f808 	bl	80011a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001194:	f7ff fede 	bl	8000f54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001198:	2300      	movs	r3, #0
}
 800119a:	4618      	mov	r0, r3
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	40022000 	.word	0x40022000

080011a4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011ac:	4b12      	ldr	r3, [pc, #72]	; (80011f8 <HAL_InitTick+0x54>)
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	4b12      	ldr	r3, [pc, #72]	; (80011fc <HAL_InitTick+0x58>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	4619      	mov	r1, r3
 80011b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80011be:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c2:	4618      	mov	r0, r3
 80011c4:	f000 f93b 	bl	800143e <HAL_SYSTICK_Config>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e00e      	b.n	80011f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2b0f      	cmp	r3, #15
 80011d6:	d80a      	bhi.n	80011ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011d8:	2200      	movs	r2, #0
 80011da:	6879      	ldr	r1, [r7, #4]
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295
 80011e0:	f000 f911 	bl	8001406 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011e4:	4a06      	ldr	r2, [pc, #24]	; (8001200 <HAL_InitTick+0x5c>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80011ea:	2300      	movs	r3, #0
 80011ec:	e000      	b.n	80011f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000004 	.word	0x20000004
 80011fc:	2000000c 	.word	0x2000000c
 8001200:	20000008 	.word	0x20000008

08001204 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001208:	4b06      	ldr	r3, [pc, #24]	; (8001224 <HAL_IncTick+0x20>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	461a      	mov	r2, r3
 800120e:	4b06      	ldr	r3, [pc, #24]	; (8001228 <HAL_IncTick+0x24>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4413      	add	r3, r2
 8001214:	4a04      	ldr	r2, [pc, #16]	; (8001228 <HAL_IncTick+0x24>)
 8001216:	6013      	str	r3, [r2, #0]
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	2000000c 	.word	0x2000000c
 8001228:	20000110 	.word	0x20000110

0800122c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001230:	4b03      	ldr	r3, [pc, #12]	; (8001240 <HAL_GetTick+0x14>)
 8001232:	681b      	ldr	r3, [r3, #0]
}
 8001234:	4618      	mov	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000110 	.word	0x20000110

08001244 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800124c:	f7ff ffee 	bl	800122c <HAL_GetTick>
 8001250:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800125c:	d005      	beq.n	800126a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800125e:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <HAL_Delay+0x44>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	461a      	mov	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4413      	add	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800126a:	bf00      	nop
 800126c:	f7ff ffde 	bl	800122c <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	68fa      	ldr	r2, [r7, #12]
 8001278:	429a      	cmp	r2, r3
 800127a:	d8f7      	bhi.n	800126c <HAL_Delay+0x28>
  {
  }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	2000000c 	.word	0x2000000c

0800128c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f003 0307 	and.w	r3, r3, #7
 800129a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800129c:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <__NVIC_SetPriorityGrouping+0x44>)
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012a2:	68ba      	ldr	r2, [r7, #8]
 80012a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012a8:	4013      	ands	r3, r2
 80012aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012be:	4a04      	ldr	r2, [pc, #16]	; (80012d0 <__NVIC_SetPriorityGrouping+0x44>)
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	60d3      	str	r3, [r2, #12]
}
 80012c4:	bf00      	nop
 80012c6:	3714      	adds	r7, #20
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	e000ed00 	.word	0xe000ed00

080012d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012d8:	4b04      	ldr	r3, [pc, #16]	; (80012ec <__NVIC_GetPriorityGrouping+0x18>)
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	0a1b      	lsrs	r3, r3, #8
 80012de:	f003 0307 	and.w	r3, r3, #7
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	e000ed00 	.word	0xe000ed00

080012f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	6039      	str	r1, [r7, #0]
 80012fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001300:	2b00      	cmp	r3, #0
 8001302:	db0a      	blt.n	800131a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	b2da      	uxtb	r2, r3
 8001308:	490c      	ldr	r1, [pc, #48]	; (800133c <__NVIC_SetPriority+0x4c>)
 800130a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130e:	0112      	lsls	r2, r2, #4
 8001310:	b2d2      	uxtb	r2, r2
 8001312:	440b      	add	r3, r1
 8001314:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001318:	e00a      	b.n	8001330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	b2da      	uxtb	r2, r3
 800131e:	4908      	ldr	r1, [pc, #32]	; (8001340 <__NVIC_SetPriority+0x50>)
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	3b04      	subs	r3, #4
 8001328:	0112      	lsls	r2, r2, #4
 800132a:	b2d2      	uxtb	r2, r2
 800132c:	440b      	add	r3, r1
 800132e:	761a      	strb	r2, [r3, #24]
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	e000e100 	.word	0xe000e100
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001344:	b480      	push	{r7}
 8001346:	b089      	sub	sp, #36	; 0x24
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f003 0307 	and.w	r3, r3, #7
 8001356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	f1c3 0307 	rsb	r3, r3, #7
 800135e:	2b04      	cmp	r3, #4
 8001360:	bf28      	it	cs
 8001362:	2304      	movcs	r3, #4
 8001364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3304      	adds	r3, #4
 800136a:	2b06      	cmp	r3, #6
 800136c:	d902      	bls.n	8001374 <NVIC_EncodePriority+0x30>
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	3b03      	subs	r3, #3
 8001372:	e000      	b.n	8001376 <NVIC_EncodePriority+0x32>
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001378:	f04f 32ff 	mov.w	r2, #4294967295
 800137c:	69bb      	ldr	r3, [r7, #24]
 800137e:	fa02 f303 	lsl.w	r3, r2, r3
 8001382:	43da      	mvns	r2, r3
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	401a      	ands	r2, r3
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800138c:	f04f 31ff 	mov.w	r1, #4294967295
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	fa01 f303 	lsl.w	r3, r1, r3
 8001396:	43d9      	mvns	r1, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800139c:	4313      	orrs	r3, r2
         );
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3724      	adds	r7, #36	; 0x24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
	...

080013ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3b01      	subs	r3, #1
 80013b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013bc:	d301      	bcc.n	80013c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013be:	2301      	movs	r3, #1
 80013c0:	e00f      	b.n	80013e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013c2:	4a0a      	ldr	r2, [pc, #40]	; (80013ec <SysTick_Config+0x40>)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013ca:	210f      	movs	r1, #15
 80013cc:	f04f 30ff 	mov.w	r0, #4294967295
 80013d0:	f7ff ff8e 	bl	80012f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013d4:	4b05      	ldr	r3, [pc, #20]	; (80013ec <SysTick_Config+0x40>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013da:	4b04      	ldr	r3, [pc, #16]	; (80013ec <SysTick_Config+0x40>)
 80013dc:	2207      	movs	r2, #7
 80013de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	e000e010 	.word	0xe000e010

080013f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7ff ff47 	bl	800128c <__NVIC_SetPriorityGrouping>
}
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b086      	sub	sp, #24
 800140a:	af00      	add	r7, sp, #0
 800140c:	4603      	mov	r3, r0
 800140e:	60b9      	str	r1, [r7, #8]
 8001410:	607a      	str	r2, [r7, #4]
 8001412:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001418:	f7ff ff5c 	bl	80012d4 <__NVIC_GetPriorityGrouping>
 800141c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	68b9      	ldr	r1, [r7, #8]
 8001422:	6978      	ldr	r0, [r7, #20]
 8001424:	f7ff ff8e 	bl	8001344 <NVIC_EncodePriority>
 8001428:	4602      	mov	r2, r0
 800142a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800142e:	4611      	mov	r1, r2
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff ff5d 	bl	80012f0 <__NVIC_SetPriority>
}
 8001436:	bf00      	nop
 8001438:	3718      	adds	r7, #24
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b082      	sub	sp, #8
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff ffb0 	bl	80013ac <SysTick_Config>
 800144c:	4603      	mov	r3, r0
}
 800144e:	4618      	mov	r0, r3
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001458:	b480      	push	{r7}
 800145a:	b087      	sub	sp, #28
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001466:	e14e      	b.n	8001706 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	2101      	movs	r1, #1
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	fa01 f303 	lsl.w	r3, r1, r3
 8001474:	4013      	ands	r3, r2
 8001476:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2b00      	cmp	r3, #0
 800147c:	f000 8140 	beq.w	8001700 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f003 0303 	and.w	r3, r3, #3
 8001488:	2b01      	cmp	r3, #1
 800148a:	d005      	beq.n	8001498 <HAL_GPIO_Init+0x40>
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d130      	bne.n	80014fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	2203      	movs	r2, #3
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	43db      	mvns	r3, r3
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	4013      	ands	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	68da      	ldr	r2, [r3, #12]
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	4313      	orrs	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	693a      	ldr	r2, [r7, #16]
 80014c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014ce:	2201      	movs	r2, #1
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43db      	mvns	r3, r3
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	4013      	ands	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	091b      	lsrs	r3, r3, #4
 80014e4:	f003 0201 	and.w	r2, r3, #1
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f003 0303 	and.w	r3, r3, #3
 8001502:	2b03      	cmp	r3, #3
 8001504:	d017      	beq.n	8001536 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	2203      	movs	r2, #3
 8001512:	fa02 f303 	lsl.w	r3, r2, r3
 8001516:	43db      	mvns	r3, r3
 8001518:	693a      	ldr	r2, [r7, #16]
 800151a:	4013      	ands	r3, r2
 800151c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	689a      	ldr	r2, [r3, #8]
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	4313      	orrs	r3, r2
 800152e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f003 0303 	and.w	r3, r3, #3
 800153e:	2b02      	cmp	r3, #2
 8001540:	d123      	bne.n	800158a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	08da      	lsrs	r2, r3, #3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	3208      	adds	r2, #8
 800154a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800154e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	220f      	movs	r2, #15
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	43db      	mvns	r3, r3
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	4013      	ands	r3, r2
 8001564:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	691a      	ldr	r2, [r3, #16]
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	f003 0307 	and.w	r3, r3, #7
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	4313      	orrs	r3, r2
 800157a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	08da      	lsrs	r2, r3, #3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3208      	adds	r2, #8
 8001584:	6939      	ldr	r1, [r7, #16]
 8001586:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	2203      	movs	r2, #3
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	43db      	mvns	r3, r3
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	4013      	ands	r3, r2
 80015a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f003 0203 	and.w	r2, r3, #3
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	fa02 f303 	lsl.w	r3, r2, r3
 80015b2:	693a      	ldr	r2, [r7, #16]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f000 809a 	beq.w	8001700 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015cc:	4b55      	ldr	r3, [pc, #340]	; (8001724 <HAL_GPIO_Init+0x2cc>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4a54      	ldr	r2, [pc, #336]	; (8001724 <HAL_GPIO_Init+0x2cc>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	6193      	str	r3, [r2, #24]
 80015d8:	4b52      	ldr	r3, [pc, #328]	; (8001724 <HAL_GPIO_Init+0x2cc>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015e4:	4a50      	ldr	r2, [pc, #320]	; (8001728 <HAL_GPIO_Init+0x2d0>)
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	089b      	lsrs	r3, r3, #2
 80015ea:	3302      	adds	r3, #2
 80015ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	f003 0303 	and.w	r3, r3, #3
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	220f      	movs	r2, #15
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	43db      	mvns	r3, r3
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	4013      	ands	r3, r2
 8001606:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800160e:	d013      	beq.n	8001638 <HAL_GPIO_Init+0x1e0>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	4a46      	ldr	r2, [pc, #280]	; (800172c <HAL_GPIO_Init+0x2d4>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d00d      	beq.n	8001634 <HAL_GPIO_Init+0x1dc>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4a45      	ldr	r2, [pc, #276]	; (8001730 <HAL_GPIO_Init+0x2d8>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d007      	beq.n	8001630 <HAL_GPIO_Init+0x1d8>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4a44      	ldr	r2, [pc, #272]	; (8001734 <HAL_GPIO_Init+0x2dc>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d101      	bne.n	800162c <HAL_GPIO_Init+0x1d4>
 8001628:	2303      	movs	r3, #3
 800162a:	e006      	b.n	800163a <HAL_GPIO_Init+0x1e2>
 800162c:	2305      	movs	r3, #5
 800162e:	e004      	b.n	800163a <HAL_GPIO_Init+0x1e2>
 8001630:	2302      	movs	r3, #2
 8001632:	e002      	b.n	800163a <HAL_GPIO_Init+0x1e2>
 8001634:	2301      	movs	r3, #1
 8001636:	e000      	b.n	800163a <HAL_GPIO_Init+0x1e2>
 8001638:	2300      	movs	r3, #0
 800163a:	697a      	ldr	r2, [r7, #20]
 800163c:	f002 0203 	and.w	r2, r2, #3
 8001640:	0092      	lsls	r2, r2, #2
 8001642:	4093      	lsls	r3, r2
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800164a:	4937      	ldr	r1, [pc, #220]	; (8001728 <HAL_GPIO_Init+0x2d0>)
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	089b      	lsrs	r3, r3, #2
 8001650:	3302      	adds	r3, #2
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001658:	4b37      	ldr	r3, [pc, #220]	; (8001738 <HAL_GPIO_Init+0x2e0>)
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	43db      	mvns	r3, r3
 8001662:	693a      	ldr	r2, [r7, #16]
 8001664:	4013      	ands	r3, r2
 8001666:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d003      	beq.n	800167c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	4313      	orrs	r3, r2
 800167a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800167c:	4a2e      	ldr	r2, [pc, #184]	; (8001738 <HAL_GPIO_Init+0x2e0>)
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001682:	4b2d      	ldr	r3, [pc, #180]	; (8001738 <HAL_GPIO_Init+0x2e0>)
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	43db      	mvns	r3, r3
 800168c:	693a      	ldr	r2, [r7, #16]
 800168e:	4013      	ands	r3, r2
 8001690:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80016a6:	4a24      	ldr	r2, [pc, #144]	; (8001738 <HAL_GPIO_Init+0x2e0>)
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016ac:	4b22      	ldr	r3, [pc, #136]	; (8001738 <HAL_GPIO_Init+0x2e0>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	43db      	mvns	r3, r3
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	4013      	ands	r3, r2
 80016ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d003      	beq.n	80016d0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80016c8:	693a      	ldr	r2, [r7, #16]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80016d0:	4a19      	ldr	r2, [pc, #100]	; (8001738 <HAL_GPIO_Init+0x2e0>)
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016d6:	4b18      	ldr	r3, [pc, #96]	; (8001738 <HAL_GPIO_Init+0x2e0>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	43db      	mvns	r3, r3
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	4013      	ands	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016fa:	4a0f      	ldr	r2, [pc, #60]	; (8001738 <HAL_GPIO_Init+0x2e0>)
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	3301      	adds	r3, #1
 8001704:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	fa22 f303 	lsr.w	r3, r2, r3
 8001710:	2b00      	cmp	r3, #0
 8001712:	f47f aea9 	bne.w	8001468 <HAL_GPIO_Init+0x10>
  }
}
 8001716:	bf00      	nop
 8001718:	bf00      	nop
 800171a:	371c      	adds	r7, #28
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	40021000 	.word	0x40021000
 8001728:	40010000 	.word	0x40010000
 800172c:	48000400 	.word	0x48000400
 8001730:	48000800 	.word	0x48000800
 8001734:	48000c00 	.word	0x48000c00
 8001738:	40010400 	.word	0x40010400

0800173c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d101      	bne.n	800174e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e081      	b.n	8001852 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	d106      	bne.n	8001768 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7ff fc1a 	bl	8000f9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2224      	movs	r2, #36	; 0x24
 800176c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 0201 	bic.w	r2, r2, #1
 800177e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685a      	ldr	r2, [r3, #4]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800178c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800179c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d107      	bne.n	80017b6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689a      	ldr	r2, [r3, #8]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	e006      	b.n	80017c4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	689a      	ldr	r2, [r3, #8]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80017c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d104      	bne.n	80017d6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	6812      	ldr	r2, [r2, #0]
 80017e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	68da      	ldr	r2, [r3, #12]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80017f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	691a      	ldr	r2, [r3, #16]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	430a      	orrs	r2, r1
 8001812:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	69d9      	ldr	r1, [r3, #28]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a1a      	ldr	r2, [r3, #32]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	430a      	orrs	r2, r1
 8001822:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f042 0201 	orr.w	r2, r2, #1
 8001832:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2200      	movs	r2, #0
 8001838:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2220      	movs	r2, #32
 800183e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2200      	movs	r2, #0
 8001846:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2200      	movs	r2, #0
 800184c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b088      	sub	sp, #32
 8001860:	af02      	add	r7, sp, #8
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	607a      	str	r2, [r7, #4]
 8001866:	461a      	mov	r2, r3
 8001868:	460b      	mov	r3, r1
 800186a:	817b      	strh	r3, [r7, #10]
 800186c:	4613      	mov	r3, r2
 800186e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b20      	cmp	r3, #32
 800187a:	f040 80da 	bne.w	8001a32 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001884:	2b01      	cmp	r3, #1
 8001886:	d101      	bne.n	800188c <HAL_I2C_Master_Transmit+0x30>
 8001888:	2302      	movs	r3, #2
 800188a:	e0d3      	b.n	8001a34 <HAL_I2C_Master_Transmit+0x1d8>
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2201      	movs	r2, #1
 8001890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001894:	f7ff fcca 	bl	800122c <HAL_GetTick>
 8001898:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	2319      	movs	r3, #25
 80018a0:	2201      	movs	r2, #1
 80018a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018a6:	68f8      	ldr	r0, [r7, #12]
 80018a8:	f000 fb68 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e0be      	b.n	8001a34 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2221      	movs	r2, #33	; 0x21
 80018ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2210      	movs	r2, #16
 80018c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2200      	movs	r2, #0
 80018ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	893a      	ldrh	r2, [r7, #8]
 80018d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2200      	movs	r2, #0
 80018dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	2bff      	cmp	r3, #255	; 0xff
 80018e6:	d90e      	bls.n	8001906 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	22ff      	movs	r2, #255	; 0xff
 80018ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018f2:	b2da      	uxtb	r2, r3
 80018f4:	8979      	ldrh	r1, [r7, #10]
 80018f6:	4b51      	ldr	r3, [pc, #324]	; (8001a3c <HAL_I2C_Master_Transmit+0x1e0>)
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	f000 fcf6 	bl	80022f0 <I2C_TransferConfig>
 8001904:	e06c      	b.n	80019e0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800190a:	b29a      	uxth	r2, r3
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001914:	b2da      	uxtb	r2, r3
 8001916:	8979      	ldrh	r1, [r7, #10]
 8001918:	4b48      	ldr	r3, [pc, #288]	; (8001a3c <HAL_I2C_Master_Transmit+0x1e0>)
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001920:	68f8      	ldr	r0, [r7, #12]
 8001922:	f000 fce5 	bl	80022f0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001926:	e05b      	b.n	80019e0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	6a39      	ldr	r1, [r7, #32]
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f000 fb74 	bl	800201a <I2C_WaitOnTXISFlagUntilTimeout>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e07b      	b.n	8001a34 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001940:	781a      	ldrb	r2, [r3, #0]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194c:	1c5a      	adds	r2, r3, #1
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001956:	b29b      	uxth	r3, r3
 8001958:	3b01      	subs	r3, #1
 800195a:	b29a      	uxth	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001964:	3b01      	subs	r3, #1
 8001966:	b29a      	uxth	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001970:	b29b      	uxth	r3, r3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d034      	beq.n	80019e0 <HAL_I2C_Master_Transmit+0x184>
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800197a:	2b00      	cmp	r3, #0
 800197c:	d130      	bne.n	80019e0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	6a3b      	ldr	r3, [r7, #32]
 8001984:	2200      	movs	r2, #0
 8001986:	2180      	movs	r1, #128	; 0x80
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f000 faf7 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e04d      	b.n	8001a34 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800199c:	b29b      	uxth	r3, r3
 800199e:	2bff      	cmp	r3, #255	; 0xff
 80019a0:	d90e      	bls.n	80019c0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	22ff      	movs	r2, #255	; 0xff
 80019a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ac:	b2da      	uxtb	r2, r3
 80019ae:	8979      	ldrh	r1, [r7, #10]
 80019b0:	2300      	movs	r3, #0
 80019b2:	9300      	str	r3, [sp, #0]
 80019b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80019b8:	68f8      	ldr	r0, [r7, #12]
 80019ba:	f000 fc99 	bl	80022f0 <I2C_TransferConfig>
 80019be:	e00f      	b.n	80019e0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	8979      	ldrh	r1, [r7, #10]
 80019d2:	2300      	movs	r3, #0
 80019d4:	9300      	str	r3, [sp, #0]
 80019d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019da:	68f8      	ldr	r0, [r7, #12]
 80019dc:	f000 fc88 	bl	80022f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d19e      	bne.n	8001928 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	6a39      	ldr	r1, [r7, #32]
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	f000 fb5a 	bl	80020a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e01a      	b.n	8001a34 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2220      	movs	r2, #32
 8001a04:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	6859      	ldr	r1, [r3, #4]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <HAL_I2C_Master_Transmit+0x1e4>)
 8001a12:	400b      	ands	r3, r1
 8001a14:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2220      	movs	r2, #32
 8001a1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2200      	movs	r2, #0
 8001a22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e000      	b.n	8001a34 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001a32:	2302      	movs	r3, #2
  }
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	80002000 	.word	0x80002000
 8001a40:	fe00e800 	.word	0xfe00e800

08001a44 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b088      	sub	sp, #32
 8001a48:	af02      	add	r7, sp, #8
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	4608      	mov	r0, r1
 8001a4e:	4611      	mov	r1, r2
 8001a50:	461a      	mov	r2, r3
 8001a52:	4603      	mov	r3, r0
 8001a54:	817b      	strh	r3, [r7, #10]
 8001a56:	460b      	mov	r3, r1
 8001a58:	813b      	strh	r3, [r7, #8]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2b20      	cmp	r3, #32
 8001a68:	f040 80fd 	bne.w	8001c66 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a6c:	6a3b      	ldr	r3, [r7, #32]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d002      	beq.n	8001a78 <HAL_I2C_Mem_Read+0x34>
 8001a72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d105      	bne.n	8001a84 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a7e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e0f1      	b.n	8001c68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d101      	bne.n	8001a92 <HAL_I2C_Mem_Read+0x4e>
 8001a8e:	2302      	movs	r3, #2
 8001a90:	e0ea      	b.n	8001c68 <HAL_I2C_Mem_Read+0x224>
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2201      	movs	r2, #1
 8001a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001a9a:	f7ff fbc7 	bl	800122c <HAL_GetTick>
 8001a9e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	2319      	movs	r3, #25
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001aac:	68f8      	ldr	r0, [r7, #12]
 8001aae:	f000 fa65 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e0d5      	b.n	8001c68 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2222      	movs	r2, #34	; 0x22
 8001ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2240      	movs	r2, #64	; 0x40
 8001ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	6a3a      	ldr	r2, [r7, #32]
 8001ad6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001adc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ae4:	88f8      	ldrh	r0, [r7, #6]
 8001ae6:	893a      	ldrh	r2, [r7, #8]
 8001ae8:	8979      	ldrh	r1, [r7, #10]
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	9301      	str	r3, [sp, #4]
 8001aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001af0:	9300      	str	r3, [sp, #0]
 8001af2:	4603      	mov	r3, r0
 8001af4:	68f8      	ldr	r0, [r7, #12]
 8001af6:	f000 f9c9 	bl	8001e8c <I2C_RequestMemoryRead>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d005      	beq.n	8001b0c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e0ad      	b.n	8001c68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	2bff      	cmp	r3, #255	; 0xff
 8001b14:	d90e      	bls.n	8001b34 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	22ff      	movs	r2, #255	; 0xff
 8001b1a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b20:	b2da      	uxtb	r2, r3
 8001b22:	8979      	ldrh	r1, [r7, #10]
 8001b24:	4b52      	ldr	r3, [pc, #328]	; (8001c70 <HAL_I2C_Mem_Read+0x22c>)
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b2c:	68f8      	ldr	r0, [r7, #12]
 8001b2e:	f000 fbdf 	bl	80022f0 <I2C_TransferConfig>
 8001b32:	e00f      	b.n	8001b54 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b42:	b2da      	uxtb	r2, r3
 8001b44:	8979      	ldrh	r1, [r7, #10]
 8001b46:	4b4a      	ldr	r3, [pc, #296]	; (8001c70 <HAL_I2C_Mem_Read+0x22c>)
 8001b48:	9300      	str	r3, [sp, #0]
 8001b4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b4e:	68f8      	ldr	r0, [r7, #12]
 8001b50:	f000 fbce 	bl	80022f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	9300      	str	r3, [sp, #0]
 8001b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2104      	movs	r1, #4
 8001b5e:	68f8      	ldr	r0, [r7, #12]
 8001b60:	f000 fa0c 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e07c      	b.n	8001c68 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b78:	b2d2      	uxtb	r2, r2
 8001b7a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b80:	1c5a      	adds	r2, r3, #1
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d034      	beq.n	8001c14 <HAL_I2C_Mem_Read+0x1d0>
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d130      	bne.n	8001c14 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	9300      	str	r3, [sp, #0]
 8001bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb8:	2200      	movs	r2, #0
 8001bba:	2180      	movs	r1, #128	; 0x80
 8001bbc:	68f8      	ldr	r0, [r7, #12]
 8001bbe:	f000 f9dd 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e04d      	b.n	8001c68 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	2bff      	cmp	r3, #255	; 0xff
 8001bd4:	d90e      	bls.n	8001bf4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	22ff      	movs	r2, #255	; 0xff
 8001bda:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	8979      	ldrh	r1, [r7, #10]
 8001be4:	2300      	movs	r3, #0
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001bec:	68f8      	ldr	r0, [r7, #12]
 8001bee:	f000 fb7f 	bl	80022f0 <I2C_TransferConfig>
 8001bf2:	e00f      	b.n	8001c14 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bf8:	b29a      	uxth	r2, r3
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	8979      	ldrh	r1, [r7, #10]
 8001c06:	2300      	movs	r3, #0
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c0e:	68f8      	ldr	r0, [r7, #12]
 8001c10:	f000 fb6e 	bl	80022f0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d19a      	bne.n	8001b54 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c1e:	697a      	ldr	r2, [r7, #20]
 8001c20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c22:	68f8      	ldr	r0, [r7, #12]
 8001c24:	f000 fa40 	bl	80020a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e01a      	b.n	8001c68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2220      	movs	r2, #32
 8001c38:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	6859      	ldr	r1, [r3, #4]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4b0b      	ldr	r3, [pc, #44]	; (8001c74 <HAL_I2C_Mem_Read+0x230>)
 8001c46:	400b      	ands	r3, r1
 8001c48:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2220      	movs	r2, #32
 8001c4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2200      	movs	r2, #0
 8001c56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001c62:	2300      	movs	r3, #0
 8001c64:	e000      	b.n	8001c68 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001c66:	2302      	movs	r3, #2
  }
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	80002400 	.word	0x80002400
 8001c74:	fe00e800 	.word	0xfe00e800

08001c78 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08a      	sub	sp, #40	; 0x28
 8001c7c:	af02      	add	r7, sp, #8
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	607a      	str	r2, [r7, #4]
 8001c82:	603b      	str	r3, [r7, #0]
 8001c84:	460b      	mov	r3, r1
 8001c86:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	2b20      	cmp	r3, #32
 8001c96:	f040 80f3 	bne.w	8001e80 <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ca4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ca8:	d101      	bne.n	8001cae <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001caa:	2302      	movs	r3, #2
 8001cac:	e0e9      	b.n	8001e82 <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d101      	bne.n	8001cbc <HAL_I2C_IsDeviceReady+0x44>
 8001cb8:	2302      	movs	r3, #2
 8001cba:	e0e2      	b.n	8001e82 <HAL_I2C_IsDeviceReady+0x20a>
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2224      	movs	r2, #36	; 0x24
 8001cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d107      	bne.n	8001cea <HAL_I2C_IsDeviceReady+0x72>
 8001cda:	897b      	ldrh	r3, [r7, #10]
 8001cdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ce0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ce4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ce8:	e006      	b.n	8001cf8 <HAL_I2C_IsDeviceReady+0x80>
 8001cea:	897b      	ldrh	r3, [r7, #10]
 8001cec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cf0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cf4:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8001cf8:	68fa      	ldr	r2, [r7, #12]
 8001cfa:	6812      	ldr	r2, [r2, #0]
 8001cfc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001cfe:	f7ff fa95 	bl	800122c <HAL_GetTick>
 8001d02:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	f003 0320 	and.w	r3, r3, #32
 8001d0e:	2b20      	cmp	r3, #32
 8001d10:	bf0c      	ite	eq
 8001d12:	2301      	moveq	r3, #1
 8001d14:	2300      	movne	r3, #0
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f003 0310 	and.w	r3, r3, #16
 8001d24:	2b10      	cmp	r3, #16
 8001d26:	bf0c      	ite	eq
 8001d28:	2301      	moveq	r3, #1
 8001d2a:	2300      	movne	r3, #0
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001d30:	e034      	b.n	8001d9c <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d38:	d01a      	beq.n	8001d70 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d3a:	f7ff fa77 	bl	800122c <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d302      	bcc.n	8001d50 <HAL_I2C_IsDeviceReady+0xd8>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d10f      	bne.n	8001d70 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2220      	movs	r2, #32
 8001d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5c:	f043 0220 	orr.w	r2, r3, #32
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e088      	b.n	8001e82 <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	f003 0320 	and.w	r3, r3, #32
 8001d7a:	2b20      	cmp	r3, #32
 8001d7c:	bf0c      	ite	eq
 8001d7e:	2301      	moveq	r3, #1
 8001d80:	2300      	movne	r3, #0
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	f003 0310 	and.w	r3, r3, #16
 8001d90:	2b10      	cmp	r3, #16
 8001d92:	bf0c      	ite	eq
 8001d94:	2301      	moveq	r3, #1
 8001d96:	2300      	movne	r3, #0
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001d9c:	7ffb      	ldrb	r3, [r7, #31]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d102      	bne.n	8001da8 <HAL_I2C_IsDeviceReady+0x130>
 8001da2:	7fbb      	ldrb	r3, [r7, #30]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d0c4      	beq.n	8001d32 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	f003 0310 	and.w	r3, r3, #16
 8001db2:	2b10      	cmp	r3, #16
 8001db4:	d01a      	beq.n	8001dec <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2120      	movs	r1, #32
 8001dc0:	68f8      	ldr	r0, [r7, #12]
 8001dc2:	f000 f8db 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e058      	b.n	8001e82 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2220      	movs	r2, #32
 8001dd6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2220      	movs	r2, #32
 8001ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8001de8:	2300      	movs	r3, #0
 8001dea:	e04a      	b.n	8001e82 <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	2200      	movs	r2, #0
 8001df4:	2120      	movs	r1, #32
 8001df6:	68f8      	ldr	r0, [r7, #12]
 8001df8:	f000 f8c0 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e03d      	b.n	8001e82 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2210      	movs	r2, #16
 8001e0c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2220      	movs	r2, #32
 8001e14:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d118      	bne.n	8001e50 <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e2c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	9300      	str	r3, [sp, #0]
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	2200      	movs	r2, #0
 8001e36:	2120      	movs	r1, #32
 8001e38:	68f8      	ldr	r0, [r7, #12]
 8001e3a:	f000 f89f 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e01c      	b.n	8001e82 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2220      	movs	r2, #32
 8001e4e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	3301      	adds	r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	f63f af39 	bhi.w	8001cd2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2220      	movs	r2, #32
 8001e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6c:	f043 0220 	orr.w	r2, r3, #32
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e000      	b.n	8001e82 <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8001e80:	2302      	movs	r3, #2
  }
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3720      	adds	r7, #32
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
	...

08001e8c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af02      	add	r7, sp, #8
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	4608      	mov	r0, r1
 8001e96:	4611      	mov	r1, r2
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	817b      	strh	r3, [r7, #10]
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	813b      	strh	r3, [r7, #8]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	b2da      	uxtb	r2, r3
 8001eaa:	8979      	ldrh	r1, [r7, #10]
 8001eac:	4b20      	ldr	r3, [pc, #128]	; (8001f30 <I2C_RequestMemoryRead+0xa4>)
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	68f8      	ldr	r0, [r7, #12]
 8001eb4:	f000 fa1c 	bl	80022f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001eb8:	69fa      	ldr	r2, [r7, #28]
 8001eba:	69b9      	ldr	r1, [r7, #24]
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	f000 f8ac 	bl	800201a <I2C_WaitOnTXISFlagUntilTimeout>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e02c      	b.n	8001f26 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001ecc:	88fb      	ldrh	r3, [r7, #6]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d105      	bne.n	8001ede <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ed2:	893b      	ldrh	r3, [r7, #8]
 8001ed4:	b2da      	uxtb	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	629a      	str	r2, [r3, #40]	; 0x28
 8001edc:	e015      	b.n	8001f0a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001ede:	893b      	ldrh	r3, [r7, #8]
 8001ee0:	0a1b      	lsrs	r3, r3, #8
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001eec:	69fa      	ldr	r2, [r7, #28]
 8001eee:	69b9      	ldr	r1, [r7, #24]
 8001ef0:	68f8      	ldr	r0, [r7, #12]
 8001ef2:	f000 f892 	bl	800201a <I2C_WaitOnTXISFlagUntilTimeout>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e012      	b.n	8001f26 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f00:	893b      	ldrh	r3, [r7, #8]
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	2200      	movs	r2, #0
 8001f12:	2140      	movs	r1, #64	; 0x40
 8001f14:	68f8      	ldr	r0, [r7, #12]
 8001f16:	f000 f831 	bl	8001f7c <I2C_WaitOnFlagUntilTimeout>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e000      	b.n	8001f26 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	80002000 	.word	0x80002000

08001f34 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	699b      	ldr	r3, [r3, #24]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d103      	bne.n	8001f52 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d007      	beq.n	8001f70 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	699a      	ldr	r2, [r3, #24]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f042 0201 	orr.w	r2, r2, #1
 8001f6e:	619a      	str	r2, [r3, #24]
  }
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f8c:	e031      	b.n	8001ff2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f94:	d02d      	beq.n	8001ff2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f96:	f7ff f949 	bl	800122c <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d302      	bcc.n	8001fac <I2C_WaitOnFlagUntilTimeout+0x30>
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d122      	bne.n	8001ff2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	699a      	ldr	r2, [r3, #24]
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	bf0c      	ite	eq
 8001fbc:	2301      	moveq	r3, #1
 8001fbe:	2300      	movne	r3, #0
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d113      	bne.n	8001ff2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fce:	f043 0220 	orr.w	r2, r3, #32
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2220      	movs	r2, #32
 8001fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e00f      	b.n	8002012 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	699a      	ldr	r2, [r3, #24]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	68ba      	ldr	r2, [r7, #8]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	bf0c      	ite	eq
 8002002:	2301      	moveq	r3, #1
 8002004:	2300      	movne	r3, #0
 8002006:	b2db      	uxtb	r3, r3
 8002008:	461a      	mov	r2, r3
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	429a      	cmp	r2, r3
 800200e:	d0be      	beq.n	8001f8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b084      	sub	sp, #16
 800201e:	af00      	add	r7, sp, #0
 8002020:	60f8      	str	r0, [r7, #12]
 8002022:	60b9      	str	r1, [r7, #8]
 8002024:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002026:	e033      	b.n	8002090 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	68b9      	ldr	r1, [r7, #8]
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f000 f87f 	bl	8002130 <I2C_IsErrorOccurred>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e031      	b.n	80020a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002042:	d025      	beq.n	8002090 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002044:	f7ff f8f2 	bl	800122c <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	68ba      	ldr	r2, [r7, #8]
 8002050:	429a      	cmp	r2, r3
 8002052:	d302      	bcc.n	800205a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d11a      	bne.n	8002090 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	699b      	ldr	r3, [r3, #24]
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	2b02      	cmp	r3, #2
 8002066:	d013      	beq.n	8002090 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206c:	f043 0220 	orr.w	r2, r3, #32
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2220      	movs	r2, #32
 8002078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e007      	b.n	80020a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b02      	cmp	r3, #2
 800209c:	d1c4      	bne.n	8002028 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800209e:	2300      	movs	r3, #0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020b4:	e02f      	b.n	8002116 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	68b9      	ldr	r1, [r7, #8]
 80020ba:	68f8      	ldr	r0, [r7, #12]
 80020bc:	f000 f838 	bl	8002130 <I2C_IsErrorOccurred>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e02d      	b.n	8002126 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020ca:	f7ff f8af 	bl	800122c <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	68ba      	ldr	r2, [r7, #8]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d302      	bcc.n	80020e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d11a      	bne.n	8002116 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	699b      	ldr	r3, [r3, #24]
 80020e6:	f003 0320 	and.w	r3, r3, #32
 80020ea:	2b20      	cmp	r3, #32
 80020ec:	d013      	beq.n	8002116 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f2:	f043 0220 	orr.w	r2, r3, #32
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2220      	movs	r2, #32
 80020fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2200      	movs	r2, #0
 800210e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e007      	b.n	8002126 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	f003 0320 	and.w	r3, r3, #32
 8002120:	2b20      	cmp	r3, #32
 8002122:	d1c8      	bne.n	80020b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
	...

08002130 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08a      	sub	sp, #40	; 0x28
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800213c:	2300      	movs	r3, #0
 800213e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800214a:	2300      	movs	r3, #0
 800214c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	f003 0310 	and.w	r3, r3, #16
 8002158:	2b00      	cmp	r3, #0
 800215a:	d068      	beq.n	800222e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2210      	movs	r2, #16
 8002162:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002164:	e049      	b.n	80021fa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800216c:	d045      	beq.n	80021fa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800216e:	f7ff f85d 	bl	800122c <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	68ba      	ldr	r2, [r7, #8]
 800217a:	429a      	cmp	r2, r3
 800217c:	d302      	bcc.n	8002184 <I2C_IsErrorOccurred+0x54>
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d13a      	bne.n	80021fa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800218e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002196:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021a6:	d121      	bne.n	80021ec <I2C_IsErrorOccurred+0xbc>
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021ae:	d01d      	beq.n	80021ec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80021b0:	7cfb      	ldrb	r3, [r7, #19]
 80021b2:	2b20      	cmp	r3, #32
 80021b4:	d01a      	beq.n	80021ec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80021c4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80021c6:	f7ff f831 	bl	800122c <HAL_GetTick>
 80021ca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021cc:	e00e      	b.n	80021ec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80021ce:	f7ff f82d 	bl	800122c <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b19      	cmp	r3, #25
 80021da:	d907      	bls.n	80021ec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80021dc:	6a3b      	ldr	r3, [r7, #32]
 80021de:	f043 0320 	orr.w	r3, r3, #32
 80021e2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80021ea:	e006      	b.n	80021fa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	f003 0320 	and.w	r3, r3, #32
 80021f6:	2b20      	cmp	r3, #32
 80021f8:	d1e9      	bne.n	80021ce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	f003 0320 	and.w	r3, r3, #32
 8002204:	2b20      	cmp	r3, #32
 8002206:	d003      	beq.n	8002210 <I2C_IsErrorOccurred+0xe0>
 8002208:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800220c:	2b00      	cmp	r3, #0
 800220e:	d0aa      	beq.n	8002166 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002210:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002214:	2b00      	cmp	r3, #0
 8002216:	d103      	bne.n	8002220 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2220      	movs	r2, #32
 800221e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002220:	6a3b      	ldr	r3, [r7, #32]
 8002222:	f043 0304 	orr.w	r3, r3, #4
 8002226:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800223c:	2b00      	cmp	r3, #0
 800223e:	d00b      	beq.n	8002258 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002240:	6a3b      	ldr	r3, [r7, #32]
 8002242:	f043 0301 	orr.w	r3, r3, #1
 8002246:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002250:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800225e:	2b00      	cmp	r3, #0
 8002260:	d00b      	beq.n	800227a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002262:	6a3b      	ldr	r3, [r7, #32]
 8002264:	f043 0308 	orr.w	r3, r3, #8
 8002268:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002272:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800227a:	69bb      	ldr	r3, [r7, #24]
 800227c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00b      	beq.n	800229c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002284:	6a3b      	ldr	r3, [r7, #32]
 8002286:	f043 0302 	orr.w	r3, r3, #2
 800228a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002294:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800229c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d01c      	beq.n	80022de <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80022a4:	68f8      	ldr	r0, [r7, #12]
 80022a6:	f7ff fe45 	bl	8001f34 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	6859      	ldr	r1, [r3, #4]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <I2C_IsErrorOccurred+0x1bc>)
 80022b6:	400b      	ands	r3, r1
 80022b8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022be:	6a3b      	ldr	r3, [r7, #32]
 80022c0:	431a      	orrs	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2220      	movs	r2, #32
 80022ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80022de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3728      	adds	r7, #40	; 0x28
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	fe00e800 	.word	0xfe00e800

080022f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b087      	sub	sp, #28
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	607b      	str	r3, [r7, #4]
 80022fa:	460b      	mov	r3, r1
 80022fc:	817b      	strh	r3, [r7, #10]
 80022fe:	4613      	mov	r3, r2
 8002300:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002302:	897b      	ldrh	r3, [r7, #10]
 8002304:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002308:	7a7b      	ldrb	r3, [r7, #9]
 800230a:	041b      	lsls	r3, r3, #16
 800230c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002310:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002316:	6a3b      	ldr	r3, [r7, #32]
 8002318:	4313      	orrs	r3, r2
 800231a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800231e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	6a3b      	ldr	r3, [r7, #32]
 8002328:	0d5b      	lsrs	r3, r3, #21
 800232a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800232e:	4b08      	ldr	r3, [pc, #32]	; (8002350 <I2C_TransferConfig+0x60>)
 8002330:	430b      	orrs	r3, r1
 8002332:	43db      	mvns	r3, r3
 8002334:	ea02 0103 	and.w	r1, r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	697a      	ldr	r2, [r7, #20]
 800233e:	430a      	orrs	r2, r1
 8002340:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002342:	bf00      	nop
 8002344:	371c      	adds	r7, #28
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	03ff63ff 	.word	0x03ff63ff

08002354 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b20      	cmp	r3, #32
 8002368:	d138      	bne.n	80023dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002370:	2b01      	cmp	r3, #1
 8002372:	d101      	bne.n	8002378 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002374:	2302      	movs	r3, #2
 8002376:	e032      	b.n	80023de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2224      	movs	r2, #36	; 0x24
 8002384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 0201 	bic.w	r2, r2, #1
 8002396:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80023a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6819      	ldr	r1, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	683a      	ldr	r2, [r7, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0201 	orr.w	r2, r2, #1
 80023c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2220      	movs	r2, #32
 80023cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80023d8:	2300      	movs	r3, #0
 80023da:	e000      	b.n	80023de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80023dc:	2302      	movs	r3, #2
  }
}
 80023de:	4618      	mov	r0, r3
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b085      	sub	sp, #20
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
 80023f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b20      	cmp	r3, #32
 80023fe:	d139      	bne.n	8002474 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002406:	2b01      	cmp	r3, #1
 8002408:	d101      	bne.n	800240e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800240a:	2302      	movs	r3, #2
 800240c:	e033      	b.n	8002476 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2201      	movs	r2, #1
 8002412:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2224      	movs	r2, #36	; 0x24
 800241a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 0201 	bic.w	r2, r2, #1
 800242c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800243c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	021b      	lsls	r3, r3, #8
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	4313      	orrs	r3, r2
 8002446:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68fa      	ldr	r2, [r7, #12]
 800244e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f042 0201 	orr.w	r2, r2, #1
 800245e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2220      	movs	r2, #32
 8002464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002470:	2300      	movs	r3, #0
 8002472:	e000      	b.n	8002476 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002474:	2302      	movs	r3, #2
  }
}
 8002476:	4618      	mov	r0, r3
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800248a:	af00      	add	r7, sp, #0
 800248c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002490:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002494:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002496:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800249a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d102      	bne.n	80024aa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	f001 b823 	b.w	80034f0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f000 817d 	beq.w	80027ba <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024c0:	4bbc      	ldr	r3, [pc, #752]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 030c 	and.w	r3, r3, #12
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d00c      	beq.n	80024e6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024cc:	4bb9      	ldr	r3, [pc, #740]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 030c 	and.w	r3, r3, #12
 80024d4:	2b08      	cmp	r3, #8
 80024d6:	d15c      	bne.n	8002592 <HAL_RCC_OscConfig+0x10e>
 80024d8:	4bb6      	ldr	r3, [pc, #728]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024e4:	d155      	bne.n	8002592 <HAL_RCC_OscConfig+0x10e>
 80024e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024ea:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ee:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80024f2:	fa93 f3a3 	rbit	r3, r3
 80024f6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024fa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024fe:	fab3 f383 	clz	r3, r3
 8002502:	b2db      	uxtb	r3, r3
 8002504:	095b      	lsrs	r3, r3, #5
 8002506:	b2db      	uxtb	r3, r3
 8002508:	f043 0301 	orr.w	r3, r3, #1
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b01      	cmp	r3, #1
 8002510:	d102      	bne.n	8002518 <HAL_RCC_OscConfig+0x94>
 8002512:	4ba8      	ldr	r3, [pc, #672]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	e015      	b.n	8002544 <HAL_RCC_OscConfig+0xc0>
 8002518:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800251c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002520:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002524:	fa93 f3a3 	rbit	r3, r3
 8002528:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800252c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002530:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002534:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002538:	fa93 f3a3 	rbit	r3, r3
 800253c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002540:	4b9c      	ldr	r3, [pc, #624]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 8002542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002544:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002548:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800254c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002550:	fa92 f2a2 	rbit	r2, r2
 8002554:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002558:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800255c:	fab2 f282 	clz	r2, r2
 8002560:	b2d2      	uxtb	r2, r2
 8002562:	f042 0220 	orr.w	r2, r2, #32
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	f002 021f 	and.w	r2, r2, #31
 800256c:	2101      	movs	r1, #1
 800256e:	fa01 f202 	lsl.w	r2, r1, r2
 8002572:	4013      	ands	r3, r2
 8002574:	2b00      	cmp	r3, #0
 8002576:	f000 811f 	beq.w	80027b8 <HAL_RCC_OscConfig+0x334>
 800257a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800257e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	f040 8116 	bne.w	80027b8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	f000 bfaf 	b.w	80034f0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002596:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025a2:	d106      	bne.n	80025b2 <HAL_RCC_OscConfig+0x12e>
 80025a4:	4b83      	ldr	r3, [pc, #524]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a82      	ldr	r2, [pc, #520]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80025aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ae:	6013      	str	r3, [r2, #0]
 80025b0:	e036      	b.n	8002620 <HAL_RCC_OscConfig+0x19c>
 80025b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d10c      	bne.n	80025dc <HAL_RCC_OscConfig+0x158>
 80025c2:	4b7c      	ldr	r3, [pc, #496]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a7b      	ldr	r2, [pc, #492]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80025c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	4b79      	ldr	r3, [pc, #484]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a78      	ldr	r2, [pc, #480]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80025d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025d8:	6013      	str	r3, [r2, #0]
 80025da:	e021      	b.n	8002620 <HAL_RCC_OscConfig+0x19c>
 80025dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025ec:	d10c      	bne.n	8002608 <HAL_RCC_OscConfig+0x184>
 80025ee:	4b71      	ldr	r3, [pc, #452]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a70      	ldr	r2, [pc, #448]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80025f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	4b6e      	ldr	r3, [pc, #440]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a6d      	ldr	r2, [pc, #436]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 8002600:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002604:	6013      	str	r3, [r2, #0]
 8002606:	e00b      	b.n	8002620 <HAL_RCC_OscConfig+0x19c>
 8002608:	4b6a      	ldr	r3, [pc, #424]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a69      	ldr	r2, [pc, #420]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 800260e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002612:	6013      	str	r3, [r2, #0]
 8002614:	4b67      	ldr	r3, [pc, #412]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a66      	ldr	r2, [pc, #408]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 800261a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800261e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002620:	4b64      	ldr	r3, [pc, #400]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 8002622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002624:	f023 020f 	bic.w	r2, r3, #15
 8002628:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800262c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	495f      	ldr	r1, [pc, #380]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 8002636:	4313      	orrs	r3, r2
 8002638:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800263a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800263e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d059      	beq.n	80026fe <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264a:	f7fe fdef 	bl	800122c <HAL_GetTick>
 800264e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002652:	e00a      	b.n	800266a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002654:	f7fe fdea 	bl	800122c <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b64      	cmp	r3, #100	; 0x64
 8002662:	d902      	bls.n	800266a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	f000 bf43 	b.w	80034f0 <HAL_RCC_OscConfig+0x106c>
 800266a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800266e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002672:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002676:	fa93 f3a3 	rbit	r3, r3
 800267a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800267e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002682:	fab3 f383 	clz	r3, r3
 8002686:	b2db      	uxtb	r3, r3
 8002688:	095b      	lsrs	r3, r3, #5
 800268a:	b2db      	uxtb	r3, r3
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	b2db      	uxtb	r3, r3
 8002692:	2b01      	cmp	r3, #1
 8002694:	d102      	bne.n	800269c <HAL_RCC_OscConfig+0x218>
 8002696:	4b47      	ldr	r3, [pc, #284]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	e015      	b.n	80026c8 <HAL_RCC_OscConfig+0x244>
 800269c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026a0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80026a8:	fa93 f3a3 	rbit	r3, r3
 80026ac:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80026b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026b4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80026b8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80026bc:	fa93 f3a3 	rbit	r3, r3
 80026c0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80026c4:	4b3b      	ldr	r3, [pc, #236]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 80026c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026cc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80026d0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80026d4:	fa92 f2a2 	rbit	r2, r2
 80026d8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80026dc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80026e0:	fab2 f282 	clz	r2, r2
 80026e4:	b2d2      	uxtb	r2, r2
 80026e6:	f042 0220 	orr.w	r2, r2, #32
 80026ea:	b2d2      	uxtb	r2, r2
 80026ec:	f002 021f 	and.w	r2, r2, #31
 80026f0:	2101      	movs	r1, #1
 80026f2:	fa01 f202 	lsl.w	r2, r1, r2
 80026f6:	4013      	ands	r3, r2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d0ab      	beq.n	8002654 <HAL_RCC_OscConfig+0x1d0>
 80026fc:	e05d      	b.n	80027ba <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fe:	f7fe fd95 	bl	800122c <HAL_GetTick>
 8002702:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002706:	e00a      	b.n	800271e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002708:	f7fe fd90 	bl	800122c <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b64      	cmp	r3, #100	; 0x64
 8002716:	d902      	bls.n	800271e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	f000 bee9 	b.w	80034f0 <HAL_RCC_OscConfig+0x106c>
 800271e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002722:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002726:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800272a:	fa93 f3a3 	rbit	r3, r3
 800272e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002732:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002736:	fab3 f383 	clz	r3, r3
 800273a:	b2db      	uxtb	r3, r3
 800273c:	095b      	lsrs	r3, r3, #5
 800273e:	b2db      	uxtb	r3, r3
 8002740:	f043 0301 	orr.w	r3, r3, #1
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b01      	cmp	r3, #1
 8002748:	d102      	bne.n	8002750 <HAL_RCC_OscConfig+0x2cc>
 800274a:	4b1a      	ldr	r3, [pc, #104]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	e015      	b.n	800277c <HAL_RCC_OscConfig+0x2f8>
 8002750:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002754:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002758:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800275c:	fa93 f3a3 	rbit	r3, r3
 8002760:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002764:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002768:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800276c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002770:	fa93 f3a3 	rbit	r3, r3
 8002774:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002778:	4b0e      	ldr	r3, [pc, #56]	; (80027b4 <HAL_RCC_OscConfig+0x330>)
 800277a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002780:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002784:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002788:	fa92 f2a2 	rbit	r2, r2
 800278c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002790:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002794:	fab2 f282 	clz	r2, r2
 8002798:	b2d2      	uxtb	r2, r2
 800279a:	f042 0220 	orr.w	r2, r2, #32
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	f002 021f 	and.w	r2, r2, #31
 80027a4:	2101      	movs	r1, #1
 80027a6:	fa01 f202 	lsl.w	r2, r1, r2
 80027aa:	4013      	ands	r3, r2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1ab      	bne.n	8002708 <HAL_RCC_OscConfig+0x284>
 80027b0:	e003      	b.n	80027ba <HAL_RCC_OscConfig+0x336>
 80027b2:	bf00      	nop
 80027b4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f000 817d 	beq.w	8002aca <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027d0:	4ba6      	ldr	r3, [pc, #664]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f003 030c 	and.w	r3, r3, #12
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00b      	beq.n	80027f4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027dc:	4ba3      	ldr	r3, [pc, #652]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 030c 	and.w	r3, r3, #12
 80027e4:	2b08      	cmp	r3, #8
 80027e6:	d172      	bne.n	80028ce <HAL_RCC_OscConfig+0x44a>
 80027e8:	4ba0      	ldr	r3, [pc, #640]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d16c      	bne.n	80028ce <HAL_RCC_OscConfig+0x44a>
 80027f4:	2302      	movs	r3, #2
 80027f6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fa:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80027fe:	fa93 f3a3 	rbit	r3, r3
 8002802:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002806:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800280a:	fab3 f383 	clz	r3, r3
 800280e:	b2db      	uxtb	r3, r3
 8002810:	095b      	lsrs	r3, r3, #5
 8002812:	b2db      	uxtb	r3, r3
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b01      	cmp	r3, #1
 800281c:	d102      	bne.n	8002824 <HAL_RCC_OscConfig+0x3a0>
 800281e:	4b93      	ldr	r3, [pc, #588]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	e013      	b.n	800284c <HAL_RCC_OscConfig+0x3c8>
 8002824:	2302      	movs	r3, #2
 8002826:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800282e:	fa93 f3a3 	rbit	r3, r3
 8002832:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002836:	2302      	movs	r3, #2
 8002838:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800283c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002840:	fa93 f3a3 	rbit	r3, r3
 8002844:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002848:	4b88      	ldr	r3, [pc, #544]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 800284a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284c:	2202      	movs	r2, #2
 800284e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002852:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002856:	fa92 f2a2 	rbit	r2, r2
 800285a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800285e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002862:	fab2 f282 	clz	r2, r2
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	f042 0220 	orr.w	r2, r2, #32
 800286c:	b2d2      	uxtb	r2, r2
 800286e:	f002 021f 	and.w	r2, r2, #31
 8002872:	2101      	movs	r1, #1
 8002874:	fa01 f202 	lsl.w	r2, r1, r2
 8002878:	4013      	ands	r3, r2
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00a      	beq.n	8002894 <HAL_RCC_OscConfig+0x410>
 800287e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002882:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	2b01      	cmp	r3, #1
 800288c:	d002      	beq.n	8002894 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	f000 be2e 	b.w	80034f0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002894:	4b75      	ldr	r3, [pc, #468]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800289c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028a0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	695b      	ldr	r3, [r3, #20]
 80028a8:	21f8      	movs	r1, #248	; 0xf8
 80028aa:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ae:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80028b2:	fa91 f1a1 	rbit	r1, r1
 80028b6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80028ba:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80028be:	fab1 f181 	clz	r1, r1
 80028c2:	b2c9      	uxtb	r1, r1
 80028c4:	408b      	lsls	r3, r1
 80028c6:	4969      	ldr	r1, [pc, #420]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028cc:	e0fd      	b.n	8002aca <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f000 8088 	beq.w	80029f0 <HAL_RCC_OscConfig+0x56c>
 80028e0:	2301      	movs	r3, #1
 80028e2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80028ea:	fa93 f3a3 	rbit	r3, r3
 80028ee:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80028f2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028f6:	fab3 f383 	clz	r3, r3
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002900:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	461a      	mov	r2, r3
 8002908:	2301      	movs	r3, #1
 800290a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800290c:	f7fe fc8e 	bl	800122c <HAL_GetTick>
 8002910:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002914:	e00a      	b.n	800292c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002916:	f7fe fc89 	bl	800122c <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b02      	cmp	r3, #2
 8002924:	d902      	bls.n	800292c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	f000 bde2 	b.w	80034f0 <HAL_RCC_OscConfig+0x106c>
 800292c:	2302      	movs	r3, #2
 800292e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002932:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002936:	fa93 f3a3 	rbit	r3, r3
 800293a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800293e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002942:	fab3 f383 	clz	r3, r3
 8002946:	b2db      	uxtb	r3, r3
 8002948:	095b      	lsrs	r3, r3, #5
 800294a:	b2db      	uxtb	r3, r3
 800294c:	f043 0301 	orr.w	r3, r3, #1
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b01      	cmp	r3, #1
 8002954:	d102      	bne.n	800295c <HAL_RCC_OscConfig+0x4d8>
 8002956:	4b45      	ldr	r3, [pc, #276]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	e013      	b.n	8002984 <HAL_RCC_OscConfig+0x500>
 800295c:	2302      	movs	r3, #2
 800295e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002962:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002966:	fa93 f3a3 	rbit	r3, r3
 800296a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800296e:	2302      	movs	r3, #2
 8002970:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002974:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002978:	fa93 f3a3 	rbit	r3, r3
 800297c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002980:	4b3a      	ldr	r3, [pc, #232]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 8002982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002984:	2202      	movs	r2, #2
 8002986:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800298a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800298e:	fa92 f2a2 	rbit	r2, r2
 8002992:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002996:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800299a:	fab2 f282 	clz	r2, r2
 800299e:	b2d2      	uxtb	r2, r2
 80029a0:	f042 0220 	orr.w	r2, r2, #32
 80029a4:	b2d2      	uxtb	r2, r2
 80029a6:	f002 021f 	and.w	r2, r2, #31
 80029aa:	2101      	movs	r1, #1
 80029ac:	fa01 f202 	lsl.w	r2, r1, r2
 80029b0:	4013      	ands	r3, r2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0af      	beq.n	8002916 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b6:	4b2d      	ldr	r3, [pc, #180]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	21f8      	movs	r1, #248	; 0xf8
 80029cc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80029d4:	fa91 f1a1 	rbit	r1, r1
 80029d8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80029dc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80029e0:	fab1 f181 	clz	r1, r1
 80029e4:	b2c9      	uxtb	r1, r1
 80029e6:	408b      	lsls	r3, r1
 80029e8:	4920      	ldr	r1, [pc, #128]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	600b      	str	r3, [r1, #0]
 80029ee:	e06c      	b.n	8002aca <HAL_RCC_OscConfig+0x646>
 80029f0:	2301      	movs	r3, #1
 80029f2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80029fa:	fa93 f3a3 	rbit	r3, r3
 80029fe:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002a02:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a06:	fab3 f383 	clz	r3, r3
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a10:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	461a      	mov	r2, r3
 8002a18:	2300      	movs	r3, #0
 8002a1a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1c:	f7fe fc06 	bl	800122c <HAL_GetTick>
 8002a20:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a24:	e00a      	b.n	8002a3c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a26:	f7fe fc01 	bl	800122c <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d902      	bls.n	8002a3c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	f000 bd5a 	b.w	80034f0 <HAL_RCC_OscConfig+0x106c>
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a42:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002a46:	fa93 f3a3 	rbit	r3, r3
 8002a4a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002a4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a52:	fab3 f383 	clz	r3, r3
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	095b      	lsrs	r3, r3, #5
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d104      	bne.n	8002a70 <HAL_RCC_OscConfig+0x5ec>
 8002a66:	4b01      	ldr	r3, [pc, #4]	; (8002a6c <HAL_RCC_OscConfig+0x5e8>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	e015      	b.n	8002a98 <HAL_RCC_OscConfig+0x614>
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	2302      	movs	r3, #2
 8002a72:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a76:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002a7a:	fa93 f3a3 	rbit	r3, r3
 8002a7e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002a82:	2302      	movs	r3, #2
 8002a84:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002a88:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002a8c:	fa93 f3a3 	rbit	r3, r3
 8002a90:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002a94:	4bc8      	ldr	r3, [pc, #800]	; (8002db8 <HAL_RCC_OscConfig+0x934>)
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	2202      	movs	r2, #2
 8002a9a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002a9e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002aa2:	fa92 f2a2 	rbit	r2, r2
 8002aa6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002aaa:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002aae:	fab2 f282 	clz	r2, r2
 8002ab2:	b2d2      	uxtb	r2, r2
 8002ab4:	f042 0220 	orr.w	r2, r2, #32
 8002ab8:	b2d2      	uxtb	r2, r2
 8002aba:	f002 021f 	and.w	r2, r2, #31
 8002abe:	2101      	movs	r1, #1
 8002ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1ad      	bne.n	8002a26 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ace:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0308 	and.w	r3, r3, #8
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f000 8110 	beq.w	8002d00 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ae0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ae4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d079      	beq.n	8002be4 <HAL_RCC_OscConfig+0x760>
 8002af0:	2301      	movs	r3, #1
 8002af2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002afa:	fa93 f3a3 	rbit	r3, r3
 8002afe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002b02:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b06:	fab3 f383 	clz	r3, r3
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4bab      	ldr	r3, [pc, #684]	; (8002dbc <HAL_RCC_OscConfig+0x938>)
 8002b10:	4413      	add	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	461a      	mov	r2, r3
 8002b16:	2301      	movs	r3, #1
 8002b18:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b1a:	f7fe fb87 	bl	800122c <HAL_GetTick>
 8002b1e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b22:	e00a      	b.n	8002b3a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b24:	f7fe fb82 	bl	800122c <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d902      	bls.n	8002b3a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	f000 bcdb 	b.w	80034f0 <HAL_RCC_OscConfig+0x106c>
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b40:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b44:	fa93 f3a3 	rbit	r3, r3
 8002b48:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002b4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b50:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002b54:	2202      	movs	r2, #2
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b5c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	fa93 f2a3 	rbit	r2, r3
 8002b66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b78:	2202      	movs	r2, #2
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	fa93 f2a3 	rbit	r2, r3
 8002b8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b8e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002b92:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b94:	4b88      	ldr	r3, [pc, #544]	; (8002db8 <HAL_RCC_OscConfig+0x934>)
 8002b96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b9c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002ba0:	2102      	movs	r1, #2
 8002ba2:	6019      	str	r1, [r3, #0]
 8002ba4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ba8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	fa93 f1a3 	rbit	r1, r3
 8002bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bb6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002bba:	6019      	str	r1, [r3, #0]
  return result;
 8002bbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bc0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	fab3 f383 	clz	r3, r3
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	f003 031f 	and.w	r3, r3, #31
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bdc:	4013      	ands	r3, r2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0a0      	beq.n	8002b24 <HAL_RCC_OscConfig+0x6a0>
 8002be2:	e08d      	b.n	8002d00 <HAL_RCC_OscConfig+0x87c>
 8002be4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002be8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002bec:	2201      	movs	r2, #1
 8002bee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bf4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	fa93 f2a3 	rbit	r2, r3
 8002bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c02:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002c06:	601a      	str	r2, [r3, #0]
  return result;
 8002c08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c0c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002c10:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c12:	fab3 f383 	clz	r3, r3
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	461a      	mov	r2, r3
 8002c1a:	4b68      	ldr	r3, [pc, #416]	; (8002dbc <HAL_RCC_OscConfig+0x938>)
 8002c1c:	4413      	add	r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	461a      	mov	r2, r3
 8002c22:	2300      	movs	r3, #0
 8002c24:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c26:	f7fe fb01 	bl	800122c <HAL_GetTick>
 8002c2a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c2e:	e00a      	b.n	8002c46 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c30:	f7fe fafc 	bl	800122c <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d902      	bls.n	8002c46 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	f000 bc55 	b.w	80034f0 <HAL_RCC_OscConfig+0x106c>
 8002c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c4a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002c4e:	2202      	movs	r2, #2
 8002c50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c56:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	fa93 f2a3 	rbit	r2, r3
 8002c60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c64:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c6e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002c72:	2202      	movs	r2, #2
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c7a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	fa93 f2a3 	rbit	r2, r3
 8002c84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c88:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c92:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002c96:	2202      	movs	r2, #2
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c9e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	fa93 f2a3 	rbit	r2, r3
 8002ca8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cac:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002cb0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cb2:	4b41      	ldr	r3, [pc, #260]	; (8002db8 <HAL_RCC_OscConfig+0x934>)
 8002cb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cba:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002cbe:	2102      	movs	r1, #2
 8002cc0:	6019      	str	r1, [r3, #0]
 8002cc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cc6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	fa93 f1a3 	rbit	r1, r3
 8002cd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cd4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002cd8:	6019      	str	r1, [r3, #0]
  return result;
 8002cda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cde:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	fab3 f383 	clz	r3, r3
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	f003 031f 	and.w	r3, r3, #31
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d197      	bne.n	8002c30 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0304 	and.w	r3, r3, #4
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 81a1 	beq.w	8003058 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d16:	2300      	movs	r3, #0
 8002d18:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d1c:	4b26      	ldr	r3, [pc, #152]	; (8002db8 <HAL_RCC_OscConfig+0x934>)
 8002d1e:	69db      	ldr	r3, [r3, #28]
 8002d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d116      	bne.n	8002d56 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d28:	4b23      	ldr	r3, [pc, #140]	; (8002db8 <HAL_RCC_OscConfig+0x934>)
 8002d2a:	69db      	ldr	r3, [r3, #28]
 8002d2c:	4a22      	ldr	r2, [pc, #136]	; (8002db8 <HAL_RCC_OscConfig+0x934>)
 8002d2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d32:	61d3      	str	r3, [r2, #28]
 8002d34:	4b20      	ldr	r3, [pc, #128]	; (8002db8 <HAL_RCC_OscConfig+0x934>)
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d40:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002d44:	601a      	str	r2, [r3, #0]
 8002d46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d4a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002d4e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002d50:	2301      	movs	r3, #1
 8002d52:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d56:	4b1a      	ldr	r3, [pc, #104]	; (8002dc0 <HAL_RCC_OscConfig+0x93c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d11a      	bne.n	8002d98 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d62:	4b17      	ldr	r3, [pc, #92]	; (8002dc0 <HAL_RCC_OscConfig+0x93c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a16      	ldr	r2, [pc, #88]	; (8002dc0 <HAL_RCC_OscConfig+0x93c>)
 8002d68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d6c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d6e:	f7fe fa5d 	bl	800122c <HAL_GetTick>
 8002d72:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d76:	e009      	b.n	8002d8c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d78:	f7fe fa58 	bl	800122c <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b64      	cmp	r3, #100	; 0x64
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e3b1      	b.n	80034f0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	; (8002dc0 <HAL_RCC_OscConfig+0x93c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0ef      	beq.n	8002d78 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d9c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d10d      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x940>
 8002da8:	4b03      	ldr	r3, [pc, #12]	; (8002db8 <HAL_RCC_OscConfig+0x934>)
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	4a02      	ldr	r2, [pc, #8]	; (8002db8 <HAL_RCC_OscConfig+0x934>)
 8002dae:	f043 0301 	orr.w	r3, r3, #1
 8002db2:	6213      	str	r3, [r2, #32]
 8002db4:	e03c      	b.n	8002e30 <HAL_RCC_OscConfig+0x9ac>
 8002db6:	bf00      	nop
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	10908120 	.word	0x10908120
 8002dc0:	40007000 	.word	0x40007000
 8002dc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dc8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d10c      	bne.n	8002dee <HAL_RCC_OscConfig+0x96a>
 8002dd4:	4bc1      	ldr	r3, [pc, #772]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002dd6:	6a1b      	ldr	r3, [r3, #32]
 8002dd8:	4ac0      	ldr	r2, [pc, #768]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002dda:	f023 0301 	bic.w	r3, r3, #1
 8002dde:	6213      	str	r3, [r2, #32]
 8002de0:	4bbe      	ldr	r3, [pc, #760]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	4abd      	ldr	r2, [pc, #756]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002de6:	f023 0304 	bic.w	r3, r3, #4
 8002dea:	6213      	str	r3, [r2, #32]
 8002dec:	e020      	b.n	8002e30 <HAL_RCC_OscConfig+0x9ac>
 8002dee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002df2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	2b05      	cmp	r3, #5
 8002dfc:	d10c      	bne.n	8002e18 <HAL_RCC_OscConfig+0x994>
 8002dfe:	4bb7      	ldr	r3, [pc, #732]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002e00:	6a1b      	ldr	r3, [r3, #32]
 8002e02:	4ab6      	ldr	r2, [pc, #728]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002e04:	f043 0304 	orr.w	r3, r3, #4
 8002e08:	6213      	str	r3, [r2, #32]
 8002e0a:	4bb4      	ldr	r3, [pc, #720]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	4ab3      	ldr	r2, [pc, #716]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002e10:	f043 0301 	orr.w	r3, r3, #1
 8002e14:	6213      	str	r3, [r2, #32]
 8002e16:	e00b      	b.n	8002e30 <HAL_RCC_OscConfig+0x9ac>
 8002e18:	4bb0      	ldr	r3, [pc, #704]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	4aaf      	ldr	r2, [pc, #700]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002e1e:	f023 0301 	bic.w	r3, r3, #1
 8002e22:	6213      	str	r3, [r2, #32]
 8002e24:	4bad      	ldr	r3, [pc, #692]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	4aac      	ldr	r2, [pc, #688]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002e2a:	f023 0304 	bic.w	r3, r3, #4
 8002e2e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e34:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f000 8081 	beq.w	8002f44 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e42:	f7fe f9f3 	bl	800122c <HAL_GetTick>
 8002e46:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e4a:	e00b      	b.n	8002e64 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e4c:	f7fe f9ee 	bl	800122c <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d901      	bls.n	8002e64 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	e345      	b.n	80034f0 <HAL_RCC_OscConfig+0x106c>
 8002e64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e68:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e6c:	2202      	movs	r2, #2
 8002e6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e74:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	fa93 f2a3 	rbit	r2, r3
 8002e7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e82:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e8c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002e90:	2202      	movs	r2, #2
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e98:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	fa93 f2a3 	rbit	r2, r3
 8002ea2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ea6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002eaa:	601a      	str	r2, [r3, #0]
  return result;
 8002eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eb0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002eb4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb6:	fab3 f383 	clz	r3, r3
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	095b      	lsrs	r3, r3, #5
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	f043 0302 	orr.w	r3, r3, #2
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d102      	bne.n	8002ed0 <HAL_RCC_OscConfig+0xa4c>
 8002eca:	4b84      	ldr	r3, [pc, #528]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002ecc:	6a1b      	ldr	r3, [r3, #32]
 8002ece:	e013      	b.n	8002ef8 <HAL_RCC_OscConfig+0xa74>
 8002ed0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ed4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002ed8:	2202      	movs	r2, #2
 8002eda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002edc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ee0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	fa93 f2a3 	rbit	r2, r3
 8002eea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eee:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	4b79      	ldr	r3, [pc, #484]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002efc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002f00:	2102      	movs	r1, #2
 8002f02:	6011      	str	r1, [r2, #0]
 8002f04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f08:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002f0c:	6812      	ldr	r2, [r2, #0]
 8002f0e:	fa92 f1a2 	rbit	r1, r2
 8002f12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f16:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002f1a:	6011      	str	r1, [r2, #0]
  return result;
 8002f1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f20:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002f24:	6812      	ldr	r2, [r2, #0]
 8002f26:	fab2 f282 	clz	r2, r2
 8002f2a:	b2d2      	uxtb	r2, r2
 8002f2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f30:	b2d2      	uxtb	r2, r2
 8002f32:	f002 021f 	and.w	r2, r2, #31
 8002f36:	2101      	movs	r1, #1
 8002f38:	fa01 f202 	lsl.w	r2, r1, r2
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d084      	beq.n	8002e4c <HAL_RCC_OscConfig+0x9c8>
 8002f42:	e07f      	b.n	8003044 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f44:	f7fe f972 	bl	800122c <HAL_GetTick>
 8002f48:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f4c:	e00b      	b.n	8002f66 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f4e:	f7fe f96d 	bl	800122c <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e2c4      	b.n	80034f0 <HAL_RCC_OscConfig+0x106c>
 8002f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f6a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002f6e:	2202      	movs	r2, #2
 8002f70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f76:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	fa93 f2a3 	rbit	r2, r3
 8002f80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f84:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f8e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002f92:	2202      	movs	r2, #2
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f9a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	fa93 f2a3 	rbit	r2, r3
 8002fa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002fac:	601a      	str	r2, [r3, #0]
  return result;
 8002fae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002fb6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fb8:	fab3 f383 	clz	r3, r3
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	095b      	lsrs	r3, r3, #5
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	f043 0302 	orr.w	r3, r3, #2
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d102      	bne.n	8002fd2 <HAL_RCC_OscConfig+0xb4e>
 8002fcc:	4b43      	ldr	r3, [pc, #268]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002fce:	6a1b      	ldr	r3, [r3, #32]
 8002fd0:	e013      	b.n	8002ffa <HAL_RCC_OscConfig+0xb76>
 8002fd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002fda:	2202      	movs	r2, #2
 8002fdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	fa93 f2a3 	rbit	r2, r3
 8002fec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ff0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002ff4:	601a      	str	r2, [r3, #0]
 8002ff6:	4b39      	ldr	r3, [pc, #228]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ffe:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003002:	2102      	movs	r1, #2
 8003004:	6011      	str	r1, [r2, #0]
 8003006:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800300a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800300e:	6812      	ldr	r2, [r2, #0]
 8003010:	fa92 f1a2 	rbit	r1, r2
 8003014:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003018:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800301c:	6011      	str	r1, [r2, #0]
  return result;
 800301e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003022:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003026:	6812      	ldr	r2, [r2, #0]
 8003028:	fab2 f282 	clz	r2, r2
 800302c:	b2d2      	uxtb	r2, r2
 800302e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003032:	b2d2      	uxtb	r2, r2
 8003034:	f002 021f 	and.w	r2, r2, #31
 8003038:	2101      	movs	r1, #1
 800303a:	fa01 f202 	lsl.w	r2, r1, r2
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d184      	bne.n	8002f4e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003044:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003048:	2b01      	cmp	r3, #1
 800304a:	d105      	bne.n	8003058 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800304c:	4b23      	ldr	r3, [pc, #140]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 800304e:	69db      	ldr	r3, [r3, #28]
 8003050:	4a22      	ldr	r2, [pc, #136]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 8003052:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003056:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003058:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800305c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	69db      	ldr	r3, [r3, #28]
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 8242 	beq.w	80034ee <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800306a:	4b1c      	ldr	r3, [pc, #112]	; (80030dc <HAL_RCC_OscConfig+0xc58>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f003 030c 	and.w	r3, r3, #12
 8003072:	2b08      	cmp	r3, #8
 8003074:	f000 8213 	beq.w	800349e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003078:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800307c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	69db      	ldr	r3, [r3, #28]
 8003084:	2b02      	cmp	r3, #2
 8003086:	f040 8162 	bne.w	800334e <HAL_RCC_OscConfig+0xeca>
 800308a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800308e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003092:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003096:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003098:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800309c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	fa93 f2a3 	rbit	r2, r3
 80030a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030aa:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80030ae:	601a      	str	r2, [r3, #0]
  return result;
 80030b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030b4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80030b8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ba:	fab3 f383 	clz	r3, r3
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80030c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	461a      	mov	r2, r3
 80030cc:	2300      	movs	r3, #0
 80030ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d0:	f7fe f8ac 	bl	800122c <HAL_GetTick>
 80030d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030d8:	e00c      	b.n	80030f4 <HAL_RCC_OscConfig+0xc70>
 80030da:	bf00      	nop
 80030dc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030e0:	f7fe f8a4 	bl	800122c <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d901      	bls.n	80030f4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e1fd      	b.n	80034f0 <HAL_RCC_OscConfig+0x106c>
 80030f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030f8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80030fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003100:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003102:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003106:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	fa93 f2a3 	rbit	r2, r3
 8003110:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003114:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003118:	601a      	str	r2, [r3, #0]
  return result;
 800311a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800311e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003122:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003124:	fab3 f383 	clz	r3, r3
 8003128:	b2db      	uxtb	r3, r3
 800312a:	095b      	lsrs	r3, r3, #5
 800312c:	b2db      	uxtb	r3, r3
 800312e:	f043 0301 	orr.w	r3, r3, #1
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2b01      	cmp	r3, #1
 8003136:	d102      	bne.n	800313e <HAL_RCC_OscConfig+0xcba>
 8003138:	4bb0      	ldr	r3, [pc, #704]	; (80033fc <HAL_RCC_OscConfig+0xf78>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	e027      	b.n	800318e <HAL_RCC_OscConfig+0xd0a>
 800313e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003142:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003146:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800314a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003150:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	fa93 f2a3 	rbit	r2, r3
 800315a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800315e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003168:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800316c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003170:	601a      	str	r2, [r3, #0]
 8003172:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003176:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	fa93 f2a3 	rbit	r2, r3
 8003180:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003184:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003188:	601a      	str	r2, [r3, #0]
 800318a:	4b9c      	ldr	r3, [pc, #624]	; (80033fc <HAL_RCC_OscConfig+0xf78>)
 800318c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003192:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003196:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800319a:	6011      	str	r1, [r2, #0]
 800319c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031a0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80031a4:	6812      	ldr	r2, [r2, #0]
 80031a6:	fa92 f1a2 	rbit	r1, r2
 80031aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031ae:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80031b2:	6011      	str	r1, [r2, #0]
  return result;
 80031b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031b8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80031bc:	6812      	ldr	r2, [r2, #0]
 80031be:	fab2 f282 	clz	r2, r2
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	f042 0220 	orr.w	r2, r2, #32
 80031c8:	b2d2      	uxtb	r2, r2
 80031ca:	f002 021f 	and.w	r2, r2, #31
 80031ce:	2101      	movs	r1, #1
 80031d0:	fa01 f202 	lsl.w	r2, r1, r2
 80031d4:	4013      	ands	r3, r2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d182      	bne.n	80030e0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031da:	4b88      	ldr	r3, [pc, #544]	; (80033fc <HAL_RCC_OscConfig+0xf78>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80031e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80031ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	430b      	orrs	r3, r1
 80031fc:	497f      	ldr	r1, [pc, #508]	; (80033fc <HAL_RCC_OscConfig+0xf78>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	604b      	str	r3, [r1, #4]
 8003202:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003206:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800320a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800320e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003210:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003214:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	fa93 f2a3 	rbit	r2, r3
 800321e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003222:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003226:	601a      	str	r2, [r3, #0]
  return result;
 8003228:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800322c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003230:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003232:	fab3 f383 	clz	r3, r3
 8003236:	b2db      	uxtb	r3, r3
 8003238:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800323c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	461a      	mov	r2, r3
 8003244:	2301      	movs	r3, #1
 8003246:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003248:	f7fd fff0 	bl	800122c <HAL_GetTick>
 800324c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003250:	e009      	b.n	8003266 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003252:	f7fd ffeb 	bl	800122c <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e144      	b.n	80034f0 <HAL_RCC_OscConfig+0x106c>
 8003266:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800326a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800326e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003272:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003274:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003278:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	fa93 f2a3 	rbit	r2, r3
 8003282:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003286:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800328a:	601a      	str	r2, [r3, #0]
  return result;
 800328c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003290:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003294:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003296:	fab3 f383 	clz	r3, r3
 800329a:	b2db      	uxtb	r3, r3
 800329c:	095b      	lsrs	r3, r3, #5
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	f043 0301 	orr.w	r3, r3, #1
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d102      	bne.n	80032b0 <HAL_RCC_OscConfig+0xe2c>
 80032aa:	4b54      	ldr	r3, [pc, #336]	; (80033fc <HAL_RCC_OscConfig+0xf78>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	e027      	b.n	8003300 <HAL_RCC_OscConfig+0xe7c>
 80032b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032b4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80032b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032c2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	fa93 f2a3 	rbit	r2, r3
 80032cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032d0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032da:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80032de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032e8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	fa93 f2a3 	rbit	r2, r3
 80032f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	4b3f      	ldr	r3, [pc, #252]	; (80033fc <HAL_RCC_OscConfig+0xf78>)
 80032fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003300:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003304:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003308:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800330c:	6011      	str	r1, [r2, #0]
 800330e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003312:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003316:	6812      	ldr	r2, [r2, #0]
 8003318:	fa92 f1a2 	rbit	r1, r2
 800331c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003320:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003324:	6011      	str	r1, [r2, #0]
  return result;
 8003326:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800332a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800332e:	6812      	ldr	r2, [r2, #0]
 8003330:	fab2 f282 	clz	r2, r2
 8003334:	b2d2      	uxtb	r2, r2
 8003336:	f042 0220 	orr.w	r2, r2, #32
 800333a:	b2d2      	uxtb	r2, r2
 800333c:	f002 021f 	and.w	r2, r2, #31
 8003340:	2101      	movs	r1, #1
 8003342:	fa01 f202 	lsl.w	r2, r1, r2
 8003346:	4013      	ands	r3, r2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d082      	beq.n	8003252 <HAL_RCC_OscConfig+0xdce>
 800334c:	e0cf      	b.n	80034ee <HAL_RCC_OscConfig+0x106a>
 800334e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003352:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003356:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800335a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800335c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003360:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	fa93 f2a3 	rbit	r2, r3
 800336a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800336e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003372:	601a      	str	r2, [r3, #0]
  return result;
 8003374:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003378:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800337c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800337e:	fab3 f383 	clz	r3, r3
 8003382:	b2db      	uxtb	r3, r3
 8003384:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003388:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	461a      	mov	r2, r3
 8003390:	2300      	movs	r3, #0
 8003392:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003394:	f7fd ff4a 	bl	800122c <HAL_GetTick>
 8003398:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800339c:	e009      	b.n	80033b2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800339e:	f7fd ff45 	bl	800122c <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e09e      	b.n	80034f0 <HAL_RCC_OscConfig+0x106c>
 80033b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033b6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80033ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	fa93 f2a3 	rbit	r2, r3
 80033ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80033d6:	601a      	str	r2, [r3, #0]
  return result;
 80033d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033dc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80033e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033e2:	fab3 f383 	clz	r3, r3
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	095b      	lsrs	r3, r3, #5
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f043 0301 	orr.w	r3, r3, #1
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d104      	bne.n	8003400 <HAL_RCC_OscConfig+0xf7c>
 80033f6:	4b01      	ldr	r3, [pc, #4]	; (80033fc <HAL_RCC_OscConfig+0xf78>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	e029      	b.n	8003450 <HAL_RCC_OscConfig+0xfcc>
 80033fc:	40021000 	.word	0x40021000
 8003400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003404:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003408:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800340c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003412:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	fa93 f2a3 	rbit	r2, r3
 800341c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003420:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800342a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800342e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003432:	601a      	str	r2, [r3, #0]
 8003434:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003438:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	fa93 f2a3 	rbit	r2, r3
 8003442:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003446:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	4b2b      	ldr	r3, [pc, #172]	; (80034fc <HAL_RCC_OscConfig+0x1078>)
 800344e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003450:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003454:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003458:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800345c:	6011      	str	r1, [r2, #0]
 800345e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003462:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003466:	6812      	ldr	r2, [r2, #0]
 8003468:	fa92 f1a2 	rbit	r1, r2
 800346c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003470:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003474:	6011      	str	r1, [r2, #0]
  return result;
 8003476:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800347a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800347e:	6812      	ldr	r2, [r2, #0]
 8003480:	fab2 f282 	clz	r2, r2
 8003484:	b2d2      	uxtb	r2, r2
 8003486:	f042 0220 	orr.w	r2, r2, #32
 800348a:	b2d2      	uxtb	r2, r2
 800348c:	f002 021f 	and.w	r2, r2, #31
 8003490:	2101      	movs	r1, #1
 8003492:	fa01 f202 	lsl.w	r2, r1, r2
 8003496:	4013      	ands	r3, r2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d180      	bne.n	800339e <HAL_RCC_OscConfig+0xf1a>
 800349c:	e027      	b.n	80034ee <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800349e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d101      	bne.n	80034b2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e01e      	b.n	80034f0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034b2:	4b12      	ldr	r3, [pc, #72]	; (80034fc <HAL_RCC_OscConfig+0x1078>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80034ba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80034be:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80034c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6a1b      	ldr	r3, [r3, #32]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d10b      	bne.n	80034ea <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80034d2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80034d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80034da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d001      	beq.n	80034ee <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e000      	b.n	80034f0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80034ee:	2300      	movs	r3, #0
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	40021000 	.word	0x40021000

08003500 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b09e      	sub	sp, #120	; 0x78
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800350a:	2300      	movs	r3, #0
 800350c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e162      	b.n	80037de <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003518:	4b90      	ldr	r3, [pc, #576]	; (800375c <HAL_RCC_ClockConfig+0x25c>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0307 	and.w	r3, r3, #7
 8003520:	683a      	ldr	r2, [r7, #0]
 8003522:	429a      	cmp	r2, r3
 8003524:	d910      	bls.n	8003548 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003526:	4b8d      	ldr	r3, [pc, #564]	; (800375c <HAL_RCC_ClockConfig+0x25c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f023 0207 	bic.w	r2, r3, #7
 800352e:	498b      	ldr	r1, [pc, #556]	; (800375c <HAL_RCC_ClockConfig+0x25c>)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	4313      	orrs	r3, r2
 8003534:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003536:	4b89      	ldr	r3, [pc, #548]	; (800375c <HAL_RCC_ClockConfig+0x25c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	683a      	ldr	r2, [r7, #0]
 8003540:	429a      	cmp	r2, r3
 8003542:	d001      	beq.n	8003548 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e14a      	b.n	80037de <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d008      	beq.n	8003566 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003554:	4b82      	ldr	r3, [pc, #520]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	497f      	ldr	r1, [pc, #508]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 8003562:	4313      	orrs	r3, r2
 8003564:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 80dc 	beq.w	800372c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d13c      	bne.n	80035f6 <HAL_RCC_ClockConfig+0xf6>
 800357c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003580:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003582:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003584:	fa93 f3a3 	rbit	r3, r3
 8003588:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800358a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800358c:	fab3 f383 	clz	r3, r3
 8003590:	b2db      	uxtb	r3, r3
 8003592:	095b      	lsrs	r3, r3, #5
 8003594:	b2db      	uxtb	r3, r3
 8003596:	f043 0301 	orr.w	r3, r3, #1
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b01      	cmp	r3, #1
 800359e:	d102      	bne.n	80035a6 <HAL_RCC_ClockConfig+0xa6>
 80035a0:	4b6f      	ldr	r3, [pc, #444]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	e00f      	b.n	80035c6 <HAL_RCC_ClockConfig+0xc6>
 80035a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035aa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80035ae:	fa93 f3a3 	rbit	r3, r3
 80035b2:	667b      	str	r3, [r7, #100]	; 0x64
 80035b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035b8:	663b      	str	r3, [r7, #96]	; 0x60
 80035ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035bc:	fa93 f3a3 	rbit	r3, r3
 80035c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035c2:	4b67      	ldr	r3, [pc, #412]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 80035c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80035ca:	65ba      	str	r2, [r7, #88]	; 0x58
 80035cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035ce:	fa92 f2a2 	rbit	r2, r2
 80035d2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80035d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80035d6:	fab2 f282 	clz	r2, r2
 80035da:	b2d2      	uxtb	r2, r2
 80035dc:	f042 0220 	orr.w	r2, r2, #32
 80035e0:	b2d2      	uxtb	r2, r2
 80035e2:	f002 021f 	and.w	r2, r2, #31
 80035e6:	2101      	movs	r1, #1
 80035e8:	fa01 f202 	lsl.w	r2, r1, r2
 80035ec:	4013      	ands	r3, r2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d17b      	bne.n	80036ea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e0f3      	b.n	80037de <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d13c      	bne.n	8003678 <HAL_RCC_ClockConfig+0x178>
 80035fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003602:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003604:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003606:	fa93 f3a3 	rbit	r3, r3
 800360a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800360c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800360e:	fab3 f383 	clz	r3, r3
 8003612:	b2db      	uxtb	r3, r3
 8003614:	095b      	lsrs	r3, r3, #5
 8003616:	b2db      	uxtb	r3, r3
 8003618:	f043 0301 	orr.w	r3, r3, #1
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b01      	cmp	r3, #1
 8003620:	d102      	bne.n	8003628 <HAL_RCC_ClockConfig+0x128>
 8003622:	4b4f      	ldr	r3, [pc, #316]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	e00f      	b.n	8003648 <HAL_RCC_ClockConfig+0x148>
 8003628:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800362c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003630:	fa93 f3a3 	rbit	r3, r3
 8003634:	647b      	str	r3, [r7, #68]	; 0x44
 8003636:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800363a:	643b      	str	r3, [r7, #64]	; 0x40
 800363c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800363e:	fa93 f3a3 	rbit	r3, r3
 8003642:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003644:	4b46      	ldr	r3, [pc, #280]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800364c:	63ba      	str	r2, [r7, #56]	; 0x38
 800364e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003650:	fa92 f2a2 	rbit	r2, r2
 8003654:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003656:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003658:	fab2 f282 	clz	r2, r2
 800365c:	b2d2      	uxtb	r2, r2
 800365e:	f042 0220 	orr.w	r2, r2, #32
 8003662:	b2d2      	uxtb	r2, r2
 8003664:	f002 021f 	and.w	r2, r2, #31
 8003668:	2101      	movs	r1, #1
 800366a:	fa01 f202 	lsl.w	r2, r1, r2
 800366e:	4013      	ands	r3, r2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d13a      	bne.n	80036ea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e0b2      	b.n	80037de <HAL_RCC_ClockConfig+0x2de>
 8003678:	2302      	movs	r3, #2
 800367a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800367e:	fa93 f3a3 	rbit	r3, r3
 8003682:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003686:	fab3 f383 	clz	r3, r3
 800368a:	b2db      	uxtb	r3, r3
 800368c:	095b      	lsrs	r3, r3, #5
 800368e:	b2db      	uxtb	r3, r3
 8003690:	f043 0301 	orr.w	r3, r3, #1
 8003694:	b2db      	uxtb	r3, r3
 8003696:	2b01      	cmp	r3, #1
 8003698:	d102      	bne.n	80036a0 <HAL_RCC_ClockConfig+0x1a0>
 800369a:	4b31      	ldr	r3, [pc, #196]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	e00d      	b.n	80036bc <HAL_RCC_ClockConfig+0x1bc>
 80036a0:	2302      	movs	r3, #2
 80036a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a6:	fa93 f3a3 	rbit	r3, r3
 80036aa:	627b      	str	r3, [r7, #36]	; 0x24
 80036ac:	2302      	movs	r3, #2
 80036ae:	623b      	str	r3, [r7, #32]
 80036b0:	6a3b      	ldr	r3, [r7, #32]
 80036b2:	fa93 f3a3 	rbit	r3, r3
 80036b6:	61fb      	str	r3, [r7, #28]
 80036b8:	4b29      	ldr	r3, [pc, #164]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	2202      	movs	r2, #2
 80036be:	61ba      	str	r2, [r7, #24]
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	fa92 f2a2 	rbit	r2, r2
 80036c6:	617a      	str	r2, [r7, #20]
  return result;
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	fab2 f282 	clz	r2, r2
 80036ce:	b2d2      	uxtb	r2, r2
 80036d0:	f042 0220 	orr.w	r2, r2, #32
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	f002 021f 	and.w	r2, r2, #31
 80036da:	2101      	movs	r1, #1
 80036dc:	fa01 f202 	lsl.w	r2, r1, r2
 80036e0:	4013      	ands	r3, r2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e079      	b.n	80037de <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036ea:	4b1d      	ldr	r3, [pc, #116]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f023 0203 	bic.w	r2, r3, #3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	491a      	ldr	r1, [pc, #104]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036fc:	f7fd fd96 	bl	800122c <HAL_GetTick>
 8003700:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003702:	e00a      	b.n	800371a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003704:	f7fd fd92 	bl	800122c <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003712:	4293      	cmp	r3, r2
 8003714:	d901      	bls.n	800371a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e061      	b.n	80037de <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800371a:	4b11      	ldr	r3, [pc, #68]	; (8003760 <HAL_RCC_ClockConfig+0x260>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f003 020c 	and.w	r2, r3, #12
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	429a      	cmp	r2, r3
 800372a:	d1eb      	bne.n	8003704 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800372c:	4b0b      	ldr	r3, [pc, #44]	; (800375c <HAL_RCC_ClockConfig+0x25c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	429a      	cmp	r2, r3
 8003738:	d214      	bcs.n	8003764 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800373a:	4b08      	ldr	r3, [pc, #32]	; (800375c <HAL_RCC_ClockConfig+0x25c>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f023 0207 	bic.w	r2, r3, #7
 8003742:	4906      	ldr	r1, [pc, #24]	; (800375c <HAL_RCC_ClockConfig+0x25c>)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	4313      	orrs	r3, r2
 8003748:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800374a:	4b04      	ldr	r3, [pc, #16]	; (800375c <HAL_RCC_ClockConfig+0x25c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0307 	and.w	r3, r3, #7
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	429a      	cmp	r2, r3
 8003756:	d005      	beq.n	8003764 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e040      	b.n	80037de <HAL_RCC_ClockConfig+0x2de>
 800375c:	40022000 	.word	0x40022000
 8003760:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b00      	cmp	r3, #0
 800376e:	d008      	beq.n	8003782 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003770:	4b1d      	ldr	r3, [pc, #116]	; (80037e8 <HAL_RCC_ClockConfig+0x2e8>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	491a      	ldr	r1, [pc, #104]	; (80037e8 <HAL_RCC_ClockConfig+0x2e8>)
 800377e:	4313      	orrs	r3, r2
 8003780:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	2b00      	cmp	r3, #0
 800378c:	d009      	beq.n	80037a2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800378e:	4b16      	ldr	r3, [pc, #88]	; (80037e8 <HAL_RCC_ClockConfig+0x2e8>)
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	4912      	ldr	r1, [pc, #72]	; (80037e8 <HAL_RCC_ClockConfig+0x2e8>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80037a2:	f000 f829 	bl	80037f8 <HAL_RCC_GetSysClockFreq>
 80037a6:	4601      	mov	r1, r0
 80037a8:	4b0f      	ldr	r3, [pc, #60]	; (80037e8 <HAL_RCC_ClockConfig+0x2e8>)
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037b0:	22f0      	movs	r2, #240	; 0xf0
 80037b2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	fa92 f2a2 	rbit	r2, r2
 80037ba:	60fa      	str	r2, [r7, #12]
  return result;
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	fab2 f282 	clz	r2, r2
 80037c2:	b2d2      	uxtb	r2, r2
 80037c4:	40d3      	lsrs	r3, r2
 80037c6:	4a09      	ldr	r2, [pc, #36]	; (80037ec <HAL_RCC_ClockConfig+0x2ec>)
 80037c8:	5cd3      	ldrb	r3, [r2, r3]
 80037ca:	fa21 f303 	lsr.w	r3, r1, r3
 80037ce:	4a08      	ldr	r2, [pc, #32]	; (80037f0 <HAL_RCC_ClockConfig+0x2f0>)
 80037d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80037d2:	4b08      	ldr	r3, [pc, #32]	; (80037f4 <HAL_RCC_ClockConfig+0x2f4>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fd fce4 	bl	80011a4 <HAL_InitTick>
  
  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3778      	adds	r7, #120	; 0x78
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	40021000 	.word	0x40021000
 80037ec:	08004850 	.word	0x08004850
 80037f0:	20000004 	.word	0x20000004
 80037f4:	20000008 	.word	0x20000008

080037f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b08b      	sub	sp, #44	; 0x2c
 80037fc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037fe:	2300      	movs	r3, #0
 8003800:	61fb      	str	r3, [r7, #28]
 8003802:	2300      	movs	r3, #0
 8003804:	61bb      	str	r3, [r7, #24]
 8003806:	2300      	movs	r3, #0
 8003808:	627b      	str	r3, [r7, #36]	; 0x24
 800380a:	2300      	movs	r3, #0
 800380c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800380e:	2300      	movs	r3, #0
 8003810:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003812:	4b29      	ldr	r3, [pc, #164]	; (80038b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	f003 030c 	and.w	r3, r3, #12
 800381e:	2b04      	cmp	r3, #4
 8003820:	d002      	beq.n	8003828 <HAL_RCC_GetSysClockFreq+0x30>
 8003822:	2b08      	cmp	r3, #8
 8003824:	d003      	beq.n	800382e <HAL_RCC_GetSysClockFreq+0x36>
 8003826:	e03c      	b.n	80038a2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003828:	4b24      	ldr	r3, [pc, #144]	; (80038bc <HAL_RCC_GetSysClockFreq+0xc4>)
 800382a:	623b      	str	r3, [r7, #32]
      break;
 800382c:	e03c      	b.n	80038a8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003834:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003838:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383a:	68ba      	ldr	r2, [r7, #8]
 800383c:	fa92 f2a2 	rbit	r2, r2
 8003840:	607a      	str	r2, [r7, #4]
  return result;
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	fab2 f282 	clz	r2, r2
 8003848:	b2d2      	uxtb	r2, r2
 800384a:	40d3      	lsrs	r3, r2
 800384c:	4a1c      	ldr	r2, [pc, #112]	; (80038c0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800384e:	5cd3      	ldrb	r3, [r2, r3]
 8003850:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003852:	4b19      	ldr	r3, [pc, #100]	; (80038b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003856:	f003 030f 	and.w	r3, r3, #15
 800385a:	220f      	movs	r2, #15
 800385c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	fa92 f2a2 	rbit	r2, r2
 8003864:	60fa      	str	r2, [r7, #12]
  return result;
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	fab2 f282 	clz	r2, r2
 800386c:	b2d2      	uxtb	r2, r2
 800386e:	40d3      	lsrs	r3, r2
 8003870:	4a14      	ldr	r2, [pc, #80]	; (80038c4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003872:	5cd3      	ldrb	r3, [r2, r3]
 8003874:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d008      	beq.n	8003892 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003880:	4a0e      	ldr	r2, [pc, #56]	; (80038bc <HAL_RCC_GetSysClockFreq+0xc4>)
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	fbb2 f2f3 	udiv	r2, r2, r3
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	fb02 f303 	mul.w	r3, r2, r3
 800388e:	627b      	str	r3, [r7, #36]	; 0x24
 8003890:	e004      	b.n	800389c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	4a0c      	ldr	r2, [pc, #48]	; (80038c8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003896:	fb02 f303 	mul.w	r3, r2, r3
 800389a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800389c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389e:	623b      	str	r3, [r7, #32]
      break;
 80038a0:	e002      	b.n	80038a8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80038a2:	4b06      	ldr	r3, [pc, #24]	; (80038bc <HAL_RCC_GetSysClockFreq+0xc4>)
 80038a4:	623b      	str	r3, [r7, #32]
      break;
 80038a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038a8:	6a3b      	ldr	r3, [r7, #32]
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	372c      	adds	r7, #44	; 0x2c
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	40021000 	.word	0x40021000
 80038bc:	007a1200 	.word	0x007a1200
 80038c0:	08004868 	.word	0x08004868
 80038c4:	08004878 	.word	0x08004878
 80038c8:	003d0900 	.word	0x003d0900

080038cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038d0:	4b03      	ldr	r3, [pc, #12]	; (80038e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80038d2:	681b      	ldr	r3, [r3, #0]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	20000004 	.word	0x20000004

080038e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80038ea:	f7ff ffef 	bl	80038cc <HAL_RCC_GetHCLKFreq>
 80038ee:	4601      	mov	r1, r0
 80038f0:	4b0b      	ldr	r3, [pc, #44]	; (8003920 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80038f8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80038fc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	fa92 f2a2 	rbit	r2, r2
 8003904:	603a      	str	r2, [r7, #0]
  return result;
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	fab2 f282 	clz	r2, r2
 800390c:	b2d2      	uxtb	r2, r2
 800390e:	40d3      	lsrs	r3, r2
 8003910:	4a04      	ldr	r2, [pc, #16]	; (8003924 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003912:	5cd3      	ldrb	r3, [r2, r3]
 8003914:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003918:	4618      	mov	r0, r3
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40021000 	.word	0x40021000
 8003924:	08004860 	.word	0x08004860

08003928 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800392e:	f7ff ffcd 	bl	80038cc <HAL_RCC_GetHCLKFreq>
 8003932:	4601      	mov	r1, r0
 8003934:	4b0b      	ldr	r3, [pc, #44]	; (8003964 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800393c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003940:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	fa92 f2a2 	rbit	r2, r2
 8003948:	603a      	str	r2, [r7, #0]
  return result;
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	fab2 f282 	clz	r2, r2
 8003950:	b2d2      	uxtb	r2, r2
 8003952:	40d3      	lsrs	r3, r2
 8003954:	4a04      	ldr	r2, [pc, #16]	; (8003968 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003956:	5cd3      	ldrb	r3, [r2, r3]
 8003958:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800395c:	4618      	mov	r0, r3
 800395e:	3708      	adds	r7, #8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40021000 	.word	0x40021000
 8003968:	08004860 	.word	0x08004860

0800396c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b092      	sub	sp, #72	; 0x48
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003974:	2300      	movs	r3, #0
 8003976:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800397c:	2300      	movs	r3, #0
 800397e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800398a:	2b00      	cmp	r3, #0
 800398c:	f000 80cd 	beq.w	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003990:	4b86      	ldr	r3, [pc, #536]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003992:	69db      	ldr	r3, [r3, #28]
 8003994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d10e      	bne.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800399c:	4b83      	ldr	r3, [pc, #524]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800399e:	69db      	ldr	r3, [r3, #28]
 80039a0:	4a82      	ldr	r2, [pc, #520]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039a6:	61d3      	str	r3, [r2, #28]
 80039a8:	4b80      	ldr	r3, [pc, #512]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039b0:	60bb      	str	r3, [r7, #8]
 80039b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039b4:	2301      	movs	r3, #1
 80039b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ba:	4b7d      	ldr	r3, [pc, #500]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d118      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039c6:	4b7a      	ldr	r3, [pc, #488]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a79      	ldr	r2, [pc, #484]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039d0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039d2:	f7fd fc2b 	bl	800122c <HAL_GetTick>
 80039d6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039d8:	e008      	b.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039da:	f7fd fc27 	bl	800122c <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	2b64      	cmp	r3, #100	; 0x64
 80039e6:	d901      	bls.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	e0db      	b.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ec:	4b70      	ldr	r3, [pc, #448]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d0f0      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039f8:	4b6c      	ldr	r3, [pc, #432]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a00:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d07d      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a10:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d076      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a16:	4b65      	ldr	r3, [pc, #404]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a24:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a28:	fa93 f3a3 	rbit	r3, r3
 8003a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a30:	fab3 f383 	clz	r3, r3
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	461a      	mov	r2, r3
 8003a38:	4b5e      	ldr	r3, [pc, #376]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a3a:	4413      	add	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	461a      	mov	r2, r3
 8003a40:	2301      	movs	r3, #1
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a48:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a4c:	fa93 f3a3 	rbit	r3, r3
 8003a50:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a54:	fab3 f383 	clz	r3, r3
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	4b55      	ldr	r3, [pc, #340]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a5e:	4413      	add	r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	461a      	mov	r2, r3
 8003a64:	2300      	movs	r3, #0
 8003a66:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a68:	4a50      	ldr	r2, [pc, #320]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a6c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d045      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a78:	f7fd fbd8 	bl	800122c <HAL_GetTick>
 8003a7c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7e:	e00a      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a80:	f7fd fbd4 	bl	800122c <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e086      	b.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003a96:	2302      	movs	r3, #2
 8003a98:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a9c:	fa93 f3a3 	rbit	r3, r3
 8003aa0:	627b      	str	r3, [r7, #36]	; 0x24
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	623b      	str	r3, [r7, #32]
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	fa93 f3a3 	rbit	r3, r3
 8003aac:	61fb      	str	r3, [r7, #28]
  return result;
 8003aae:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ab0:	fab3 f383 	clz	r3, r3
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	095b      	lsrs	r3, r3, #5
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	f043 0302 	orr.w	r3, r3, #2
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d102      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003ac4:	4b39      	ldr	r3, [pc, #228]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ac6:	6a1b      	ldr	r3, [r3, #32]
 8003ac8:	e007      	b.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003aca:	2302      	movs	r3, #2
 8003acc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	fa93 f3a3 	rbit	r3, r3
 8003ad4:	617b      	str	r3, [r7, #20]
 8003ad6:	4b35      	ldr	r3, [pc, #212]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ada:	2202      	movs	r2, #2
 8003adc:	613a      	str	r2, [r7, #16]
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	fa92 f2a2 	rbit	r2, r2
 8003ae4:	60fa      	str	r2, [r7, #12]
  return result;
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	fab2 f282 	clz	r2, r2
 8003aec:	b2d2      	uxtb	r2, r2
 8003aee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003af2:	b2d2      	uxtb	r2, r2
 8003af4:	f002 021f 	and.w	r2, r2, #31
 8003af8:	2101      	movs	r1, #1
 8003afa:	fa01 f202 	lsl.w	r2, r1, r2
 8003afe:	4013      	ands	r3, r2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0bd      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003b04:	4b29      	ldr	r3, [pc, #164]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	4926      	ldr	r1, [pc, #152]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b16:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d105      	bne.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b1e:	4b23      	ldr	r3, [pc, #140]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	4a22      	ldr	r2, [pc, #136]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b28:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d008      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b36:	4b1d      	ldr	r3, [pc, #116]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3a:	f023 0203 	bic.w	r2, r3, #3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	491a      	ldr	r1, [pc, #104]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0320 	and.w	r3, r3, #32
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d008      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b54:	4b15      	ldr	r3, [pc, #84]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b58:	f023 0210 	bic.w	r2, r3, #16
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	4912      	ldr	r1, [pc, #72]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d008      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003b72:	4b0e      	ldr	r3, [pc, #56]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b76:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	490b      	ldr	r1, [pc, #44]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d008      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003b90:	4b06      	ldr	r3, [pc, #24]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	4903      	ldr	r1, [pc, #12]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3748      	adds	r7, #72	; 0x48
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40021000 	.word	0x40021000
 8003bb0:	40007000 	.word	0x40007000
 8003bb4:	10908100 	.word	0x10908100

08003bb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e040      	b.n	8003c4c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d106      	bne.n	8003be0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f7fd fa22 	bl	8001024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2224      	movs	r2, #36	; 0x24
 8003be4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 0201 	bic.w	r2, r2, #1
 8003bf4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 f82c 	bl	8003c54 <UART_SetConfig>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d101      	bne.n	8003c06 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e022      	b.n	8003c4c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d002      	beq.n	8003c14 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 f956 	bl	8003ec0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689a      	ldr	r2, [r3, #8]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f042 0201 	orr.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f000 f9dd 	bl	8004004 <UART_CheckIdleState>
 8003c4a:	4603      	mov	r3, r0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3708      	adds	r7, #8
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b088      	sub	sp, #32
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	69db      	ldr	r3, [r3, #28]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	4b8a      	ldr	r3, [pc, #552]	; (8003ea8 <UART_SetConfig+0x254>)
 8003c80:	4013      	ands	r3, r2
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	6979      	ldr	r1, [r7, #20]
 8003c88:	430b      	orrs	r3, r1
 8003c8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	68da      	ldr	r2, [r3, #12]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	699b      	ldr	r3, [r3, #24]
 8003ca6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a1b      	ldr	r3, [r3, #32]
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a78      	ldr	r2, [pc, #480]	; (8003eac <UART_SetConfig+0x258>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d120      	bne.n	8003d12 <UART_SetConfig+0xbe>
 8003cd0:	4b77      	ldr	r3, [pc, #476]	; (8003eb0 <UART_SetConfig+0x25c>)
 8003cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd4:	f003 0303 	and.w	r3, r3, #3
 8003cd8:	2b03      	cmp	r3, #3
 8003cda:	d817      	bhi.n	8003d0c <UART_SetConfig+0xb8>
 8003cdc:	a201      	add	r2, pc, #4	; (adr r2, 8003ce4 <UART_SetConfig+0x90>)
 8003cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce2:	bf00      	nop
 8003ce4:	08003cf5 	.word	0x08003cf5
 8003ce8:	08003d01 	.word	0x08003d01
 8003cec:	08003d07 	.word	0x08003d07
 8003cf0:	08003cfb 	.word	0x08003cfb
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	77fb      	strb	r3, [r7, #31]
 8003cf8:	e01d      	b.n	8003d36 <UART_SetConfig+0xe2>
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	77fb      	strb	r3, [r7, #31]
 8003cfe:	e01a      	b.n	8003d36 <UART_SetConfig+0xe2>
 8003d00:	2304      	movs	r3, #4
 8003d02:	77fb      	strb	r3, [r7, #31]
 8003d04:	e017      	b.n	8003d36 <UART_SetConfig+0xe2>
 8003d06:	2308      	movs	r3, #8
 8003d08:	77fb      	strb	r3, [r7, #31]
 8003d0a:	e014      	b.n	8003d36 <UART_SetConfig+0xe2>
 8003d0c:	2310      	movs	r3, #16
 8003d0e:	77fb      	strb	r3, [r7, #31]
 8003d10:	e011      	b.n	8003d36 <UART_SetConfig+0xe2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a67      	ldr	r2, [pc, #412]	; (8003eb4 <UART_SetConfig+0x260>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d102      	bne.n	8003d22 <UART_SetConfig+0xce>
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	77fb      	strb	r3, [r7, #31]
 8003d20:	e009      	b.n	8003d36 <UART_SetConfig+0xe2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a64      	ldr	r2, [pc, #400]	; (8003eb8 <UART_SetConfig+0x264>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d102      	bne.n	8003d32 <UART_SetConfig+0xde>
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	77fb      	strb	r3, [r7, #31]
 8003d30:	e001      	b.n	8003d36 <UART_SetConfig+0xe2>
 8003d32:	2310      	movs	r3, #16
 8003d34:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d3e:	d15a      	bne.n	8003df6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003d40:	7ffb      	ldrb	r3, [r7, #31]
 8003d42:	2b08      	cmp	r3, #8
 8003d44:	d827      	bhi.n	8003d96 <UART_SetConfig+0x142>
 8003d46:	a201      	add	r2, pc, #4	; (adr r2, 8003d4c <UART_SetConfig+0xf8>)
 8003d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d4c:	08003d71 	.word	0x08003d71
 8003d50:	08003d79 	.word	0x08003d79
 8003d54:	08003d81 	.word	0x08003d81
 8003d58:	08003d97 	.word	0x08003d97
 8003d5c:	08003d87 	.word	0x08003d87
 8003d60:	08003d97 	.word	0x08003d97
 8003d64:	08003d97 	.word	0x08003d97
 8003d68:	08003d97 	.word	0x08003d97
 8003d6c:	08003d8f 	.word	0x08003d8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d70:	f7ff fdb8 	bl	80038e4 <HAL_RCC_GetPCLK1Freq>
 8003d74:	61b8      	str	r0, [r7, #24]
        break;
 8003d76:	e013      	b.n	8003da0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d78:	f7ff fdd6 	bl	8003928 <HAL_RCC_GetPCLK2Freq>
 8003d7c:	61b8      	str	r0, [r7, #24]
        break;
 8003d7e:	e00f      	b.n	8003da0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d80:	4b4e      	ldr	r3, [pc, #312]	; (8003ebc <UART_SetConfig+0x268>)
 8003d82:	61bb      	str	r3, [r7, #24]
        break;
 8003d84:	e00c      	b.n	8003da0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d86:	f7ff fd37 	bl	80037f8 <HAL_RCC_GetSysClockFreq>
 8003d8a:	61b8      	str	r0, [r7, #24]
        break;
 8003d8c:	e008      	b.n	8003da0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d92:	61bb      	str	r3, [r7, #24]
        break;
 8003d94:	e004      	b.n	8003da0 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	77bb      	strb	r3, [r7, #30]
        break;
 8003d9e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d074      	beq.n	8003e90 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	005a      	lsls	r2, r3, #1
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	085b      	lsrs	r3, r3, #1
 8003db0:	441a      	add	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	2b0f      	cmp	r3, #15
 8003dc0:	d916      	bls.n	8003df0 <UART_SetConfig+0x19c>
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dc8:	d212      	bcs.n	8003df0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	f023 030f 	bic.w	r3, r3, #15
 8003dd2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	085b      	lsrs	r3, r3, #1
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	f003 0307 	and.w	r3, r3, #7
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	89fb      	ldrh	r3, [r7, #14]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	89fa      	ldrh	r2, [r7, #14]
 8003dec:	60da      	str	r2, [r3, #12]
 8003dee:	e04f      	b.n	8003e90 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	77bb      	strb	r3, [r7, #30]
 8003df4:	e04c      	b.n	8003e90 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003df6:	7ffb      	ldrb	r3, [r7, #31]
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	d828      	bhi.n	8003e4e <UART_SetConfig+0x1fa>
 8003dfc:	a201      	add	r2, pc, #4	; (adr r2, 8003e04 <UART_SetConfig+0x1b0>)
 8003dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e02:	bf00      	nop
 8003e04:	08003e29 	.word	0x08003e29
 8003e08:	08003e31 	.word	0x08003e31
 8003e0c:	08003e39 	.word	0x08003e39
 8003e10:	08003e4f 	.word	0x08003e4f
 8003e14:	08003e3f 	.word	0x08003e3f
 8003e18:	08003e4f 	.word	0x08003e4f
 8003e1c:	08003e4f 	.word	0x08003e4f
 8003e20:	08003e4f 	.word	0x08003e4f
 8003e24:	08003e47 	.word	0x08003e47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e28:	f7ff fd5c 	bl	80038e4 <HAL_RCC_GetPCLK1Freq>
 8003e2c:	61b8      	str	r0, [r7, #24]
        break;
 8003e2e:	e013      	b.n	8003e58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e30:	f7ff fd7a 	bl	8003928 <HAL_RCC_GetPCLK2Freq>
 8003e34:	61b8      	str	r0, [r7, #24]
        break;
 8003e36:	e00f      	b.n	8003e58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e38:	4b20      	ldr	r3, [pc, #128]	; (8003ebc <UART_SetConfig+0x268>)
 8003e3a:	61bb      	str	r3, [r7, #24]
        break;
 8003e3c:	e00c      	b.n	8003e58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e3e:	f7ff fcdb 	bl	80037f8 <HAL_RCC_GetSysClockFreq>
 8003e42:	61b8      	str	r0, [r7, #24]
        break;
 8003e44:	e008      	b.n	8003e58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e4a:	61bb      	str	r3, [r7, #24]
        break;
 8003e4c:	e004      	b.n	8003e58 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	77bb      	strb	r3, [r7, #30]
        break;
 8003e56:	bf00      	nop
    }

    if (pclk != 0U)
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d018      	beq.n	8003e90 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	085a      	lsrs	r2, r3, #1
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	441a      	add	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e70:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	2b0f      	cmp	r3, #15
 8003e76:	d909      	bls.n	8003e8c <UART_SetConfig+0x238>
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e7e:	d205      	bcs.n	8003e8c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	60da      	str	r2, [r3, #12]
 8003e8a:	e001      	b.n	8003e90 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003e9c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3720      	adds	r7, #32
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	efff69f3 	.word	0xefff69f3
 8003eac:	40013800 	.word	0x40013800
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	40004400 	.word	0x40004400
 8003eb8:	40004800 	.word	0x40004800
 8003ebc:	007a1200 	.word	0x007a1200

08003ec0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d00a      	beq.n	8003eea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00a      	beq.n	8003f0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	f003 0304 	and.w	r3, r3, #4
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00a      	beq.n	8003f2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f32:	f003 0308 	and.w	r3, r3, #8
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00a      	beq.n	8003f50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	f003 0310 	and.w	r3, r3, #16
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d00a      	beq.n	8003f72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f76:	f003 0320 	and.w	r3, r3, #32
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d00a      	beq.n	8003f94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	430a      	orrs	r2, r1
 8003f92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d01a      	beq.n	8003fd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fbe:	d10a      	bne.n	8003fd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	605a      	str	r2, [r3, #4]
  }
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b098      	sub	sp, #96	; 0x60
 8004008:	af02      	add	r7, sp, #8
 800400a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004014:	f7fd f90a 	bl	800122c <HAL_GetTick>
 8004018:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0308 	and.w	r3, r3, #8
 8004024:	2b08      	cmp	r3, #8
 8004026:	d12e      	bne.n	8004086 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004028:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004030:	2200      	movs	r2, #0
 8004032:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f88c 	bl	8004154 <UART_WaitOnFlagUntilTimeout>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d021      	beq.n	8004086 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800404a:	e853 3f00 	ldrex	r3, [r3]
 800404e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004050:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004052:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004056:	653b      	str	r3, [r7, #80]	; 0x50
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	461a      	mov	r2, r3
 800405e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004060:	647b      	str	r3, [r7, #68]	; 0x44
 8004062:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004064:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004066:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004068:	e841 2300 	strex	r3, r2, [r1]
 800406c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800406e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1e6      	bne.n	8004042 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2220      	movs	r2, #32
 8004078:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e062      	b.n	800414c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0304 	and.w	r3, r3, #4
 8004090:	2b04      	cmp	r3, #4
 8004092:	d149      	bne.n	8004128 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004094:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004098:	9300      	str	r3, [sp, #0]
 800409a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800409c:	2200      	movs	r2, #0
 800409e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 f856 	bl	8004154 <UART_WaitOnFlagUntilTimeout>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d03c      	beq.n	8004128 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b6:	e853 3f00 	ldrex	r3, [r3]
 80040ba:	623b      	str	r3, [r7, #32]
   return(result);
 80040bc:	6a3b      	ldr	r3, [r7, #32]
 80040be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80040c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	461a      	mov	r2, r3
 80040ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040cc:	633b      	str	r3, [r7, #48]	; 0x30
 80040ce:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040d4:	e841 2300 	strex	r3, r2, [r1]
 80040d8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80040da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1e6      	bne.n	80040ae <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	3308      	adds	r3, #8
 80040e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	e853 3f00 	ldrex	r3, [r3]
 80040ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f023 0301 	bic.w	r3, r3, #1
 80040f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	3308      	adds	r3, #8
 80040fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004100:	61fa      	str	r2, [r7, #28]
 8004102:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004104:	69b9      	ldr	r1, [r7, #24]
 8004106:	69fa      	ldr	r2, [r7, #28]
 8004108:	e841 2300 	strex	r3, r2, [r1]
 800410c:	617b      	str	r3, [r7, #20]
   return(result);
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1e5      	bne.n	80040e0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2220      	movs	r2, #32
 8004118:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	e011      	b.n	800414c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2220      	movs	r2, #32
 800412c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2220      	movs	r2, #32
 8004132:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3758      	adds	r7, #88	; 0x58
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	603b      	str	r3, [r7, #0]
 8004160:	4613      	mov	r3, r2
 8004162:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004164:	e049      	b.n	80041fa <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800416c:	d045      	beq.n	80041fa <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800416e:	f7fd f85d 	bl	800122c <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	429a      	cmp	r2, r3
 800417c:	d302      	bcc.n	8004184 <UART_WaitOnFlagUntilTimeout+0x30>
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d101      	bne.n	8004188 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e048      	b.n	800421a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b00      	cmp	r3, #0
 8004194:	d031      	beq.n	80041fa <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	69db      	ldr	r3, [r3, #28]
 800419c:	f003 0308 	and.w	r3, r3, #8
 80041a0:	2b08      	cmp	r3, #8
 80041a2:	d110      	bne.n	80041c6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2208      	movs	r2, #8
 80041aa:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80041ac:	68f8      	ldr	r0, [r7, #12]
 80041ae:	f000 f838 	bl	8004222 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2208      	movs	r2, #8
 80041b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e029      	b.n	800421a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	69db      	ldr	r3, [r3, #28]
 80041cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041d4:	d111      	bne.n	80041fa <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f000 f81e 	bl	8004222 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2220      	movs	r2, #32
 80041ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e00f      	b.n	800421a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	69da      	ldr	r2, [r3, #28]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	4013      	ands	r3, r2
 8004204:	68ba      	ldr	r2, [r7, #8]
 8004206:	429a      	cmp	r2, r3
 8004208:	bf0c      	ite	eq
 800420a:	2301      	moveq	r3, #1
 800420c:	2300      	movne	r3, #0
 800420e:	b2db      	uxtb	r3, r3
 8004210:	461a      	mov	r2, r3
 8004212:	79fb      	ldrb	r3, [r7, #7]
 8004214:	429a      	cmp	r2, r3
 8004216:	d0a6      	beq.n	8004166 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004222:	b480      	push	{r7}
 8004224:	b095      	sub	sp, #84	; 0x54
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004232:	e853 3f00 	ldrex	r3, [r3]
 8004236:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800423a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800423e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	461a      	mov	r2, r3
 8004246:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004248:	643b      	str	r3, [r7, #64]	; 0x40
 800424a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800424e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004250:	e841 2300 	strex	r3, r2, [r1]
 8004254:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1e6      	bne.n	800422a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	3308      	adds	r3, #8
 8004262:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004264:	6a3b      	ldr	r3, [r7, #32]
 8004266:	e853 3f00 	ldrex	r3, [r3]
 800426a:	61fb      	str	r3, [r7, #28]
   return(result);
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	f023 0301 	bic.w	r3, r3, #1
 8004272:	64bb      	str	r3, [r7, #72]	; 0x48
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	3308      	adds	r3, #8
 800427a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800427c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800427e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004280:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004282:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004284:	e841 2300 	strex	r3, r2, [r1]
 8004288:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800428a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1e5      	bne.n	800425c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004294:	2b01      	cmp	r3, #1
 8004296:	d118      	bne.n	80042ca <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	e853 3f00 	ldrex	r3, [r3]
 80042a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	f023 0310 	bic.w	r3, r3, #16
 80042ac:	647b      	str	r3, [r7, #68]	; 0x44
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	461a      	mov	r2, r3
 80042b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042b6:	61bb      	str	r3, [r7, #24]
 80042b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ba:	6979      	ldr	r1, [r7, #20]
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	e841 2300 	strex	r3, r2, [r1]
 80042c2:	613b      	str	r3, [r7, #16]
   return(result);
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1e6      	bne.n	8004298 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2220      	movs	r2, #32
 80042ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80042de:	bf00      	nop
 80042e0:	3754      	adds	r7, #84	; 0x54
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
	...

080042ec <__libc_init_array>:
 80042ec:	b570      	push	{r4, r5, r6, lr}
 80042ee:	4d0d      	ldr	r5, [pc, #52]	; (8004324 <__libc_init_array+0x38>)
 80042f0:	4c0d      	ldr	r4, [pc, #52]	; (8004328 <__libc_init_array+0x3c>)
 80042f2:	1b64      	subs	r4, r4, r5
 80042f4:	10a4      	asrs	r4, r4, #2
 80042f6:	2600      	movs	r6, #0
 80042f8:	42a6      	cmp	r6, r4
 80042fa:	d109      	bne.n	8004310 <__libc_init_array+0x24>
 80042fc:	4d0b      	ldr	r5, [pc, #44]	; (800432c <__libc_init_array+0x40>)
 80042fe:	4c0c      	ldr	r4, [pc, #48]	; (8004330 <__libc_init_array+0x44>)
 8004300:	f000 fa98 	bl	8004834 <_init>
 8004304:	1b64      	subs	r4, r4, r5
 8004306:	10a4      	asrs	r4, r4, #2
 8004308:	2600      	movs	r6, #0
 800430a:	42a6      	cmp	r6, r4
 800430c:	d105      	bne.n	800431a <__libc_init_array+0x2e>
 800430e:	bd70      	pop	{r4, r5, r6, pc}
 8004310:	f855 3b04 	ldr.w	r3, [r5], #4
 8004314:	4798      	blx	r3
 8004316:	3601      	adds	r6, #1
 8004318:	e7ee      	b.n	80042f8 <__libc_init_array+0xc>
 800431a:	f855 3b04 	ldr.w	r3, [r5], #4
 800431e:	4798      	blx	r3
 8004320:	3601      	adds	r6, #1
 8004322:	e7f2      	b.n	800430a <__libc_init_array+0x1e>
 8004324:	080048f8 	.word	0x080048f8
 8004328:	080048f8 	.word	0x080048f8
 800432c:	080048f8 	.word	0x080048f8
 8004330:	080048fc 	.word	0x080048fc

08004334 <memset>:
 8004334:	4402      	add	r2, r0
 8004336:	4603      	mov	r3, r0
 8004338:	4293      	cmp	r3, r2
 800433a:	d100      	bne.n	800433e <memset+0xa>
 800433c:	4770      	bx	lr
 800433e:	f803 1b01 	strb.w	r1, [r3], #1
 8004342:	e7f9      	b.n	8004338 <memset+0x4>

08004344 <atan2>:
 8004344:	f000 b800 	b.w	8004348 <__ieee754_atan2>

08004348 <__ieee754_atan2>:
 8004348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800434c:	ec57 6b11 	vmov	r6, r7, d1
 8004350:	4273      	negs	r3, r6
 8004352:	f8df e184 	ldr.w	lr, [pc, #388]	; 80044d8 <__ieee754_atan2+0x190>
 8004356:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800435a:	4333      	orrs	r3, r6
 800435c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8004360:	4573      	cmp	r3, lr
 8004362:	ec51 0b10 	vmov	r0, r1, d0
 8004366:	ee11 8a10 	vmov	r8, s2
 800436a:	d80a      	bhi.n	8004382 <__ieee754_atan2+0x3a>
 800436c:	4244      	negs	r4, r0
 800436e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004372:	4304      	orrs	r4, r0
 8004374:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8004378:	4574      	cmp	r4, lr
 800437a:	ee10 9a10 	vmov	r9, s0
 800437e:	468c      	mov	ip, r1
 8004380:	d907      	bls.n	8004392 <__ieee754_atan2+0x4a>
 8004382:	4632      	mov	r2, r6
 8004384:	463b      	mov	r3, r7
 8004386:	f7fb ff25 	bl	80001d4 <__adddf3>
 800438a:	ec41 0b10 	vmov	d0, r0, r1
 800438e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004392:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8004396:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800439a:	4334      	orrs	r4, r6
 800439c:	d103      	bne.n	80043a6 <__ieee754_atan2+0x5e>
 800439e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043a2:	f000 b89d 	b.w	80044e0 <atan>
 80043a6:	17bc      	asrs	r4, r7, #30
 80043a8:	f004 0402 	and.w	r4, r4, #2
 80043ac:	ea53 0909 	orrs.w	r9, r3, r9
 80043b0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80043b4:	d107      	bne.n	80043c6 <__ieee754_atan2+0x7e>
 80043b6:	2c02      	cmp	r4, #2
 80043b8:	d060      	beq.n	800447c <__ieee754_atan2+0x134>
 80043ba:	2c03      	cmp	r4, #3
 80043bc:	d1e5      	bne.n	800438a <__ieee754_atan2+0x42>
 80043be:	a142      	add	r1, pc, #264	; (adr r1, 80044c8 <__ieee754_atan2+0x180>)
 80043c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80043c4:	e7e1      	b.n	800438a <__ieee754_atan2+0x42>
 80043c6:	ea52 0808 	orrs.w	r8, r2, r8
 80043ca:	d106      	bne.n	80043da <__ieee754_atan2+0x92>
 80043cc:	f1bc 0f00 	cmp.w	ip, #0
 80043d0:	da5f      	bge.n	8004492 <__ieee754_atan2+0x14a>
 80043d2:	a13f      	add	r1, pc, #252	; (adr r1, 80044d0 <__ieee754_atan2+0x188>)
 80043d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80043d8:	e7d7      	b.n	800438a <__ieee754_atan2+0x42>
 80043da:	4572      	cmp	r2, lr
 80043dc:	d10f      	bne.n	80043fe <__ieee754_atan2+0xb6>
 80043de:	4293      	cmp	r3, r2
 80043e0:	f104 34ff 	add.w	r4, r4, #4294967295
 80043e4:	d107      	bne.n	80043f6 <__ieee754_atan2+0xae>
 80043e6:	2c02      	cmp	r4, #2
 80043e8:	d84c      	bhi.n	8004484 <__ieee754_atan2+0x13c>
 80043ea:	4b35      	ldr	r3, [pc, #212]	; (80044c0 <__ieee754_atan2+0x178>)
 80043ec:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80043f0:	e9d4 0100 	ldrd	r0, r1, [r4]
 80043f4:	e7c9      	b.n	800438a <__ieee754_atan2+0x42>
 80043f6:	2c02      	cmp	r4, #2
 80043f8:	d848      	bhi.n	800448c <__ieee754_atan2+0x144>
 80043fa:	4b32      	ldr	r3, [pc, #200]	; (80044c4 <__ieee754_atan2+0x17c>)
 80043fc:	e7f6      	b.n	80043ec <__ieee754_atan2+0xa4>
 80043fe:	4573      	cmp	r3, lr
 8004400:	d0e4      	beq.n	80043cc <__ieee754_atan2+0x84>
 8004402:	1a9b      	subs	r3, r3, r2
 8004404:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8004408:	ea4f 5223 	mov.w	r2, r3, asr #20
 800440c:	da1e      	bge.n	800444c <__ieee754_atan2+0x104>
 800440e:	2f00      	cmp	r7, #0
 8004410:	da01      	bge.n	8004416 <__ieee754_atan2+0xce>
 8004412:	323c      	adds	r2, #60	; 0x3c
 8004414:	db1e      	blt.n	8004454 <__ieee754_atan2+0x10c>
 8004416:	4632      	mov	r2, r6
 8004418:	463b      	mov	r3, r7
 800441a:	f7fc f9bb 	bl	8000794 <__aeabi_ddiv>
 800441e:	ec41 0b10 	vmov	d0, r0, r1
 8004422:	f000 f9fd 	bl	8004820 <fabs>
 8004426:	f000 f85b 	bl	80044e0 <atan>
 800442a:	ec51 0b10 	vmov	r0, r1, d0
 800442e:	2c01      	cmp	r4, #1
 8004430:	d013      	beq.n	800445a <__ieee754_atan2+0x112>
 8004432:	2c02      	cmp	r4, #2
 8004434:	d015      	beq.n	8004462 <__ieee754_atan2+0x11a>
 8004436:	2c00      	cmp	r4, #0
 8004438:	d0a7      	beq.n	800438a <__ieee754_atan2+0x42>
 800443a:	a319      	add	r3, pc, #100	; (adr r3, 80044a0 <__ieee754_atan2+0x158>)
 800443c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004440:	f7fb fec6 	bl	80001d0 <__aeabi_dsub>
 8004444:	a318      	add	r3, pc, #96	; (adr r3, 80044a8 <__ieee754_atan2+0x160>)
 8004446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444a:	e014      	b.n	8004476 <__ieee754_atan2+0x12e>
 800444c:	a118      	add	r1, pc, #96	; (adr r1, 80044b0 <__ieee754_atan2+0x168>)
 800444e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004452:	e7ec      	b.n	800442e <__ieee754_atan2+0xe6>
 8004454:	2000      	movs	r0, #0
 8004456:	2100      	movs	r1, #0
 8004458:	e7e9      	b.n	800442e <__ieee754_atan2+0xe6>
 800445a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800445e:	4619      	mov	r1, r3
 8004460:	e793      	b.n	800438a <__ieee754_atan2+0x42>
 8004462:	a30f      	add	r3, pc, #60	; (adr r3, 80044a0 <__ieee754_atan2+0x158>)
 8004464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004468:	f7fb feb2 	bl	80001d0 <__aeabi_dsub>
 800446c:	4602      	mov	r2, r0
 800446e:	460b      	mov	r3, r1
 8004470:	a10d      	add	r1, pc, #52	; (adr r1, 80044a8 <__ieee754_atan2+0x160>)
 8004472:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004476:	f7fb feab 	bl	80001d0 <__aeabi_dsub>
 800447a:	e786      	b.n	800438a <__ieee754_atan2+0x42>
 800447c:	a10a      	add	r1, pc, #40	; (adr r1, 80044a8 <__ieee754_atan2+0x160>)
 800447e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004482:	e782      	b.n	800438a <__ieee754_atan2+0x42>
 8004484:	a10c      	add	r1, pc, #48	; (adr r1, 80044b8 <__ieee754_atan2+0x170>)
 8004486:	e9d1 0100 	ldrd	r0, r1, [r1]
 800448a:	e77e      	b.n	800438a <__ieee754_atan2+0x42>
 800448c:	2000      	movs	r0, #0
 800448e:	2100      	movs	r1, #0
 8004490:	e77b      	b.n	800438a <__ieee754_atan2+0x42>
 8004492:	a107      	add	r1, pc, #28	; (adr r1, 80044b0 <__ieee754_atan2+0x168>)
 8004494:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004498:	e777      	b.n	800438a <__ieee754_atan2+0x42>
 800449a:	bf00      	nop
 800449c:	f3af 8000 	nop.w
 80044a0:	33145c07 	.word	0x33145c07
 80044a4:	3ca1a626 	.word	0x3ca1a626
 80044a8:	54442d18 	.word	0x54442d18
 80044ac:	400921fb 	.word	0x400921fb
 80044b0:	54442d18 	.word	0x54442d18
 80044b4:	3ff921fb 	.word	0x3ff921fb
 80044b8:	54442d18 	.word	0x54442d18
 80044bc:	3fe921fb 	.word	0x3fe921fb
 80044c0:	08004888 	.word	0x08004888
 80044c4:	080048a0 	.word	0x080048a0
 80044c8:	54442d18 	.word	0x54442d18
 80044cc:	c00921fb 	.word	0xc00921fb
 80044d0:	54442d18 	.word	0x54442d18
 80044d4:	bff921fb 	.word	0xbff921fb
 80044d8:	7ff00000 	.word	0x7ff00000
 80044dc:	00000000 	.word	0x00000000

080044e0 <atan>:
 80044e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e4:	ec55 4b10 	vmov	r4, r5, d0
 80044e8:	4bc3      	ldr	r3, [pc, #780]	; (80047f8 <atan+0x318>)
 80044ea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80044ee:	429e      	cmp	r6, r3
 80044f0:	46ab      	mov	fp, r5
 80044f2:	dd18      	ble.n	8004526 <atan+0x46>
 80044f4:	4bc1      	ldr	r3, [pc, #772]	; (80047fc <atan+0x31c>)
 80044f6:	429e      	cmp	r6, r3
 80044f8:	dc01      	bgt.n	80044fe <atan+0x1e>
 80044fa:	d109      	bne.n	8004510 <atan+0x30>
 80044fc:	b144      	cbz	r4, 8004510 <atan+0x30>
 80044fe:	4622      	mov	r2, r4
 8004500:	462b      	mov	r3, r5
 8004502:	4620      	mov	r0, r4
 8004504:	4629      	mov	r1, r5
 8004506:	f7fb fe65 	bl	80001d4 <__adddf3>
 800450a:	4604      	mov	r4, r0
 800450c:	460d      	mov	r5, r1
 800450e:	e006      	b.n	800451e <atan+0x3e>
 8004510:	f1bb 0f00 	cmp.w	fp, #0
 8004514:	f300 8131 	bgt.w	800477a <atan+0x29a>
 8004518:	a59b      	add	r5, pc, #620	; (adr r5, 8004788 <atan+0x2a8>)
 800451a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800451e:	ec45 4b10 	vmov	d0, r4, r5
 8004522:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004526:	4bb6      	ldr	r3, [pc, #728]	; (8004800 <atan+0x320>)
 8004528:	429e      	cmp	r6, r3
 800452a:	dc14      	bgt.n	8004556 <atan+0x76>
 800452c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8004530:	429e      	cmp	r6, r3
 8004532:	dc0d      	bgt.n	8004550 <atan+0x70>
 8004534:	a396      	add	r3, pc, #600	; (adr r3, 8004790 <atan+0x2b0>)
 8004536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453a:	ee10 0a10 	vmov	r0, s0
 800453e:	4629      	mov	r1, r5
 8004540:	f7fb fe48 	bl	80001d4 <__adddf3>
 8004544:	4baf      	ldr	r3, [pc, #700]	; (8004804 <atan+0x324>)
 8004546:	2200      	movs	r2, #0
 8004548:	f7fc fa8a 	bl	8000a60 <__aeabi_dcmpgt>
 800454c:	2800      	cmp	r0, #0
 800454e:	d1e6      	bne.n	800451e <atan+0x3e>
 8004550:	f04f 3aff 	mov.w	sl, #4294967295
 8004554:	e02b      	b.n	80045ae <atan+0xce>
 8004556:	f000 f963 	bl	8004820 <fabs>
 800455a:	4bab      	ldr	r3, [pc, #684]	; (8004808 <atan+0x328>)
 800455c:	429e      	cmp	r6, r3
 800455e:	ec55 4b10 	vmov	r4, r5, d0
 8004562:	f300 80bf 	bgt.w	80046e4 <atan+0x204>
 8004566:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800456a:	429e      	cmp	r6, r3
 800456c:	f300 80a0 	bgt.w	80046b0 <atan+0x1d0>
 8004570:	ee10 2a10 	vmov	r2, s0
 8004574:	ee10 0a10 	vmov	r0, s0
 8004578:	462b      	mov	r3, r5
 800457a:	4629      	mov	r1, r5
 800457c:	f7fb fe2a 	bl	80001d4 <__adddf3>
 8004580:	4ba0      	ldr	r3, [pc, #640]	; (8004804 <atan+0x324>)
 8004582:	2200      	movs	r2, #0
 8004584:	f7fb fe24 	bl	80001d0 <__aeabi_dsub>
 8004588:	2200      	movs	r2, #0
 800458a:	4606      	mov	r6, r0
 800458c:	460f      	mov	r7, r1
 800458e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004592:	4620      	mov	r0, r4
 8004594:	4629      	mov	r1, r5
 8004596:	f7fb fe1d 	bl	80001d4 <__adddf3>
 800459a:	4602      	mov	r2, r0
 800459c:	460b      	mov	r3, r1
 800459e:	4630      	mov	r0, r6
 80045a0:	4639      	mov	r1, r7
 80045a2:	f7fc f8f7 	bl	8000794 <__aeabi_ddiv>
 80045a6:	f04f 0a00 	mov.w	sl, #0
 80045aa:	4604      	mov	r4, r0
 80045ac:	460d      	mov	r5, r1
 80045ae:	4622      	mov	r2, r4
 80045b0:	462b      	mov	r3, r5
 80045b2:	4620      	mov	r0, r4
 80045b4:	4629      	mov	r1, r5
 80045b6:	f7fb ffc3 	bl	8000540 <__aeabi_dmul>
 80045ba:	4602      	mov	r2, r0
 80045bc:	460b      	mov	r3, r1
 80045be:	4680      	mov	r8, r0
 80045c0:	4689      	mov	r9, r1
 80045c2:	f7fb ffbd 	bl	8000540 <__aeabi_dmul>
 80045c6:	a374      	add	r3, pc, #464	; (adr r3, 8004798 <atan+0x2b8>)
 80045c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045cc:	4606      	mov	r6, r0
 80045ce:	460f      	mov	r7, r1
 80045d0:	f7fb ffb6 	bl	8000540 <__aeabi_dmul>
 80045d4:	a372      	add	r3, pc, #456	; (adr r3, 80047a0 <atan+0x2c0>)
 80045d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045da:	f7fb fdfb 	bl	80001d4 <__adddf3>
 80045de:	4632      	mov	r2, r6
 80045e0:	463b      	mov	r3, r7
 80045e2:	f7fb ffad 	bl	8000540 <__aeabi_dmul>
 80045e6:	a370      	add	r3, pc, #448	; (adr r3, 80047a8 <atan+0x2c8>)
 80045e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ec:	f7fb fdf2 	bl	80001d4 <__adddf3>
 80045f0:	4632      	mov	r2, r6
 80045f2:	463b      	mov	r3, r7
 80045f4:	f7fb ffa4 	bl	8000540 <__aeabi_dmul>
 80045f8:	a36d      	add	r3, pc, #436	; (adr r3, 80047b0 <atan+0x2d0>)
 80045fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fe:	f7fb fde9 	bl	80001d4 <__adddf3>
 8004602:	4632      	mov	r2, r6
 8004604:	463b      	mov	r3, r7
 8004606:	f7fb ff9b 	bl	8000540 <__aeabi_dmul>
 800460a:	a36b      	add	r3, pc, #428	; (adr r3, 80047b8 <atan+0x2d8>)
 800460c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004610:	f7fb fde0 	bl	80001d4 <__adddf3>
 8004614:	4632      	mov	r2, r6
 8004616:	463b      	mov	r3, r7
 8004618:	f7fb ff92 	bl	8000540 <__aeabi_dmul>
 800461c:	a368      	add	r3, pc, #416	; (adr r3, 80047c0 <atan+0x2e0>)
 800461e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004622:	f7fb fdd7 	bl	80001d4 <__adddf3>
 8004626:	4642      	mov	r2, r8
 8004628:	464b      	mov	r3, r9
 800462a:	f7fb ff89 	bl	8000540 <__aeabi_dmul>
 800462e:	a366      	add	r3, pc, #408	; (adr r3, 80047c8 <atan+0x2e8>)
 8004630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004634:	4680      	mov	r8, r0
 8004636:	4689      	mov	r9, r1
 8004638:	4630      	mov	r0, r6
 800463a:	4639      	mov	r1, r7
 800463c:	f7fb ff80 	bl	8000540 <__aeabi_dmul>
 8004640:	a363      	add	r3, pc, #396	; (adr r3, 80047d0 <atan+0x2f0>)
 8004642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004646:	f7fb fdc3 	bl	80001d0 <__aeabi_dsub>
 800464a:	4632      	mov	r2, r6
 800464c:	463b      	mov	r3, r7
 800464e:	f7fb ff77 	bl	8000540 <__aeabi_dmul>
 8004652:	a361      	add	r3, pc, #388	; (adr r3, 80047d8 <atan+0x2f8>)
 8004654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004658:	f7fb fdba 	bl	80001d0 <__aeabi_dsub>
 800465c:	4632      	mov	r2, r6
 800465e:	463b      	mov	r3, r7
 8004660:	f7fb ff6e 	bl	8000540 <__aeabi_dmul>
 8004664:	a35e      	add	r3, pc, #376	; (adr r3, 80047e0 <atan+0x300>)
 8004666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466a:	f7fb fdb1 	bl	80001d0 <__aeabi_dsub>
 800466e:	4632      	mov	r2, r6
 8004670:	463b      	mov	r3, r7
 8004672:	f7fb ff65 	bl	8000540 <__aeabi_dmul>
 8004676:	a35c      	add	r3, pc, #368	; (adr r3, 80047e8 <atan+0x308>)
 8004678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467c:	f7fb fda8 	bl	80001d0 <__aeabi_dsub>
 8004680:	4632      	mov	r2, r6
 8004682:	463b      	mov	r3, r7
 8004684:	f7fb ff5c 	bl	8000540 <__aeabi_dmul>
 8004688:	4602      	mov	r2, r0
 800468a:	460b      	mov	r3, r1
 800468c:	4640      	mov	r0, r8
 800468e:	4649      	mov	r1, r9
 8004690:	f7fb fda0 	bl	80001d4 <__adddf3>
 8004694:	4622      	mov	r2, r4
 8004696:	462b      	mov	r3, r5
 8004698:	f7fb ff52 	bl	8000540 <__aeabi_dmul>
 800469c:	f1ba 3fff 	cmp.w	sl, #4294967295
 80046a0:	4602      	mov	r2, r0
 80046a2:	460b      	mov	r3, r1
 80046a4:	d14b      	bne.n	800473e <atan+0x25e>
 80046a6:	4620      	mov	r0, r4
 80046a8:	4629      	mov	r1, r5
 80046aa:	f7fb fd91 	bl	80001d0 <__aeabi_dsub>
 80046ae:	e72c      	b.n	800450a <atan+0x2a>
 80046b0:	ee10 0a10 	vmov	r0, s0
 80046b4:	4b53      	ldr	r3, [pc, #332]	; (8004804 <atan+0x324>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	4629      	mov	r1, r5
 80046ba:	f7fb fd89 	bl	80001d0 <__aeabi_dsub>
 80046be:	4b51      	ldr	r3, [pc, #324]	; (8004804 <atan+0x324>)
 80046c0:	4606      	mov	r6, r0
 80046c2:	460f      	mov	r7, r1
 80046c4:	2200      	movs	r2, #0
 80046c6:	4620      	mov	r0, r4
 80046c8:	4629      	mov	r1, r5
 80046ca:	f7fb fd83 	bl	80001d4 <__adddf3>
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	4630      	mov	r0, r6
 80046d4:	4639      	mov	r1, r7
 80046d6:	f7fc f85d 	bl	8000794 <__aeabi_ddiv>
 80046da:	f04f 0a01 	mov.w	sl, #1
 80046de:	4604      	mov	r4, r0
 80046e0:	460d      	mov	r5, r1
 80046e2:	e764      	b.n	80045ae <atan+0xce>
 80046e4:	4b49      	ldr	r3, [pc, #292]	; (800480c <atan+0x32c>)
 80046e6:	429e      	cmp	r6, r3
 80046e8:	da1d      	bge.n	8004726 <atan+0x246>
 80046ea:	ee10 0a10 	vmov	r0, s0
 80046ee:	4b48      	ldr	r3, [pc, #288]	; (8004810 <atan+0x330>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	4629      	mov	r1, r5
 80046f4:	f7fb fd6c 	bl	80001d0 <__aeabi_dsub>
 80046f8:	4b45      	ldr	r3, [pc, #276]	; (8004810 <atan+0x330>)
 80046fa:	4606      	mov	r6, r0
 80046fc:	460f      	mov	r7, r1
 80046fe:	2200      	movs	r2, #0
 8004700:	4620      	mov	r0, r4
 8004702:	4629      	mov	r1, r5
 8004704:	f7fb ff1c 	bl	8000540 <__aeabi_dmul>
 8004708:	4b3e      	ldr	r3, [pc, #248]	; (8004804 <atan+0x324>)
 800470a:	2200      	movs	r2, #0
 800470c:	f7fb fd62 	bl	80001d4 <__adddf3>
 8004710:	4602      	mov	r2, r0
 8004712:	460b      	mov	r3, r1
 8004714:	4630      	mov	r0, r6
 8004716:	4639      	mov	r1, r7
 8004718:	f7fc f83c 	bl	8000794 <__aeabi_ddiv>
 800471c:	f04f 0a02 	mov.w	sl, #2
 8004720:	4604      	mov	r4, r0
 8004722:	460d      	mov	r5, r1
 8004724:	e743      	b.n	80045ae <atan+0xce>
 8004726:	462b      	mov	r3, r5
 8004728:	ee10 2a10 	vmov	r2, s0
 800472c:	4939      	ldr	r1, [pc, #228]	; (8004814 <atan+0x334>)
 800472e:	2000      	movs	r0, #0
 8004730:	f7fc f830 	bl	8000794 <__aeabi_ddiv>
 8004734:	f04f 0a03 	mov.w	sl, #3
 8004738:	4604      	mov	r4, r0
 800473a:	460d      	mov	r5, r1
 800473c:	e737      	b.n	80045ae <atan+0xce>
 800473e:	4b36      	ldr	r3, [pc, #216]	; (8004818 <atan+0x338>)
 8004740:	4e36      	ldr	r6, [pc, #216]	; (800481c <atan+0x33c>)
 8004742:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8004746:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800474a:	e9da 2300 	ldrd	r2, r3, [sl]
 800474e:	f7fb fd3f 	bl	80001d0 <__aeabi_dsub>
 8004752:	4622      	mov	r2, r4
 8004754:	462b      	mov	r3, r5
 8004756:	f7fb fd3b 	bl	80001d0 <__aeabi_dsub>
 800475a:	4602      	mov	r2, r0
 800475c:	460b      	mov	r3, r1
 800475e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8004762:	f7fb fd35 	bl	80001d0 <__aeabi_dsub>
 8004766:	f1bb 0f00 	cmp.w	fp, #0
 800476a:	4604      	mov	r4, r0
 800476c:	460d      	mov	r5, r1
 800476e:	f6bf aed6 	bge.w	800451e <atan+0x3e>
 8004772:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004776:	461d      	mov	r5, r3
 8004778:	e6d1      	b.n	800451e <atan+0x3e>
 800477a:	a51d      	add	r5, pc, #116	; (adr r5, 80047f0 <atan+0x310>)
 800477c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004780:	e6cd      	b.n	800451e <atan+0x3e>
 8004782:	bf00      	nop
 8004784:	f3af 8000 	nop.w
 8004788:	54442d18 	.word	0x54442d18
 800478c:	bff921fb 	.word	0xbff921fb
 8004790:	8800759c 	.word	0x8800759c
 8004794:	7e37e43c 	.word	0x7e37e43c
 8004798:	e322da11 	.word	0xe322da11
 800479c:	3f90ad3a 	.word	0x3f90ad3a
 80047a0:	24760deb 	.word	0x24760deb
 80047a4:	3fa97b4b 	.word	0x3fa97b4b
 80047a8:	a0d03d51 	.word	0xa0d03d51
 80047ac:	3fb10d66 	.word	0x3fb10d66
 80047b0:	c54c206e 	.word	0xc54c206e
 80047b4:	3fb745cd 	.word	0x3fb745cd
 80047b8:	920083ff 	.word	0x920083ff
 80047bc:	3fc24924 	.word	0x3fc24924
 80047c0:	5555550d 	.word	0x5555550d
 80047c4:	3fd55555 	.word	0x3fd55555
 80047c8:	2c6a6c2f 	.word	0x2c6a6c2f
 80047cc:	bfa2b444 	.word	0xbfa2b444
 80047d0:	52defd9a 	.word	0x52defd9a
 80047d4:	3fadde2d 	.word	0x3fadde2d
 80047d8:	af749a6d 	.word	0xaf749a6d
 80047dc:	3fb3b0f2 	.word	0x3fb3b0f2
 80047e0:	fe231671 	.word	0xfe231671
 80047e4:	3fbc71c6 	.word	0x3fbc71c6
 80047e8:	9998ebc4 	.word	0x9998ebc4
 80047ec:	3fc99999 	.word	0x3fc99999
 80047f0:	54442d18 	.word	0x54442d18
 80047f4:	3ff921fb 	.word	0x3ff921fb
 80047f8:	440fffff 	.word	0x440fffff
 80047fc:	7ff00000 	.word	0x7ff00000
 8004800:	3fdbffff 	.word	0x3fdbffff
 8004804:	3ff00000 	.word	0x3ff00000
 8004808:	3ff2ffff 	.word	0x3ff2ffff
 800480c:	40038000 	.word	0x40038000
 8004810:	3ff80000 	.word	0x3ff80000
 8004814:	bff00000 	.word	0xbff00000
 8004818:	080048d8 	.word	0x080048d8
 800481c:	080048b8 	.word	0x080048b8

08004820 <fabs>:
 8004820:	ec51 0b10 	vmov	r0, r1, d0
 8004824:	ee10 2a10 	vmov	r2, s0
 8004828:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800482c:	ec43 2b10 	vmov	d0, r2, r3
 8004830:	4770      	bx	lr
	...

08004834 <_init>:
 8004834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004836:	bf00      	nop
 8004838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800483a:	bc08      	pop	{r3}
 800483c:	469e      	mov	lr, r3
 800483e:	4770      	bx	lr

08004840 <_fini>:
 8004840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004842:	bf00      	nop
 8004844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004846:	bc08      	pop	{r3}
 8004848:	469e      	mov	lr, r3
 800484a:	4770      	bx	lr
