$date
	Tue Nov 12 10:36:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MP_3x1_TB $end
$var wire 32 ! out_test [31:0] $end
$var parameter 32 " DURATION $end
$var reg 2 # sel_test [1:0] $end
$var reg 32 $ srcA_test [31:0] $end
$var reg 32 % srcB_test [31:0] $end
$var reg 32 & srcC_test [31:0] $end
$scope module MP_3x1_UUT $end
$var wire 32 ' i1 [31:0] $end
$var wire 32 ( i2 [31:0] $end
$var wire 32 ) i3 [31:0] $end
$var wire 32 * out [31:0] $end
$var wire 2 + sel [1:0] $end
$var reg 32 , aux [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b1000000000001000000000001 ,
b0 +
b1000000000001000000000001 *
b10001000100010001000100010001 )
b0 (
b1000000000001000000000001 '
b10001000100010001000100010001 &
b0 %
b1000000000001000000000001 $
b0 #
b1000000000001000000000001 !
$end
#250000
b0 !
b0 *
b0 ,
b1 #
b1 +
#750000
b10001000100010001000100010001 !
b10001000100010001000100010001 *
b10001000100010001000100010001 ,
b10 #
b10 +
#1750000
