#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Aug 23 22:54:23 2018
# Process ID: 8036
# Log file: H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/vivado.log
# Journal file: H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.xpr
INFO: [Project 1-313] Project file moved from 'H:/Desktop/OV7670_XY_ok1/OV7670_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 878.527 ; gain = 246.324
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Coordinate_calculate.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Coordinate_calculate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/DATA_processing.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/DATA_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Moter_X.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Moter_X.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Moter_Y.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Moter_Y.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Motor_position_detect.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Motor_position_detect.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/SCCB_sender.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/SCCB_sender.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/VGA.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/VGA.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/cfg_ov7670.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/cfg_ov7670.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/cfg_reg.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/cfg_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/ov7670_vga.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/ov7670_vga.v:1]
[Thu Aug 23 22:56:55 2018] Launched synth_1...
Run output will be captured here: H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Coordinate_calculate.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Coordinate_calculate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/DATA_processing.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/DATA_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Moter_X.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Moter_X.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Moter_Y.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Moter_Y.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Motor_position_detect.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/Motor_position_detect.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/SCCB_sender.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/SCCB_sender.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/VGA.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/VGA.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/cfg_ov7670.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/cfg_ov7670.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/cfg_reg.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/cfg_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/ov7670_vga.v" into library work [H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.srcs/sources_1/new/ov7670_vga.v:1]
[Thu Aug 23 23:01:06 2018] Launched synth_1...
Run output will be captured here: H:/Desktop/OV7670_XY_GREEN_YELLOW_1/OV7670_XY_ok1/OV7670_1/OV7670_1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 23 23:01:57 2018...
