# WALLACE_TREE_MULTIPLIER
I have designed a Wallace 4 bit multiplier using the Verilog hardware description language and for the testbench for this design i had used the system Verilog language.
