/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [13:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  reg [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  reg [20:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(celloutsig_0_41z[3] & celloutsig_0_37z);
  assign celloutsig_0_14z = ~(celloutsig_0_13z & celloutsig_0_0z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_2z & celloutsig_0_13z);
  assign celloutsig_0_10z = !(celloutsig_0_7z[5] ? in_data[90] : celloutsig_0_7z[3]);
  assign celloutsig_0_29z = !(celloutsig_0_0z[4] ? celloutsig_0_8z : celloutsig_0_6z[5]);
  assign celloutsig_0_37z = ~((celloutsig_0_26z | celloutsig_0_31z) & celloutsig_0_11z[0]);
  assign celloutsig_1_8z = ~((celloutsig_1_4z | celloutsig_1_0z[6]) & celloutsig_1_2z[3]);
  assign celloutsig_0_12z = ~((celloutsig_0_10z | celloutsig_0_3z[2]) & celloutsig_0_8z);
  assign celloutsig_0_15z = ~((celloutsig_0_0z[4] | celloutsig_0_1z[0]) & celloutsig_0_7z[2]);
  assign celloutsig_0_20z = ~((celloutsig_0_7z[6] | celloutsig_0_1z[0]) & celloutsig_0_2z);
  assign celloutsig_0_32z = ~((celloutsig_0_21z | celloutsig_0_2z) & celloutsig_0_19z);
  assign celloutsig_0_55z = celloutsig_0_46z | celloutsig_0_6z[9];
  assign celloutsig_0_60z = celloutsig_0_5z[2] | celloutsig_0_4z;
  assign celloutsig_1_6z = celloutsig_1_0z[9] | in_data[164];
  assign celloutsig_1_7z = in_data[130] | celloutsig_1_6z;
  assign celloutsig_1_9z = celloutsig_1_5z[2] | celloutsig_1_6z;
  assign celloutsig_0_13z = celloutsig_0_1z[6] | celloutsig_0_6z[5];
  assign celloutsig_0_0z = in_data[85:73] + in_data[39:27];
  assign celloutsig_0_36z = { celloutsig_0_7z[4], celloutsig_0_0z } + { celloutsig_0_0z[11:1], celloutsig_0_30z };
  assign celloutsig_0_7z = celloutsig_0_0z[7:1] + { celloutsig_0_6z[17:15], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_41z = { celloutsig_0_0z[4:1], celloutsig_0_32z } / { 1'h1, celloutsig_0_36z[1:0], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_5z = { celloutsig_0_0z[11:9], celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, celloutsig_0_3z, celloutsig_0_3z[2:1], in_data[0] };
  assign celloutsig_1_1z = celloutsig_1_0z[12:6] / { 1'h1, in_data[121:116] };
  assign celloutsig_1_5z = in_data[146:133] / { 1'h1, celloutsig_1_0z[14:2] };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_14z } / { 1'h1, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_10z = ! { in_data[148:142], celloutsig_1_1z };
  assign celloutsig_1_12z = ! { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_18z = ! { celloutsig_1_0z[4:2], celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_0_2z = ! celloutsig_0_1z[3:1];
  assign celloutsig_0_26z = ! { celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_28z = ! { celloutsig_0_1z[5], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_15z = in_data[183:181] % { 1'h1, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_11z = { celloutsig_0_7z[6], celloutsig_0_5z } % { 1'h1, celloutsig_0_5z[6:1], in_data[0] };
  assign celloutsig_0_1z = celloutsig_0_0z[10:4] % { 1'h1, in_data[55:50] };
  assign celloutsig_0_30z = celloutsig_0_3z % { 1'h1, celloutsig_0_11z[1:0] };
  assign celloutsig_0_4z = { in_data[94:91], celloutsig_0_1z } != { celloutsig_0_0z[9:0], celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_0z[15:3] != in_data[112:100];
  assign celloutsig_1_4z = celloutsig_1_1z[6:4] != celloutsig_1_2z[3:1];
  assign celloutsig_1_14z = celloutsig_1_2z[6:1] != { celloutsig_1_1z[2:0], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_8z = celloutsig_0_7z[3:1] != celloutsig_0_0z[10:8];
  assign celloutsig_0_9z = celloutsig_0_7z[5:2] != celloutsig_0_6z[13:10];
  assign celloutsig_0_19z = in_data[10:7] != { celloutsig_0_6z[8:6], celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_7z[5:4], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_13z } != { in_data[44:39], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_28z };
  assign celloutsig_0_47z = - celloutsig_0_7z[6:2];
  assign celloutsig_1_0z = - in_data[112:97];
  assign celloutsig_1_2z = - celloutsig_1_1z;
  assign celloutsig_0_56z = ^ { celloutsig_0_11z[5], celloutsig_0_55z, celloutsig_0_14z, celloutsig_0_55z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_47z };
  assign celloutsig_0_61z = ^ { celloutsig_0_1z[5], celloutsig_0_56z, celloutsig_0_17z, celloutsig_0_37z, celloutsig_0_12z };
  assign celloutsig_1_11z = ^ { in_data[153:147], celloutsig_1_6z };
  assign celloutsig_1_13z = ^ in_data[145:142];
  assign celloutsig_0_17z = ^ { celloutsig_0_6z[19:10], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_25z = ^ { celloutsig_0_1z[5:4], celloutsig_0_14z, celloutsig_0_8z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_6z = 21'h000000;
    else if (!clkin_data[32]) celloutsig_0_6z = { celloutsig_0_3z[2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_3z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_3z = celloutsig_0_1z[4:2];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
