\hypertarget{struct_l_p_c___g_p_i_o___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}
\label{struct_l_p_c___g_p_i_o___t}\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}


G\+P\+IO port register block structure.  




{\ttfamily \#include $<$gpio\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a057fd7b1589f98e60362632f4bcd1459}{B} \mbox{[}128\mbox{]}\mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a0aff9ee23a7a7a7b2fe413d40594b0fe}{W} \mbox{[}32\mbox{]}\mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a63f44c6126fd4e7a5670a59adb4483dd}{D\+IR} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a037eda1f7d90b5c572f8d993da5ee8c2}{M\+A\+SK} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a2a7d9cae51250ad1c8b30cdb35f649ea}{P\+IN} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_aa7ddc0fe8597d34934321eafb130a946}{M\+P\+IN} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_ada8d0d4ba2aa74d866a4c54da9c9fc49}{S\+ET} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a27030dab6a2024193f0c12b347eaa255}{C\+LR} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a9aa40dfddcb9ac35511ef18d693953af}{N\+OT} \mbox{[}32\mbox{]}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
G\+P\+IO port register block structure. 

Definición en la línea 47 del archivo gpio\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!B@{B}}
\index{B@{B}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{B}{B}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t B\mbox{[}128\mbox{]}\mbox{[}32\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o___t_a057fd7b1589f98e60362632f4bcd1459}{}\label{struct_l_p_c___g_p_i_o___t_a057fd7b1589f98e60362632f4bcd1459}
$<$ G\+P\+I\+O\+\_\+\+P\+O\+RT Structure Offset 0x0000\+: Byte pin registers ports 0 to n; pins P\+I\+On\+\_\+0 to P\+I\+On\+\_\+31 

Definición en la línea 48 del archivo gpio\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!C\+LR@{C\+LR}}
\index{C\+LR@{C\+LR}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+LR}{CLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+LR\mbox{[}32\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o___t_a27030dab6a2024193f0c12b347eaa255}{}\label{struct_l_p_c___g_p_i_o___t_a27030dab6a2024193f0c12b347eaa255}
Offset 0x2280\+: Clear port n 

Definición en la línea 55 del archivo gpio\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!D\+IR@{D\+IR}}
\index{D\+IR@{D\+IR}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+IR}{DIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+IR\mbox{[}32\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o___t_a63f44c6126fd4e7a5670a59adb4483dd}{}\label{struct_l_p_c___g_p_i_o___t_a63f44c6126fd4e7a5670a59adb4483dd}
Offset 0x2000\+: Direction registers port n 

Definición en la línea 50 del archivo gpio\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+A\+SK}{MASK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+A\+SK\mbox{[}32\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o___t_a037eda1f7d90b5c572f8d993da5ee8c2}{}\label{struct_l_p_c___g_p_i_o___t_a037eda1f7d90b5c572f8d993da5ee8c2}
Offset 0x2080\+: Mask register port n 

Definición en la línea 51 del archivo gpio\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!M\+P\+IN@{M\+P\+IN}}
\index{M\+P\+IN@{M\+P\+IN}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+P\+IN}{MPIN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+P\+IN\mbox{[}32\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o___t_aa7ddc0fe8597d34934321eafb130a946}{}\label{struct_l_p_c___g_p_i_o___t_aa7ddc0fe8597d34934321eafb130a946}
Offset 0x2180\+: Masked port register port n 

Definición en la línea 53 del archivo gpio\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!N\+OT@{N\+OT}}
\index{N\+OT@{N\+OT}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{N\+OT}{NOT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t N\+OT\mbox{[}32\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o___t_a9aa40dfddcb9ac35511ef18d693953af}{}\label{struct_l_p_c___g_p_i_o___t_a9aa40dfddcb9ac35511ef18d693953af}
Offset 0x2300\+: Toggle port n 

Definición en la línea 56 del archivo gpio\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!P\+IN@{P\+IN}}
\index{P\+IN@{P\+IN}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+IN}{PIN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+IN\mbox{[}32\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o___t_a2a7d9cae51250ad1c8b30cdb35f649ea}{}\label{struct_l_p_c___g_p_i_o___t_a2a7d9cae51250ad1c8b30cdb35f649ea}
Offset 0x2100\+: Portpin register port n 

Definición en la línea 52 del archivo gpio\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!S\+ET@{S\+ET}}
\index{S\+ET@{S\+ET}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+ET}{SET}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+ET\mbox{[}32\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o___t_ada8d0d4ba2aa74d866a4c54da9c9fc49}{}\label{struct_l_p_c___g_p_i_o___t_ada8d0d4ba2aa74d866a4c54da9c9fc49}
Offset 0x2200\+: Write\+: Set register for port n Read\+: output bits for port n 

Definición en la línea 54 del archivo gpio\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!W@{W}}
\index{W@{W}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection[{\texorpdfstring{W}{W}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\mbox{[}32\mbox{]}\mbox{[}32\mbox{]}}\hypertarget{struct_l_p_c___g_p_i_o___t_a0aff9ee23a7a7a7b2fe413d40594b0fe}{}\label{struct_l_p_c___g_p_i_o___t_a0aff9ee23a7a7a7b2fe413d40594b0fe}
Offset 0x1000\+: Word pin registers port 0 to n 

Definición en la línea 49 del archivo gpio\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{gpio__18xx__43xx_8h}{gpio\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
