// Seed: 969648783
module module_0 (
    output wire id_0,
    input  tri  id_1,
    output tri0 id_2
    , id_6,
    input  tri  id_3,
    output tri0 id_4
);
  wire id_7;
  assign module_1.id_10 = 0;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_15 = 32'd67,
    parameter id_17 = 32'd47
) (
    input wand id_0,
    input tri1 id_1,
    input wand id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input tri1 id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input tri0 id_12,
    output logic id_13,
    input supply0 id_14,
    output supply0 _id_15[id_15 : id_17],
    input uwire id_16,
    input tri _id_17,
    input wand id_18
    , id_20 = 1
);
  always id_13 <= id_12;
  module_0 modCall_1 (
      id_6,
      id_18,
      id_6,
      id_4,
      id_6
  );
endmodule
