/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [13:0] _06_;
  wire [25:0] _07_;
  wire [7:0] _08_;
  wire [5:0] _09_;
  wire [25:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [13:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [13:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire [27:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_50z;
  wire [4:0] celloutsig_0_59z;
  wire [3:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_66z;
  wire [19:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [7:0] celloutsig_0_82z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [25:0] celloutsig_1_4z;
  wire [21:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_15z ? celloutsig_0_16z : celloutsig_0_33z[8];
  assign celloutsig_0_41z = celloutsig_0_20z ? celloutsig_0_34z : celloutsig_0_17z;
  assign celloutsig_0_36z = ~(celloutsig_0_30z[16] & celloutsig_0_25z);
  assign celloutsig_0_39z = ~celloutsig_0_15z;
  assign celloutsig_0_50z = ~celloutsig_0_33z[2];
  assign celloutsig_0_2z = ~celloutsig_0_0z[21];
  assign celloutsig_0_26z = ~celloutsig_0_9z;
  assign celloutsig_0_7z = ~((in_data[66] | celloutsig_0_3z) & celloutsig_0_2z);
  assign celloutsig_0_19z = ~((celloutsig_0_15z | _01_) & celloutsig_0_2z);
  assign celloutsig_0_37z = ~(celloutsig_0_8z[1] ^ celloutsig_0_11z[20]);
  assign celloutsig_0_81z = ~(celloutsig_0_59z[1] ^ celloutsig_0_59z[0]);
  assign celloutsig_1_2z = ~(_02_ ^ _03_);
  assign celloutsig_1_12z = ~(_00_ ^ _04_);
  assign celloutsig_1_19z = ~(celloutsig_1_7z[1] ^ celloutsig_1_12z);
  assign celloutsig_0_12z = ~(celloutsig_0_0z[0] ^ celloutsig_0_1z[0]);
  assign celloutsig_0_20z = ~(celloutsig_0_1z[1] ^ celloutsig_0_1z[3]);
  assign celloutsig_0_31z = ~(_05_ ^ celloutsig_0_16z);
  assign celloutsig_0_0z = in_data[42:17] + in_data[82:57];
  assign celloutsig_0_42z = { celloutsig_0_0z[15:3], celloutsig_0_37z } + { in_data[46:37], _06_[3:1], celloutsig_0_7z };
  assign celloutsig_0_59z = { celloutsig_0_22z[4:1], celloutsig_0_50z } + { celloutsig_0_32z[6], celloutsig_0_45z };
  assign celloutsig_0_8z = celloutsig_0_1z + celloutsig_0_0z[19:16];
  assign celloutsig_0_22z = { celloutsig_0_6z[9:7], celloutsig_0_21z, celloutsig_0_2z } + { celloutsig_0_19z, _06_[3:1], celloutsig_0_20z };
  assign celloutsig_0_23z = { celloutsig_0_6z[17], celloutsig_0_1z } + { celloutsig_0_1z, celloutsig_0_0z[21] };
  assign celloutsig_0_28z = { celloutsig_0_8z, celloutsig_0_0z[21], celloutsig_0_12z, _06_[3:1], celloutsig_0_8z } + { celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_12z };
  reg [7:0] _34_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _34_ <= 8'h00;
    else _34_ <= in_data[169:162];
  assign { _08_[7], _03_, _08_[5:3], _04_, _08_[1:0] } = _34_;
  reg [5:0] _35_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _35_ <= 6'h00;
    else _35_ <= in_data[168:163];
  assign { _09_[5:4], _00_, _09_[2], _02_, _09_[0] } = _35_;
  reg [8:0] _36_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _36_ <= 9'h000;
    else _36_ <= celloutsig_0_11z[15:7];
  assign { _07_[12:9], _05_, _07_[7:5], _01_ } = _36_;
  reg [2:0] _37_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _37_ <= 3'h0;
    else _37_ <= celloutsig_0_6z[6:4];
  assign _06_[3:1] = _37_;
  assign celloutsig_0_49z = { celloutsig_0_40z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_34z } <= { celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_6z[15:13], celloutsig_0_10z, celloutsig_0_14z } <= { in_data[24:20], celloutsig_0_0z[21], celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_11z[18:9], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_15z } <= { celloutsig_0_11z[16:11], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_1z[3:2], _07_[12:9], _05_, _07_[7:5], _01_, celloutsig_0_9z, _06_[3:1], celloutsig_0_8z } <= { in_data[51:43], celloutsig_0_17z, _06_[3:1], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_40z = celloutsig_0_16z & ~(celloutsig_0_16z);
  assign celloutsig_0_44z = celloutsig_0_6z[10] & ~(celloutsig_0_22z[0]);
  assign celloutsig_0_9z = celloutsig_0_6z[15] & ~(celloutsig_0_0z[15]);
  assign celloutsig_1_18z = celloutsig_1_2z & ~(in_data[127]);
  assign celloutsig_0_15z = celloutsig_0_5z[0] & ~(celloutsig_0_3z);
  assign celloutsig_0_27z = 1'h1 & ~(celloutsig_0_20z);
  assign celloutsig_0_3z = celloutsig_0_0z[11] & ~(celloutsig_0_2z);
  assign celloutsig_0_33z = { _06_[2], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_0z[21], celloutsig_0_27z, _06_[3:1] } % { 1'h1, celloutsig_0_28z[5:1], celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_47z = { celloutsig_0_30z[10:1], _07_[12:9], _05_, _07_[7:5], _01_, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_0z[21] } % { 1'h1, celloutsig_0_42z[8:6], celloutsig_0_39z, celloutsig_0_41z, celloutsig_0_40z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_44z, celloutsig_0_45z, celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_0_66z = celloutsig_0_47z[21:19] % { 1'h1, celloutsig_0_32z[10], celloutsig_0_49z };
  assign celloutsig_0_10z = { celloutsig_0_8z[3:2], celloutsig_0_5z } % { 1'h1, in_data[84:82], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_14z = in_data[64:61] != celloutsig_0_10z[4:1];
  assign celloutsig_0_24z = celloutsig_0_10z[5:3] != { _06_[1], celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_25z = { celloutsig_0_0z[21], _06_[3:1] } != celloutsig_0_0z[12:9];
  assign celloutsig_0_45z = ~ { celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_26z, celloutsig_0_14z };
  assign celloutsig_0_5z = ~ { celloutsig_0_0z[13:11], celloutsig_0_0z[21] };
  assign celloutsig_0_82z = ~ { in_data[60:58], celloutsig_0_7z, celloutsig_0_49z, celloutsig_0_66z };
  assign celloutsig_1_4z = ~ { in_data[172:155], _08_[7], _03_, _08_[5:3], _04_, _08_[1:0] };
  assign celloutsig_0_30z = ~ { in_data[94:84], celloutsig_0_5z, _06_[3:1] };
  assign celloutsig_0_32z = ~ { celloutsig_0_30z[15:3], celloutsig_0_15z };
  assign celloutsig_0_6z = { in_data[52:34], celloutsig_0_3z } >> celloutsig_0_0z[24:5];
  assign celloutsig_0_1z = in_data[46:43] >> in_data[53:50];
  assign celloutsig_1_7z = in_data[176:155] ~^ { celloutsig_1_4z[15:0], _09_[5:4], _00_, _09_[2], _02_, _09_[0] };
  assign { celloutsig_0_11z[7:1], celloutsig_0_11z[20:13], celloutsig_0_11z[11:8], celloutsig_0_11z[12] } = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z[12:5], celloutsig_0_1z, celloutsig_0_0z[21] } ~^ { celloutsig_0_6z[6:2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z[19:12], celloutsig_0_6z[10:7], celloutsig_0_6z[11] };
  assign { _06_[13:4], _06_[0] } = { in_data[46:37], celloutsig_0_7z };
  assign { _07_[25:22], _07_[16:13], _07_[8], _07_[4:0] } = { celloutsig_0_47z[14:13], celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_45z, _05_, _01_, celloutsig_0_8z };
  assign { _08_[6], _08_[2] } = { _03_, _04_ };
  assign { _09_[3], _09_[1] } = { _00_, _02_ };
  assign celloutsig_0_11z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
