library	ieee;
use	ieee.std_logic_1164.all;
use	ieee.numeric_std.all;

entity ULA	is
generic (DATA_WIDTH	:	natural	:=	32);
port(	input1, input2		:	in	std_logic_vector(DATA_WIDTH	-1	downto	0);
			operation					:	in	std_logic_vector(3	downto	0);
			output						:	out	std_logic_vector(DATA_WIDTH	-1	downto	0);
			zero,	negative	 	:	out	std_logic;
			carry, overflow	 	:	out	std_logic);
end	entity ULA;

architecture ULA_arch of ULA is

begin

	case( operation ) is
		when IDLE =>
		when others =>
	end case;



end ULA_arch