

================================================================
== Vivado HLS Report for 'resize_2'
================================================================
* Date:           Wed Mar 18 11:36:40 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 36.846 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   928050|   928050| 46.403 ms | 46.403 ms |  928050|  928050|   none  |
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                 |                       |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |             Instance            |         Module        |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------+-----------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_xFResizeAreaUpScale_s_fu_18  |xFResizeAreaUpScale_s  |   928049|   928049| 46.402 ms | 46.402 ms |  928049|  928049|   none  |
        +---------------------------------+-----------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       15|     34|    1636|   4947|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     42|    -|
|Register         |        -|      -|       4|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       15|     34|    1640|   4991|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|     15|       1|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+-------+------+------+-----+
    |             Instance            |         Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+-----------------------+---------+-------+------+------+-----+
    |grp_xFResizeAreaUpScale_s_fu_18  |xFResizeAreaUpScale_s  |       15|     34|  1636|  4947|    0|
    +---------------------------------+-----------------------+---------+-------+------+------+-----+
    |Total                            |                       |       15|     34|  1636|  4947|    0|
    +---------------------------------+-----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  15|          3|    1|          3|
    |ap_done             |   9|          2|    1|          2|
    |p_dst_data_V_write  |   9|          2|    1|          2|
    |p_src_data_V_read   |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  42|          9|    4|          9|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                     |  2|   0|    2|          0|
    |ap_done_reg                                   |  1|   0|    1|          0|
    |grp_xFResizeAreaUpScale_s_fu_18_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  4|   0|    4|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   resize_2   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   resize_2   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   resize_2   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   resize_2   | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |   resize_2   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   resize_2   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   resize_2   | return value |
|p_src_data_V_dout     |  in |   24|   ap_fifo  | p_src_data_V |    pointer   |
|p_src_data_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_V |    pointer   |
|p_src_data_V_read     | out |    1|   ap_fifo  | p_src_data_V |    pointer   |
|p_dst_data_V_din      | out |   24|   ap_fifo  | p_dst_data_V |    pointer   |
|p_dst_data_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_V |    pointer   |
|p_dst_data_V_write    | out |    1|   ap_fifo  | p_dst_data_V |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

