


                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: clock_opt_cts.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"CORTEXM0DS" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MINT5"	;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $CLOCK_OPT_CTS_BLOCK_NAME
clock_opt_cts
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/CORTEXM0DS' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{CORTEXM0DS}
copy_block -from ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME} -to ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'
{CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design}
current_block ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}
{CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design}
link_block
Using libraries: CORTEXM0DS NanGate_15nm_OCL
Visiting block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Design 'CORTEXM0DS' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for place_opt and clock_opt_cts are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS != $BLOCK_ABSTRACT_FOR_PLACE_OPT)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_PLACE_OPT to $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS
		report_abstracts
	}
}
## Set active scenarios for the step (please include CTS and hold scenarios for CCD) 
if {$CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST
}
if {[sizeof_collection [get_scenarios -filter "hold && active"]] == 0} {
	puts "RM-warning: No active hold scenario is found. Recommended to enable hold scenarios here such that CCD skewing can consider them." 
	puts "RM-info: Please activate hold scenarios for CTS if they are available." 
}
source -echo settings.clock_opt_cts.tcl ;# step specific settings; common CTS settings are covered in settings.place_opt.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_cts.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.clock_opt_cts.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## For non-CCD flow, to improve local skew of timing critical register pairs,
## uncomment the following to enable local skew optimization during CTS and CTO:
#	set_app_options -name cts.compile.enable_local_skew -value true
#	set_app_options -name cts.optimize.enable_local_skew -value true
## For non-CCD flow, the clock SI prevention feature for minimizing the impact of SI from/on clock nets 
##  at postroute can be turned on by uncommenting the following application options:
#	set_app_options -name cts.optimize.enable_congestion_aware_ndr_promotion -value true
## Prefix
if {$CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name cts.common.user_instance_name_prefix -value $CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX
	set_app_options -name opt.common.user_instance_name_prefix -value ${CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX}_opt
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_cts.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Pre-CTS customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT($TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT) is invalid. Please correct it."
}
## Sample commands (for adjusting clock uncertainties) that can be included in $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT if needed:
##	foreach_in_collection mode [get_modes] {
##		set_clock_uncertainty -setup 0.05 -from [get_clocks -mode $mode] -to [get_clocks -mode $mode] -scenarios [get_scenarios -of $mode]
##	}
foreach_in_collection mode [get_modes] {
##		set_clock_uncertainty -setup 0.05 -from [get_clocks -mode $mode] -to [get_clocks -mode $mode] -scenarios [get_scenarios -of $mode]
		set_clock_uncertainty -hold 17 -from [get_clocks -mode $mode] -to [get_clocks -mode $mode] -scenarios [get_scenarios -of $mode]
	}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:28:06 2019
****************************************
Name                                         Type       Value       User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        --           false          block      normal     
design.on_disk_operation                     bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                  bool       true        --           false          block      normal     
opt.area.effort                              enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation        enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign            bool       true        --           false          block      normal     
opt.power.effort                             enum       high        {}           low            block      normal     
opt.power.mode                               enum       total       {}           none           block      normal     
opt.timing.effort                            enum       high        {}           low            block      normal     
place_opt.final_place.effort                 enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based     enum       1           {}           false          block      normal     
place_opt.place.congestion_effort            enum       high        {}           medium         block      normal     
route.detail.eco_max_number_of_iterations    integer    10          --           -1             block      normal     
route.detail.timing_driven                   bool       true        --           false          block      normal     
route.global.timing_driven                   bool       true        --           false          block      normal     
route.track.crosstalk_driven                 bool       true        --           false          block      normal     
route.track.timing_driven                    bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis           bool       true        --           false          block      normal     
time.enable_io_path_groups                   bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism    bool       true        --           false          block      normal     
time.si_enable_analysis                      bool       true        --           false          block      normal     
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.pre_cts.report_clock_settings {report_clock_settings} ;# CTS constraints and settings
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.pre_cts.check_clock_tree {check_clock_tree} ;# checks issues that could hurt CTS results
## Enabled if used by top level closure flow
if {$DESIGN_STYLE == "hier"} { 
	## Promote clock tree exceptions from blocks to top
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && $PROMOTE_CLOCK_BALANCE_POINTS} {
		promote_clock_data -auto_clock connected -balance_points
	}
}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## Multisource clock tree synthesis (MSCTS)
##########################################################################################
## Specify a Tcl script for MSCTS setup and creation
## Two scripts are provided in rm_icc2_pnr_scripts: mscts.regular.tcl and mscts.structural.tcl 
if {$CLOCK_OPT_MSCTS_CRITICAL_SCENARIO != ""} {
	set cur_scenario [get_object_name [current_scenario]]
	current_scenario $CLOCK_OPT_MSCTS_CRITICAL_SCENARIO
}
## Run structural MSCTS followed by Regular MSCTS if both structure present in the design
if {[file exists [which $TCL_STRUCTURAL_MSCTS_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_STRUCTURAL_MSCTS_FILE]"
	source $TCL_STRUCTURAL_MSCTS_FILE
} elseif {$TCL_STRUCTURAL_MSCTS_FILE != ""} {
        puts "RM-error: TCL_STRUCTURAL_MSCTS_FILE($TCL_STRUCTURAL_MSCTS_FILE) is invalid. Please correct it."
}
## Run regular MSCTS
if {[file exists [which $TCL_REGULAR_MSCTS_FILE]]} {
	if {!$PLACE_OPT_MSCTS} {
        	puts "RM-info: Sourcing [which $TCL_REGULAR_MSCTS_FILE]"
        	source $TCL_REGULAR_MSCTS_FILE
		## Run Tap assignment
		synthesize_multisource_clock_taps
	} else  {
		## Propagate clock for timer to see actual transitions on the Htree before CTS
        	synthesize_clock_trees -propagate_only
	
		## Run clock mesh simulation with clocks propagated 
		analyze_subcircuit -net $MSCTS_CLOCK_MESH_NAME 		-from [get_pins -filter "direction==in&&port_type!=power&&port_type!=ground" -of [get_cells -physical *mscts_mesh_driver*]]  		-MSCTS_ANALYZE_DRIVER_FILES $MSCTS_ANALYZE_DRIVER_FILES 		-MSCTS_ANALYZE_SPICE_HEADER_FILES $MSCTS_ANALYZE_SPICE_HEADER_FILES 		-clock $MSCTS_CLOCK 		-configuration { 			-scenario_name $MSCTS_ANALYZE_SCENARIO 			-max_spice_header_files $MSCTS_ANALYZE_SCENARIO_MAX_SPICE_HEADER_FILES 			-min_spice_header_files $MSCTS_ANALYZE_SCENARIO_MIN_SPICE_HEADER_FILES 		} 		-simulator hspice 		-name clk_mesh_analysis_cts
	}
} elseif {$TCL_REGULAR_MSCTS_FILE != ""} {
        puts "RM-error: TCL_REGULAR_MSCTS_FILE($TCL_REGULAR_MSCTS_FILE) is invalid. Please correct it."
}
if {[file exists [which $TCL_REGULAR_MSCTS_FILE]] || [file exists [which $TCL_STRUCTURAL_MSCTS_FILE]]} { 
	save_block -as ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}_MSCTS
}
if {$CLOCK_OPT_MSCTS_CRITICAL_SCENARIO != ""} {current_scenario $cur_scenario}
## MSCTS ends
##########################################################################################
## clock_opt CTS flow
##########################################################################################
## Reminder: Include flops as part of the cts lib cell purpose list :
## CCD can size flops to improve timing. Please make sure flops are enabled for CTS to allow sizing during CCD.
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_SCRIPT($TCL_USER_CLOCK_OPT_CTS_SCRIPT) is invalid. Please correct it."
} else {

	puts "RM-info: Running clock_opt -from build_clock -to build_clock command"
	clock_opt -from build_clock -to build_clock
	#save_block -as ${DESIGN_NAME}/clock_opt_build_clock
	
	puts "RM-info: Running clock_opt -from route_clock -to route_clock command"
	clock_opt -from route_clock -to route_clock

	## If redundant via insertion on clock nets is required here, uncomment the commands below:
	##	## Source ICC-II via mapping file for redundant via insertion	
	##	if {[file exists [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]]} {
	##		puts "RM-info: Sourcing [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]"
	##		source $TCL_USER_REDUNDANT_VIA_MAPPING_FILE
	##		report_via_mapping
	##	## Source ICC via mapping file that contains define_zrt_redundant_vias commands
	##	} elseif {[file exists [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]]} {
	##		puts "RM-info: Sourcing [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]"
	##		add_via_mapping -from_icc_file $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE
	##		report_via_mapping
	##	} else {
	##		puts "RM-warning: No valid redundant via mapping file has been specified."
	##	}
	##
	##	add_redundant_vias -nets [get_nets -physical_context -of [get_clock_tree_pins]]
}
RM-info: Running clock_opt -from build_clock -to build_clock command
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Leakage Power Aware Optimization Enabled
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.power_aware_pruning = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.41 sec, cpu time is 0 hr : 0 min : 1.37 sec. (CTS-104)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Drc Mode Option: auto
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 100 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 4161 vias out of 17081 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
 Creating timing abstraction of clock tree(s)
For clock 'HCLK' @ corner 'mode_norm.fast.RCmin_bc': latency = 0.230
For clock 'HCLK' @ corner 'mode_norm.slow.RCmax': latency = 0.230
For clock 'HCLK' @ corner 'mode_norm.worst_low.RCmax': latency = 0.230
 Abstraction finished successfully
OCV derate values 1.000 (early) and 1.000 (late)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 37, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    229.6129 229.6129 229.6129 229.6129 mode_norm.slow.RCmax

Mode:mode_norm.worst_low.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    229.6129 229.6129 229.6129 229.6129 mode_norm.worst_low.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    229.6129 229.6129 229.6129 229.6129 mode_norm.fast.RCmin_bc

Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7379, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Setting the local skew CTS slack threshold value to 0.050000
Using threshold of 0.050000 to filter timing paths
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
Computing global skew target..
Setting target skew for clock: HCLK (mode mode_norm.fast.RCmin_bc) as 0.069124
Setting target skew for clock: HCLK (mode mode_norm.slow.RCmax) as 0.069124
Setting target skew for clock: HCLK (mode mode_norm.worst_low.RCmax) as 0.069124
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Mark clock trees...
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 37, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clk_gate_u_logic_R1w2z4_reg/latch' from (38.34, 63.74) to (40.90, 62.21). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Ydw2z4_reg/latch' from (34.56, 68.35) to (36.22, 72.96). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_B1a3z4_reg/latch' from (59.14, 56.06) to (60.67, 60.67). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_T7d3z4_reg/latch' from (55.30, 72.96) to (55.87, 74.50). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Ll73z4_reg/latch' from (22.27, 33.02) to (43.14, 22.27). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Cc63z4_reg/latch' from (22.59, 29.95) to (45.95, 23.81). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_T253z4_reg/latch' from (24.83, 34.56) to (48.26, 25.34). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Kt33z4_reg/latch' from (23.68, 33.02) to (46.02, 28.42). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Bk23z4_reg/latch' from (22.14, 31.49) to (47.17, 23.81). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Sa13z4_reg/latch' from (23.49, 34.56) to (47.55, 26.88). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Yd03z4_reg/latch' from (22.98, 36.10) to (48.64, 26.88). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Ehz2z4_reg/latch' from (23.10, 36.10) to (48.19, 26.88). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Lpu2z4_reg/latch' from (20.42, 36.10) to (43.01, 23.81). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Cgt2z4_reg/latch' from (23.94, 29.95) to (44.29, 19.20). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_R0t2z4_reg/latch' from (59.20, 54.53) to (60.86, 57.60). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Tqs2z4_reg/latch' from (50.11, 76.03) to (55.30, 76.03). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Vgs2z4_reg/latch' from (54.14, 74.50) to (57.73, 76.03). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_O0o2z4_reg/latch' from (63.62, 51.46) to (69.63, 54.53). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Bdm2z4_reg/latch' from (30.98, 69.89) to (38.53, 74.50). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_L8m2z4_reg/latch' from (61.76, 60.67) to (68.42, 56.06). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Fzl2z4_reg/latch' from (9.09, 45.31) to (25.92, 42.24). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Z4l2z4_reg/latch' from (61.18, 72.96) to (59.33, 76.03). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Svk2z4_reg/latch' from (12.67, 43.78) to (16.90, 39.17). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_D7k2z4_reg/latch' from (26.05, 33.02) to (48.26, 23.81). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Koj2z4_reg/latch' from (18.94, 37.63) to (44.93, 20.74). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Glj2z4_reg/latch' from (22.72, 31.49) to (43.46, 17.66). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_X2j2z4_reg/latch' from (25.34, 33.02) to (50.24, 23.81). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Kyi2z4_reg/latch' from (34.88, 66.82) to (41.47, 69.89). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Xti2z4_reg/latch' from (23.94, 29.95) to (43.07, 19.20). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Uqi2z4_reg/latch' from (45.12, 69.89) to (46.14, 71.42). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Fpi2z4_reg/latch' from (21.25, 29.95) to (44.54, 17.66). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_Rni2z4_reg/latch' from (12.80, 42.24) to (24.00, 40.70). (CTS-106)
Information: Relocated the clock cell 'u_logic_clk_gate_J6i2z4_reg/latch' from (10.43, 45.31) to (40.96, 51.46). (CTS-106)
Information: Relocated the clock cell 'clk_gate_u_logic_Omk2z4_reg/latch' from (46.72, 51.46) to (58.75, 45.31). (CTS-106)
Information: Relocated the clock cell 'clk_gate_u_logic_V1l2z4_reg/latch' from (67.01, 31.49) to (53.70, 34.56). (CTS-106)
Information: Relocated the clock cell 'clk_gate_u_logic_H9i2z4_reg/latch' from (31.87, 72.96) to (28.10, 72.96). (CTS-106)
A total of 36 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_R1w2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ydw2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_B1a3z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 20
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_T7d3z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ll73z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Cc63z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_T253z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 13 Repeaters. Built 7 Repeater Levels
 Phase delay: u_logic_clk_gate_T253z4_reg/latch/CLK : (0.063 0.032) : skew = 0.031
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Kt33z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 10 Repeaters. Built 5 Repeater Levels
 Phase delay: u_logic_clk_gate_Kt33z4_reg/latch/CLK : (0.059 0.036) : skew = 0.024
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Bk23z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Sa13z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Yd03z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 14 Repeaters. Built 7 Repeater Levels
 Phase delay: u_logic_clk_gate_Yd03z4_reg/latch/CLK : (0.055 0.041) : skew = 0.014
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ehz2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: u_logic_clk_gate_Ehz2z4_reg/latch/CLK : (0.044 0.030) : skew = 0.014
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Lpu2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Cgt2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_R0t2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 3
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Tqs2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Vgs2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_O0o2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 24
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: u_logic_clk_gate_O0o2z4_reg/latch/CLK : (0.026 0.023) : skew = 0.002
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Bdm2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 11
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_L8m2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 24
 Number of ignore points = 0
 Added 4 Repeaters. Built 3 Repeater Levels
 Phase delay: u_logic_clk_gate_L8m2z4_reg/latch/CLK : (0.037 0.029) : skew = 0.008
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Fzl2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Z4l2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Svk2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_D7k2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 30
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Koj2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Glj2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 22 Repeaters. Built 10 Repeater Levels
 Phase delay: u_logic_clk_gate_Glj2z4_reg/latch/CLK : (0.071 0.040) : skew = 0.032
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_X2j2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 30
 Number of ignore points = 0
 Added 13 Repeaters. Built 7 Repeater Levels
 Phase delay: u_logic_clk_gate_X2j2z4_reg/latch/CLK : (0.066 0.031) : skew = 0.035
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Kyi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Xti2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: u_logic_clk_gate_Xti2z4_reg/latch/CLK : (0.045 0.034) : skew = 0.010
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Uqi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Fpi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 27 Repeaters. Built 13 Repeater Levels
 Phase delay: u_logic_clk_gate_Fpi2z4_reg/latch/CLK : (0.112 0.039) : skew = 0.073
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Rni2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_J6i2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 53
 Number of ignore points = 0
 Added 22 Repeaters. Built 9 Repeater Levels
 Phase delay: u_logic_clk_gate_J6i2z4_reg/latch/CLK : (0.083 0.064) : skew = 0.019
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_Omk2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 31
 Number of ignore points = 0
 Added 8 Repeaters. Built 5 Repeater Levels
 Phase delay: clk_gate_u_logic_Omk2z4_reg/latch/CLK : (0.055 0.040) : skew = 0.016
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_V1l2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 26
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_H9i2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = HCLK
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 48
 Number of ignore points = 0
 Number of gates with existing phase delay = 36
    1. Phase delay = (max r/f: 0.112400/__ min r/f: 0.039120/__) : skew = 0.073280 : u_logic_clk_gate_Fpi2z4_reg/latch/CLK
    2. Phase delay = (max r/f: 0.083485/__ min r/f: 0.064449/__) : skew = 0.019035 : u_logic_clk_gate_J6i2z4_reg/latch/CLK
    3. Phase delay = (max r/f: 0.071297/__ min r/f: 0.039501/__) : skew = 0.031796 : u_logic_clk_gate_Glj2z4_reg/latch/CLK
    4. Phase delay = (max r/f: 0.066032/__ min r/f: 0.031261/__) : skew = 0.034771 : u_logic_clk_gate_X2j2z4_reg/latch/CLK
    5. Phase delay = (max r/f: 0.064621/__ min r/f: 0.031872/__) : skew = 0.032749 : u_logic_clk_gate_Lpu2z4_reg/latch/CLK
    6. Phase delay = (max r/f: 0.062523/__ min r/f: 0.031872/__) : skew = 0.030651 : u_logic_clk_gate_T253z4_reg/latch/CLK
    7. Phase delay = (max r/f: 0.062351/__ min r/f: 0.032711/__) : skew = 0.029640 : u_logic_clk_gate_Koj2z4_reg/latch/CLK
    8. Phase delay = (max r/f: 0.059566/__ min r/f: 0.028687/__) : skew = 0.030880 : u_logic_clk_gate_Cc63z4_reg/latch/CLK
    9. Phase delay = (max r/f: 0.059261/__ min r/f: 0.035667/__) : skew = 0.023594 : u_logic_clk_gate_Kt33z4_reg/latch/CLK
   10. Phase delay = (max r/f: 0.059032/__ min r/f: 0.026932/__) : skew = 0.032101 : u_logic_clk_gate_Ll73z4_reg/latch/CLK
   11. Phase delay = (max r/f: 0.056953/__ min r/f: 0.032539/__) : skew = 0.024414 : u_logic_clk_gate_Cgt2z4_reg/latch/CLK
   12. Phase delay = (max r/f: 0.055447/__ min r/f: 0.039692/__) : skew = 0.015755 : clk_gate_u_logic_Omk2z4_reg/latch/CLK
   13. Phase delay = (max r/f: 0.055294/__ min r/f: 0.041084/__) : skew = 0.014210 : u_logic_clk_gate_Yd03z4_reg/latch/CLK
   14. Phase delay = (max r/f: 0.053101/__ min r/f: 0.035954/__) : skew = 0.017147 : u_logic_clk_gate_Sa13z4_reg/latch/CLK
   15. Phase delay = (max r/f: 0.051861/__ min r/f: 0.035820/__) : skew = 0.016041 : u_logic_clk_gate_D7k2z4_reg/latch/CLK
   16. Phase delay = (max r/f: 0.047817/__ min r/f: 0.029068/__) : skew = 0.018749 : u_logic_clk_gate_Bk23z4_reg/latch/CLK
   17. Phase delay = (max r/f: 0.044823/__ min r/f: 0.034389/__) : skew = 0.010433 : u_logic_clk_gate_Xti2z4_reg/latch/CLK
   18. Phase delay = (max r/f: 0.044460/__ min r/f: 0.030270/__) : skew = 0.014191 : u_logic_clk_gate_Ehz2z4_reg/latch/CLK
   19. Phase delay = (max r/f: 0.040131/__ min r/f: 0.029545/__) : skew = 0.010586 : clk_gate_u_logic_V1l2z4_reg/latch/CLK
   20. Phase delay = (max r/f: 0.036926/__ min r/f: 0.029182/__) : skew = 0.007744 : u_logic_clk_gate_L8m2z4_reg/latch/CLK
   21. Phase delay = (max r/f: 0.027752/__ min r/f: 0.025845/__) : skew = 0.001907 : u_logic_clk_gate_B1a3z4_reg/latch/CLK
   22. Phase delay = (max r/f: 0.025539/__ min r/f: 0.023441/__) : skew = 0.002098 : u_logic_clk_gate_O0o2z4_reg/latch/CLK
   23. Phase delay = (max r/f: 0.022430/__ min r/f: 0.021210/__) : skew = 0.001221 : u_logic_clk_gate_Ydw2z4_reg/latch/CLK
   24. Phase delay = (max r/f: 0.021687/__ min r/f: 0.020199/__) : skew = 0.001488 : clk_gate_u_logic_H9i2z4_reg/latch/CLK
   25. Phase delay = (max r/f: 0.020027/__ min r/f: 0.017300/__) : skew = 0.002728 : u_logic_clk_gate_Bdm2z4_reg/latch/CLK
   26. Phase delay = (max r/f: 0.016594/__ min r/f: 0.014877/__) : skew = 0.001717 : u_logic_clk_gate_Vgs2z4_reg/latch/CLK
   27. Phase delay = (max r/f: 0.016251/__ min r/f: 0.015163/__) : skew = 0.001087 : u_logic_clk_gate_T7d3z4_reg/latch/CLK
   28. Phase delay = (max r/f: 0.015526/__ min r/f: 0.014534/__) : skew = 0.000992 : u_logic_clk_gate_Tqs2z4_reg/latch/CLK
   29. Phase delay = (max r/f: 0.015373/__ min r/f: 0.014477/__) : skew = 0.000896 : u_logic_clk_gate_Z4l2z4_reg/latch/CLK
   30. Phase delay = (max r/f: 0.013714/__ min r/f: 0.013065/__) : skew = 0.000648 : u_logic_clk_gate_Kyi2z4_reg/latch/CLK
   31. Phase delay = (max r/f: 0.013046/__ min r/f: 0.012760/__) : skew = 0.000286 : clk_gate_u_logic_R1w2z4_reg/latch/CLK
   32. Phase delay = (max r/f: 0.011139/__ min r/f: 0.011005/__) : skew = 0.000134 : u_logic_clk_gate_Svk2z4_reg/latch/CLK
   33. Phase delay = (max r/f: 0.011101/__ min r/f: 0.010815/__) : skew = 0.000286 : u_logic_clk_gate_Uqi2z4_reg/latch/CLK
   34. Phase delay = (max r/f: 0.011044/__ min r/f: 0.010891/__) : skew = 0.000153 : u_logic_clk_gate_Rni2z4_reg/latch/CLK
   35. Phase delay = (max r/f: 0.010853/__ min r/f: 0.010700/__) : skew = 0.000153 : u_logic_clk_gate_Fzl2z4_reg/latch/CLK
   36. Phase delay = (max r/f: 0.010757/__ min r/f: 0.010624/__) : skew = 0.000134 : u_logic_clk_gate_R0t2z4_reg/latch/CLK
 Added 87 Repeaters. Built 24 Repeater Levels
 Phase delay: HCLK : (0.186 0.095) : skew = 0.091
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 6.18 sec, cpu time is 0 hr : 0 min : 6.62 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************

No latency bottleneck found > 500.000
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 33 buffers and 191 inverters added (total area 153.50) by Clock Tree Synthesis.
Information: 0 out of 260l clock cells have been moved due to NDR or via ladder related legalization rules.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Total number of global routed clock nets: 261
Information: The run time for clock net global routing is 0 hr : 0 min : 0.35 sec, cpu time is 0 hr : 0 min : 0.40 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design CORTEXM0DS has 7605 nets, 261 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7603, routed nets = 261, across physical hierarchy nets = 0, parasitics cached nets = 261, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 77.5909; ID = 172.6532; NetsWithDRC = 64; Worst Tran/Cap cost = 92.6399/0.0000; ClockBufArea = 153.5017; ClockCellArea = 183.5827; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
.
Resized 190 cell(s), relocated 0 cell(s), cloned 9 cell(s) and inserted 196 buffer(s)/inverter(s)
Cloned 9 non-repeater gate(s)
Ran incremental ZGR 695 time(s) for 1501 net(s) and restored ZGR 331 time(s) for 700 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 106.7162; ID = 200.7103; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 300.7611; ClockCellArea = 330.8421; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 8.13 sec, cpu time is 0 hr : 0 min : 20.36 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.slow.RCmax root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 95.4247; ID = 172.9774; NetsWithDRC = 6; Worst Tran/Cap cost = 0.3433/0.0000; ClockBufArea = 300.7611; ClockCellArea = 330.8421; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 6 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 6 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 23 time(s) for 46 net(s) and restored ZGR 18 time(s) for 36 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 101.4519; ID = 179.0047; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.27 sec, cpu time is 0 hr : 0 min : 0.58 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 94.3756; ID = 168.6287; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 94.3756; ID = 168.6287; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 8.42 sec, cpu time is 0 hr : 0 min : 20.96 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK
clock: HCLK mode: mode_norm.slow.RCmax root: HCLK
clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK
Clock QoR Before Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 115.6235; ID = 209.6176; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 101.4519; ID = 179.0047; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 94.3756; ID = 168.6287; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 303.4153; ClockCellArea = 333.4963; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Begin Network Flow Based Optimization:
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Default network flow optimizer made 17 successful improvements out of 57 iterations
Resized 8, relocated 0, deleted 12, inserted 1, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.36 sec, cpu time is 0 hr : 0 min : 2.83 sec.
Ran incremental ZGR 80 time(s) for 186 net(s) and restored ZGR 76 time(s) for 173 net(s)
Clock Qor After Network Flow Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 66.5855; ID = 176.5442; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 298.4018; ClockCellArea = 328.4828; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 1.7929		0.0000		cts_inv_294214585/I
  (1) 4.8256		3.0327		cts_inv_294214585/ZN
  (2) 5.8937		1.0681		cts_inv_293814581/I
  (3) 7.9727		2.0790		cts_inv_293814581/ZN
  (4) 11.5013		3.5286		cts_inv_293414577/I
  (5) 15.6212		4.1199		cts_inv_293414577/ZN
  (6) 17.4904		1.8692		cts_inv_292914572/I
  (7) 19.7029		2.2125		cts_inv_292914572/ZN
  (8) 20.6375		0.9346		cto_buf_drc_14610/I
  (9) 26.0353		5.3978		cto_buf_drc_14610/Z
  (10) 29.8119		3.7766		cts_inv_291914562/I
  (11) 32.1198		2.3079		cts_inv_291914562/ZN
  (12) 33.3595		1.2398		cto_buf_drc_14641/I
  (13) 38.7764		5.4169		cto_buf_drc_14641/Z
  (14) 42.0570		3.2806		cts_inv_290614549/I
  (15) 44.7655		2.7084		cts_inv_290614549/ZN
  (16) 46.1006		1.3351		cto_buf_drc_15374/I
  (17) 51.4221		5.3215		cto_buf_drc_15374/Z
  (18) 53.9017		2.4796		cts_inv_289314536/I
  (19) 55.9425		2.0409		cts_inv_289314536/ZN
  (20) 57.2968		1.3542		cto_buf_drc_14642/I
  (21) 62.6945		5.3978		cto_buf_drc_14642/Z
  (22) 65.8607		3.1662		cts_inv_288014523/I
  (23) 68.4929		2.6321		cts_inv_288014523/ZN
  (24) 68.5501		0.0572		cto_buf_drc_14643/I
  (25) 72.9752		4.4250		cto_buf_drc_14643/Z
  (26) 74.2722		1.2970		cto_buf_cln_15542/I
  (27) 78.8498		4.5776		cto_buf_cln_15542/Z
  (28) 80.7190		1.8692		u_logic_clk_gate_Fpi2z4_reg/latch/CLK
  (29) 88.6345		7.9155		u_logic_clk_gate_Fpi2z4_reg/latch/Q
  (30) 88.9015		0.2670		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/I
  (31) 95.5391		6.6376		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/Z
  (32) 95.9206		0.3815		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/I
  (33) 101.7761		5.8556		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/Z
  (34) 105.7243		3.9482		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/I
  (35) 112.3619		6.6376		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/Z
  (36) 113.7543		1.3924		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/I
  (37) 116.1003		2.3460		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/ZN
  (38) 118.3319		2.2316		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/I
  (39) 122.2229		3.8910		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/ZN
  (40) 124.1493		1.9264		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/I
  (41) 126.8005		2.6512		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/ZN
  (42) 129.2229		2.4223		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/I
  (43) 132.3318		3.1090		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/ZN
  (44) 135.8986		3.5667		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/I
  (45) 137.5198		1.6212		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/ZN
  (46) 137.8441		0.3242		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/I
  (47) 145.3400		7.4959		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/Z
  (48) 147.4953		2.1553		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/I
  (49) 149.5552		2.0599		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/ZN
  (50) 149.8985		0.3433		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/I
  (51) 157.5661		7.6675		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/Z
  (52) 159.8549		2.2888		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/I
  (53) 162.0483		2.1935		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/ZN
  (54) 163.2690		1.2207		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/I
  (55) 168.6478		5.3787		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/Z
  (56) 171.8521		3.2043		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/I
  (57) 174.2554		2.4033		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/ZN
  (58) 176.5442		2.2888		u_logic_Ajn2z4_reg/CLK
Shortest path:
  (0) 1.7929		0.0000		cts_inv_294214585/I
  (1) 4.8256		3.0327		cts_inv_294214585/ZN
  (2) 5.8937		1.0681		cts_inv_293814581/I
  (3) 7.9727		2.0790		cts_inv_293814581/ZN
  (4) 11.5013		3.5286		cts_inv_293414577/I
  (5) 15.6212		4.1199		cts_inv_293414577/ZN
  (6) 15.9836		0.3624		cts_inv_293014573/I
  (7) 20.7138		4.7302		cts_inv_293014573/ZN
  (8) 22.6784		1.9646		cto_buf_15663/I
  (9) 29.1824		6.5041		cto_buf_15663/Z
  (10) 31.5285		2.3460		cts_inv_292014563/I
  (11) 35.8009		4.2725		cts_inv_292014563/ZN
  (12) 36.2015		0.4005		cts_inv_290714550/I
  (13) 39.7682		3.5667		cts_inv_290714550/ZN
  (14) 40.2069		0.4387		cts_inv_289414537/I
  (15) 43.2205		3.0136		cts_inv_289414537/ZN
  (16) 43.6974		0.4768		cts_inv_288114524/I
  (17) 46.5584		2.8610		cts_inv_288114524/ZN
  (18) 46.7873		0.2289		cts_inv_286814511/I
  (19) 49.6483		2.8610		cts_inv_286814511/ZN
  (20) 50.1442		0.4959		cts_inv_285514498/I
  (21) 53.6346		3.4904		cts_inv_285514498/ZN
  (22) 54.2831		0.6485		cts_inv_283714480/I
  (23) 56.9344		2.6512		cts_inv_283714480/ZN
  (24) 57.1060		0.1717		cts_inv_281814461/I
  (25) 59.9289		2.8229		cts_inv_281814461/ZN
  (26) 60.1959		0.2670		cts_inv_279414437/I
  (27) 62.7327		2.5368		cts_inv_279414437/ZN
  (28) 62.9807		0.2480		cts_inv_277114414/I
  (29) 65.4030		2.4223		cts_inv_277114414/ZN
  (30) 65.4793		0.0763		cts_inv_274614389/I
  (31) 68.1305		2.6512		cts_inv_274614389/ZN
  (32) 68.5692		0.4387		cts_inv_272314366/I
  (33) 74.0242		5.4550		cts_inv_272314366/ZN
  (34) 74.6536		0.6294		u_logic_clk_gate_Kt33z4_reg/latch/CLK
  (35) 83.1795		8.5258		u_logic_clk_gate_Kt33z4_reg/latch/Q
  (36) 83.3511		0.1717		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/I
  (37) 90.3320		6.9809		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/Z
  (38) 91.5527		1.2207		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/I
  (39) 98.9723		7.4196		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/Z
  (40) 99.2966		0.3242		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/I
  (41) 102.5391		3.2425		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/ZN
  (42) 105.0186		2.4796		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/I
  (43) 109.6916		4.6730		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/ZN
  (44) 109.9586		0.2670		u_logic_Pvd3z4_reg/CLK
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 62.8853; ID = 152.6642; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 298.4018; ClockCellArea = 328.4828; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 1.8883		0.0000		cts_inv_294214585/I
  (1) 4.4632		2.5749		cts_inv_294214585/ZN
  (2) 5.6267		1.1635		cts_inv_293814581/I
  (3) 7.1335		1.5068		cts_inv_293814581/ZN
  (4) 10.8337		3.7003		cts_inv_293414577/I
  (5) 14.2288		3.3951		cts_inv_293414577/ZN
  (6) 16.2697		2.0409		cts_inv_292914572/I
  (7) 17.7765		1.5068		cts_inv_292914572/ZN
  (8) 18.7683		0.9918		cto_buf_drc_14610/I
  (9) 22.9263		4.1580		cto_buf_drc_14610/Z
  (10) 26.8936		3.9673		cts_inv_291914562/I
  (11) 28.7628		1.8692		cts_inv_291914562/ZN
  (12) 30.1361		1.3733		cto_buf_drc_14641/I
  (13) 34.3323		4.1962		cto_buf_drc_14641/Z
  (14) 37.9181		3.5858		cts_inv_290614549/I
  (15) 39.7301		1.8120		cts_inv_290614549/ZN
  (16) 41.1415		1.4114		cto_buf_drc_15374/I
  (17) 45.2805		4.1389		cto_buf_drc_15374/Z
  (18) 47.8745		2.5940		cts_inv_289314536/I
  (19) 49.5148		1.6403		cts_inv_289314536/ZN
  (20) 51.0216		1.5068		cto_buf_drc_14642/I
  (21) 55.1987		4.1771		cto_buf_drc_14642/Z
  (22) 58.6510		3.4523		cts_inv_288014523/I
  (23) 60.4057		1.7548		cts_inv_288014523/ZN
  (24) 60.4630		0.0572		cto_buf_drc_14643/I
  (25) 63.8580		3.3951		cto_buf_drc_14643/Z
  (26) 65.2313		1.3733		cto_buf_cln_15542/I
  (27) 68.7408		3.5095		cto_buf_cln_15542/Z
  (28) 70.6291		1.8883		u_logic_clk_gate_Fpi2z4_reg/latch/CLK
  (29) 77.0187		6.3896		u_logic_clk_gate_Fpi2z4_reg/latch/Q
  (30) 77.2858		0.2670		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/I
  (31) 82.3212		5.0354		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/Z
  (32) 82.7217		0.4005		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/I
  (33) 87.1468		4.4250		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/Z
  (34) 91.3048		4.1580		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/I
  (35) 96.4737		5.1689		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/Z
  (36) 97.9424		1.4687		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/I
  (37) 99.8497		1.9073		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/ZN
  (38) 102.2720		2.4223		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/I
  (39) 105.2094		2.9373		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/ZN
  (40) 107.2311		2.0218		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/I
  (41) 109.3674		2.1362		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/ZN
  (42) 111.9995		2.6321		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/I
  (43) 114.2311		2.2316		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/ZN
  (44) 117.9886		3.7575		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/I
  (45) 119.2856		1.2970		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/ZN
  (46) 119.6480		0.3624		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/I
  (47) 125.6752		6.0272		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/Z
  (48) 128.0212		2.3460		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/I
  (49) 129.2610		1.2398		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/ZN
  (50) 129.6234		0.3624		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/I
  (51) 135.4980		5.8746		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/Z
  (52) 137.9013		2.4033		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/I
  (53) 139.6561		1.7548		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/ZN
  (54) 141.0484		1.3924		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/I
  (55) 145.2255		4.1771		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/Z
  (56) 148.7350		3.5095		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/I
  (57) 150.2991		1.5640		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/ZN
  (58) 152.6642		2.3651		u_logic_Ajn2z4_reg/CLK
Shortest path:
  (0) 1.8883		0.0000		cts_inv_294214585/I
  (1) 4.4632		2.5749		cts_inv_294214585/ZN
  (2) 5.6267		1.1635		cts_inv_293814581/I
  (3) 7.1335		1.5068		cts_inv_293814581/ZN
  (4) 10.8337		3.7003		cts_inv_293414577/I
  (5) 14.2288		3.3951		cts_inv_293414577/ZN
  (6) 14.6103		0.3815		cts_inv_293014573/I
  (7) 18.1961		3.5858		cts_inv_293014573/ZN
  (8) 20.0462		1.8501		cto_buf_15663/I
  (9) 24.7955		4.7493		cto_buf_15663/Z
  (10) 27.0653		2.2697		cts_inv_292014563/I
  (11) 30.3459		3.2806		cts_inv_292014563/ZN
  (12) 30.7846		0.4387		cts_inv_290714550/I
  (13) 33.4167		2.6321		cts_inv_290714550/ZN
  (14) 33.8554		0.4387		cts_inv_289414537/I
  (15) 36.3159		2.4605		cts_inv_289414537/ZN
  (16) 36.8118		0.4959		cts_inv_288114524/I
  (17) 38.9481		2.1362		cts_inv_288114524/ZN
  (18) 39.1769		0.2289		cts_inv_286814511/I
  (19) 41.5230		2.3460		cts_inv_286814511/ZN
  (20) 42.0570		0.5341		cts_inv_285514498/I
  (21) 44.6510		2.5940		cts_inv_285514498/ZN
  (22) 45.3186		0.6676		cts_inv_283714480/I
  (23) 47.4358		2.1172		cts_inv_283714480/ZN
  (24) 47.6074		0.1717		cts_inv_281814461/I
  (25) 49.7246		2.1172		cts_inv_281814461/ZN
  (26) 50.0107		0.2861		cts_inv_279414437/I
  (27) 52.0515		2.0409		cts_inv_279414437/ZN
  (28) 52.3186		0.2670		cts_inv_277114414/I
  (29) 54.1115		1.7929		cts_inv_277114414/ZN
  (30) 54.2068		0.0954		cts_inv_274614389/I
  (31) 56.4003		2.1935		cts_inv_274614389/ZN
  (32) 56.8771		0.4768		cts_inv_272314366/I
  (33) 60.8253		3.9482		cts_inv_272314366/ZN
  (34) 61.4548		0.6294		u_logic_clk_gate_Kt33z4_reg/latch/CLK
  (35) 68.1877		6.7329		u_logic_clk_gate_Kt33z4_reg/latch/Q
  (36) 68.3784		0.1907		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/I
  (37) 73.6618		5.2834		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/Z
  (38) 74.9397		1.2779		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/I
  (39) 80.5473		5.6076		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/Z
  (40) 80.8907		0.3433		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/I
  (41) 83.3511		2.4605		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/ZN
  (42) 86.0023		2.6512		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/I
  (43) 89.5119		3.5095		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/ZN
  (44) 89.7789		0.2670		u_logic_Pvd3z4_reg/CLK
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 56.8008; ID = 142.3454; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 298.4018; ClockCellArea = 328.4828; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 1.6785		0.0000		cts_inv_294214585/I
  (1) 4.1580		2.4796		cts_inv_294214585/ZN
  (2) 5.0163		0.8583		cts_inv_293814581/I
  (3) 6.5613		1.5450		cts_inv_293814581/ZN
  (4) 9.8610		3.2997		cts_inv_293414577/I
  (5) 13.0844		3.2234		cts_inv_293414577/ZN
  (6) 14.6484		1.5640		cts_inv_292914572/I
  (7) 16.2315		1.5831		cts_inv_292914572/ZN
  (8) 17.0898		0.8583		cto_buf_drc_14610/I
  (9) 21.3051		4.2152		cto_buf_drc_14610/Z
  (10) 24.7574		3.4523		cts_inv_291914562/I
  (11) 26.4359		1.6785		cts_inv_291914562/ZN
  (12) 27.5803		1.1444		cto_buf_drc_14641/I
  (13) 31.7764		4.1962		cto_buf_drc_14641/Z
  (14) 34.8473		3.0708		cts_inv_290614549/I
  (15) 36.8118		1.9646		cts_inv_290614549/ZN
  (16) 38.0325		1.2207		cto_buf_drc_15374/I
  (17) 42.1715		4.1389		cto_buf_drc_15374/Z
  (18) 44.4412		2.2697		cts_inv_289314536/I
  (19) 45.9480		1.5068		cts_inv_289314536/ZN
  (20) 47.1497		1.2016		cto_buf_drc_14642/I
  (21) 51.3077		4.1580		cto_buf_drc_14642/Z
  (22) 54.1687		2.8610		cts_inv_288014523/I
  (23) 56.0570		1.8883		cts_inv_288014523/ZN
  (24) 56.1142		0.0572		cto_buf_drc_14643/I
  (25) 59.5284		3.4142		cto_buf_drc_14643/Z
  (26) 60.7109		1.1826		cto_buf_cln_15542/I
  (27) 64.2014		3.4904		cto_buf_cln_15542/Z
  (28) 65.8226		1.6212		u_logic_clk_gate_Fpi2z4_reg/latch/CLK
  (29) 72.0406		6.2180		u_logic_clk_gate_Fpi2z4_reg/latch/Q
  (30) 72.2694		0.2289		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/I
  (31) 77.4384		5.1689		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_14645/Z
  (32) 77.6672		0.2289		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/I
  (33) 82.2258		4.5586		u_logic_clk_gate_Fpi2z4_reg/cts_buf_232513968/Z
  (34) 85.8116		3.5858		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/I
  (35) 90.8852		5.0735		u_logic_clk_gate_Fpi2z4_reg/cts_buf_231713960/Z
  (36) 92.0677		1.1826		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/I
  (37) 93.8416		1.7738		u_logic_clk_gate_Fpi2z4_reg/cts_inv_231313956/ZN
  (38) 95.7680		1.9264		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/I
  (39) 98.7434		2.9755		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230913952/ZN
  (40) 100.3456		1.6022		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/I
  (41) 102.3102		1.9646		u_logic_clk_gate_Fpi2z4_reg/cts_inv_230413947/ZN
  (42) 104.4273		2.1172		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/I
  (43) 106.7162		2.2888		u_logic_clk_gate_Fpi2z4_reg/cts_inv_229513938/ZN
  (44) 109.9586		3.2425		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/I
  (45) 111.0840		1.1253		u_logic_clk_gate_Fpi2z4_reg/cts_inv_226513908/ZN
  (46) 111.3510		0.2670		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/I
  (47) 117.3592		6.0081		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15408/Z
  (48) 119.2093		1.8501		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/I
  (49) 120.6017		1.3924		u_logic_clk_gate_Fpi2z4_reg/cts_inv_225213895/ZN
  (50) 120.9068		0.3052		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/I
  (51) 126.9531		6.0463		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15324/Z
  (52) 128.9177		1.9646		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/I
  (53) 130.5008		1.5831		u_logic_clk_gate_Fpi2z4_reg/cts_inv_223813881/ZN
  (54) 131.6071		1.1063		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/I
  (55) 135.7651		4.1580		u_logic_clk_gate_Fpi2z4_reg/cto_buf_drc_15329/Z
  (56) 138.6642		2.8992		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/I
  (57) 140.3046		1.6403		u_logic_clk_gate_Fpi2z4_reg/cts_inv_222013863/ZN
  (58) 142.3454		2.0409		u_logic_Ajn2z4_reg/CLK
Shortest path:
  (0) 1.6785		0.0000		cts_inv_294214585/I
  (1) 4.1580		2.4796		cts_inv_294214585/ZN
  (2) 5.0163		0.8583		cts_inv_293814581/I
  (3) 6.5613		1.5450		cts_inv_293814581/ZN
  (4) 9.8610		3.2997		cts_inv_293414577/I
  (5) 13.0844		3.2234		cts_inv_293414577/ZN
  (6) 13.2751		0.1907		cts_inv_293014573/I
  (7) 16.8419		3.5667		cts_inv_293014573/ZN
  (8) 18.4631		1.6212		cto_buf_15663/I
  (9) 23.0789		4.6158		cto_buf_15663/Z
  (10) 24.9863		1.9073		cts_inv_292014563/I
  (11) 27.9808		2.9945		cts_inv_292014563/ZN
  (12) 28.3432		0.3624		cts_inv_290714550/I
  (13) 30.9563		2.6131		cts_inv_290714550/ZN
  (14) 31.3377		0.3815		cts_inv_289414537/I
  (15) 33.6266		2.2888		cts_inv_289414537/ZN
  (16) 34.0462		0.4196		cts_inv_288114524/I
  (17) 36.2206		2.1744		cts_inv_288114524/ZN
  (18) 36.4113		0.1907		cts_inv_286814511/I
  (19) 38.6238		2.2125		cts_inv_286814511/ZN
  (20) 39.0625		0.4387		cts_inv_285514498/I
  (21) 41.6565		2.5940		cts_inv_285514498/ZN
  (22) 42.2287		0.5722		cts_inv_283714480/I
  (23) 44.2123		1.9836		cts_inv_283714480/ZN
  (24) 44.3459		0.1335		cts_inv_281814461/I
  (25) 46.5012		2.1553		cts_inv_281814461/ZN
  (26) 46.7491		0.2480		cts_inv_279414437/I
  (27) 48.6946		1.9455		cts_inv_279414437/ZN
  (28) 48.9044		0.2098		cts_inv_277114414/I
  (29) 50.7736		1.8692		cts_inv_277114414/ZN
  (30) 50.8499		0.0763		cts_inv_274614389/I
  (31) 52.9289		2.0790		cts_inv_274614389/ZN
  (32) 53.3104		0.3815		cts_inv_272314366/I
  (33) 57.3730		4.0627		cts_inv_272314366/ZN
  (34) 57.9071		0.5341		u_logic_clk_gate_Kt33z4_reg/latch/CLK
  (35) 64.5256		6.6185		u_logic_clk_gate_Kt33z4_reg/latch/Q
  (36) 64.6591		0.1335		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/I
  (37) 70.0951		5.4359		u_logic_clk_gate_Kt33z4_reg/cto_buf_drc_15231/Z
  (38) 71.1632		1.0681		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/I
  (39) 76.9424		5.7793		u_logic_clk_gate_Kt33z4_reg/cts_buf_99112634/Z
  (40) 77.2095		0.2670		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/I
  (41) 79.5555		2.3460		u_logic_clk_gate_Kt33z4_reg/cts_inv_97312616/ZN
  (42) 81.8443		2.2888		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/I
  (43) 85.3920		3.5477		u_logic_clk_gate_Kt33z4_reg/cts_inv_96012603/ZN
  (44) 85.5446		0.1526		u_logic_Pvd3z4_reg/CLK

Begin Area Recovery Buffer Removal:
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094210 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089380 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
AR: deleted 166 cell(s)
Ran incremental ZGR 327 time(s) for 344 net(s) and restored ZGR 179 time(s) for 576 net(s)
Clock QoR After Area Recovery Removal:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 65.4602; ID = 156.8985; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 167.9032; ClockCellArea = 197.9843; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 58.1551; ID = 134.7542; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0381/0.0000; ClockBufArea = 167.9032; ClockCellArea = 197.9843; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 54.5692; ID = 126.6861; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 167.9032; ClockCellArea = 197.9843; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 193 out of 295 cell(s)
Ran incremental ZGR 179 time(s) for 388 net(s) and restored ZGR 8 time(s) for 23 net(s)
Clock QoR After Area Recovery Resizing:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 60.3104; ID = 127.9831; NetsWithDRC = 6; Worst Tran/Cap cost = 0.1144/0.0000; ClockBufArea = 83.1160; ClockCellArea = 113.1971; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 47.1687; ID = 101.4519; NetsWithDRC = 5; Worst Tran/Cap cost = 0.2670/0.0000; ClockBufArea = 83.1160; ClockCellArea = 113.1971; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 45.8145; ID = 98.0568; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 83.1160; ClockCellArea = 113.1971; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 6.72 sec, cpu time is 0 hr : 0 min : 14.33 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 8.15 sec, cpu time is 0 hr : 0 min : 17.30 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 8.15 sec, cpu time is 0 hr : 0 min : 17.30 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Resized 3 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 6 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 23 time(s) for 51 net(s) and restored ZGR 12 time(s) for 22 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 60.3104; ID = 127.9831; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 85.3770; ClockCellArea = 115.4580; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.44 sec, cpu time is 0 hr : 0 min : 1.01 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.slow.RCmax root: HCLK
Resized 2 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 1 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 6 time(s) for 13 net(s) and restored ZGR 2 time(s) for 4 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 47.1687; ID = 101.4519; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.17 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 45.8145; ID = 98.0568; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.55 sec, cpu time is 0 hr : 0 min : 1.20 sec. (CTS-104)
All together, ran incremental ZGR 1333 time(s) for 2529 net(s) and restoring ZGR invoked 626 time(s) for 1534 net(s)
Setting target skew for clock: HCLK (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) as 0.069124
Setting target skew for clock: HCLK (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) as 0.069124
Setting target skew for clock: HCLK (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) as 0.069124
There are 118 buffers added and 76 inverters reduced by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 303 flat clock tree nets.
There are 302 non-sink instances (total area 116.10) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 151 buffers and 115 inverters (total area 86.02).
196 buffers/inverters were inserted below 31 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:52.36u 00:00:03.76s 00:00:26.67e: 

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7645, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 303, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    80.9097 80.9097 82.0351 82.0351   mode_norm.slow.RCmax

Mode:mode_norm.worst_low.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    100.8034 100.8034 102.2339 102.2339 mode_norm.worst_low.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
HCLK         Yes    78.1631 78.1631 79.1931 79.1931   mode_norm.fast.RCmin_bc

Info: clearing CTS-GR option
Info: clearinf CTO-GR option

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design CORTEXM0DS has 7647 nets, 303 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7645, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 7645, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:    70 s (  0.02 hr )  ELAPSE:    37 s (  0.01 hr )  MEM-PEAK:   754 MB

npo-clock-opt timing update complete          CPU:    70 s (  0.02 hr )  ELAPSE:    37 s (  0.01 hr )  MEM-PEAK:   754 MB

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -  52.8932 15216.3721   1313
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.3700     0.3700        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10  19.2729    54.6700        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 40000880.0
    2   *        -          -        -      -  52.8932 15216.3760   1313        -          -        - 40000880.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *  19.2729    55.0399   0.3700      6        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *  19.2729    55.0399   0.3700      6  52.8932 15216.3760   1313        0     0.0000        0 40000880.0      3002.74       7579        245       1364
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary   19.2729    55.0399   0.3700      6  52.8932 15216.3760   1313        0        0 40000880.0      3002.74       7579
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
npo-clock-opt initialization complete         CPU:    71 s (  0.02 hr )  ELAPSE:    37 s (  0.01 hr )  MEM-PEAK:   754 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 19.272923, TNS = 55.039942, NVP = 6

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:37    19.273    55.040  3002.745     0.000     0.000       245      1364         0     0.000       754 4.000e+07 

Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

npo-clock-opt optimization Phase 2 Iter  1         78.21        0.52      0.00         -       0.003  40000880.00           0.010       754
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 19.272923, TNS = 55.039942, NVP = 6

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:38    19.273    55.040  3001.909     0.000     0.000       245      1364         0     0.000       754 3.997e+07 


Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Drc Mode Option: auto
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: drc : 0.274: mode_norm.worst_low.RCmax: 0
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: drc : 0.274: mode_norm.slow.RCmax: 0
ABF: Core Area = 20 X 21 ()
npo-clock-opt optimization Phase 3 Iter  1         78.21        0.52      0.00         0       0.003  39968956.00           0.011       754
Core Area = 20 X 21 ()
Core Area = 20 X 21 ()
npo-clock-opt optimization Phase 3 Iter  2         78.21        0.52      0.00         0       0.003  39968956.00           0.011       754
Core Area = 20 X 21 ()
npo-clock-opt optimization Phase 3 Iter  3         78.21        0.52      0.00         0       0.003  39968956.00           0.011       754

Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Drc Mode Option: auto
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: 0.274: mode_norm.worst_low.RCmax: 0
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: 0.274: mode_norm.slow.RCmax: 0
ABF: Core Area = 20 X 21 ()
npo-clock-opt optimization Phase 4 Iter  1         78.21        0.52      0.00         0       0.003  39968956.00           0.011       754
npo-clock-opt optimization Phase 4 Iter  2         70.22        0.52      0.00         0       0.003  39985284.00           0.011       754
npo-clock-opt optimization Phase 4 Iter  3         56.63        0.00      0.00         0       0.003  40001792.00           0.011       754
npo-clock-opt optimization Phase 4 Iter  4         56.63        0.00      0.00         0       0.003  40001792.00           0.011       754
Core Area = 20 X 21 ()
Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
npo-clock-opt optimization Phase 4 Iter  5          7.71        0.00      0.00         0       0.003  40116584.00           0.012       754
npo-clock-opt optimization Phase 4 Iter  6          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
Core Area = 20 X 21 ()
Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
npo-clock-opt optimization Phase 4 Iter  7          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter  8          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter  9          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 10          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 11          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 12          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 13          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 14          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 15          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 16          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 17          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
Core Area = 20 X 21 ()
Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
npo-clock-opt optimization Phase 4 Iter 18          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754
npo-clock-opt optimization Phase 4 Iter 19          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754

npo-clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0       0.003  40350860.00           0.013       754

npo-clock-opt optimization Phase 6 Iter  1          0.00        0.00  16723.55         0       0.003  40350860.00           0.014       754
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7694, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 7694, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.000125, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.052893, TNHS = -15.120761, NHVP = 1312

    Scenario mode_norm.slow.RCmax (setup) WNS = 44.6233, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 0.124812, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -52.8932, TNHS = -15120.8, NHVP = 1312
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 44.623257, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 77.319443, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 190.267807, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = 0.124812, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 18.817961, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 170.665741, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -52.893242, TNHS = -15120.760586, NHVP = 1312
       Path Group REGIN  WNHS = 75.059998, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 100.983734, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.017372, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.051891, TNHS = -11.230226, NHVP = 1237

    Scenario mode_norm.slow.RCmax (setup) WNS = 61.7976, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 17.3716, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -51.8909, TNHS = -11230.2, NHVP = 1237
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 61.797619, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 75.842621, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 168.486954, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 17.371595, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 23.928732, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 140.354599, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -51.890938, TNHS = -11230.225317, NHVP = 1237
       Path Group REGOUT  WNHS = 83.728081, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 92.615082, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:53.30u 00:00:00.30s 00:00:08.75e: 
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7694, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 303, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for compute useful skew is 0 hr : 0 min : 9.88 sec, cpu time is 0 hr : 1 min : 0.12 sec. (CTS-104)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.56 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 882 total shapes.
Layer MINT1: cached 0 shapes out of 4 total shapes.
Layer MINT2: cached 0 shapes out of 1007 total shapes.
Cached 4161 vias out of 21400 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Collected 793 pin(s) for clock balance points on the primary corenr
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
The exception settings can be found in file "clock_auto_exceptions_0926_112858.tcl"
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.67 sec, cpu time is 0 hr : 0 min : 0.92 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
CONG:: clock NDRs defined on this design: 0 rules:
Created 1 new NDRs to be used for SI prevention:
   NDR: default_rule_equivalent_ndr_double_spacing ... (width-mult: 1.00, spacing-mult: 1.00)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Global route buffer aware mode is ON.
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7694, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 7694, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
UserGateCheck: root term: HCLK; CUS data: 1; ValidError: 0
Final best QoR
    Scenario mode_norm.worst_low.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.051816 TNHS = 11.297280
Considering all sinks for restricted CUS
Data: PreCusTNS/WNS: 0.000000/0.000000 PostCusTNS/WNS: 0.000000/0.000000 tnsRedution: 0.000000, wnsReduction: 0.000000
Data: Prepone-only CUS does not help much.
Keeping the buffered net p_abuf15 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Xti2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_6610323 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_X2j2z4_reg/latch/Q
Keeping the buffered net u_logic_net7456 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Koj2z4_reg/latch/Q
Keeping the buffered net u_logic_net7553 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Lpu2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_T253z4_reg/ctsbuf_net_110258 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_T253z4_reg/latch/Q
Keeping the buffered net u_logic_net7588 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Cc63z4_reg/latch/Q
Keeping the buffered net u_logic_net7593 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Ll73z4_reg/latch/Q
Keeping the buffered net u_logic_net7573 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Bk23z4_reg/latch/Q
Keeping the buffered net u_logic_net7568 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Sa13z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_2410281 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Yd03z4_reg/latch/Q
Keeping the buffered net p_abuf7 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Ehz2z4_reg/latch/Q
Keeping the buffered net u_logic_net7548 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Cgt2z4_reg/latch/Q
Keeping the buffered net u_logic_net7461 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_D7k2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8110338 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Fpi2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1410271 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Kt33z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_4410301 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Glj2z4_reg/latch/Q
Keeping the buffered net u_logic_net7407 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Rni2z4_reg/latch/Q
Keeping the buffered net u_logic_net7466 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Svk2z4_reg/latch/Q
Keeping the buffered net u_logic_net7476 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Fzl2z4_reg/latch/Q
Keeping the buffered net clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13010387 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_u_logic_Omk2z4_reg/latch/Q
Keeping the buffered net n11038 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_u_logic_V1l2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_10810365 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_J6i2z4_reg/latch/Q
Keeping the buffered net u_logic_net7608 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Ydw2z4_reg/latch/Q
Keeping the buffered net u_logic_net7598 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_T7d3z4_reg/latch/Q
Keeping the buffered net u_logic_net7417 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Uqi2z4_reg/latch/Q
Keeping the buffered net u_logic_net7471 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Z4l2z4_reg/latch/Q
Keeping the buffered net u_logic_net7498 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Bdm2z4_reg/latch/Q
Keeping the buffered net u_logic_net7533 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Vgs2z4_reg/latch/Q
Keeping the buffered net u_logic_net7538 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Tqs2z4_reg/latch/Q
Keeping the buffered net u_logic_net7441 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_Kyi2z4_reg/latch/Q
Keeping the buffered net n10992 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_u_logic_R1w2z4_reg/latch/Q
Keeping the buffered net n11011 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_u_logic_H9i2z4_reg/latch/Q
Keeping the buffered net u_logic_net7603 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_B1a3z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_L8m2z4_reg/ctsbuf_net_4010297 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_L8m2z4_reg/latch/Q
Keeping the buffered net u_logic_clk_gate_O0o2z4_reg/cts0 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_O0o2z4_reg/latch/Q
Keeping the buffered net u_logic_net7543 as-is because trial-cts buffering already meets the requirements. Driver: u_logic_clk_gate_R0t2z4_reg/latch/Q
Keeping the buffered net HCLK as-is because trial-cts buffering already meets the requirements. Driver: HCLK
Final best QoR
    Scenario mode_norm.worst_low.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.052893 TNHS = 15.120811
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7694, routed nets = 303, across physical hierarchy nets = 0, parasitics cached nets = 303, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Global route buffer aware mode is ON.
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Xti2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: p_abuf15
Preserved pin u_logic_clk_gate_Xti2z4_reg/latch/CLK with PD: lp: 0.067185, sp: 0.041703
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_X2j2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 30
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_X2j2z4_reg/ctsbuf_net_6610323
Preserved pin u_logic_clk_gate_X2j2z4_reg/latch/CLK with PD: lp: 0.062648, sp: 0.029556
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Koj2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7456
Preserved pin u_logic_clk_gate_Koj2z4_reg/latch/CLK with PD: lp: 0.056601, sp: 0.038843
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Lpu2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7553
Preserved pin u_logic_clk_gate_Lpu2z4_reg/latch/CLK with PD: lp: 0.055220, sp: 0.038816
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_T253z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_T253z4_reg/ctsbuf_net_110258
Preserved pin u_logic_clk_gate_T253z4_reg/latch/CLK with PD: lp: 0.055807, sp: 0.050161
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Cc63z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7588
Preserved pin u_logic_clk_gate_Cc63z4_reg/latch/CLK with PD: lp: 0.061195, sp: 0.034931
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ll73z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7593
Preserved pin u_logic_clk_gate_Ll73z4_reg/latch/CLK with PD: lp: 0.058670, sp: 0.037060
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Bk23z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7573
Preserved pin u_logic_clk_gate_Bk23z4_reg/latch/CLK with PD: lp: 0.045773, sp: 0.034253
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Sa13z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7568
Preserved pin u_logic_clk_gate_Sa13z4_reg/latch/CLK with PD: lp: 0.057735, sp: 0.040073
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Yd03z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_Yd03z4_reg/ctsbuf_net_2410281
Preserved pin u_logic_clk_gate_Yd03z4_reg/latch/CLK with PD: lp: 0.054926, sp: 0.040678
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ehz2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: p_abuf7
Preserved pin u_logic_clk_gate_Ehz2z4_reg/latch/CLK with PD: lp: 0.047432, sp: 0.035244
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Cgt2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7548
Preserved pin u_logic_clk_gate_Cgt2z4_reg/latch/CLK with PD: lp: 0.050304, sp: 0.040233
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_D7k2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 30
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7461
Preserved pin u_logic_clk_gate_D7k2z4_reg/latch/CLK with PD: lp: 0.035896, sp: 0.023594
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Fpi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_Fpi2z4_reg/ctsbuf_net_8110338
Preserved pin u_logic_clk_gate_Fpi2z4_reg/latch/CLK with PD: lp: 0.058421, sp: 0.032520
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Kt33z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_Kt33z4_reg/ctsbuf_net_1410271
Preserved pin u_logic_clk_gate_Kt33z4_reg/latch/CLK with PD: lp: 0.037515, sp: 0.030477
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Glj2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_Glj2z4_reg/ctsbuf_net_4410301
Preserved pin u_logic_clk_gate_Glj2z4_reg/latch/CLK with PD: lp: 0.050972, sp: 0.033482
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Rni2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7407
Preserved pin u_logic_clk_gate_Rni2z4_reg/latch/CLK with PD: lp: 0.008920, sp: 0.008824
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Svk2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7466
Preserved pin u_logic_clk_gate_Svk2z4_reg/latch/CLK with PD: lp: 0.009449, sp: 0.009315
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Fzl2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7476
Preserved pin u_logic_clk_gate_Fzl2z4_reg/latch/CLK with PD: lp: 0.007623, sp: 0.007376
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_Omk2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 31
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: clk_gate_u_logic_Omk2z4_reg/ctsbuf_net_13010387
Preserved pin clk_gate_u_logic_Omk2z4_reg/latch/CLK with PD: lp: 0.034725, sp: 0.024025
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_V1l2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 26
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n11038
Preserved pin clk_gate_u_logic_V1l2z4_reg/latch/CLK with PD: lp: 0.030178, sp: 0.018257
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_J6i2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 53
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_J6i2z4_reg/ctsbuf_net_10810365
Preserved pin u_logic_clk_gate_J6i2z4_reg/latch/CLK with PD: lp: 0.062908, sp: 0.044197
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Ydw2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7608
Preserved pin u_logic_clk_gate_Ydw2z4_reg/latch/CLK with PD: lp: 0.018316, sp: 0.016962
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_T7d3z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7598
Preserved pin u_logic_clk_gate_T7d3z4_reg/latch/CLK with PD: lp: 0.022969, sp: 0.021252
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Uqi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7417
Preserved pin u_logic_clk_gate_Uqi2z4_reg/latch/CLK with PD: lp: 0.013636, sp: 0.013407
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Z4l2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7471
Preserved pin u_logic_clk_gate_Z4l2z4_reg/latch/CLK with PD: lp: 0.024462, sp: 0.016871
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Bdm2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 11
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7498
Preserved pin u_logic_clk_gate_Bdm2z4_reg/latch/CLK with PD: lp: 0.021449, sp: 0.018855
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Vgs2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7533
Preserved pin u_logic_clk_gate_Vgs2z4_reg/latch/CLK with PD: lp: 0.021325, sp: 0.019894
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Tqs2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7538
Preserved pin u_logic_clk_gate_Tqs2z4_reg/latch/CLK with PD: lp: 0.025248, sp: 0.016226
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_Kyi2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7441
Preserved pin u_logic_clk_gate_Kyi2z4_reg/latch/CLK with PD: lp: 0.019893, sp: 0.012435
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_R1w2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n10992
Preserved pin clk_gate_u_logic_R1w2z4_reg/latch/CLK with PD: lp: 0.019011, sp: 0.012526
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_u_logic_H9i2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n11011
Preserved pin clk_gate_u_logic_H9i2z4_reg/latch/CLK with PD: lp: 0.021018, sp: 0.019778
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_B1a3z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 20
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7603
Preserved pin u_logic_clk_gate_B1a3z4_reg/latch/CLK with PD: lp: 0.024967, sp: 0.023364
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_L8m2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 24
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_L8m2z4_reg/ctsbuf_net_4010297
Preserved pin u_logic_clk_gate_L8m2z4_reg/latch/CLK with PD: lp: 0.026133, sp: 0.016253
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_O0o2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 24
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_clk_gate_O0o2z4_reg/cts0
Preserved pin u_logic_clk_gate_O0o2z4_reg/latch/CLK with PD: lp: 0.019986, sp: 0.017831
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = u_logic_clk_gate_R0t2z4_reg/latch/Q
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: u_logic_net7543
Preserved pin u_logic_clk_gate_R0t2z4_reg/latch/CLK with PD: lp: 0.008096, sp: 0.008001
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = HCLK
 Clocks:
     HCLK (mode_norm.fast.RCmin_bc), HCLK (mode_norm.slow.RCmax),
     HCLK (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 48
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: HCLK
Preserved pin HCLK with PD: lp: 0.135335, sp: 0.067635
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.95 sec. (CTS-104)
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 151 buffers and 115 inverters added (total area 86.02) by Clock Tree Synthesis.
Turning off global route buffer aware mode.
Information: 0 out of 0l clock cells have been moved due to NDR or via ladder related legalization rules.
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 67.7004; ID = 135.3350; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 67.7004; ID = 135.3350; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.slow.RCmax root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 54.7441; ID = 109.0082; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 54.7441; ID = 109.0082; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 52.5984; ID = 104.8216; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 52.5984; ID = 104.8216; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK
clock: HCLK mode: mode_norm.slow.RCmax root: HCLK
clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK
Clock QoR Before Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 67.7004; ID = 135.3350; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 54.7441; ID = 109.0082; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 52.5984; ID = 104.8216; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Begin Pre-Opt preprocessing:
Pre-Opt preprocessing cpu time 00:00:00.29u 00:00:00.00s 00:00:00.29e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Pre-Opt preprocessing:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 67.7004; ID = 135.3350; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 54.7441; ID = 109.0082; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Optimization: GlobalSkew = 52.5984; ID = 104.8216; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 86.0160; ClockCellArea = 116.0970; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Begin Network Flow Based Optimization:
Loading parastics information to the router ...
parastics information loaded to the router.
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Default network flow optimizer made 15 successful improvements out of 33 iterations
Resized 6, relocated 0, deleted 4, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.06 sec, cpu time is 0 hr : 0 min : 2.52 sec.
Ran incremental ZGR 50 time(s) for 105 net(s) and restored ZGR 39 time(s) for 79 net(s)
Clock Qor After Network Flow Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 66.1555; ID = 124.9972; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 0.9155		0.0000		cts_inv_294214585/I
  (1) 2.7657		1.8501		cts_inv_294214585/ZN
  (2) 4.0817		1.3161		cts_inv_292914572/I
  (3) 7.0572		2.9755		cts_inv_292914572/ZN
  (4) 7.3051		0.2480		cto_buf_drc_14610/I
  (5) 12.2070		4.9019		cto_buf_drc_14610/Z
  (6) 12.6266		0.4196		cts_inv_291914562/I
  (7) 15.3351		2.7084		cts_inv_291914562/ZN
  (8) 15.5640		0.2289		cto_buf_drc_14641/I
  (9) 20.2179		4.6539		cto_buf_drc_14641/Z
  (10) 20.5421		0.3242		cts_inv_290614549/I
  (11) 23.4413		2.8992		cts_inv_290614549/ZN
  (12) 23.6893		0.2480		cto_buf_drc_15374/I
  (13) 28.2860		4.5967		cto_buf_drc_15374/Z
  (14) 28.5149		0.2289		cts_inv_289314536/I
  (15) 32.8064		4.2915		cts_inv_289314536/ZN
  (16) 33.5121		0.7057		cto_buf_drc_14642/I
  (17) 39.0053		5.4932		cto_buf_drc_14642/Z
  (18) 39.9590		0.9537		cts_inv_288014523/I
  (19) 41.9617		2.0027		cts_inv_288014523/ZN
  (20) 43.1252		1.1635		cto_buf_drc_14644/I
  (21) 49.5911		6.4659		cto_buf_drc_14644/Z
  (22) 51.6129		2.0218		cts_inv_274714390/I
  (23) 55.0461		3.4332		cts_inv_274714390/ZN
  (24) 55.6755		0.6294		cts_inv_272214365/I
  (25) 58.5175		2.8419		cts_inv_272214365/ZN
  (26) 60.8063		2.2888		u_logic_clk_gate_Xti2z4_reg/latch/CLK
  (27) 69.6945		8.8882		u_logic_clk_gate_Xti2z4_reg/latch/Q
  (28) 69.9615		0.2670		cto_buf_drc_15245/I
  (29) 75.9506		5.9891		cto_buf_drc_15245/Z
  (30) 76.7708		0.8202		cto_buf_drc_15249/I
  (31) 82.8743		6.1035		cto_buf_drc_15249/Z
  (32) 85.0868		2.2125		cto_buf_drc_15248/I
  (33) 90.3893		5.3024		cto_buf_drc_15248/Z
  (34) 91.3811		0.9918		cto_buf_drc_15250/I
  (35) 95.9015		4.5204		cto_buf_drc_15250/Z
  (36) 98.2094		2.3079		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/I
  (37) 105.0758		6.8665		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/Z
  (38) 108.2611		3.1853		u_logic_Grl2z4_reg/CLK
  (39) 124.9972		16.7361		u_logic_Grl2z4_reg/CLK
Shortest path:
  (0) 0.9155		0.0000		cts_inv_294214585/I
  (1) 2.7657		1.8501		cts_inv_294214585/ZN
  (2) 4.2152		1.4496		cts_inv_293014573/I
  (3) 8.7547		4.5395		cts_inv_293014573/ZN
  (4) 8.8501		0.0954		cts_inv_292114564/I
  (5) 13.0463		4.1962		cts_inv_292114564/ZN
  (6) 13.5612		0.5150		cts_inv_290814551/I
  (7) 18.5776		5.0163		cts_inv_290814551/ZN
  (8) 20.2560		1.6785		cts_inv_283914482/I
  (9) 24.0135		3.7575		cts_inv_283914482/ZN
  (10) 24.5094		0.4959		cts_inv_277314416/I
  (11) 27.7710		3.2616		cts_inv_277314416/ZN
  (12) 28.1906		0.4196		cts_inv_274814391/I
  (13) 30.8037		2.6131		cts_inv_274814391/ZN
  (14) 31.0707		0.2670		cts_inv_272514368/I
  (15) 33.8173		2.7466		cts_inv_272514368/ZN
  (16) 34.1034		0.2861		cts_inv_270114344/I
  (17) 36.2396		2.1362		cts_inv_270114344/ZN
  (18) 36.3159		0.0763		cto_buf_drc_15232/I
  (19) 43.2014		6.8855		cto_buf_drc_15232/Z
  (20) 44.0788		0.8774		cto_buf_drc_15347/I
  (21) 52.7573		8.6784		cto_buf_drc_15347/Z
  (22) 54.2450		1.4877		cts_inv_254814191/I
  (23) 58.3076		4.0627		cts_inv_254814191/ZN
  (24) 58.8417		0.5341		u_logic_Oar2z4_reg/CLK
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 54.7060; ID = 102.4660; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 0.9727		0.0000		cts_inv_294214585/I
  (1) 2.4605		1.4877		cts_inv_294214585/ZN
  (2) 3.8528		1.3924		cts_inv_292914572/I
  (3) 6.1035		2.2507		cts_inv_292914572/ZN
  (4) 6.3705		0.2670		cto_buf_drc_14610/I
  (5) 10.0708		3.7003		cto_buf_drc_14610/Z
  (6) 10.5095		0.4387		cts_inv_291914562/I
  (7) 12.7029		2.1935		cts_inv_291914562/ZN
  (8) 12.9700		0.2670		cto_buf_drc_14641/I
  (9) 16.5367		3.5667		cto_buf_drc_14641/Z
  (10) 16.8800		0.3433		cts_inv_290614549/I
  (11) 19.0544		2.1744		cts_inv_290614549/ZN
  (12) 19.3214		0.2670		cto_buf_drc_15374/I
  (13) 22.7737		3.4523		cto_buf_drc_15374/Z
  (14) 23.0217		0.2480		cts_inv_289314536/I
  (15) 26.6647		3.6430		cts_inv_289314536/ZN
  (16) 27.4658		0.8011		cto_buf_drc_14642/I
  (17) 31.5857		4.1199		cto_buf_drc_14642/Z
  (18) 32.6157		1.0300		cts_inv_288014523/I
  (19) 34.0843		1.4687		cts_inv_288014523/ZN
  (20) 35.2669		1.1826		cto_buf_drc_14644/I
  (21) 40.2069		4.9400		cto_buf_drc_14644/Z
  (22) 42.3050		2.0981		cts_inv_274714390/I
  (23) 45.1469		2.8419		cts_inv_274714390/ZN
  (24) 45.8336		0.6866		cts_inv_272214365/I
  (25) 47.9889		2.1553		cts_inv_272214365/ZN
  (26) 50.2205		2.2316		u_logic_clk_gate_Xti2z4_reg/latch/CLK
  (27) 57.4875		7.2670		u_logic_clk_gate_Xti2z4_reg/latch/Q
  (28) 57.7545		0.2670		cto_buf_drc_15245/I
  (29) 62.2177		4.4632		cto_buf_drc_15245/Z
  (30) 63.0569		0.8392		cto_buf_drc_15249/I
  (31) 67.6537		4.5967		cto_buf_drc_15249/Z
  (32) 69.9997		2.3460		cto_buf_drc_15248/I
  (33) 74.1196		4.1199		cto_buf_drc_15248/Z
  (34) 75.1686		1.0490		cto_buf_drc_15250/I
  (35) 78.5828		3.4142		cto_buf_drc_15250/Z
  (36) 80.9288		2.3460		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/I
  (37) 86.1931		5.2643		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/Z
  (38) 89.3211		3.1281		u_logic_Grl2z4_reg/CLK
  (39) 102.4660		13.1449		u_logic_Grl2z4_reg/CLK
Shortest path:
  (0) 0.9727		0.0000		cts_inv_294214585/I
  (1) 2.4605		1.4877		cts_inv_294214585/ZN
  (2) 3.9864		1.5259		cts_inv_293014573/I
  (3) 7.3624		3.3760		cts_inv_293014573/ZN
  (4) 7.4577		0.0954		cts_inv_292114564/I
  (5) 10.6239		3.1662		cts_inv_292114564/ZN
  (6) 11.1771		0.5531		cts_inv_290814551/I
  (7) 14.8773		3.7003		cts_inv_290814551/ZN
  (8) 16.6130		1.7357		cts_inv_283914482/I
  (9) 19.5312		2.9182		cts_inv_283914482/ZN
  (10) 20.0653		0.5341		cts_inv_277314416/I
  (11) 22.5258		2.4605		cts_inv_277314416/ZN
  (12) 22.9645		0.4387		cts_inv_274814391/I
  (13) 25.0816		2.1172		cts_inv_274814391/ZN
  (14) 25.3677		0.2861		cts_inv_272514368/I
  (15) 27.4277		2.0599		cts_inv_272514368/ZN
  (16) 27.7138		0.2861		cts_inv_270114344/I
  (17) 29.4304		1.7166		cts_inv_270114344/ZN
  (18) 29.5067		0.0763		cto_buf_drc_15232/I
  (19) 34.9808		5.4741		cto_buf_drc_15232/Z
  (20) 35.9154		0.9346		cto_buf_drc_15347/I
  (21) 42.6292		6.7139		cto_buf_drc_15347/Z
  (22) 44.2505		1.6212		cts_inv_254814191/I
  (23) 47.2069		2.9564		cts_inv_254814191/ZN
  (24) 47.7600		0.5531		u_logic_Oar2z4_reg/CLK
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Optimization: GlobalSkew = 52.3504; ID = 97.8407; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
Longest path:
  (0) 0.8583		0.0000		cts_inv_294214585/I
  (1) 2.2507		1.3924		cts_inv_294214585/ZN
  (2) 3.4332		1.1826		cts_inv_292914572/I
  (3) 5.7030		2.2697		cts_inv_292914572/ZN
  (4) 5.9319		0.2289		cto_buf_drc_14610/I
  (5) 9.6512		3.7193		cto_buf_drc_14610/Z
  (6) 10.0136		0.3624		cts_inv_291914562/I
  (7) 12.0735		2.0599		cts_inv_291914562/ZN
  (8) 12.2833		0.2098		cto_buf_drc_14641/I
  (9) 15.8310		3.5477		cto_buf_drc_14641/Z
  (10) 16.0980		0.2670		cts_inv_290614549/I
  (11) 18.2915		2.1935		cts_inv_290614549/ZN
  (12) 18.5204		0.2289		cto_buf_drc_15374/I
  (13) 22.0108		3.4904		cto_buf_drc_15374/Z
  (14) 22.2015		0.1907		cts_inv_289314536/I
  (15) 25.6729		3.4714		cts_inv_289314536/ZN
  (16) 26.3023		0.6294		cto_buf_drc_14642/I
  (17) 30.4794		4.1771		cto_buf_drc_14642/Z
  (18) 31.3377		0.8583		cts_inv_288014523/I
  (19) 32.7873		1.4496		cts_inv_288014523/ZN
  (20) 33.7791		0.9918		cto_buf_drc_14644/I
  (21) 38.6620		4.8828		cto_buf_drc_14644/Z
  (22) 40.5312		1.8692		cts_inv_274714390/I
  (23) 43.2396		2.7084		cts_inv_274714390/ZN
  (24) 43.7736		0.5341		cts_inv_272214365/I
  (25) 46.0243		2.2507		cts_inv_272214365/ZN
  (26) 48.0080		1.9836		u_logic_clk_gate_Xti2z4_reg/latch/CLK
  (27) 55.0461		7.0381		u_logic_clk_gate_Xti2z4_reg/latch/Q
  (28) 55.2559		0.2098		cto_buf_drc_15245/I
  (29) 59.8144		4.5586		cto_buf_drc_15245/Z
  (30) 60.5011		0.6866		cto_buf_drc_15249/I
  (31) 65.0978		4.5967		cto_buf_drc_15249/Z
  (32) 67.1768		2.0790		cto_buf_drc_15248/I
  (33) 71.2776		4.1008		cto_buf_drc_15248/Z
  (34) 72.1741		0.8965		cto_buf_drc_15250/I
  (35) 75.6073		3.4332		cto_buf_drc_15250/Z
  (36) 77.6482		2.0409		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/I
  (37) 82.8171		5.1689		u_logic_clk_gate_Xti2z4_reg/cts_buf_219913842/Z
  (38) 85.4683		2.6512		u_logic_Grl2z4_reg/CLK
  (39) 97.8407		12.3724		u_logic_Grl2z4_reg/CLK
Shortest path:
  (0) 0.8583		0.0000		cts_inv_294214585/I
  (1) 2.2507		1.3924		cts_inv_294214585/ZN
  (2) 3.5477		1.2970		cts_inv_293014573/I
  (3) 6.9237		3.3760		cts_inv_293014573/ZN
  (4) 6.9809		0.0572		cts_inv_292114564/I
  (5) 9.9182		2.9373		cts_inv_292114564/ZN
  (6) 10.3760		0.4578		cts_inv_290814551/I
  (7) 14.0572		3.6812		cts_inv_290814551/ZN
  (8) 15.5640		1.5068		cts_inv_283914482/I
  (9) 18.2533		2.6894		cts_inv_283914482/ZN
  (10) 18.6920		0.4387		cts_inv_277314416/I
  (11) 21.1525		2.4605		cts_inv_277314416/ZN
  (12) 21.5340		0.3815		cts_inv_274814391/I
  (13) 23.5367		2.0027		cts_inv_274814391/ZN
  (14) 23.7656		0.2289		cts_inv_272514368/I
  (15) 25.8636		2.0981		cts_inv_272514368/ZN
  (16) 26.1116		0.2480		cts_inv_270114344/I
  (17) 27.7519		1.6403		cts_inv_270114344/ZN
  (18) 27.8091		0.0572		cto_buf_drc_15232/I
  (19) 33.1688		5.3596		cto_buf_drc_15232/Z
  (20) 33.9317		0.7629		cto_buf_drc_15347/I
  (21) 40.6837		6.7520		cto_buf_drc_15347/Z
  (22) 42.0189		1.3351		cts_inv_254814191/I
  (23) 45.0897		3.0708		cts_inv_254814191/ZN
  (24) 45.4903		0.4005		u_logic_Oar2z4_reg/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.41 sec, cpu time is 0 hr : 0 min : 2.93 sec.
Warning: NDR promotion is not supported in new build clock CCD flow
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7691, routed nets = 300, across physical hierarchy nets = 0, parasitics cached nets = 7691, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7691, routed nets = 300, across physical hierarchy nets = 0, parasitics cached nets = 300, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
-------------------------------------------------------------
Optimizing clock tree local skew
clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK
clock: HCLK mode: mode_norm.slow.RCmax root: HCLK
clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK
Clock QoR Before Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 66.1555; ID = 124.9972; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 54.7060; ID = 102.4660; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 52.3504; ID = 97.8407; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 87.6872; ClockCellArea = 117.7682; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)

Begin Network Flow Based Optimization:
AR: local skew for area recovery by removal and sizing
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
AR: deleted 38 cell(s)
Network Flow Optimization cpu time 00:00:10.89u 00:00:00.55s 00:00:04.13e: 
Ran incremental ZGR 187 time(s) for 191 net(s) and restored ZGR 148 time(s) for 475 net(s)
Clock Qor After Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 42.9994; ID = 103.9386; NetsWithDRC = 3; Worst Tran/Cap cost = 0.1717/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 34.8924; ID = 84.9794; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 33.3826; ID = 80.9675; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 4.17 sec, cpu time is 0 hr : 0 min : 11.55 sec.
-------------------------------------------------------------
Optimizing clock tree with useful skew
clock: HCLK mode: mode_norm.worst_low.RCmax root: HCLK
clock: HCLK mode: mode_norm.slow.RCmax root: HCLK
clock: HCLK mode: mode_norm.fast.RCmin_bc root: HCLK
Clock QoR Before Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 42.9994; ID = 103.9386; NetsWithDRC = 3; Worst Tran/Cap cost = 0.1717/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 34.8924; ID = 84.9794; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 33.3826; ID = 80.9675; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 77.4636; ClockCellArea = 107.5446; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7653, routed nets = 262, across physical hierarchy nets = 0, parasitics cached nets = 7653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.006395, TNS = -0.010567, NVP = 2
    Design (hold) WNHS = -0.043823, TNHS = -10.399169, NHVP = 1179

    Scenario mode_norm.slow.RCmax (setup) WNS = 54.5415, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = -6.39534, TNS = -10.5669, NVP = 2
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -43.8226, TNHS = -10399.2, NHVP = 1179
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 54.541470, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 57.704567, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 175.280548, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = -6.395340, TNS = -10.566890, NVP = 2
       Path Group REGOUT  WNS = 15.669703, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 149.112457, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -43.822647, TNHS = -10399.169010, NHVP = 1179
       Path Group REGIN  WNHS = 87.915527, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 91.275330, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.006593, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.043823, TNHS = -8.745990, NHVP = 1097

    Scenario mode_norm.slow.RCmax (setup) WNS = 67.8988, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 6.59251, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -43.8227, TNHS = -8745.99, NHVP = 1097
    Scenario mode_norm.slow.RCmax
       Path Group HCLK  WNS = 67.898750, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 109.367134, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 117.785217, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group HCLK  WNS = 6.592512, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 65.191330, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 96.200256, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -43.822662, TNHS = -8745.990132, NHVP = 1097
       Path Group REGOUT  WNHS = 36.503754, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 145.820740, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:01:43.41u 00:00:00.29s 00:00:15.06e: 
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design CORTEXM0DS has 7655 nets, 262 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7653, routed nets = 262, across physical hierarchy nets = 0, parasitics cached nets = 7653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 2489, DR 0), data (VR 7391, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Doing activity propagation for mode 'mode_norm.fast.RCmin' and corner 'mode_norm.fast.RCmin' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario mode_norm.fast.RCmin (POW-052)
Information: Doing activity propagation for mode 'mode_norm.fast.RCmin_bc' and corner 'mode_norm.fast.RCmin_bc' with effort level 'low'. (POW-024)
Scenario mode_norm.fast.RCmin, iteration 1: expecting at least 4
Information: Timer-derived activity data is cached on scenario mode_norm.fast.RCmin_bc (POW-052)
Scenario mode_norm.fast.RCmin_bc, iteration 1: expecting at least 4
Scenario mode_norm.fast.RCmin, iteration 2: expecting at least 4
Scenario mode_norm.fast.RCmin_bc, iteration 2: expecting at least 4
Scenario mode_norm.fast.RCmin, iteration 3: expecting at least 4
Scenario mode_norm.fast.RCmin_bc, iteration 3: expecting at least 4
Scenario mode_norm.fast.RCmin, iteration 4: expecting at least 4
Scenario mode_norm.fast.RCmin_bc, iteration 4: expecting at least 4
Total power = 0.083739, Leakage = 0.083739, Internal = 0.000000, Switching = 0.000000
BGT_HEART_BEAT: Budget implemented Initial qor: icg (under 0.572518, over 0.000704);  register (under 13.613683, over 0.018940), cmpoTns=-0.010643, wns=-0.006433, cmpoWns=-0.006433, cmpoHold -10.367621
 Top undershoots
1: shoot 0.023819 (arr 0.085831, bgt 0.109650), u_logic_Auk2z4_reg/CLK, mode_norm.worst_low.RCmax, HCLK
 Top overshoots
Final best QoR
    Scenario mode_norm.slow.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.worst_low.RCmax WNS = 0.002515 TNS = 0.002805
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.043823 TNHS = 9.734219
Final best QoR
    Scenario mode_norm.slow.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.worst_low.RCmax WNS = 0.002517 TNS = 0.002809
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.043823 TNHS = 9.727344
BGT_HEART_BEAT: Budget implemented before commit: icg (under 0.726133, over 0.000000);  register (under 12.576242, over 0.000153), cmpoTns=-0.010643, wns=-0.006433, cmpoWns=-0.006433, cmpoHold -10.367621
 Top undershoots
1: shoot 0.032157 (arr 0.070152, bgt 0.102310), u_logic_V1l2z4_reg/CLK, mode_norm.worst_low.RCmax, HCLK
 Top overshoots
BGT_HEART_BEAT: Accepted 4 out of 4 problems
BGT_HEART_BEAT: Budget implemented after commit: icg (under 0.365244, over 0.000000);  register (under 6.282064, over 0.000153), cmpoTns=-0.005188, wns=-0.003706, cmpoWns=-0.003706, cmpoHold -9.728000
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
1: shoot 0.016752 (arr 0.058746, bgt 0.075499), u_logic_clk_gate_R0t2z4_reg/latch/CLK, mode_norm.worst_low.RCmax, HCLK
 Top overshoots
Final best QoR
    Scenario mode_norm.slow.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.worst_low.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.043842 TNHS = 8.386701
Final best QoR
    Scenario mode_norm.slow.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.worst_low.RCmax WNS = 0.003744 TNS = 0.005264
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.043842 TNHS = 9.675833
Final best QoR
    Scenario mode_norm.slow.RCmax WNS = 0.000000 TNS = 0.000000
    Scenario mode_norm.worst_low.RCmax WNS = 0.003744 TNS = 0.005264
    Scenario mode_norm.fast.RCmin_bc WNHS = 0.043842 TNHS = 9.737569

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          5
	# Skipped during isValid and estimate          =          1
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          2
	# Subgraph evaluation success rate in percent =     0.5000
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          3


	# Total CPU time                  = 00h:00m:12s
	# Total elapsed time              = 00h:00m:02s
	# Flow total speed up             =     4.1446
	# Commit CPU time                 = 00h:00m:04s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     5.4213
	# Sg CPU time                     = 00h:00m:06s
	# Sg elapsed time                 = 00h:00m:01s
	# Sg speed up                     =     5.1141
	# The rest of flow speed up       =     3.7146

-------------------------------------------------

Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 258, across physical hierarchy nets = 0, parasitics cached nets = 265, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CUS Based Optimization cpu time 00:02:08.93u 00:00:00.46s 00:00:20.86e: 
Clock Qor After Optimization:
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 47.8172; ID = 106.6208; NetsWithDRC = 3; Worst Tran/Cap cost = 0.1717/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 37.6320; ID = 86.1168; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 36.3922; ID = 82.4165; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
Info:: Timing driven is turned off in route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  148  Alloctr  149  Proc 2441 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 2441 
Net statistics:
Total number of nets     = 7658
Number of nets to route  = 265
Number of nets with min-layer-mode soft = 36
Number of nets with min-layer-mode soft-cost-low = 36
5 nets are partially connected,
 of which 0 are detail routed and 5 are global routed.
258 nets are fully connected,
 of which 1 are detail routed and 257 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc 2441 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.50	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 2441 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  156  Proc 2441 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  188  Proc 2441 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 2441 
Initial. Routing result:
Initial. Both Dirs: Overflow =     8 Max = 1 GRCs =    10 (0.05%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     8 Max = 1 (GRCs = 10) GRCs =    10 (0.10%)
Initial. M1         Overflow =     7 Max = 1 (GRCs =  9) GRCs =     9 (0.09%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 5044.52
Initial. Layer M1 wire length = 116.57
Initial. Layer MINT1 wire length = 13.75
Initial. Layer MINT2 wire length = 2235.52
Initial. Layer MINT3 wire length = 2637.48
Initial. Layer MINT4 wire length = 38.89
Initial. Layer MINT5 wire length = 2.30
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 4085
Initial. Via V1_0 count = 1360
Initial. Via VINT1_0 count = 1364
Initial. Via VINT2_0 count = 1333
Initial. Via VINT3_0 count = 24
Initial. Via VINT4_0 count = 4
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  186  Alloctr  188  Proc 2441 
phase1. Routing result:
phase1. Both Dirs: Overflow =     4 Max = 1 GRCs =     5 (0.02%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.05%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.05%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 5043.88
phase1. Layer M1 wire length = 115.93
phase1. Layer MINT1 wire length = 15.36
phase1. Layer MINT2 wire length = 2235.51
phase1. Layer MINT3 wire length = 2635.89
phase1. Layer MINT4 wire length = 38.89
phase1. Layer MINT5 wire length = 2.30
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 4084
phase1. Via V1_0 count = 1360
phase1. Via VINT1_0 count = 1364
phase1. Via VINT2_0 count = 1332
phase1. Via VINT3_0 count = 24
phase1. Via VINT4_0 count = 4
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  186  Alloctr  188  Proc 2441 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.01%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 5043.88
phase2. Layer M1 wire length = 115.93
phase2. Layer MINT1 wire length = 15.36
phase2. Layer MINT2 wire length = 2235.51
phase2. Layer MINT3 wire length = 2635.89
phase2. Layer MINT4 wire length = 38.89
phase2. Layer MINT5 wire length = 2.30
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 4084
phase2. Via V1_0 count = 1360
phase2. Via VINT1_0 count = 1364
phase2. Via VINT2_0 count = 1332
phase2. Via VINT3_0 count = 24
phase2. Via VINT4_0 count = 4
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  186  Alloctr  188  Proc 2441 
phase3. Routing result:
phase3. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.01%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase3. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 5043.88
phase3. Layer M1 wire length = 115.93
phase3. Layer MINT1 wire length = 15.35
phase3. Layer MINT2 wire length = 2235.51
phase3. Layer MINT3 wire length = 2635.89
phase3. Layer MINT4 wire length = 38.89
phase3. Layer MINT5 wire length = 2.30
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 4084
phase3. Via V1_0 count = 1360
phase3. Via VINT1_0 count = 1364
phase3. Via VINT2_0 count = 1332
phase3. Via VINT3_0 count = 24
phase3. Via VINT4_0 count = 4
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   37  Alloctr   38  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  188  Proc 2441 

Congestion utilization per direction:
Average vertical track utilization   =  1.61 %
Peak    vertical track utilization   = 44.44 %
Average horizontal track utilization =  1.54 %
Peak    horizontal track utilization = 30.56 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2441 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   37  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2441 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  180  Alloctr  182  Proc 2441 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Clock Qor After Patch GR:
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Information: Design CORTEXM0DS has 7658 nets, 265 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 265, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: HCLK, Mode: mode_norm.worst_low.RCmax, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 48.4276; ID = 107.2693; NetsWithDRC = 4; Worst Tran/Cap cost = 0.3815/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.slow.RCmax, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 38.0516; ID = 86.6318; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = HCLK. (CTS-037)
Clock: HCLK, Mode: mode_norm.fast.RCmin_bc, Root: HCLK
Information: CTS QoR Post CCD Optimization: GlobalSkew = 36.7546; ID = 82.8362; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 78.3483; ClockCellArea = 108.4293; Clock = HCLK; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = HCLK. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 21.73 sec, cpu time is 0 hr : 2 min : 11.20 sec.
There are 28 buffers reduced and 10 inverters reduced by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 745 total shapes.
Layer MINT1: cached 0 shapes out of 10 total shapes.
Layer MINT2: cached 0 shapes out of 978 total shapes.
Cached 4161 vias out of 21165 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 50 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7590        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7590
number of references:                50
number of site rows:                 99
number of locations attempted:   171309
number of locations failed:       20338  (11.9%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      11922      3586 ( 30.1%)       4037      2126 ( 52.7%)  SDFFSNQ_X1
  1139      16275      1543 (  9.5%)       8268      1047 ( 12.7%)  NAND2_X1
   247       4620      1031 ( 22.3%)       2818       775 ( 27.5%)  NAND4_X1
   246       4491       991 ( 22.1%)       2653       779 ( 29.4%)  NAND3_X1
   680      10681       960 (  9.0%)       5206       714 ( 13.7%)  NOR2_X1
   137       2137       838 ( 39.2%)       1217       446 ( 36.6%)  SDFFRNQ_X1
   563       9293       737 (  7.9%)       4668       505 ( 10.8%)  OAI21_X1
   453       7063       614 (  8.7%)       3884       348 (  9.0%)  AOI21_X1
   105       1999       378 ( 18.9%)       1004       336 ( 33.5%)  XOR2_X1
    76       1397       305 ( 21.8%)        753       221 ( 29.3%)  NOR3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   137       2137       838 ( 39.2%)       1217       446 ( 36.6%)  SDFFRNQ_X1
   704      11922      3586 ( 30.1%)       4037      2126 ( 52.7%)  SDFFSNQ_X1
    18        673       135 ( 20.1%)        174       122 ( 70.1%)  XNOR2_X1
     1         16         3 ( 18.8%)         16         6 ( 37.5%)  OR2_X2
   246       4491       991 ( 22.1%)       2653       779 ( 29.4%)  NAND3_X1
    76       1397       305 ( 21.8%)        753       221 ( 29.3%)  NOR3_X1
   247       4620      1031 ( 22.3%)       2818       775 ( 27.5%)  NAND4_X1
     4         64        13 ( 20.3%)         32        10 ( 31.2%)  FA_X1
    53       1119       205 ( 18.3%)        367       151 ( 41.1%)  CLKBUF_X1
   105       1999       378 ( 18.9%)       1004       336 ( 33.5%)  XOR2_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7326 (59033 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.142 um ( 0.18 row height)
rms weighted cell displacement:   0.142 um ( 0.18 row height)
max cell displacement:            1.438 um ( 1.87 row height)
avg cell displacement:            0.039 um ( 0.05 row height)
avg weighted cell displacement:   0.039 um ( 0.05 row height)
number of cells moved:             1029
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6145 (NAND3_X1)
  Input location: (42.816,27.648)
  Legal location: (41.6,28.416)
  Displacement:   1.438 um ( 1.87 row height)
Cell: U6379 (NAND4_X1)
  Input location: (48.704,26.88)
  Legal location: (49.92,26.88)
  Displacement:   1.216 um ( 1.58 row height)
Cell: U6875 (INV_X1)
  Input location: (50.88,32.256)
  Legal location: (51.776,33.024)
  Displacement:   1.180 um ( 1.54 row height)
Cell: U6399 (NAND4_X1)
  Input location: (43.328,27.648)
  Legal location: (44.16,28.416)
  Displacement:   1.132 um ( 1.47 row height)
Cell: U6394 (NAND4_X1)
  Input location: (49.28,26.88)
  Legal location: (50.368,26.88)
  Displacement:   1.088 um ( 1.42 row height)
Cell: U10935 (NAND3_X1)
  Input location: (69.184,56.064)
  Legal location: (68.48,55.296)
  Displacement:   1.042 um ( 1.36 row height)
Cell: U6788 (NAND2_X1)
  Input location: (51.84,32.256)
  Legal location: (52.544,33.024)
  Displacement:   1.042 um ( 1.36 row height)
Cell: U6396 (AOI22_X1)
  Input location: (42.496,26.88)
  Legal location: (41.792,26.112)
  Displacement:   1.042 um ( 1.36 row height)
Cell: U7292 (OAI21_X1)
  Input location: (39.296,26.88)
  Legal location: (39.936,26.112)
  Displacement:   1.000 um ( 1.30 row height)
Cell: U6683 (NOR2_X1)
  Input location: (51.136,32.256)
  Legal location: (51.776,31.488)
  Displacement:   1.000 um ( 1.30 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 1.84 sec, cpu time is 0 hr : 0 min : 1.84 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 265 flat clock tree nets.
There are 264 non-sink instances (total area 108.43) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 123 buffers and 105 inverters (total area 78.35).
173 buffers/inverters were inserted below 31 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:03:43.00u 00:00:02.01s 00:00:43.24e: 
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.51940', effective utilization is '0.51938'. (OPT-055)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 4.487991, TNS = 6.752193, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:32     4.488     6.752  3010.019     0.610     0.000       262      1358         0     0.000       954 4.190e+07 


npo-clock-opt optimization Phase 7 Iter  1          9.59        9.55      0.00        28       0.003  41902864.00           0.026       954

Enable dominated scenarios

npo-clock-opt optimization complete                 9.59        9.55      0.00        28       0.003  41902864.00           0.026       954
Co-efficient Ratio Summary:
4.193422522347  6.578033676624  2.479639213164  7.744187140401  0.485055289677  3.170086460272  5.567345054587  2.894454387461  6.565921217863  9.017937505874  7.104658800933  9.863739773238  6.078870864085  2.744222841123  8.318241004907
9.699226943275  2.464628453958  1.382370257113  9.387184629619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  3.859529741094  2.700448533799  3.840107964440  3.750220553169  7.663584242299
6.212202084142  7.759673976851  7.862243082604  0.402387577150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  6.220221008244  5.867909821530  7.173541285364  9.669833499761  7.591513747087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  5.209794589655  4.570047311764  5.624530608820  7.826876253678  4.759269218263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187479201719  0.514168761621  5.027601818562  6.119813446103  6.181472312107  1.581675365776  1.411027822107  9.584863127457  2.041489187119  3.921189867338  0.650514482345
9.472458340198  3.368484969103  4.897111114239  6.860149444452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  8.797379665224  8.244764795486  3.504529705451  1.682732212888  7.173568518510
9.939562146062  3.617852347892  8.946772202861  1.169969732707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  4.739508609371  1.017332044432  5.811268666269  5.826756083342  4.349418092435
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design CORTEXM0DS has 7658 nets, 265 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -  43.8366  9709.5283   1140
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   4.4689     6.7140        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 41902864.0
    2   *        -          -        -      -  43.8366  9709.5283   1140        -          -        - 41902864.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *   4.4689     6.7140   6.7140      2        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   4.4689     6.7140   6.7140      2  43.8366  9709.5283   1140        0     0.0000        0 41902864.0      3010.02       7590        262       1358
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      4.4689     6.7140   6.7140      2  43.8366  9709.5283   1140        0        0 41902864.0      3010.02       7590

npo-clock-opt command complete                CPU:   330 s (  0.09 hr )  ELAPSE:    94 s (  0.03 hr )  MEM-PEAK:   954 MB
npo-clock-opt command statistics  CPU=260 sec (0.07 hr) ELAPSED=57 sec (0.02 hr) MEM-PEAK=0.932 GB

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: Running auto PG connection. (NDM-099)
RM-info: Running clock_opt -from route_clock -to route_clock command
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Leakage Power Aware Optimization Enabled
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Information: Design CORTEXM0DS has 7658 nets, 265 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Info:: Timing driven is turned off in route_group -all_clock_nets
Generating Timing information  
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  148  Alloctr  149  Proc 2248 
GR will route in ATREE-style.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 2248 
Net statistics:
Total number of nets     = 7658
Number of nets to route  = 265
Number of nets with min-layer-mode soft = 36
Number of nets with min-layer-mode soft-cost-low = 36
51 nets are partially connected,
 of which 0 are detail routed and 51 are global routed.
214 nets are fully connected,
 of which 0 are detail routed and 214 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc 2248 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 2248 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  156  Proc 2248 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  188  Proc 2248 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 2248 
Initial. Routing result:
Initial. Both Dirs: Overflow =    28 Max = 1 GRCs =    30 (0.15%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =    28 Max = 1 (GRCs = 30) GRCs =    30 (0.30%)
Initial. M1         Overflow =    28 Max = 1 (GRCs = 30) GRCs =    30 (0.30%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 5053.59
Initial. Layer M1 wire length = 113.84
Initial. Layer MINT1 wire length = 30.24
Initial. Layer MINT2 wire length = 2234.13
Initial. Layer MINT3 wire length = 2634.19
Initial. Layer MINT4 wire length = 38.89
Initial. Layer MINT5 wire length = 2.30
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 4077
Initial. Via V1_0 count = 1359
Initial. Via VINT1_0 count = 1362
Initial. Via VINT2_0 count = 1328
Initial. Via VINT3_0 count = 24
Initial. Via VINT4_0 count = 4
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  186  Alloctr  188  Proc 2248 
phase1. Routing result:
phase1. Both Dirs: Overflow =    25 Max = 1 GRCs =    26 (0.13%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =    25 Max = 1 (GRCs = 26) GRCs =    26 (0.26%)
phase1. M1         Overflow =    25 Max = 1 (GRCs = 26) GRCs =    26 (0.26%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 5052.64
phase1. Layer M1 wire length = 113.03
phase1. Layer MINT1 wire length = 30.24
phase1. Layer MINT2 wire length = 2233.99
phase1. Layer MINT3 wire length = 2634.19
phase1. Layer MINT4 wire length = 38.89
phase1. Layer MINT5 wire length = 2.30
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 4077
phase1. Via V1_0 count = 1359
phase1. Via VINT1_0 count = 1362
phase1. Via VINT2_0 count = 1328
phase1. Via VINT3_0 count = 24
phase1. Via VINT4_0 count = 4
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  186  Alloctr  188  Proc 2248 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.01%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 5052.64
phase2. Layer M1 wire length = 113.03
phase2. Layer MINT1 wire length = 30.24
phase2. Layer MINT2 wire length = 2233.99
phase2. Layer MINT3 wire length = 2634.19
phase2. Layer MINT4 wire length = 38.89
phase2. Layer MINT5 wire length = 2.30
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 4077
phase2. Via V1_0 count = 1359
phase2. Via VINT1_0 count = 1362
phase2. Via VINT2_0 count = 1328
phase2. Via VINT3_0 count = 24
phase2. Via VINT4_0 count = 4
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  186  Alloctr  188  Proc 2248 
phase3. Routing result:
phase3. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.01%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase3. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 5052.64
phase3. Layer M1 wire length = 113.03
phase3. Layer MINT1 wire length = 30.24
phase3. Layer MINT2 wire length = 2233.99
phase3. Layer MINT3 wire length = 2634.19
phase3. Layer MINT4 wire length = 38.89
phase3. Layer MINT5 wire length = 2.30
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 4077
phase3. Via V1_0 count = 1359
phase3. Via VINT1_0 count = 1362
phase3. Via VINT2_0 count = 1328
phase3. Via VINT3_0 count = 24
phase3. Via VINT4_0 count = 4
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   37  Alloctr   38  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  188  Proc 2248 

Congestion utilization per direction:
Average vertical track utilization   =  1.61 %
Peak    vertical track utilization   = 44.44 %
Average horizontal track utilization =  1.55 %
Peak    horizontal track utilization = 30.56 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2248 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   37  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2248 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  180  Alloctr  182  Proc 2248 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 false               

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  147  Alloctr  149  Proc 2248 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 0
Routed partition 1/50      
Routed partition 3/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

Number of wires with overlap after iteration 0 = 1089 of 4611


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  148  Alloctr  149  Proc 2248 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/51      
Routed partition 2/51      
Routed partition 3/51      
Routed partition 4/51      
Routed partition 5/51      
Routed partition 6/51      
Routed partition 7/51      
Routed partition 8/51      
Routed partition 9/51      
Routed partition 10/51     
Routed partition 11/51     
Routed partition 12/51     
Routed partition 13/51     
Routed partition 14/51     
Routed partition 15/51     
Routed partition 16/51     
Routed partition 17/51     
Routed partition 18/51     
Routed partition 19/51     
Routed partition 20/51     
Routed partition 21/51     
Routed partition 22/51     
Routed partition 23/51     
Routed partition 24/51     
Routed partition 25/51     
Routed partition 26/51     
Routed partition 27/51     
Routed partition 28/51     
Routed partition 29/51     
Routed partition 30/51     
Routed partition 31/51     
Routed partition 32/51     
Routed partition 33/51     
Routed partition 34/51     
Routed partition 35/51     
Routed partition 36/51     
Routed partition 37/51     
Routed partition 38/51     
Routed partition 39/51     
Routed partition 40/51     
Routed partition 41/51     
Routed partition 42/51     
Routed partition 43/51     
Routed partition 44/51     
Routed partition 45/51     
Routed partition 46/51     
Routed partition 47/51     
Routed partition 48/51     
Routed partition 49/51     
Routed partition 50/51     
Routed partition 51/51     

Assign Vertical partitions, iteration 1
Routed partition 1/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 4/50      
Routed partition 5/50      
Routed partition 6/50      
Routed partition 7/50      
Routed partition 8/50      
Routed partition 9/50      
Routed partition 10/50     
Routed partition 11/50     
Routed partition 12/50     
Routed partition 13/50     
Routed partition 14/50     
Routed partition 15/50     
Routed partition 16/50     
Routed partition 17/50     
Routed partition 18/50     
Routed partition 19/50     
Routed partition 20/50     
Routed partition 21/50     
Routed partition 22/50     
Routed partition 23/50     
Routed partition 24/50     
Routed partition 25/50     
Routed partition 26/50     
Routed partition 27/50     
Routed partition 28/50     
Routed partition 29/50     
Routed partition 30/50     
Routed partition 31/50     
Routed partition 32/50     
Routed partition 33/50     
Routed partition 34/50     
Routed partition 35/50     
Routed partition 36/50     
Routed partition 37/50     
Routed partition 38/50     
Routed partition 39/50     
Routed partition 40/50     
Routed partition 41/50     
Routed partition 42/50     
Routed partition 43/50     
Routed partition 44/50     
Routed partition 45/50     
Routed partition 46/50     
Routed partition 47/50     
Routed partition 48/50     
Routed partition 49/50     
Routed partition 50/50     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  148  Alloctr  149  Proc 2248 

Number of wires with overlap after iteration 1 = 239 of 2838


Wire length and via report:
---------------------------
Number of M1 wires: 47 		  : 0
Number of MINT1 wires: 500 		 V1_0: 1383
Number of MINT2 wires: 1324 		 VINT1_0: 1416
Number of MINT3 wires: 949 		 VINT2_0: 1408
Number of MINT4 wires: 16 		 VINT3_0: 33
Number of MINT5 wires: 2 		 VINT4_0: 4
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 2838 		 vias: 4244

Total M1 wire length: 5.9
Total MINT1 wire length: 129.2
Total MINT2 wire length: 2179.2
Total MINT3 wire length: 2592.3
Total MINT4 wire length: 38.8
Total MINT5 wire length: 2.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 4947.3

Longest M1 wire length: 0.4
Longest MINT1 wire length: 2.4
Longest MINT2 wire length: 22.2
Longest MINT3 wire length: 19.5
Longest MINT4 wire length: 6.8
Longest MINT5 wire length: 1.5
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used  146  Alloctr  148  Proc 2248 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  156  Alloctr  158  Proc 2248 
Total number of nets = 7658, of which 0 are not extracted
Total number of open nets = 7393, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	8/100 Partitions, Violations =	0
Routed	9/100 Partitions, Violations =	0
Routed	10/100 Partitions, Violations =	0
Routed	12/100 Partitions, Violations =	0
Routed	13/100 Partitions, Violations =	0
Routed	14/100 Partitions, Violations =	0
Routed	15/100 Partitions, Violations =	0
Routed	16/100 Partitions, Violations =	0
Routed	17/100 Partitions, Violations =	0
Routed	18/100 Partitions, Violations =	0
Routed	19/100 Partitions, Violations =	0
Routed	20/100 Partitions, Violations =	0
Routed	21/100 Partitions, Violations =	0
Routed	22/100 Partitions, Violations =	0
Routed	23/100 Partitions, Violations =	0
Routed	30/100 Partitions, Violations =	0
Routed	31/100 Partitions, Violations =	0
Routed	32/100 Partitions, Violations =	0
Routed	33/100 Partitions, Violations =	0
Routed	35/100 Partitions, Violations =	0
Routed	36/100 Partitions, Violations =	0
Routed	37/100 Partitions, Violations =	0
Routed	38/100 Partitions, Violations =	0
Routed	39/100 Partitions, Violations =	0
Routed	40/100 Partitions, Violations =	0
Routed	41/100 Partitions, Violations =	0
Routed	42/100 Partitions, Violations =	0
Routed	43/100 Partitions, Violations =	0
Routed	45/100 Partitions, Violations =	0
Routed	46/100 Partitions, Violations =	0
Routed	47/100 Partitions, Violations =	0
Routed	48/100 Partitions, Violations =	0
Routed	49/100 Partitions, Violations =	0
Routed	50/100 Partitions, Violations =	0
Routed	51/100 Partitions, Violations =	0
Routed	52/100 Partitions, Violations =	0
Routed	53/100 Partitions, Violations =	0
Routed	54/100 Partitions, Violations =	0
Routed	55/100 Partitions, Violations =	0
Routed	56/100 Partitions, Violations =	0
Routed	57/100 Partitions, Violations =	0
Routed	58/100 Partitions, Violations =	0
Routed	59/100 Partitions, Violations =	0
Routed	60/100 Partitions, Violations =	0
Routed	61/100 Partitions, Violations =	0
Routed	62/100 Partitions, Violations =	0
Routed	63/100 Partitions, Violations =	0
Routed	64/100 Partitions, Violations =	0
Routed	65/100 Partitions, Violations =	0
Routed	66/100 Partitions, Violations =	0
Routed	67/100 Partitions, Violations =	0
Routed	68/100 Partitions, Violations =	0
Routed	69/100 Partitions, Violations =	0
Routed	70/100 Partitions, Violations =	0
Routed	71/100 Partitions, Violations =	0
Routed	72/100 Partitions, Violations =	0
Routed	73/100 Partitions, Violations =	0
Routed	74/100 Partitions, Violations =	0
Routed	75/100 Partitions, Violations =	0
Routed	76/100 Partitions, Violations =	0
Routed	77/100 Partitions, Violations =	0
Routed	78/100 Partitions, Violations =	0
Routed	79/100 Partitions, Violations =	0
Routed	80/100 Partitions, Violations =	0
Routed	81/100 Partitions, Violations =	0
Routed	82/100 Partitions, Violations =	0
Routed	83/100 Partitions, Violations =	0
Routed	84/100 Partitions, Violations =	0
Routed	85/100 Partitions, Violations =	0
Routed	86/100 Partitions, Violations =	0
Routed	87/100 Partitions, Violations =	0
Routed	88/100 Partitions, Violations =	0
Routed	89/100 Partitions, Violations =	0
Routed	90/100 Partitions, Violations =	0
Routed	91/100 Partitions, Violations =	0
Routed	92/100 Partitions, Violations =	0
Routed	93/100 Partitions, Violations =	0
Routed	94/100 Partitions, Violations =	0
Routed	95/100 Partitions, Violations =	0
Routed	96/100 Partitions, Violations =	0
Routed	97/100 Partitions, Violations =	0
Routed	98/100 Partitions, Violations =	0
Routed	99/100 Partitions, Violations =	0
Routed	100/100 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc   95 
[Iter 0] Total (MB): Used  174  Alloctr  175  Proc 2344 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc   95 
[DR] Total (MB): Used  147  Alloctr  148  Proc 2344 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   95 
[DR: Done] Total (MB): Used  147  Alloctr  148  Proc 2344 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    4931 micron
Total Number of Contacts =             4210
Total Number of Wires =                2641
Total Number of PtConns =              0
Total Number of Routed Wires =       2641
Total Routed Wire Length =           4931 micron
Total Number of Routed Contacts =       4210
	Layer        M1 :          5 micron
	Layer     MINT1 :        123 micron
	Layer     MINT2 :       2172 micron
	Layer     MINT3 :       2590 micron
	Layer     MINT4 :         39 micron
	Layer     MINT5 :          2 micron
	Layer     MSMG1 :          0 micron
	Layer     MSMG2 :          0 micron
	Layer     MSMG3 :          0 micron
	Layer     MSMG4 :          0 micron
	Layer     MSMG5 :          0 micron
	Layer       MG1 :          0 micron
	Layer       MG2 :          0 micron
	Via     VINT4_0 :          4
	Via     VINT3_0 :         30
	Via     VINT2_0 :       1395
	Via     VINT1_0 :       1404
	Via        V1_0 :       1364
	Via   V1_0(rot) :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 7658
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0

Information: Running auto PG connection. (NDM-099)
1
##########################################################################################
## Enable AOCV (recommended after CTS is completed)
##########################################################################################
if {$AOCV_CORNER_TABLE_MAPPING_LIST != "" && ![get_app_option_value -name time.pocvm_enable_analysis]} {
	## Enable the AOCV analysis
	set_app_options -name time.aocvm_enable_analysis -value true ;# default false

	## Enable the AOCV distance analysis (optional)
	## AOCV analysis will consider path distance when calculating AOCVM derate
	#	set_app_options -name time.ocvm_enable_distance_analysis -value true ;# default false
	
	## Set the configuration for the AOCV analysis (optional)
	#	set_app_options -name time.aocvm_analysis_mode -value separate_launch_capture_depth ;# default separate_launch_capture_depth
}
##########################################################################################
## Bus routing	
##########################################################################################
## Below is an example to route the bus
##	## Define the bus
##	create_bundle -name {bus1}  [get_nets my_bus_net_*]
##	
##	## Define, set the bus constraints
##	create_bus_routing_style -for {bus1} -valid_layers {M5 M6} -layer_widths {M5 0.4 M6 0.4} -layer_spacings {M5 0.4 M6 0.4} -force bus1
##	
##	## Route the bus
##	route_custom -nets {bus1}
##########################################################################################
## Post-CTS customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT($TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## Propagate all clocks 
##########################################################################################
## This should be used only when additional modes/scenarios are activated after CTS is done.
## Get inactive scenarios, activate them, mark them as propagated, and then deactivate them.
#	if {[sizeof_collection [get_scenarios -filter active==false -quiet]] > 0} {
#	        set active_scenarios [get_scenarios -filter active]
#	        set inactive_scenarios [get_scenarios -filter active==false]
#
#	        set_scenario_status -active false [get_scenarios $active_scenarios]
#	        set_scenario_status -active true [get_scenarios $inactive_scenarios]
#
#	        synthesize_clock_trees -propagate_only ;# only works on active scenarios
#	        set_scenario_status -active true [get_scenarios $active_scenarios]
#	        set_scenario_status -active false [get_scenarios $inactive_scenarios]
#	}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:35 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7590/7590
Unconnected nwell pins        7590
Ground net VSS                7590/7590
Unconnected pwell pins        7590
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes -open_net false}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  172  Alloctr  173  Proc 2344 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    4931 micron
Total Number of Contacts =             4210
Total Number of Wires =                2641
Total Number of PtConns =              0
Total Number of Routed Wires =       2641
Total Routed Wire Length =           4931 micron
Total Number of Routed Contacts =       4210
	Layer        M1 :          5 micron
	Layer     MINT1 :        123 micron
	Layer     MINT2 :       2172 micron
	Layer     MINT3 :       2590 micron
	Layer     MINT4 :         39 micron
	Layer     MINT5 :          2 micron
	Layer     MSMG1 :          0 micron
	Layer     MSMG2 :          0 micron
	Layer     MSMG3 :          0 micron
	Layer     MSMG4 :          0 micron
	Layer     MSMG5 :          0 micron
	Layer       MG1 :          0 micron
	Layer       MG2 :          0 micron
	Via     VINT4_0 :          4
	Via     VINT3_0 :         30
	Via     VINT2_0 :       1395
	Via     VINT1_0 :       1404
	Via        V1_0 :       1364
	Via   V1_0(rot) :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 4210 vias)
 
    Layer V1         =  0.00% (0      / 1377    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1377    vias)
    Layer VINT1      =  0.00% (0      / 1404    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1404    vias)
    Layer VINT2      =  0.00% (0      / 1395    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1395    vias)
    Layer VINT3      =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VINT4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
        if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
                set_app_options -name abstract.annotate_power -value true
        }
        if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
                create_abstract -read_only
                create_frame -block_all true
        } elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
                create_frame -block_all true
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
            }
        }
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/clock_opt_cts.design (time 0s)
Information: Design CORTEXM0DS has 7658 nets, 0 global routed, 265 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.094168 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.089366 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7656, routed nets = 265, across physical hierarchy nets = 0, parasitics cached nets = 7656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:36 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841     18      228     78.35    108.43      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      228     78.35    108.43      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841     18      228     78.35    108.43     81.86     36.66         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      228     78.35    108.43     81.86     36.66         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841     18      228     78.35    108.43     85.60     38.01         9         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      228     78.35    108.43     85.60     38.01         9         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841     18      228     78.35    108.43    106.01     48.39        13         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841     18      228     78.35    108.43    106.01     48.39        13         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:47 2019
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          61.23           0.00              0
mode_norm.worst_low.RCmax (Setup)          -2.95          -3.79              2
Design             (Setup)            -2.95          -3.79              2

mode_norm.fast.RCmin_bc (Hold)         -43.83       -9672.55           1135
Design             (Hold)            -43.83       -9672.55           1135
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           3010.02
Cell Area (netlist and physical only):         3010.02
Nets with DRC Violations:       14
1
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:47 2019
****************************************

Setup violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -2.95      -2.95       0.00       0.00       0.00
TNS       -3.79      -3.79       0.00       0.00       0.00
NUM           2          2          0          0          0
--------------------------------------------------------------

Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -43.83     -43.83       0.00       0.00       0.00
TNS    -9672.55   -9672.55       0.00       0.00       0.00
NUM        1135       1135          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:47 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:47 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'u_logic_J6i2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_J6i2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 15180 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 15180 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:47 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 7590
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 88
Number of VDD Vias: 8664
Number of VDD Terminals: 76
Number of VSS Wires: 88
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 1996
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2101
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_88 PATH_3_90 PATH_3_93 PATH_3_95}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:48 2019
****************************************
Utilization Ratio:			0.5194
Utilization options:
 - Area calculation based on:		site_row of block CORTEXM0DS/clock_opt_cts
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				5795.4632
Total Capacity Area:			5795.4632
Total Area of cells:			3010.0193
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5194

0.5194
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2408 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  144  Proc    0 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2408 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  151  Alloctr  152  Proc 2408 
Net statistics:
Total number of nets     = 7658
Number of nets to route  = 7393
Number of nets with min-layer-mode soft = 36
Number of nets with min-layer-mode soft-cost-low = 36
265 nets are fully connected,
 of which 265 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  153  Alloctr  155  Proc 2408 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  155  Alloctr  157  Proc 2408 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  156  Alloctr  158  Proc 2408 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  188  Alloctr  190  Proc 2408 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  193  Alloctr  195  Proc 2408 
Initial. Routing result:
Initial. Both Dirs: Overflow =   363 Max = 3 GRCs =   369 (1.83%)
Initial. H routing: Overflow =    62 Max = 3 (GRCs =  2) GRCs =   104 (1.03%)
Initial. V routing: Overflow =   301 Max = 3 (GRCs =  8) GRCs =   265 (2.62%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =    62 Max = 3 (GRCs =  2) GRCs =   104 (1.03%)
Initial. MINT2      Overflow =   301 Max = 3 (GRCs =  8) GRCs =   265 (2.62%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.4 5.80 4.62 9.13 6.73 17.2 10.7 6.53 5.27 2.13 1.28 0.02 0.03 0.02
MINT2    27.2 4.82 5.95 7.33 6.71 15.0 7.30 8.78 6.41 2.42 6.24 0.59 0.91 0.25
MINT3    48.6 16.8 13.9 10.3 6.03 3.76 0.43 0.10 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    62.8 13.7 11.1 5.58 2.79 2.99 0.43 0.26 0.19 0.00 0.05 0.00 0.00 0.00
MINT5    91.6 5.97 1.88 0.39 0.10 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.2 3.70 2.94 2.57 1.75 3.07 1.48 1.23 0.93 0.36 0.59 0.05 0.07 0.02


Initial. Total Wire Length = 54362.31
Initial. Layer M1 wire length = 0.63
Initial. Layer MINT1 wire length = 15454.02
Initial. Layer MINT2 wire length = 19766.87
Initial. Layer MINT3 wire length = 9545.52
Initial. Layer MINT4 wire length = 7080.86
Initial. Layer MINT5 wire length = 2514.41
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 54855
Initial. Via V1_0 count = 24599
Initial. Via VINT1_0 count = 22835
Initial. Via VINT2_0 count = 4226
Initial. Via VINT3_0 count = 2280
Initial. Via VINT4_0 count = 915
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  193  Alloctr  195  Proc 2408 
phase1. Routing result:
phase1. Both Dirs: Overflow =    10 Max = 2 GRCs =    17 (0.08%)
phase1. H routing: Overflow =     8 Max = 2 (GRCs =  2) GRCs =    15 (0.15%)
phase1. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     8 Max = 2 (GRCs =  2) GRCs =    15 (0.15%)
phase1. MINT2      Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.6 5.86 4.94 9.40 6.56 17.0 10.6 6.37 5.61 2.34 0.50 0.00 0.02 0.00
MINT2    27.2 4.89 6.24 7.27 6.73 15.7 7.71 9.46 7.20 2.40 5.06 0.00 0.02 0.00
MINT3    47.5 16.9 14.5 10.1 6.07 4.01 0.54 0.16 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    59.9 13.3 11.5 7.16 3.01 3.45 0.82 0.49 0.24 0.01 0.04 0.00 0.00 0.00
MINT5    88.8 7.88 2.50 0.68 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.8 3.81 3.10 2.70 1.75 3.13 1.54 1.28 1.02 0.37 0.44 0.00 0.00 0.00


phase1. Total Wire Length = 54571.53
phase1. Layer M1 wire length = 0.63
phase1. Layer MINT1 wire length = 15076.92
phase1. Layer MINT2 wire length = 18949.77
phase1. Layer MINT3 wire length = 9569.23
phase1. Layer MINT4 wire length = 7878.20
phase1. Layer MINT5 wire length = 3096.77
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 56040
phase1. Via V1_0 count = 24603
phase1. Via VINT1_0 count = 22758
phase1. Via VINT2_0 count = 4741
phase1. Via VINT3_0 count = 2728
phase1. Via VINT4_0 count = 1210
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  193  Alloctr  195  Proc 2408 
phase2. Routing result:
phase2. Both Dirs: Overflow =     2 Max = 2 GRCs =     2 (0.01%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.7 6.30 5.18 10.8 7.66 19.5 10.2 5.46 3.29 0.73 0.13 0.00 0.00 0.00
MINT2    27.2 4.87 6.18 7.21 6.71 15.6 7.47 9.27 7.22 2.45 5.68 0.00 0.02 0.00
MINT3    47.4 17.0 14.5 10.1 6.06 4.06 0.53 0.16 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    59.9 13.3 11.4 7.18 3.14 3.45 0.83 0.50 0.24 0.01 0.04 0.00 0.00 0.00
MINT5    88.5 8.16 2.61 0.62 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.8 3.87 3.11 2.81 1.84 3.33 1.48 1.20 0.84 0.25 0.46 0.00 0.00 0.00


phase2. Total Wire Length = 54562.31
phase2. Layer M1 wire length = 0.63
phase2. Layer MINT1 wire length = 15083.20
phase2. Layer MINT2 wire length = 18946.00
phase2. Layer MINT3 wire length = 9562.24
phase2. Layer MINT4 wire length = 7886.80
phase2. Layer MINT5 wire length = 3083.44
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 56042
phase2. Via V1_0 count = 24604
phase2. Via VINT1_0 count = 22758
phase2. Via VINT2_0 count = 4737
phase2. Via VINT3_0 count = 2728
phase2. Via VINT4_0 count = 1215
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  193  Alloctr  195  Proc 2408 
phase3. Routing result:
phase3. Both Dirs: Overflow =     2 Max = 2 GRCs =     2 (0.01%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT2      Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    30.7 6.30 5.18 10.8 7.66 19.5 10.2 5.46 3.29 0.73 0.13 0.00 0.00 0.00
MINT2    27.2 4.87 6.18 7.21 6.71 15.6 7.48 9.27 7.21 2.46 5.68 0.00 0.02 0.00
MINT3    47.4 17.0 14.5 10.1 6.06 4.06 0.53 0.16 0.02 0.00 0.00 0.00 0.00 0.00
MINT4    59.9 13.3 11.4 7.18 3.14 3.45 0.83 0.50 0.24 0.01 0.04 0.00 0.00 0.00
MINT5    88.5 8.16 2.61 0.62 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.8 3.87 3.11 2.81 1.84 3.33 1.49 1.20 0.84 0.25 0.46 0.00 0.00 0.00


phase3. Total Wire Length = 54562.31
phase3. Layer M1 wire length = 0.63
phase3. Layer MINT1 wire length = 15083.20
phase3. Layer MINT2 wire length = 18946.00
phase3. Layer MINT3 wire length = 9562.24
phase3. Layer MINT4 wire length = 7886.80
phase3. Layer MINT5 wire length = 3083.44
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 56042
phase3. Via V1_0 count = 24604
phase3. Via VINT1_0 count = 22758
phase3. Via VINT2_0 count = 4737
phase3. Via VINT3_0 count = 2728
phase3. Via VINT4_0 count = 1215
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  193  Alloctr  195  Proc 2408 

Congestion utilization per direction:
Average vertical track utilization   = 20.79 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 18.76 %
Peak    horizontal track utilization = 63.64 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  191  Alloctr  193  Proc 2408 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  186  Alloctr  187  Proc    0 
[GR: Done] Total (MB): Used  191  Alloctr  193  Proc 2408 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -151  Alloctr -151  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 2408 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2408 

****************************************
Report : congestion
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:29:52 2019
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.00%) |       0
MINT1     |       0 |     0 |       0  ( 0.00%) |       0
MINT2     |       3 |     2 |       2  ( 0.02%) |       1
MINT3     |       0 |     0 |       0  ( 0.00%) |       0
MINT4     |       0 |     0 |       0  ( 0.00%) |       0
MINT5     |       0 |     0 |       0  ( 0.00%) |       0
MSMG1     |       0 |     0 |       0  ( 0.00%) |       0
MSMG2     |       0 |     0 |       0  ( 0.00%) |       0
MSMG3     |       0 |     0 |       0  ( 0.00%) |       0
MSMG4     |       0 |     0 |       0  ( 0.00%) |       0
MSMG5     |       0 |     0 |       0  ( 0.00%) |       0
MG1       |       0 |     0 |       0  ( 0.00%) |       0
MG2       |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       3 |     2 |       2  ( 0.01%) |       1
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       3 |     2 |       2  ( 0.02%) |       1

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CTS-037     Information             0             51            0
CTS-038         Warning             0              2            0
CTS-101     Information             0              3            0
CTS-103     Information             0              4            0
CTS-104     Information             0             20            0
CTS-105     Information             0              2            0
CTS-106     Information            50             36            0
CTS-107     Information             0              3            0
CTS-904         Warning             0              1            0
FILE-007    Information             0              2            0
LGL-050         Warning             0             20            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              2            0
NEX-011     Information             0             10            0
NEX-017     Information             0             20            0
NEX-022     Information             0             10            0
NEX-024     Information             0              7            0
OPT-055     Information             0              1            0
OPT-215         Warning             0              2            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              4            0
POW-052     Information            10              4            0
PVT-032     Information             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0             20            0
TIM-112     Information             0             20            0
TIM-114     Information             0              1            0
TIM-119     Information             0              2            0
TIM-120     Information             0              2            0
TIM-121     Information             0              1            0
TIM-123     Information             0              8            0
TIM-124     Information             0              1            0
TIM-125     Information             0             23            0
TIM-126     Information             0              2            0
TIM-127     Information             0              2            0
UIC-058         Warning             0              9            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              6            0
ZRT-559     Information             0              1            0
ZRT-574     Information             0              1            0
ZRT-613     Information             0              5            0

Diagnostics summary: 50 warnings, 292 informationals
echo [date] > clock_opt_cts 
exit
Maximum memory usage for this session: 1049.69 MB
CPU usage for this session:    359 seconds (  0.10 hours)
Elapsed time for this session:    116 seconds (  0.03 hours)
Thank you for using IC Compiler II.
