
---------- Begin Simulation Statistics ----------
final_tick                                31982730500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79504                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725380                       # Number of bytes of host memory used
host_op_rate                                   123334                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1257.79                       # Real time elapsed on the host
host_tick_rate                               25427674                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031983                       # Number of seconds simulated
sim_ticks                                 31982730500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  86109126                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84365967                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.639655                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.639655                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7310946                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5631281                       # number of floating regfile writes
system.cpu.idleCycles                          131578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               490682                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11566603                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.646098                       # Inst execution rate
system.cpu.iew.exec_refs                     45070561                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13536958                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4087979                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34805136                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                910                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2043                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13630667                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           183412794                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31533603                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1090634                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             169258902                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  12802                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2410450                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 437288                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2430892                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1827                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       225661                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         265021                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 227106000                       # num instructions consuming a value
system.cpu.iew.wb_count                     168306310                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.559777                       # average fanout of values written-back
system.cpu.iew.wb_producers                 127128662                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.631206                       # insts written-back per cycle
system.cpu.iew.wb_sent                      168751031                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                285496731                       # number of integer regfile reads
system.cpu.int_regfile_writes               136140705                       # number of integer regfile writes
system.cpu.ipc                               1.563344                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.563344                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1977578      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             117952027     69.24%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   58      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43823      0.03%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677071      0.98%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1409      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9139      0.01%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                64310      0.04%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20122      0.01%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356554      1.97%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4647      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           27542      0.02%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          13840      0.01%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31573590     18.53%     92.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12430448      7.30%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           68214      0.04%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1129159      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              170349537                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7207864                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14000859                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6763932                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6999230                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2698807                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015843                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1006733     37.30%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    140      0.01%     37.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    935      0.03%     37.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412600     15.29%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   77      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1268767     47.01%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8230      0.30%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               545      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              779      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              163862902                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          393281215                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    161542378                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         204699972                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  183411486                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 170349537                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1308                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        28284588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             50310                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            105                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     60347489                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      63833884                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.668638                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.170914                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12482178     19.55%     19.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10013129     15.69%     35.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10927863     17.12%     52.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10931867     17.13%     69.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5629629      8.82%     78.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5057818      7.92%     86.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5483651      8.59%     94.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1486423      2.33%     97.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1821326      2.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        63833884                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.663149                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2932346                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1024139                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34805136                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13630667                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70091911                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         63965462                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91439                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        89865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          900                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       180751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            900                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                18066066                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13691827                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            435715                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9162970                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9155711                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.920779                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1975313                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           19543                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10637                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8906                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1714                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        28279028                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            435084                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     60072973                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.582328                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.499430                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        11620238     19.34%     19.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14141485     23.54%     42.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12762696     21.25%     64.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7036156     11.71%     75.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1476032      2.46%     78.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4033382      6.71%     85.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1424400      2.37%     87.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          893325      1.49%     88.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6685259     11.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     60072973                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6685259                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34064105                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34064105                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34064105                       # number of overall hits
system.cpu.dcache.overall_hits::total        34064105                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156815                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156815                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       156815                       # number of overall misses
system.cpu.dcache.overall_misses::total        156815                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6635394496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6635394496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6635394496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6635394496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34220920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34220920                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34220920                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34220920                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004582                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42313.519089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42313.519089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42313.519089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42313.519089                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29141                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          268                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.217114                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.571429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70076                       # number of writebacks
system.cpu.dcache.writebacks::total             70076                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        68457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        68457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68457                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        88358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        88358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        88358                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        88358                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4047926996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4047926996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4047926996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4047926996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002582                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002582                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45812.795627                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45812.795627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45812.795627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45812.795627                       # average overall mshr miss latency
system.cpu.dcache.replacements                  87846                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20767002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20767002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       116244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        116244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3704413000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3704413000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20883246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20883246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31867.563057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31867.563057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        68447                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        68447                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        47797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        47797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1157846000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1157846000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24224.240015                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24224.240015                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2930981496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2930981496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72243.264795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72243.264795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2890080996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2890080996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71252.705703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71252.705703                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.480779                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34152463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             88358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            386.523722                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.480779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          68530198                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         68530198                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  9360032                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27896132                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  18653035                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7487397                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 437288                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8604041                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1451                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              190777620                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7435                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31532275                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13536969                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3715                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16766                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            9667008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      122723617                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    18066066                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11141661                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53721698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  877424                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  818                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5605                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   9423142                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 33816                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           63833884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.087820                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.492610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 31622550     49.54%     49.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1324358      2.07%     51.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2923828      4.58%     56.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2723574      4.27%     60.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1351121      2.12%     62.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2229768      3.49%     66.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3559523      5.58%     71.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   938927      1.47%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17160235     26.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             63833884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.282435                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.918592                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      9419904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9419904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9419904                       # number of overall hits
system.cpu.icache.overall_hits::total         9419904                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3238                       # number of overall misses
system.cpu.icache.overall_misses::total          3238                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    197566000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    197566000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    197566000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    197566000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9423142                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9423142                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9423142                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9423142                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000344                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000344                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61014.823965                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61014.823965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61014.823965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61014.823965                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2019                       # number of writebacks
system.cpu.icache.writebacks::total              2019                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          710                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          710                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          710                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          710                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2528                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158466500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158466500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158466500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158466500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000268                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000268                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62684.533228                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62684.533228                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62684.533228                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62684.533228                       # average overall mshr miss latency
system.cpu.icache.replacements                   2019                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9419904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9419904                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3238                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    197566000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    197566000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9423142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9423142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61014.823965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61014.823965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          710                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          710                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158466500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158466500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62684.533228                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62684.533228                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.659133                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9422432                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2528                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3727.227848                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.659133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18848812                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18848812                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9424035                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1202                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10646628                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5253149                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4460                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1827                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 293002                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  31982730500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 437288                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12403672                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7038800                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13474                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  22850667                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              21089983                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              188106367                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13314                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7439401                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10032111                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3951398                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             311                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           250715511                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   520265556                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                319503202                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7444193                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 38965254                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     744                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  38474684                       # count of insts added to the skid buffer
system.cpu.rob.reads                        236782340                       # The number of ROB reads
system.cpu.rob.writes                       370579842                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  428                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                40421                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40849                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 428                       # number of overall hits
system.l2.overall_hits::.cpu.data               40421                       # number of overall hits
system.l2.overall_hits::total                   40849                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47937                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50035                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2098                       # number of overall misses
system.l2.overall_misses::.cpu.data             47937                       # number of overall misses
system.l2.overall_misses::total                 50035                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150002000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3482293000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3632295000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150002000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3482293000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3632295000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            88358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           88358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90884                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.830562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.542532                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.550537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.830562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.542532                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.550537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71497.616778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72643.114922                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72595.083442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71497.616778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72643.114922                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72595.083442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31278                       # number of writebacks
system.l2.writebacks::total                     31278                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50035                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50035                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128567500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2992438000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3121005500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128567500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2992438000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3121005500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.830562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.542532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.550537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.830562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.542532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.550537                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61280.981888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62424.390346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62376.446487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61280.981888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62424.390346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62376.446487                       # average overall mshr miss latency
system.l2.replacements                          42303                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70076                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70076                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2016                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2016                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2016                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2016                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1739                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38823                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38823                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2806632000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2806632000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72293.022178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72293.022178                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2409748250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2409748250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62070.119517                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62070.119517                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150002000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150002000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.830562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.830562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71497.616778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71497.616778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128567500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128567500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.830562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.830562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61280.981888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61280.981888                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         38682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    675661000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    675661000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        47796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         47796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.190685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.190685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74134.408602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74134.408602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    582689750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    582689750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.190685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.190685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63933.481457                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63933.481457                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8102.770059                       # Cycle average of tags in use
system.l2.tags.total_refs                      180741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50495                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.579384                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.431425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       114.889684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7920.448950                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989108                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6850                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1496431                       # Number of tag accesses
system.l2.tags.data_accesses                  1496431                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001701037750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1931                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1931                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137337                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29376                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50035                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31278                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50035                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31278                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50035                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31278                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.904195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.023766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.126426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1922     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.41%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1931                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.186950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.176503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.602891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1757     90.99%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.16%     91.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              156      8.08%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.73%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1931                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3202240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    100.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31981286500                       # Total gap between requests
system.mem_ctrls.avgGap                     393310.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4198265.685914465226                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95909759.799902006984                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 62547755.264360554516                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2098                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47937                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31278                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59330250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1410594000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 754040419000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28279.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29426.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24107692.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3067968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3202240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2098                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47937                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50035                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31278                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31278                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4198266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     95925768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        100124034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4198266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4198266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     62589778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        62589778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     62589778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4198266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     95925768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       162713812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50027                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31257                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               531918000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250135000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1469924250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10632.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29382.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40095                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28220                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.28                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.149907                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   209.572809                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   402.752250                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5658     43.63%     43.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1474     11.37%     55.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          711      5.48%     60.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          566      4.36%     64.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          588      4.53%     69.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          347      2.68%     72.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          266      2.05%     74.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          250      1.93%     76.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3108     23.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3201728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              100.108025                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               62.547755                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50386980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26781315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187325040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83593080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2524326480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3774091410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9103186560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15749690865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.443597                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23605387000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1067820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7309523500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42211680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22432245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169867740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79568460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2524326480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3078124830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9689263680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15605795115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.944427                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25140479250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1067820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5774431250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31278                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10126                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38823                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38823                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11212                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141474                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141474                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141474                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5204032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5204032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5204032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50035                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54137750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62543750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             50324                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2019                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40562                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40562                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2528                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        47796                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7073                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       264562                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                271635                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       290880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10139776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10430656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42305                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133189                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006825                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 132280     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    909      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133189                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31982730500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          162470500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3792998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         132537000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
