m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/work/VLSI/Mini project 1
vCarrySaveAdder
Z0 !s110 1667652860
!i10b 1
!s100 z9cjL^fd>K:Sh4DDjAa5D2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I0mI7^UJLk2G0ne]<b454o2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder
w1667652854
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/CarrySaveAdder.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/CarrySaveAdder.v
!i122 60
L0 5 62
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1667652860.000000
Z6 !s107 overflow.v|..\ripple_carry_adder_overflow\.\Fulladder.v|./overflow.v|../ripple_carry_adder_overflow/RippelCarryAdder.v|../ripple_carry_adder/FullAdder.v|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/CarrySaveAdder.v|
Z7 !s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/CarrySaveAdder.v|
!i113 1
Z8 o-work work
Z9 tCvgOpt 0
n@carry@save@adder
vCarrySaveAdder_TB
R0
!i10b 1
!s100 G<fT:04eci5c_;cPV>bDl3
R1
IlcSFfE[F1^l90=1?S`<C`0
R2
R3
w1667079091
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/CarrySaveAdder_TB.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/CarrySaveAdder_TB.v
!i122 61
Z10 L0 3 85
R4
r1
!s85 0
31
R5
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/CarrySaveAdder_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/CarrySaveAdder_TB.v|
!i113 1
R8
R9
n@carry@save@adder_@t@b
vCSA
!s110 1667064579
!i10b 1
!s100 PT<D=CMAz`E^J_onBP0gU0
R1
Ioi_hcXUY26Vf_V4mKk2fH2
R2
Z11 dC:/work/VLSI/Repo/carry_save_adder
w1667064571
8C:\work\VLSI\Repo\carry_save_adder\CarrySaveAdder.v
FC:\work\VLSI\Repo\carry_save_adder\CarrySaveAdder.v
!i122 4
L0 2 23
R4
r1
!s85 0
31
!s108 1667064579.000000
!s107 ../ripple_carry_adder/FullAdder.v|C:\work\VLSI\Repo\carry_save_adder\CarrySaveAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\work\VLSI\Repo\carry_save_adder\CarrySaveAdder.v|
!i113 1
R8
R9
n@c@s@a
vFulladder
R0
!i10b 1
!s100 fH4e?:SC80UAiZSQFD:d;1
R1
I]c1n<kc^B>=10nXU81clm1
R2
R3
Z12 w1667335777
8..\ripple_carry_adder_overflow\.\Fulladder.v
F..\ripple_carry_adder_overflow\.\Fulladder.v
!i122 60
L0 7 7
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
n@fulladder
voverflow
R0
!i10b 1
!s100 K9ZG;fhRVRmT6J9cliJkH1
R1
I4BYzL[MZ_]8[SFHO?4XZ20
R2
R3
w1667047933
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/overflow.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/overflow.v
!i122 62
L0 1 8
R4
r1
!s85 0
31
R5
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/overflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/VLSI/carry_save_adder/overflow.v|
!i113 1
R8
R9
vRippelCarryAdder
R0
!i10b 1
!s100 1zLB`l__IYWTYi;<HLBHh0
R1
IEizclm:B_Sz=FbjnEYUAj3
R2
R3
R12
8../ripple_carry_adder_overflow/RippelCarryAdder.v
F../ripple_carry_adder_overflow/RippelCarryAdder.v
!i122 60
L0 10 28
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
n@rippel@carry@adder
vRippleCarryAdder_TB
!s110 1667069933
!i10b 1
!s100 :H1e@dRQ@nIZ?E3L7agYN0
R1
Ia2o[Q:^COC_A_Uh`_oV^20
R2
R11
w1667069930
8C:\work\VLSI\Repo\carry_save_adder\CarrySaveAdder_TB.v
FC:\work\VLSI\Repo\carry_save_adder\CarrySaveAdder_TB.v
!i122 26
R10
R4
r1
!s85 0
31
!s108 1667069933.000000
!s107 C:\work\VLSI\Repo\carry_save_adder\CarrySaveAdder_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\work\VLSI\Repo\carry_save_adder\CarrySaveAdder_TB.v|
!i113 1
R8
R9
n@ripple@carry@adder_@t@b
