// Seed: 2364649699
module module_0 ();
  logic [7:0] id_1;
  wire id_2;
  assign id_2 = id_2;
  wire id_3;
  always @(negedge id_2) begin
    if (1) $display(id_1[1]);
  end
endmodule
module module_1 (
    output wire id_0,
    output wor  id_1
);
  uwire id_4;
  assign id_4 = 1 ? 1 : 'd0;
  nor (id_0, id_4, id_5);
  assign id_4 = 1 == id_3[1];
  uwire id_5;
  assign id_5 = {!id_5{id_4}};
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  module_0();
endmodule
