# Main Memory

## Module 8.1 Introduction to DRAM

### Static Random Access Memory
![image](https://github.com/user-attachments/assets/f5e153a1-ac51-4a49-8d1e-2a0dde0e0e52)

### Dynamic Random Access Memory
![image](https://github.com/user-attachments/assets/d971fc32-a5d1-4c1b-a03e-419cea7a5a72)

### Brief History of DRAM
![image](https://github.com/user-attachments/assets/b0629c7e-00c7-4083-adc0-7a406a20db28)

### DRAM Basics
![image](https://github.com/user-attachments/assets/ae6104fe-72bb-425d-b429-b72ff99e662c)

Note: BLSA = bit level sense amplifiers

![image](https://github.com/user-attachments/assets/a88a615e-363b-4564-be2a-8292b1fe3036)

![image](https://github.com/user-attachments/assets/0445885b-53dd-41c5-b0d5-3c0bdf62181f)

### Optimization #1: Row buffer (page) locality for latency
- Q1: When would open page be good?
  
![image](https://github.com/user-attachments/assets/d1c4fa1c-59c8-4351-96af-382f7d9a2e1f)

-A1: Open page would be good with a lot of locality.

### DRAM Bandwidth
