###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Oct 18 22:57:40 2023
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.337
= Slack Time                    5.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.142 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    5.959 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.770 |    6.912 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.606 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.087 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    8.720 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |    9.469 | 
     | U0_ALU/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.017 | 0.010 |   4.337 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.142 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^  | SDFFRQX2M | 0.283 | 0.006 |   0.006 |   -5.136 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.337
= Slack Time                    5.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.142 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    5.959 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |    6.913 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.606 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.087 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    8.720 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |    9.469 | 
     | U0_ALU/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.017 | 0.010 |   4.337 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.142 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^  | SDFFRQX2M | 0.283 | 0.006 |   0.006 |   -5.136 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.337
= Slack Time                    5.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.142 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    5.959 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |    6.913 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.607 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.087 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    8.720 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |    9.469 | 
     | U0_ALU/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.017 | 0.010 |   4.337 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.142 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^  | SDFFRQX2M | 0.283 | 0.006 |   0.006 |   -5.136 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.336
= Slack Time                    5.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.143 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    5.960 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.770 |    6.913 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.607 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.087 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    8.721 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |    9.470 | 
     | U0_ALU/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 1.017 | 0.009 |   4.336 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.143 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^  | SDFFRQX2M | 0.283 | 0.006 |   0.006 |   -5.137 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.336
= Slack Time                    5.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.143 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    5.960 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.770 |    6.913 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.607 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.088 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    8.721 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |    9.470 | 
     | U0_ALU/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 1.017 | 0.009 |   4.336 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.143 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^  | SDFFRQX2M | 0.283 | 0.005 |   0.005 |   -5.137 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.335
= Slack Time                    5.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.143 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    5.960 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.770 |    6.914 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.608 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.088 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    8.721 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |    9.470 | 
     | U0_ALU/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 1.017 | 0.008 |   4.335 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.143 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^  | SDFFRQX2M | 0.283 | 0.005 |   0.005 |   -5.138 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.477
- Arrival Time                  4.333
= Slack Time                    5.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.144 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    5.961 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |    6.915 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.609 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.089 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    8.722 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |    9.471 | 
     | U0_ALU/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 1.017 | 0.006 |   4.333 |    9.477 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.144 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^  | SDFFRQX2M | 0.283 | 0.004 |   0.004 |   -5.140 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.333
= Slack Time                    5.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.144 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    5.961 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.770 |    6.915 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.609 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.089 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    8.722 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |    9.471 | 
     | U0_ALU/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX2M | 1.017 | 0.006 |   4.333 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.144 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^  | SDFFRQX2M | 0.283 | 0.005 |   0.005 |   -5.140 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.333
= Slack Time                    5.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.145 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    5.962 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.770 |    6.915 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.609 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.089 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    8.722 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 1.017 | 0.006 |   4.333 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.145 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^  | SDFFRQX2M | 0.283 | 0.005 |   0.005 |   -5.140 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.477
- Arrival Time                  4.333
= Slack Time                    5.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.145 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    5.962 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |    6.915 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.609 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.090 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    8.723 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 1.017 | 0.005 |   4.333 |    9.477 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.145 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^  | SDFFRQX2M | 0.283 | 0.004 |   0.004 |   -5.141 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.320
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.481
- Arrival Time                  4.266
= Slack Time                    5.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.215 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    6.032 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.770 |    6.986 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    7.679 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.160 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.960 | 0.633 |   3.578 |    8.793 | 
     | FE_OFC5_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.899 | 0.669 |   4.247 |    9.462 | 
     | U0_ALU/OUT_VALID_reg        | RN ^       | SDFFRQX2M | 0.899 | 0.019 |   4.266 |    9.481 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.215 | 
     | U0_ALU/OUT_VALID_reg       | CK ^  | SDFFRQX2M | 0.283 | 0.001 |   0.001 |   -5.214 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                        -0.019
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.821
- Arrival Time                  4.265
= Slack Time                    5.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |            | 0.000 |       |   0.000 |    5.556 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.141 | 0.817 |   0.817 |    6.373 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.281 | 0.954 |   1.771 |    7.326 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.956 | 0.694 |   2.464 |    8.020 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M     | 0.428 | 0.480 |   2.945 |    8.501 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M  | 0.960 | 0.633 |   3.578 |    9.134 | 
     | FE_OFC5_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M     | 0.899 | 0.669 |   4.247 |    9.803 | 
     | U0_ALU/\ALU_OUT_reg[0]      | RN ^       | SDFFRHQX1M | 0.899 | 0.018 |   4.265 |    9.821 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |            |       |       |  Time   |   Time   | 
     |----------------------------+-------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |            | 0.283 |       |   0.000 |   -5.556 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^  | SDFFRHQX1M | 0.283 | 0.002 |   0.002 |   -5.554 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.330
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.628
= Slack Time                    5.844
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.844 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    6.661 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |    7.614 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    8.308 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.788 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.960 | 0.633 |   3.578 |    9.422 | 
     | U0_ALU/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX1M | 0.980 | 0.050 |   3.628 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.844 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^  | SDFFRQX1M | 0.283 | 0.002 |   0.002 |   -5.842 | 
     +-------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.330
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.628
= Slack Time                    5.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.845 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    6.662 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |    7.616 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    8.310 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.790 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.960 | 0.633 |   3.578 |    9.423 | 
     | U0_ALU/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 0.980 | 0.050 |   3.628 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.845 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^  | SDFFRQX1M | 0.283 | 0.003 |   0.003 |   -5.842 | 
     +-------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  3.628
= Slack Time                    5.850
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.850 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    6.666 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.770 |    7.620 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    8.314 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.794 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.960 | 0.633 |   3.578 |    9.428 | 
     | U0_ALU/\ALU_OUT_reg[3]      | RN ^       | SDFFRQX2M | 0.980 | 0.050 |   3.628 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.850 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^  | SDFFRQX2M | 0.283 | 0.002 |   0.003 |   -5.847 | 
     +-------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.326
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.480
- Arrival Time                  3.629
= Slack Time                    5.850
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.850 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    6.667 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.770 |    7.621 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    8.315 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.795 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |    9.428 | 
     | U0_ALU/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.008 | 0.052 |   3.629 |    9.480 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.850 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^  | SDFFRQX2M | 0.283 | 0.006 |   0.006 |   -5.844 | 
     +-------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  3.628
= Slack Time                    5.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.851 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |    6.668 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |    7.622 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |    8.316 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |    8.796 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.960 | 0.633 |   3.578 |    9.429 | 
     | U0_ALU/\ALU_OUT_reg[4]      | RN ^       | SDFFRQX2M | 0.980 | 0.050 |   3.628 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |           |       |       |  Time   |   Time   | 
     |----------------------------+-------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |           | 0.283 |       |   0.000 |   -5.851 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^  | SDFFRQX2M | 0.283 | 0.004 |   0.004 |   -5.847 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.283
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.107
- Arrival Time                  2.133
= Slack Time                    7.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.974 | 
     | U4_mux2X1/FE_PHC15_RST_N     | A ^ -> Y ^ | DLY4X1M   | 0.181 | 0.851 |   0.851 |    8.825 | 
     | U4_mux2X1/FE_PHC16_RST_N     | A ^ -> Y ^ | DLY4X1M   | 0.297 | 0.971 |   1.822 |    9.796 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.273 | 0.310 |   2.132 |   10.106 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.273 | 0.001 |   2.133 |   10.107 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.974 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -7.941 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -7.906 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -7.670 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -7.420 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.269 | 0.036 |   0.590 |   -7.384 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.590
- Setup                         0.278
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.112
- Arrival Time                  2.133
= Slack Time                    7.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.979 | 
     | U4_mux2X1/FE_PHC15_RST_N     | A ^ -> Y ^ | DLY4X1M   | 0.181 | 0.851 |   0.851 |    8.830 | 
     | U4_mux2X1/FE_PHC16_RST_N     | A ^ -> Y ^ | DLY4X1M   | 0.297 | 0.971 |   1.822 |    9.801 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.273 | 0.310 |   2.132 |   10.111 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.273 | 0.001 |   2.133 |   10.112 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.979 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.032 |   0.033 |   -7.946 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.023 | 0.036 |   0.068 |   -7.911 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.201 | 0.236 |   0.304 |   -7.675 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.250 |   0.554 |   -7.425 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.269 | 0.036 |   0.590 |   -7.389 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.002
- Setup                         0.343
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.459
- Arrival Time                  0.296
= Slack Time                    9.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v    |            | 0.000 |       |   0.000 |    9.163 | 
     | U0_ALU/FE_PHC17_SI_3_  | A v -> Y v | DLY1X1M    | 0.072 | 0.296 |   0.296 |    9.459 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v       | SDFFRHQX1M | 0.072 | 0.000 |   0.296 |    9.459 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |       |            |       |       |  Time   |   Time   | 
     |----------------------------+-------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^ |            | 0.283 |       |   0.000 |   -9.163 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^  | SDFFRHQX1M | 0.283 | 0.002 |   0.002 |   -9.161 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ClkDiv/div_clk_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.531
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.004
- Arrival Time                  3.618
= Slack Time                   96.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.386 | 
     | U6_mux2X1/FE_PHC10_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.271 | 0.919 |   0.919 |   97.305 | 
     | U6_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.294 | 0.981 |   1.900 |   98.287 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 1.181 | 0.820 |   2.720 |   99.106 | 
     | FE_OFC6_SYNC_UART_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.076 | 0.846 |   3.566 |   99.953 | 
     | U0_ClkDiv/div_clk_reg       | RN ^       | SDFFRQX2M | 1.077 | 0.052 |   3.618 |  100.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.386 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.361 | 
     | scan_clk__L2_I0       | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.199 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.301 | 0.343 |   0.530 |  -95.857 | 
     | U0_ClkDiv/div_clk_reg | CK ^       | SDFFRQX2M  | 0.301 | 0.001 |   0.531 |  -95.855 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.479
- Setup                         0.335
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.944
- Arrival Time                  4.333
= Slack Time                   96.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.611 | 
     | U5_mux2X1/FE_PHC11_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.428 | 
     | U5_mux2X1/FE_PHC14_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.382 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.076 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.556 | 
     | FE_OFC3_SYNC_REF_SCAN_RST            | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.189 | 
     | FE_OFC4_SYNC_REF_SCAN_RST            | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.938 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | RN ^       | SDFFRQX2M | 1.017 | 0.006 |   4.333 |  100.944 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.611 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.586 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.424 | 
     | scan_clk__L3_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.260 | 
     | scan_clk__L4_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.149 | 
     | scan_clk__L5_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.044 | 
     | scan_clk__L6_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.940 | 
     | scan_clk__L7_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.836 | 
     | scan_clk__L8_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.720 | 
     | scan_clk__L9_I0                      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.667 | 
     | scan_clk__L10_I0                     | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.629 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.394 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.143 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.240 | 0.011 |   1.479 |  -95.132 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.503
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.963
- Arrival Time                  4.332
= Slack Time                   96.631
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   96.631 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.141 | 0.817 |   0.817 |   97.448 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.281 | 0.954 |   1.771 |   98.401 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 0.956 | 0.694 |   2.464 |   99.095 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M   | 0.428 | 0.480 |   2.945 |   99.575 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M   | 0.971 | 0.633 |   3.578 |  100.209 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M   | 1.017 | 0.749 |   4.327 |  100.958 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[8] | RN ^       | SDFFRX1M | 1.017 | 0.005 |   4.332 |  100.963 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.631 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.605 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.443 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.279 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.169 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.064 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.959 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.855 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.740 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.687 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.648 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.413 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.162 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[8] | CK ^       | SDFFRX1M   | 0.273 | 0.035 |   1.503 |  -95.128 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.504
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.976
- Arrival Time                  4.333
= Slack Time                   96.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.642 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.459 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.413 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.107 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.587 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.220 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.970 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | RN ^       | SDFFRQX2M | 1.017 | 0.006 |   4.333 |  100.976 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.642 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.617 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.455 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.291 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.181 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.075 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.971 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.867 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.752 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.698 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.660 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.425 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.174 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.273 | 0.036 |   1.504 |  -95.138 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.503
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.975
- Arrival Time                  4.332
= Slack Time                   96.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.642 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.459 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.413 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.107 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.587 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.220 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.970 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[7] | RN ^       | SDFFRQX2M | 1.017 | 0.005 |   4.332 |  100.975 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.642 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.617 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.455 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.291 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.181 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.075 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.971 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.867 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.752 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.699 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.660 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.425 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.174 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[7] | CK ^       | SDFFRQX2M  | 0.273 | 0.035 |   1.503 |  -95.139 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.519
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.979
- Arrival Time                  4.337
= Slack Time                   96.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   96.643 | 
     | U5_mux2X1/FE_PHC11_scan_rst      | A ^ -> Y ^ | DLY4X1M  | 0.141 | 0.817 |   0.817 |   97.460 | 
     | U5_mux2X1/FE_PHC14_scan_rst      | A ^ -> Y ^ | DLY4X1M  | 0.281 | 0.954 |   1.771 |   98.413 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 0.956 | 0.694 |   2.464 |   99.107 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M   | 0.428 | 0.480 |   2.945 |   99.587 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A v -> Y ^ | INVX6M   | 0.971 | 0.633 |   3.578 |  100.220 | 
     | FE_OFC4_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M   | 1.017 | 0.749 |   4.327 |  100.970 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | RN ^       | SDFFRX1M | 1.017 | 0.010 |   4.337 |  100.979 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.643 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.617 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.455 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.291 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.181 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.076 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.971 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.867 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.752 | 
     | scan_clk__L9_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.699 | 
     | scan_clk__L10_I0                 | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.660 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.425 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.174 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | CK ^       | SDFFRX1M   | 0.277 | 0.050 |   1.519 |  -95.124 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.518
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.978
- Arrival Time                  4.335
= Slack Time                   96.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   96.644 | 
     | U5_mux2X1/FE_PHC11_scan_rst      | A ^ -> Y ^ | DLY4X1M  | 0.141 | 0.817 |   0.817 |   97.461 | 
     | U5_mux2X1/FE_PHC14_scan_rst      | A ^ -> Y ^ | DLY4X1M  | 0.281 | 0.954 |   1.771 |   98.414 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 0.956 | 0.694 |   2.464 |   99.108 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M   | 0.428 | 0.480 |   2.945 |   99.588 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A v -> Y ^ | INVX6M   | 0.971 | 0.633 |   3.578 |  100.222 | 
     | FE_OFC4_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M   | 1.017 | 0.749 |   4.327 |  100.971 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[10] | RN ^       | SDFFRX1M | 1.017 | 0.008 |   4.335 |  100.978 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.644 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.618 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.456 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.292 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.182 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.077 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.972 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.868 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.753 | 
     | scan_clk__L9_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.700 | 
     | scan_clk__L10_I0                 | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.661 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.426 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.175 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[10] | CK ^       | SDFFRX1M   | 0.277 | 0.049 |   1.518 |  -95.126 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.504
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.975
- Arrival Time                  4.331
= Slack Time                   96.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.644 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.461 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.415 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.109 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.589 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.222 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.971 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[6] | RN ^       | SDFFRQX2M | 1.017 | 0.004 |   4.331 |  100.975 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.644 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.618 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.457 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.293 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.182 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.077 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.973 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.869 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.753 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.700 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.662 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.427 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.176 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[6] | CK ^       | SDFFRQX2M  | 0.273 | 0.035 |   1.504 |  -95.141 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.518
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.978
- Arrival Time                  4.334
= Slack Time                   96.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   96.644 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.141 | 0.817 |   0.817 |   97.461 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.281 | 0.954 |   1.771 |   98.415 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 0.956 | 0.694 |   2.464 |   99.109 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M   | 0.428 | 0.480 |   2.945 |   99.589 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M   | 0.971 | 0.633 |   3.578 |  100.222 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M   | 1.017 | 0.749 |   4.327 |  100.971 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | RN ^       | SDFFRX1M | 1.017 | 0.007 |   4.334 |  100.978 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.644 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.619 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.457 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.293 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.183 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.077 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.973 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.869 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.754 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.700 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.662 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.427 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.176 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | CK ^       | SDFFRX1M   | 0.277 | 0.049 |   1.518 |  -95.126 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.507
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.978
- Arrival Time                  4.332
= Slack Time                   96.646
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.647 | 
     | U5_mux2X1/FE_PHC11_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.463 | 
     | U5_mux2X1/FE_PHC14_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.417 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.111 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.591 | 
     | FE_OFC3_SYNC_REF_SCAN_RST            | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.224 | 
     | FE_OFC4_SYNC_REF_SCAN_RST            | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.974 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | RN ^       | SDFFRQX2M | 1.017 | 0.004 |   4.332 |  100.978 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.646 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.621 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.459 | 
     | scan_clk__L3_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.295 | 
     | scan_clk__L4_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.185 | 
     | scan_clk__L5_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.079 | 
     | scan_clk__L6_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.975 | 
     | scan_clk__L7_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.871 | 
     | scan_clk__L8_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.756 | 
     | scan_clk__L9_I0                      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.703 | 
     | scan_clk__L10_I0                     | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.664 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.429 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.178 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.275 | 0.038 |   1.507 |  -95.140 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.509
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.981
- Arrival Time                  4.331
= Slack Time                   96.650
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.650 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.467 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.421 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.115 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.595 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.228 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.978 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | RN ^       | SDFFRQX2M | 1.017 | 0.004 |   4.331 |  100.981 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.650 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.625 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.463 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.299 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.189 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.083 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.979 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.875 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.760 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.706 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.668 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.433 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.182 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | CK ^       | SDFFRQX2M  | 0.276 | 0.041 |   1.509 |  -95.141 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.513
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.985
- Arrival Time                  4.330
= Slack Time                   96.654
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.654 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.471 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.425 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.119 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.599 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.232 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.982 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] | RN ^       | SDFFRQX2M | 1.017 | 0.003 |   4.330 |  100.985 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.654 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.629 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.467 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.303 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.193 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.087 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.983 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.879 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.764 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.710 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.672 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.437 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.186 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] | CK ^       | SDFFRQX2M  | 0.277 | 0.044 |   1.513 |  -95.142 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.523
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.338
= Slack Time                   96.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.657 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.474 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.428 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.122 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.602 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.235 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.984 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | RN ^       | SDFFRQX2M | 1.017 | 0.011 |   4.338 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.657 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.631 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.470 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.306 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.195 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.090 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.986 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.882 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.766 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.713 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.675 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.440 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.189 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.134 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.515
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.988
- Arrival Time                  4.330
= Slack Time                   96.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.657 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.474 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.428 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.122 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.602 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.235 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.984 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] | RN ^       | SDFFRQX2M | 1.017 | 0.003 |   4.330 |  100.988 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.657 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.632 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.470 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.306 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.195 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.090 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.986 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.882 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.766 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.713 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.675 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.440 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.189 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] | CK ^       | SDFFRQX2M  | 0.277 | 0.047 |   1.515 |  -95.142 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.524
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.338
= Slack Time                   96.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.657 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.474 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.428 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.122 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.602 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.235 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.984 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | RN ^       | SDFFRQX2M | 1.017 | 0.011 |   4.338 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.657 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.632 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.470 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.306 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.196 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.090 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.986 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.882 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.767 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.713 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.675 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.440 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.189 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.134 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.524
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.338
= Slack Time                   96.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.657 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.474 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.428 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.122 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.602 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.235 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.985 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] | RN ^       | SDFFRQX2M | 1.017 | 0.011 |   4.338 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.657 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.632 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.470 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.306 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.196 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.090 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.986 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.882 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.767 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.714 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.675 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.440 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.189 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.134 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.524
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.338
= Slack Time                   96.658
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.658 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.475 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.428 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.122 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.603 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.236 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.985 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | RN ^       | SDFFRQX2M | 1.017 | 0.010 |   4.338 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.658 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.632 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.471 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.306 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.196 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.091 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.987 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.882 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.767 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.714 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.676 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.440 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.190 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.134 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.523
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.337
= Slack Time                   96.658
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.658 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.475 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.428 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.122 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.603 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.236 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.985 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | RN ^       | SDFFRQX2M | 1.017 | 0.010 |   4.337 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.658 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.632 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.471 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.306 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.196 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.091 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.987 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.882 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.767 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.714 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.676 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.440 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.190 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | CK ^       | SDFFRQX2M  | 0.276 | 0.054 |   1.523 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.524
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.337
= Slack Time                   96.658
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.658 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.475 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.429 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.603 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.236 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.985 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | RN ^       | SDFFRQX2M | 1.017 | 0.010 |   4.337 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.658 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.632 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.471 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.307 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.196 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.091 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.987 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.883 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.767 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.714 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.676 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.441 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.190 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.516
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.989
- Arrival Time                  4.330
= Slack Time                   96.658
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.658 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.475 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.429 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.603 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.236 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.985 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | RN ^       | SDFFRQX2M | 1.017 | 0.003 |   4.330 |  100.989 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.658 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.633 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.471 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.307 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.196 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.091 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.987 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.883 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.767 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.714 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.676 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.441 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.190 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | CK ^       | SDFFRQX2M  | 0.277 | 0.048 |   1.516 |  -95.142 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.523
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.337
= Slack Time                   96.658
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.658 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.475 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.429 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.603 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.236 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.986 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | RN ^       | SDFFRQX2M | 1.017 | 0.010 |   4.337 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.658 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.633 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.471 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.307 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.197 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.091 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.987 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.883 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.768 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.714 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.676 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.441 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.190 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.523
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.337
= Slack Time                   96.658
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.658 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.475 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.429 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.603 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.236 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.986 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | RN ^       | SDFFRQX2M | 1.017 | 0.010 |   4.337 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.658 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.633 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.471 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.307 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.197 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.091 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.987 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.883 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.768 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.714 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.676 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.441 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.190 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.523
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.337
= Slack Time                   96.659
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.659 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.476 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.429 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.603 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.236 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.986 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | RN ^       | SDFFRQX2M | 1.017 | 0.010 |   4.337 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.659 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.633 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.471 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.307 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.197 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.091 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.987 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.883 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.768 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.715 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.676 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.441 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.190 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.523
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.337
= Slack Time                   96.659
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.659 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.476 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.429 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.603 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.237 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.986 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] | RN ^       | SDFFRQX2M | 1.017 | 0.009 |   4.337 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.659 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.633 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.471 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.307 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.197 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.092 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.987 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.883 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.768 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.715 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.676 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.441 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.190 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.523
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.337
= Slack Time                   96.659
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.659 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.476 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.429 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.604 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.237 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.986 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | RN ^       | SDFFRQX2M | 1.017 | 0.009 |   4.337 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.659 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.633 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.471 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.307 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.197 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.092 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.988 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.883 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.768 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.715 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.676 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.441 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.190 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.523
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.995
- Arrival Time                  4.336
= Slack Time                   96.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.660 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.477 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.430 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.124 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.605 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 0.971 | 0.633 |   3.578 |  100.238 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.017 | 0.749 |   4.327 |  100.987 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | RN ^       | SDFFRQX2M | 1.017 | 0.008 |   4.336 |  100.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.660 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.634 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.472 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.308 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.198 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.093 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.989 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.884 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.769 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.716 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.677 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.442 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.191 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | CK ^       | SDFFRQX2M  | 0.276 | 0.055 |   1.523 |  -95.136 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.473
- Setup                         0.338
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.935
- Arrival Time                  4.266
= Slack Time                   96.669
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.669 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.485 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.439 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.133 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.613 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 0.960 | 0.633 |   3.578 |  100.246 | 
     | FE_OFC5_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 0.899 | 0.669 |   4.247 |  100.916 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[0] | RN ^       | SDFFRX1M  | 0.899 | 0.019 |   4.266 |  100.935 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.668 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.643 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.481 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.317 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.207 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.101 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.997 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.893 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.778 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.725 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.686 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.451 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.200 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[0] | CK ^       | SDFFRX1M   | 0.241 | 0.005 |   1.473 |  -95.196 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /CK 
Endpoint:   U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.474
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.936
- Arrival Time                  4.266
= Slack Time                   96.670
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.670 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.487 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.440 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.134 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.615 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 0.960 | 0.633 |   3.578 |  100.248 | 
     | FE_OFC5_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 0.899 | 0.669 |   4.247 |  100.917 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[1] | RN ^       | SDFFRX1M  | 0.899 | 0.018 |   4.266 |  100.936 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.670 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.644 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.483 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.318 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.208 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.103 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -95.999 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.895 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.779 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.726 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.688 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.453 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.202 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[1] | CK ^       | SDFFRX1M   | 0.240 | 0.006 |   1.474 |  -95.196 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.477
- Setup                         0.338
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.939
- Arrival Time                  4.266
= Slack Time                   96.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   96.673 | 
     | U5_mux2X1/FE_PHC11_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.489 | 
     | U5_mux2X1/FE_PHC14_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.770 |   98.443 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.137 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.617 | 
     | FE_OFC2_SYNC_REF_SCAN_RST        | A v -> Y ^ | CLKINVX6M | 0.960 | 0.633 |   3.578 |  100.251 | 
     | FE_OFC5_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M    | 0.899 | 0.669 |   4.247 |  100.920 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | RN ^       | SDFFRX1M  | 0.899 | 0.019 |   4.266 |  100.939 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.673 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.647 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.485 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.321 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.211 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.105 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -96.001 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.897 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.782 | 
     | scan_clk__L9_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.729 | 
     | scan_clk__L10_I0                 | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.690 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.455 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.204 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | CK ^       | SDFFRX1M   | 0.243 | 0.008 |   1.477 |  -95.196 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.471
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.943
- Arrival Time                  4.266
= Slack Time                   96.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.677 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.141 | 0.817 |   0.817 |   97.494 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.281 | 0.954 |   1.771 |   98.448 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.956 | 0.694 |   2.464 |   99.142 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.428 | 0.480 |   2.945 |   99.622 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 0.960 | 0.633 |   3.578 |  100.255 | 
     | FE_OFC5_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.899 | 0.669 |   4.248 |  100.925 | 
     | U0_RegFile/\RdData_reg[4]   | RN ^       | SDFFRQX2M | 0.899 | 0.018 |   4.266 |  100.943 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.677 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.018 | 0.026 |   0.026 |  -96.652 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.270 | 0.162 |   0.187 |  -96.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.164 |   0.352 |  -96.326 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.110 |   0.462 |  -96.215 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.567 |  -96.110 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.104 |   0.671 |  -96.006 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.104 |   0.775 |  -95.902 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.065 | 0.115 |   0.891 |  -95.786 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.039 | 0.053 |   0.944 |  -95.733 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.029 | 0.038 |   0.982 |  -95.695 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.201 | 0.235 |   1.217 |  -95.460 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.239 | 0.251 |   1.468 |  -95.209 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.239 | 0.002 |   1.471 |  -95.207 | 
     +------------------------------------------------------------------------------------------+ 

