<?xml version="1.0" encoding="utf-8"?>
<catalog>
  <remote>master</remote>
  <support_commit_id>8157418c8958e8848117a4151f3c8b28a9933699</support_commit_id>
  <release>2014.3</release>
  <revision>1.0</revision>
  <apps>
    <app>
      <revision>1.2</revision>
      <revision_history>Updated create_cdc_reports from ultrafast</revision_history>
      <commit_id>c11ebe26af6c9b39d41ba4132fa2293f8aa8aa0d</commit_id>
      <name>ultrafast</name>
      <pkg_require>Vivado 2014.1</pkg_require>
      <company>xilinx</company>
      <company_display>Xilinx, Inc.</company_display>
      <summary>This app is a collection of scripts that are used by the UltraFast Design Methodology. Refer to the user guide UG949 &apos;UltraFast Design Methodology Guide for the Vivado Design Suite&apos; for further information.</summary>
      <display>UltraFast Design Methodology</display>
      <procs>
        <proc>
          <name>check_bd_axi_interface</name>
          <summary>Report AXI Interconnect Internal Blocks for Every AXI Master and AXI Slave in an AXI Interconnect instance</summary>
        </proc>
        <proc>
          <name>check_pll_connectivity</name>
          <summary>Report MMCM/PLL information</summary>
        </proc>
        <proc>
          <name>create_cdc_reports</name>
          <summary>Create CDC report for each clock-pair in the design</summary>
        </proc>
        <proc>
          <name>report_clock_topology</name>
          <summary>Generates a Clock Topology Report</summary>
        </proc>
        <proc>
          <name>report_io_reg</name>
          <summary>Report I/O ports information</summary>
        </proc>
        <proc>
          <name>report_reset_signals</name>
          <summary>Generate Report for Control Signals (Reset/Set/Clear/Preset)</summary>
        </proc>
      </procs>
    </app>
  </apps>
</catalog>
