<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-F-AssemblyLanguage/aarch64-register-and-instruction-quick-start">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width,initial-scale=1">
<meta name="generator" content="Docusaurus v2.0.0-rc.1">
<link rel="icon" href="/SPO600/img/pwa/icon-512x512.png">
<link rel="manifest" href="/SPO600/manifest.json">
<meta name="theme-color" content="#DA291C">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#DA291C">
<link rel="apple-touch-icon" href="/SPO600/img/pwa/icon-192x192.png">
<link rel="mask-icon" href="/SPO600/img/pwa/icon-512x512.png" color="#DA291C">
<meta name="msapplication-TileImage" content="/SPO600/img/pwa/icon-512x512.png">
<meta name="msapplication-TileColor" content="#DA291C">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.13.24/dist/katex.min.css" integrity="sha384-odtC+0UGzzFL/6PNoE8rX/SPcQDXBJ+uRepguP4QkPCm2LBxH3FA3y+fKSiJ+AmM" crossorigin="anonymous"><title data-rh="true">AArch64 Register and Instruction Quick Start | SPO600 - Software Portability and Optimization</title><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://Seneca-ICTOER.github.io//SPO600/F-AssemblyLanguage/aarch64-register-and-instruction-quick-start"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="AArch64 Register and Instruction Quick Start | SPO600 - Software Portability and Optimization"><meta data-rh="true" name="description" content="AArch64 Register and Instruction Quick Start"><meta data-rh="true" property="og:description" content="AArch64 Register and Instruction Quick Start"><link data-rh="true" rel="icon" href="/SPO600/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://Seneca-ICTOER.github.io//SPO600/F-AssemblyLanguage/aarch64-register-and-instruction-quick-start"><link data-rh="true" rel="alternate" href="https://Seneca-ICTOER.github.io//SPO600/F-AssemblyLanguage/aarch64-register-and-instruction-quick-start" hreflang="en"><link data-rh="true" rel="alternate" href="https://Seneca-ICTOER.github.io//SPO600/F-AssemblyLanguage/aarch64-register-and-instruction-quick-start" hreflang="x-default"><link rel="stylesheet" href="/SPO600/assets/css/styles.099fe1a9.css">
<link rel="preload" href="/SPO600/assets/js/runtime~main.3232560e.js" as="script">
<link rel="preload" href="/SPO600/assets/js/main.48ab27b2.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region"><a href="#" class="skipToContent_fXgn">Skip to main content</a></div><nav class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><a class="navbar__brand" href="/SPO600/"><div class="navbar__logo"><img src="/SPO600/img/logo.svg" alt="Seneca College" class="themedImage_ToTc themedImage--light_HNdA"><img src="/SPO600/img/logo-dark.svg" alt="Seneca College" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">SPO600 - Software Portability and Optimization</b></a></div><div class="navbar__items navbar__items--right"><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebar_njMd"><nav class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/SPO600/">Welcome to SPO600</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/SPO600/weekly-schedule">Weekly Schedule</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/SPO600/A-Classes/week1-class1">Classes</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/SPO600/B-Labs/lab1">Labs</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/SPO600/C-Projects/project">Projects</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/SPO600/D-ExtraResources/course-policies">Extra Resources</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/SPO600/E-ComputerArchitecture/computer-architecture">Computer Architecture</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" href="/SPO600/F-AssemblyLanguage/assembly-language">Assembly Language</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/SPO600/F-AssemblyLanguage/assembly-language">Assembly Language</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/SPO600/F-AssemblyLanguage/assembler-basics">Assembler Basics</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/SPO600/F-AssemblyLanguage/inline-assembly-language">Inline Assembly Language</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/SPO600/F-AssemblyLanguage/executable-and-linkable-format">Executable and Linkable Format</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/SPO600/F-AssemblyLanguage/symbol">Symbol</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/SPO600/F-AssemblyLanguage/syscalls">Syscalls</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/SPO600/F-AssemblyLanguage/aarch64-register-and-instruction-quick-start">AArch64 Register and Instruction Quick Start</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/SPO600/F-AssemblyLanguage/x86-64-register-and-instruction-quick-start">X86 64 Register and Instruction Quick Start</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/SPO600/H-ARM/armv8">ARM</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/SPO600/G-6502/6502">6502</a></div></li></ul></nav></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/SPO600/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_OVgt"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">Assembly Language</span><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">AArch64 Register and Instruction Quick Start</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><h1>AArch64 Register and Instruction Quick Start</h1><p>This page contains very basic information on the AArch64 mode of the <a href="/SPO600/H-ARM/armv8">ARMv8</a> architecture: the <a href="/SPO600/E-ComputerArchitecture/register">register</a> layout and naming and the some basic instructions.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="registers">Registers<a class="hash-link" href="#registers" title="Direct link to heading">​</a></h2><h3 class="anchor anchorWithStickyNavbar_LWe7" id="general-purpose-registers">General-Purpose Registers<a class="hash-link" href="#general-purpose-registers" title="Direct link to heading">​</a></h3><p>The aarch64 registers are named:</p><ul><li>r0 through r30 - to refer generally to the registers</li><li>x0 through x30 - for 64-bit-wide access (same registers)</li><li>w0 through w30 - for 32-bit-wide access (same registers - upper 32 bits are either cleared on load or sign-extended (set to the value of the most significant bit of the loaded value)).</li></ul><p>Register &#x27;31&#x27; is one of two registers depending on the instruction context:</p><ul><li>For instructions dealing with the stack, it is the stack pointer, named rsp</li><li>For all other instructions, it is a &quot;zero&quot; register, which returns 0 when read and discards data when written - named rzr (xzr, wzr)</li></ul><p>Usage during <a href="/SPO600/F-AssemblyLanguage/syscalls">syscall</a>/function call:</p><ul><li><strong>r0-r7 are used for arguments and return values; additional arguments are on the stack</strong></li><li><strong>For syscalls, the syscall number is in r8</strong></li><li><strong>r9-r15 are for temporary values (may get trampled)</strong></li><li>r16-r18 are used for intra-procedure-call and platform values (avoid)</li><li><strong>The called routine is expected to preserve r19-r28 <!-- -->*<!-- -->*<!-- -->*<!-- --> These registers are generally safe to use in your program.</strong></li><li>r29 and r30 are used as the frame register and link register (avoid)</li></ul><p>See the ARM Procedure Call Reference for details.</p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="floating-point-and-simd-registers">Floating-Point and SIMD Registers<a class="hash-link" href="#floating-point-and-simd-registers" title="Direct link to heading">​</a></h3><p>Aarch64 also defines a set of large registers for floating-point and single-instruction/multiple-data (SIMD) operations. For details, refer to the ARM documentation.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="instructions">Instructions<a class="hash-link" href="#instructions" title="Direct link to heading">​</a></h2><h3 class="anchor anchorWithStickyNavbar_LWe7" id="starter-kit">Starter Kit<a class="hash-link" href="#starter-kit" title="Direct link to heading">​</a></h3><p>These instructions are sufficient to complete the <a href="/SPO600/B-Labs/lab4">SPO600 Assembler Lab</a>; remember to replace the generic register names with ones that specify width (for example, replace &quot;r0&quot; with &quot;x0&quot; or &quot;w0&quot;).</p><div class="language-assembly codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-assembly codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">add r0,r1,r2      // load r0 with r1+r2</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">add r0,r1,99      // load r0 with r1+99</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">adr r0,label      // load r0 with the address label (this actually calculates an address from the PC plus an offset)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">adrp r0,label     // load r0 with the 4K page containing label (this calculates an address from the PC plus an offset, and is often followed by an ADD instruction so that the register points exactly to the label)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">bl label          // branch (with link) to label - this is a procedure / subroutine / function call</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">br label          // branch to label - this is a goto</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">br register       // branch to the address in register</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">b.eq label        // branch to label if equal</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">b.ne label        // branch to label if not equal</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">b.lt label        // branch to label if less</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">b.gt label        // branch to label if greater</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">cmp r0,r1         // compare register r0 with register r1. The comparison sets flags in the processor status register which affect conditional branches.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">cmp r0,99         // compare the number 99 with register r0. The comparison sets flags in the processor status register which affect conditional branches.</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">ldr r0,[r1,0]     // load register r0 from the address pointed to by (r1 + (0 * size)) where size is 8 bytes for 64-bit stores, 4 bytes for 32-bit stores</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">ldr w0,[r1,0]     // like above but reads 32 bits only - note the use of w0 instead of r0 for the source register name</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">ldrb w0,[r1,0]    // like above but reads 1 byte (8 bits) only - note the use of w0 for the source register name</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">ldur r0,[r1,0]    // load register r0 from the address pointed to by (r1 + 0) - the mnemonic means &quot;load unscaled register&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">mov r0,r1         // move data from r1 to r0</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">mov r0,99         // load r0 with 99 (only certain immediate values are possible)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">ret               // return from subroutine (counterpart to bl)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">str r0,[r1,0]     // store register r0 to address pointed to by (r1 + (0 * size)) where size is 8 bytes for 64-bit stores</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">strb w0,[r1,0]    // like str but writes one byte only - note the use of w0 for the source register name</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">stur r0,[r1,0]    // store register r0 to the address pointed to by (r1 + 0) - the mnemonic means &quot;store unscaled register&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">svc 0             // perform a syscall</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">msub r0,r1,r2,r3  // load r0 with r3-(r1*r2) (useful for calculating remainders)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">madd r0,r1,r2,r3  // load r0 with r3+(r1*r2)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">mul r0,r1,r2      // load r0 with r1*r2 (actually an alias - see ARM ARM)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">push r0           // push r0 onto the stack</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">pop r0            // pop r0 off the stack</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">udiv r0,r1,r2     // unsigned - divide r1 by r2, places quotient into r0 - remainder is not calculated (use msub)</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>Note the syntax:</p><ul><li><a href="/SPO600/E-ComputerArchitecture/register">Register</a> names are not prefixed.</li><li><a href="/SPO600/E-ComputerArchitecture/immediate-value">Immediate values</a> are not prefixed with a character (they may be prefaced with # if desired).</li><li>Indirect memory access is indicated by <!-- -->[<!-- -->square brackets<!-- -->]<!-- -->.</li><li>Hexadecimal values are indicated by a 0x prefix.</li><li>Character values are indicated by quotation marks. Escapes (such as &#x27;\n&#x27;) are permitted.</li><li>Destinations are given as the first argument (mov r0, r1 moves INTO r0 FROM r1; you can think of this as r0=r1).</li><li>For the LDR/STR instructions: you can append a character indicating the number of bits (lowest) to be loaded or stored:<ul><li>Q = Quadword = 64 bits</li><li>D = Double word = 32 bits</li><li>W = Word = 16 bits</li><li>B = Byte = 8 bits</li></ul></li></ul><h2 class="anchor anchorWithStickyNavbar_LWe7" id="resources">Resources<a class="hash-link" href="#resources" title="Direct link to heading">​</a></h2><ul><li>ARM Aarch64 documentation<ul><li><a href="http://developer.arm.com/" target="_blank" rel="noopener noreferrer">ARM Developer Information Centre</a><ul><li><a href="https://developer.arm.com/docs/den0024/latest" target="_blank" rel="noopener noreferrer">ARM Cortex-A Series Programmer’s Guide for ARMv8-A</a></li><li>The <em>short</em> guide to the ARMv8 instruction set: <a href="https://www.element14.com/community/servlet/JiveServlet/previewBody/41836-102-1-229511/ARM.Reference_Manual.pdf" target="_blank" rel="noopener noreferrer">ARMv8 Instruction Set Overview</a> (&quot;ARM ISA Overview&quot;)</li><li>The <em>long</em> guide to the ARMv8 instruction set: <a href="https://developer.arm.com/docs/ddi0487/latest/arm-architecture-reference-manual-armv8-for-armv8-a-architecture-profile" target="_blank" rel="noopener noreferrer">ARM Architecture Reference Manual ARMv8, for ARMv8-A architecture profile</a> (&quot;ARM ARM&quot;)</li></ul></li><li><a href="https://developer.arm.com/docs/ihi0055/latest/procedure-call-standard-for-the-arm-64-bit-architecture" target="_blank" rel="noopener noreferrer">Procedure Call Standard for the ARM 64-bit Architecture (AArch64)</a></li></ul></li><li>GAS Manual - Using as, The GNU Assembler: <a href="https://sourceware.org/binutils/docs/as/" target="_blank" rel="noopener noreferrer">https://sourceware.org/binutils/docs/as/</a></li></ul></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/Seneca-ICTOER/SPO600/tree/main/docs/F-AssemblyLanguage/aarch64-register-and-instruction-quick-start.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages navigation"><a class="pagination-nav__link pagination-nav__link--prev" href="/SPO600/F-AssemblyLanguage/syscalls"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">Syscalls</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/SPO600/F-AssemblyLanguage/x86-64-register-and-instruction-quick-start"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">X86 64 Register and Instruction Quick Start</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#registers" class="table-of-contents__link toc-highlight">Registers</a><ul><li><a href="#general-purpose-registers" class="table-of-contents__link toc-highlight">General-Purpose Registers</a></li><li><a href="#floating-point-and-simd-registers" class="table-of-contents__link toc-highlight">Floating-Point and SIMD Registers</a></li></ul></li><li><a href="#instructions" class="table-of-contents__link toc-highlight">Instructions</a><ul><li><a href="#starter-kit" class="table-of-contents__link toc-highlight">Starter Kit</a></li></ul></li><li><a href="#resources" class="table-of-contents__link toc-highlight">Resources</a></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">SPO600 - Software Portability and Optimization</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/SPO600/">Contents</a></li><li class="footer__item"><a href="#" id="pwa-button" class="footer__link-item" hidden>Install as an App</a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2023 Seneca College.</div></div></div></footer></div>
<script src="/SPO600/assets/js/runtime~main.3232560e.js"></script>
<script src="/SPO600/assets/js/main.48ab27b2.js"></script>
</body>
</html>