{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603439065447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603439065448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 14:44:25 2020 " "Processing started: Fri Oct 23 14:44:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603439065448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603439065448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASIC -c ASIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASIC -c ASIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603439065448 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603439066105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "F:/VerilogHDL/Lab3/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moorefsm.v 1 1 " "Found 1 design units, including 1 entities, in source file moorefsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MooreFSM " "Found entity 1: MooreFSM" {  } { { "MooreFSM.v" "" { Text "F:/VerilogHDL/Lab3/MooreFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066205 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(17) " "Verilog HDL warning at regfile.v(17): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "F:/VerilogHDL/Lab3/regfile.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1603439066210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "F:/VerilogHDL/Lab3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asic.v 1 1 " "Found 1 design units, including 1 entities, in source file asic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASIC " "Found entity 1: ASIC" {  } { { "ASIC.v" "" { Text "F:/VerilogHDL/Lab3/ASIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/VerilogHDL/Lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.v" "" { Text "F:/VerilogHDL/Lab3/ShiftLeft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.v" "" { Text "F:/VerilogHDL/Lab3/Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "F:/VerilogHDL/Lab3/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextState " "Found entity 1: NextState" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Lab3/NextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "F:/VerilogHDL/Lab3/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439066251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439066251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ASIC " "Elaborating entity \"ASIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603439066349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit_inst0 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit_inst0\"" {  } { { "ASIC.v" "ControlUnit_inst0" { Text "F:/VerilogHDL/Lab3/ASIC.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439066395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:Datapath_inst1 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:Datapath_inst1\"" {  } { { "ASIC.v" "Datapath_inst1" { Text "F:/VerilogHDL/Lab3/ASIC.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439066399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1 " "Elaborating entity \"RegisterFile\" for hierarchy \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\"" {  } { { "Datapath.v" "RegisterFile_inst1" { Text "F:/VerilogHDL/Lab3/Datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439066404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:Datapath_inst1\|ALU:ALU_inst2 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:Datapath_inst1\|ALU:ALU_inst2\"" {  } { { "Datapath.v" "ALU_inst2" { Text "F:/VerilogHDL/Lab3/Datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439066412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft Datapath:Datapath_inst1\|ShiftLeft:ShiftLeft_inst3 " "Elaborating entity \"ShiftLeft\" for hierarchy \"Datapath:Datapath_inst1\|ShiftLeft:ShiftLeft_inst3\"" {  } { { "Datapath.v" "ShiftLeft_inst3" { Text "F:/VerilogHDL/Lab3/Datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439066416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Datapath:Datapath_inst1\|Reg:Reg_inst4 " "Elaborating entity \"Reg\" for hierarchy \"Datapath:Datapath_inst1\|Reg:Reg_inst4\"" {  } { { "Datapath.v" "Reg_inst4" { Text "F:/VerilogHDL/Lab3/Datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439066420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MooreFSM MooreFSM:MooreFSM_inst2 " "Elaborating entity \"MooreFSM\" for hierarchy \"MooreFSM:MooreFSM_inst2\"" {  } { { "ASIC.v" "MooreFSM_inst2" { Text "F:/VerilogHDL/Lab3/ASIC.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439066424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextState MooreFSM:MooreFSM_inst2\|NextState:NextState_inst0 " "Elaborating entity \"NextState\" for hierarchy \"MooreFSM:MooreFSM_inst2\|NextState:NextState_inst0\"" {  } { { "MooreFSM.v" "NextState_inst0" { Text "F:/VerilogHDL/Lab3/MooreFSM.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439066427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register MooreFSM:MooreFSM_inst2\|register:register_inst1 " "Elaborating entity \"register\" for hierarchy \"MooreFSM:MooreFSM_inst2\|register:register_inst1\"" {  } { { "MooreFSM.v" "register_inst1" { Text "F:/VerilogHDL/Lab3/MooreFSM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439066431 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Datapath:Datapath_inst1\|ALU:ALU_inst2\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Datapath:Datapath_inst1\|ALU:ALU_inst2\|Add0\"" {  } { { "ALU.v" "Add0" { Text "F:/VerilogHDL/Lab3/ALU.v" 13 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439067135 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1603439067135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|ALU:ALU_inst2\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|ALU:ALU_inst2\|lpm_add_sub:Add0\"" {  } { { "ALU.v" "" { Text "F:/VerilogHDL/Lab3/ALU.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439067224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|ALU:ALU_inst2\|lpm_add_sub:Add0 " "Instantiated megafunction \"Datapath:Datapath_inst1\|ALU:ALU_inst2\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439067225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439067225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439067225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439067225 ""}  } { { "ALU.v" "" { Text "F:/VerilogHDL/Lab3/ALU.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603439067225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ri " "Found entity 1: add_sub_9ri" {  } { { "db/add_sub_9ri.tdf" "" { Text "F:/VerilogHDL/Lab3/db/add_sub_9ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439067358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439067358 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/VerilogHDL/Lab3/output_files/ASIC.map.smsg " "Generated suppressed messages file F:/VerilogHDL/Lab3/output_files/ASIC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1603439068696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603439069005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439069005 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603439069191 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603439069191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "403 " "Implemented 403 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603439069191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603439069191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603439069313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 14:44:29 2020 " "Processing ended: Fri Oct 23 14:44:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603439069313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603439069313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603439069313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603439069313 ""}
