#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
<<<<<<< HEAD
# Start of session at: Tue Dec 29 14:36:43 2020
# Process ID: 11360
# Current directory: C:/Users/Administrator/Desktop/littleExam/turbo-octo-computing-machine/lab_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12224 C:\Users\Administrator\Desktop\littleExam\turbo-octo-computing-machine\lab_5\lab_5.xpr
# Log file: C:/Users/Administrator/Desktop/littleExam/turbo-octo-computing-machine/lab_5/vivado.log
# Journal file: C:/Users/Administrator/Desktop/littleExam/turbo-octo-computing-machine/lab_5\vivado.jou
=======
# Start of session at: Tue Dec 29 12:04:49 2020
# Process ID: 4552
# Current directory: D:/Verilog/turbo-octo-computing-machine/lab_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4064 D:\Verilog\turbo-octo-computing-machine\lab_5\lab_5.xpr
# Log file: D:/Verilog/turbo-octo-computing-machine/lab_5/vivado.log
# Journal file: D:/Verilog/turbo-octo-computing-machine/lab_5\vivado.jou
>>>>>>> dace134915e463bb31e5e5bff989a6f4a27a0129
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 744.500 ; gain = 111.023

update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dec
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/zeroext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim'
"xelab -wto 03be9a2fdf514b98a3615ab709206c61 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03be9a2fdf514b98a3615ab709206c61 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3755] too many parameters for module instance 'sl21' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3755] too many parameters for module instance 'sl22' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'y' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ForwardAD' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:201]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addra' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/top.v:24]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 32 for port 'a' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:138]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_dec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeroext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=14)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.dut.inst_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.dut.data_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 700 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 700 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 781.289 ; gain = 13.223
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_sim/dut/mips/dp/alu}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.sim/sim_1/behav/xsim'
"xelab -wto 03be9a2fdf514b98a3615ab709206c61 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03be9a2fdf514b98a3615ab709206c61 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3755] too many parameters for module instance 'sl21' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3755] too many parameters for module instance 'sl22' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'y' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ForwardAD' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:201]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addra' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/top.v:24]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 32 for port 'a' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:138]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.dut.inst_mem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_sim.dut.data_mem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 700 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 700 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 781.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 29 14:33:46 2020...
