vsim work.minilab_test
# vsim work.minilab_test 
# Start time: 19:42:46 on Feb 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v(52): Module 'lpm_mult' is not defined.
#  For instance 'lpm_mult_component' at path 'minilab_test.minilab1.mac.mult'
# ** Error: I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v(52): Module 'lpm_add_sub' is not defined.
#  For instance 'LPM_ADD_SUB_component' at path 'minilab_test.minilab1.mac.accum'
# ** Error: I:/ece554/ECE554_Minilab1/rom.v(59): Module 'altsyncram' is not defined.
#  For instance 'altsyncram_component' at path 'minilab_test.minilab1.memory.memory'
# ** Error: I:/ece554/ECE554_Minilab1/fifo.v(75): Module 'dcfifo' is not defined.
#  For instance 'dcfifo_component' at path 'minilab_test.minilab1.B_fifo_gen.B_fifo'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# End time: 19:42:50 on Feb 03,2025, Elapsed time: 0:00:04
# Errors: 4, Warnings: 2
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.minilab_test -voptargs=+ac
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.minilab_test -voptargs="+ac" 
# Start time: 19:43:14 on Feb 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: I:/ece554/ECE554_Minilab1/memory.v(25): (vopt-2241) Connection width does not match width of port 'address'. The port definition is at: I:/ece554/ECE554_Minilab1/rom.v(41).
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2718) [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=11.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.rom(fast)
# Loading work.fifo(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/ECE554_Minilab1/memory.v Line: 25
run -all
# ///////////////////////////////////////////////////////////////////
# Test 1: test that SM fills up all FIFOs
# ///////////////////////////////////////////////////////////////////
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 2: Filling the B FIFO from memory
# ///////////////////////////////////////////////////////////////////
#   FIFO entry           1 filled with value: 01
#   FIFO entry           2 filled with value: 02
#   FIFO entry           3 filled with value: 03
#   FIFO entry           4 filled with value: 04
#   FIFO entry           5 filled with value: 05
#   FIFO entry           6 filled with value: 06
#   FIFO entry           7 filled with value: 07
#   FIFO entry           8 filled with value: 08
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 3: Filling the A FIFOs from memory
# ///////////////////////////////////////////////////////////////////
#   FIFO           1, entry           1 filled with value: 11
#   FIFO           1, entry           2 filled with value: 12
#   FIFO           1, entry           3 filled with value: 13
#   FIFO           1, entry           4 filled with value: 14
#   FIFO           1, entry           5 filled with value: 15
#   FIFO           1, entry           6 filled with value: 16
#   FIFO           1, entry           7 filled with value: 17
#   FIFO           1, entry           8 filled with value: 18
#   FIFO           2, entry           1 filled with value: 21
#   FIFO           2, entry           2 filled with value: 22
#   FIFO           2, entry           3 filled with value: 23
#   FIFO           2, entry           4 filled with value: 24
#   FIFO           2, entry           5 filled with value: 25
#   FIFO           2, entry           6 filled with value: 26
#   FIFO           2, entry           7 filled with value: 27
#   FIFO           2, entry           8 filled with value: 28
#   FIFO           3, entry           1 filled with value: 31
#   FIFO           3, entry           2 filled with value: 32
#   FIFO           3, entry           3 filled with value: 33
#   FIFO           3, entry           4 filled with value: 34
#   FIFO           3, entry           5 filled with value: 35
#   FIFO           3, entry           6 filled with value: 36
#   FIFO           3, entry           7 filled with value: 37
#   FIFO           3, entry           8 filled with value: 38
#   FIFO           4, entry           1 filled with value: 41
#   FIFO           4, entry           2 filled with value: 42
#   FIFO           4, entry           3 filled with value: 43
#   FIFO           4, entry           4 filled with value: 44
#   FIFO           4, entry           5 filled with value: 45
#   FIFO           4, entry           6 filled with value: 46
#   FIFO           4, entry           7 filled with value: 47
#   FIFO           4, entry           8 filled with value: 48
#   FIFO           5, entry           1 filled with value: 51
#   FIFO           5, entry           2 filled with value: 52
#   FIFO           5, entry           3 filled with value: 53
#   FIFO           5, entry           4 filled with value: 54
#   FIFO           5, entry           5 filled with value: 55
#   FIFO           5, entry           6 filled with value: 56
#   FIFO           5, entry           7 filled with value: 57
#   FIFO           5, entry           8 filled with value: 58
#   FIFO           6, entry           1 filled with value: 61
#   FIFO           6, entry           2 filled with value: 62
#   FIFO           6, entry           3 filled with value: 63
#   FIFO           6, entry           4 filled with value: 64
#   FIFO           6, entry           5 filled with value: 65
#   FIFO           6, entry           6 filled with value: 66
#   FIFO           6, entry           7 filled with value: 67
#   FIFO           6, entry           8 filled with value: 68
#   FIFO           7, entry           1 filled with value: 71
#   FIFO           7, entry           2 filled with value: 72
#   FIFO           7, entry           3 filled with value: 73
#   FIFO           7, entry           4 filled with value: 74
#   FIFO           7, entry           5 filled with value: 75
#   FIFO           7, entry           6 filled with value: 76
#   FIFO           7, entry           7 filled with value: 77
#   FIFO           7, entry           8 filled with value: 78
#   FIFO           8, entry           1 filled with value: 81
#   FIFO           8, entry           2 filled with value: 82
#   FIFO           8, entry           3 filled with value: 83
#   FIFO           8, entry           4 filled with value: 84
#   FIFO           8, entry           5 filled with value: 85
#   FIFO           8, entry           6 filled with value: 86
#   FIFO           8, entry           7 filled with value: 87
#   FIFO           8, entry           8 filled with value: 88
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 4: checking Cout values
# ///////////////////////////////////////////////////////////////////
#   Cout          0:     588
#   Cout          1:    1036
#   Cout          2:    1484
#   Cout          3:    1932
#   Cout          4:    2380
#   Cout          5:    2828
#   Cout          6:    3276
#   Cout          7:    3724
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# End of test.
# ** Note: $stop    : I:/ece554/ECE554_Minilab1/minilab_test.sv(187)
#    Time: 14180 ps  Iteration: 2  Instance: /minilab_test
# Break at I:/ece554/ECE554_Minilab1/minilab_test.sv line 187
add wave -position insertpoint sim:/minilab_test/minilab1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hdoll2  Hostname: WIN-8092  ProcessID: 20496
#           Attempting to use alternate WLF file "./wlftjskzea".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjskzea
quit -sim
# End time: 19:43:45 on Feb 03,2025, Elapsed time: 0:00:31
# Errors: 0, Warnings: 15
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs=+acc work.minilab_test
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs="+acc" work.minilab_test 
# Start time: 19:43:55 on Feb 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-31) Unable to unlink file "I:/ece554/ECE554_Minilab1/questa_project/work/@_opt/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "I:/ece554/ECE554_Minilab1/questa_project/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "I:/ece554/ECE554_Minilab1/questa_project/work/@_opt".
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1(fast)".
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2718) [TFMPC] - Missing connection for port 'eccstatus'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mem_wrapper(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=14.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1(fast)
# Loading work.mac(fast)
# Loading work.LPM_MULT_ip(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model.lpm_mult(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model.LPM_HINT_EVALUATION(fast)
# Loading work.LPM_ADD_SUB_ip(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model.lpm_add_sub(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/ECE554_Minilab1/memory.v Line: 25
add wave -position insertpoint sim:/minilab_test/minilab1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hdoll2  Hostname: WIN-8092  ProcessID: 20496
#           Attempting to use alternate WLF file "./wlft7yih62".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7yih62
run -all
# ///////////////////////////////////////////////////////////////////
# Test 1: test that SM fills up all FIFOs
# ///////////////////////////////////////////////////////////////////
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 2: Filling the B FIFO from memory
# ///////////////////////////////////////////////////////////////////
#   FIFO entry           1 filled with value: 01
#   FIFO entry           2 filled with value: 02
#   FIFO entry           3 filled with value: 03
#   FIFO entry           4 filled with value: 04
#   FIFO entry           5 filled with value: 05
#   FIFO entry           6 filled with value: 06
#   FIFO entry           7 filled with value: 07
#   FIFO entry           8 filled with value: 08
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 3: Filling the A FIFOs from memory
# ///////////////////////////////////////////////////////////////////
#   FIFO           1, entry           1 filled with value: 11
#   FIFO           1, entry           2 filled with value: 12
#   FIFO           1, entry           3 filled with value: 13
#   FIFO           1, entry           4 filled with value: 14
#   FIFO           1, entry           5 filled with value: 15
#   FIFO           1, entry           6 filled with value: 16
#   FIFO           1, entry           7 filled with value: 17
#   FIFO           1, entry           8 filled with value: 18
#   FIFO           2, entry           1 filled with value: 21
#   FIFO           2, entry           2 filled with value: 22
#   FIFO           2, entry           3 filled with value: 23
#   FIFO           2, entry           4 filled with value: 24
#   FIFO           2, entry           5 filled with value: 25
#   FIFO           2, entry           6 filled with value: 26
#   FIFO           2, entry           7 filled with value: 27
#   FIFO           2, entry           8 filled with value: 28
#   FIFO           3, entry           1 filled with value: 31
#   FIFO           3, entry           2 filled with value: 32
#   FIFO           3, entry           3 filled with value: 33
#   FIFO           3, entry           4 filled with value: 34
#   FIFO           3, entry           5 filled with value: 35
#   FIFO           3, entry           6 filled with value: 36
#   FIFO           3, entry           7 filled with value: 37
#   FIFO           3, entry           8 filled with value: 38
#   FIFO           4, entry           1 filled with value: 41
#   FIFO           4, entry           2 filled with value: 42
#   FIFO           4, entry           3 filled with value: 43
#   FIFO           4, entry           4 filled with value: 44
#   FIFO           4, entry           5 filled with value: 45
#   FIFO           4, entry           6 filled with value: 46
#   FIFO           4, entry           7 filled with value: 47
#   FIFO           4, entry           8 filled with value: 48
#   FIFO           5, entry           1 filled with value: 51
#   FIFO           5, entry           2 filled with value: 52
#   FIFO           5, entry           3 filled with value: 53
#   FIFO           5, entry           4 filled with value: 54
#   FIFO           5, entry           5 filled with value: 55
#   FIFO           5, entry           6 filled with value: 56
#   FIFO           5, entry           7 filled with value: 57
#   FIFO           5, entry           8 filled with value: 58
#   FIFO           6, entry           1 filled with value: 61
#   FIFO           6, entry           2 filled with value: 62
#   FIFO           6, entry           3 filled with value: 63
#   FIFO           6, entry           4 filled with value: 64
#   FIFO           6, entry           5 filled with value: 65
#   FIFO           6, entry           6 filled with value: 66
#   FIFO           6, entry           7 filled with value: 67
#   FIFO           6, entry           8 filled with value: 68
#   FIFO           7, entry           1 filled with value: 71
#   FIFO           7, entry           2 filled with value: 72
#   FIFO           7, entry           3 filled with value: 73
#   FIFO           7, entry           4 filled with value: 74
#   FIFO           7, entry           5 filled with value: 75
#   FIFO           7, entry           6 filled with value: 76
#   FIFO           7, entry           7 filled with value: 77
#   FIFO           7, entry           8 filled with value: 78
#   FIFO           8, entry           1 filled with value: 81
#   FIFO           8, entry           2 filled with value: 82
#   FIFO           8, entry           3 filled with value: 83
#   FIFO           8, entry           4 filled with value: 84
#   FIFO           8, entry           5 filled with value: 85
#   FIFO           8, entry           6 filled with value: 86
#   FIFO           8, entry           7 filled with value: 87
#   FIFO           8, entry           8 filled with value: 88
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 4: checking Cout values
# ///////////////////////////////////////////////////////////////////
#   Cout          0:     588
#   Cout          1:    1036
#   Cout          2:    1484
#   Cout          3:    1932
#   Cout          4:    2380
#   Cout          5:    2828
#   Cout          6:    3276
#   Cout          7:    3724
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# End of test.
# ** Note: $stop    : I:/ece554/ECE554_Minilab1/minilab_test.sv(187)
#    Time: 14180 ps  Iteration: 2  Instance: /minilab_test
# Break in Module minilab_test at I:/ece554/ECE554_Minilab1/minilab_test.sv line 187
# Compile of minilab1.sv failed with 7 errors.
# Compile of minilab1.sv failed with 5 errors.
# Compile of minilab1.sv failed with 6 errors.
# Compile of minilab1.sv was successful.
# Compile of minilab1.sv failed with 1 errors.
# Compile of minilab1.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1(fast)
# Loading work.mac(fast)
# Loading work.LPM_MULT_ip(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model.lpm_mult(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model.LPM_HINT_EVALUATION(fast)
# Loading work.LPM_ADD_SUB_ip(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model.lpm_add_sub(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/ECE554_Minilab1/memory.v Line: 25
run -all
# ///////////////////////////////////////////////////////////////////
# Test 1: test that SM fills up all FIFOs
# ///////////////////////////////////////////////////////////////////
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 2: Filling the B FIFO from memory
# ///////////////////////////////////////////////////////////////////
#   FIFO entry           1 filled with value: 01
#   FIFO entry           2 filled with value: 02
#   FIFO entry           3 filled with value: 03
#   FIFO entry           4 filled with value: 04
#   FIFO entry           5 filled with value: 05
#   FIFO entry           6 filled with value: 06
#   FIFO entry           7 filled with value: 07
#   FIFO entry           8 filled with value: 08
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 3: Filling the A FIFOs from memory
# ///////////////////////////////////////////////////////////////////
#   FIFO           1, entry           1 filled with value: 11
#   FIFO           1, entry           2 filled with value: 12
#   FIFO           1, entry           3 filled with value: 13
#   FIFO           1, entry           4 filled with value: 14
#   FIFO           1, entry           5 filled with value: 15
#   FIFO           1, entry           6 filled with value: 16
#   FIFO           1, entry           7 filled with value: 17
#   FIFO           1, entry           8 filled with value: 18
#   FIFO           2, entry           1 filled with value: 21
#   FIFO           2, entry           2 filled with value: 22
#   FIFO           2, entry           3 filled with value: 23
#   FIFO           2, entry           4 filled with value: 24
#   FIFO           2, entry           5 filled with value: 25
#   FIFO           2, entry           6 filled with value: 26
#   FIFO           2, entry           7 filled with value: 27
#   FIFO           2, entry           8 filled with value: 28
#   FIFO           3, entry           1 filled with value: 31
#   FIFO           3, entry           2 filled with value: 32
#   FIFO           3, entry           3 filled with value: 33
#   FIFO           3, entry           4 filled with value: 34
#   FIFO           3, entry           5 filled with value: 35
#   FIFO           3, entry           6 filled with value: 36
#   FIFO           3, entry           7 filled with value: 37
#   FIFO           3, entry           8 filled with value: 38
#   FIFO           4, entry           1 filled with value: 41
#   FIFO           4, entry           2 filled with value: 42
#   FIFO           4, entry           3 filled with value: 43
#   FIFO           4, entry           4 filled with value: 44
#   FIFO           4, entry           5 filled with value: 45
#   FIFO           4, entry           6 filled with value: 46
#   FIFO           4, entry           7 filled with value: 47
#   FIFO           4, entry           8 filled with value: 48
#   FIFO           5, entry           1 filled with value: 51
#   FIFO           5, entry           2 filled with value: 52
#   FIFO           5, entry           3 filled with value: 53
#   FIFO           5, entry           4 filled with value: 54
#   FIFO           5, entry           5 filled with value: 55
#   FIFO           5, entry           6 filled with value: 56
#   FIFO           5, entry           7 filled with value: 57
#   FIFO           5, entry           8 filled with value: 58
#   FIFO           6, entry           1 filled with value: 61
#   FIFO           6, entry           2 filled with value: 62
#   FIFO           6, entry           3 filled with value: 63
#   FIFO           6, entry           4 filled with value: 64
#   FIFO           6, entry           5 filled with value: 65
#   FIFO           6, entry           6 filled with value: 66
#   FIFO           6, entry           7 filled with value: 67
#   FIFO           6, entry           8 filled with value: 68
#   FIFO           7, entry           1 filled with value: 71
#   FIFO           7, entry           2 filled with value: 72
#   FIFO           7, entry           3 filled with value: 73
#   FIFO           7, entry           4 filled with value: 74
#   FIFO           7, entry           5 filled with value: 75
#   FIFO           7, entry           6 filled with value: 76
#   FIFO           7, entry           7 filled with value: 77
#   FIFO           7, entry           8 filled with value: 78
#   FIFO           8, entry           1 filled with value: 81
#   FIFO           8, entry           2 filled with value: 82
#   FIFO           8, entry           3 filled with value: 83
#   FIFO           8, entry           4 filled with value: 84
#   FIFO           8, entry           5 filled with value: 85
#   FIFO           8, entry           6 filled with value: 86
#   FIFO           8, entry           7 filled with value: 87
#   FIFO           8, entry           8 filled with value: 88
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 4: checking Cout values
# ///////////////////////////////////////////////////////////////////
#   Cout          0:     588
#   Cout          1:    1036
#   Cout          2:    1484
#   Cout          3:    1932
#   Cout          4:    2380
#   Cout          5:    2828
#   Cout          6:    3276
#   Cout          7:    3724
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# End of test.
# ** Note: $stop    : I:/ece554/ECE554_Minilab1/minilab_test.sv(187)
#    Time: 14180 ps  Iteration: 2  Instance: /minilab_test
# Break in Module minilab_test at I:/ece554/ECE554_Minilab1/minilab_test.sv line 187
# Compile of minilab1.sv failed with 1 errors.
# Compile of minilab1.sv failed with 1 errors.
# Compile of minilab1.sv failed with 2 errors.
# Compile of minilab1.sv failed with 1 errors.
# Compile of minilab1.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): I:/ece554/ECE554_Minilab1/minilab_test.sv(148): (vopt-7063) Failed to find 'cout_reg' in hierarchical name 'minilab1.cout_reg'.
#         Region: minilab_test
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "I:/ece554/ECE554_Minilab1/questa_project/work/@_opt/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "I:/ece554/ECE554_Minilab1/questa_project/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "I:/ece554/ECE554_Minilab1/questa_project/work/@_opt".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=4.
restart -f
# No Design Loaded!
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs=+acc work.minilab_test
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs="+acc" work.minilab_test 
# Start time: 19:43:55 on Feb 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): I:/ece554/ECE554_Minilab1/minilab_test.sv(148): (vopt-7063) Failed to find 'cout_reg' in hierarchical name 'minilab1.cout_reg'.
#         Region: minilab_test
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=5.
# Error loading design
# End time: 20:11:18 on Feb 03,2025, Elapsed time: 0:27:23
# Errors: 2, Warnings: 6
# Compile of minilab_test.sv was successful.
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs=+acc work.minilab_test
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs="+acc" work.minilab_test 
# Start time: 20:12:29 on Feb 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): I:/ece554/ECE554_Minilab1/minilab_test.sv(149): (vopt-7063) Failed to find 'cout_reg' in hierarchical name 'minilab1.cout_reg'.
#         Region: minilab_test
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 20:12:32 on Feb 03,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 3
# Compile of minilab_test.sv was successful.
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs=+acc work.minilab_test
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs="+acc" work.minilab_test 
# Start time: 20:13:16 on Feb 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): I:/ece554/ECE554_Minilab1/minilab_test.sv(183): (vopt-7063) Failed to find 'cout_reg' in hierarchical name 'minilab1.cout_reg'.
#         Region: minilab_test
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 20:13:20 on Feb 03,2025, Elapsed time: 0:00:04
# Errors: 1, Warnings: 3
# Compile of minilab_test.sv was successful.
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs=+acc work.minilab_test
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs="+acc" work.minilab_test 
# Start time: 20:14:16 on Feb 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-7) Failed to open  file "I:/ece554/ECE554_Minilab1/questa_project/work/@_opt/_deps" in read mode.
# File exists. (errno = EEXIST)
# ** Warning: (vopt-56) Problem with optimized design dependency file "I:/ece554/ECE554_Minilab1/questa_project/work/@_opt/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Fatal: (vopt-8) Problem while reading dependency file "_deps".
# No such file or directory. (errno = ENOENT)
# Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Error loading design
# End time: 20:14:20 on Feb 03,2025, Elapsed time: 0:00:04
# Errors: 2, Warnings: 4
# Compile of fifo.v was successful.
# Compile of LPM_ADD_SUB_ip.v was successful.
# Compile of LPM_MULT_ip.v was successful.
# Compile of mac.sv was successful.
# Compile of memory.v was successful.
# Compile of minilab_test.sv was successful.
# Compile of minilab1.sv was successful.
# Compile of rom.v was successful.
# Compile of input_mem.mif failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs=+acc work.minilab_test
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt -voptargs="+acc" work.minilab_test 
# Start time: 20:16:02 on Feb 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "minilab1(fast)".
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2685) [TFMPC] - Too few port connections for 'minilab1'.  Expected 13, found 6.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ece554/ECE554_Minilab1/minilab_test.sv(15): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2718) [TFMPC] - Missing connection for port 'eccstatus'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mem_wrapper(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=11.
# Loading sv_std.std
# Loading work.minilab_test(fast)
# Loading work.minilab1(fast)
# Loading work.mac(fast)
# Loading work.LPM_MULT_ip(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model.lpm_mult(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model.LPM_HINT_EVALUATION(fast)
# Loading work.LPM_ADD_SUB_ip(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model.lpm_add_sub(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.fifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ece554/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab_test/minilab1/memory/memory File: I:/ece554/ECE554_Minilab1/memory.v Line: 25
run -all
# ///////////////////////////////////////////////////////////////////
# Test 1: test that SM fills up all FIFOs
# ///////////////////////////////////////////////////////////////////
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 2: Filling the B FIFO from memory
# ///////////////////////////////////////////////////////////////////
#   FIFO entry           1 filled with value: 01
#   FIFO entry           2 filled with value: 02
#   FIFO entry           3 filled with value: 03
#   FIFO entry           4 filled with value: 04
#   FIFO entry           5 filled with value: 05
#   FIFO entry           6 filled with value: 06
#   FIFO entry           7 filled with value: 07
#   FIFO entry           8 filled with value: 08
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 3: Filling the A FIFOs from memory
# ///////////////////////////////////////////////////////////////////
#   FIFO           1, entry           1 filled with value: 11
#   FIFO           1, entry           2 filled with value: 12
#   FIFO           1, entry           3 filled with value: 13
#   FIFO           1, entry           4 filled with value: 14
#   FIFO           1, entry           5 filled with value: 15
#   FIFO           1, entry           6 filled with value: 16
#   FIFO           1, entry           7 filled with value: 17
#   FIFO           1, entry           8 filled with value: 18
#   FIFO           2, entry           1 filled with value: 21
#   FIFO           2, entry           2 filled with value: 22
#   FIFO           2, entry           3 filled with value: 23
#   FIFO           2, entry           4 filled with value: 24
#   FIFO           2, entry           5 filled with value: 25
#   FIFO           2, entry           6 filled with value: 26
#   FIFO           2, entry           7 filled with value: 27
#   FIFO           2, entry           8 filled with value: 28
#   FIFO           3, entry           1 filled with value: 31
#   FIFO           3, entry           2 filled with value: 32
#   FIFO           3, entry           3 filled with value: 33
#   FIFO           3, entry           4 filled with value: 34
#   FIFO           3, entry           5 filled with value: 35
#   FIFO           3, entry           6 filled with value: 36
#   FIFO           3, entry           7 filled with value: 37
#   FIFO           3, entry           8 filled with value: 38
#   FIFO           4, entry           1 filled with value: 41
#   FIFO           4, entry           2 filled with value: 42
#   FIFO           4, entry           3 filled with value: 43
#   FIFO           4, entry           4 filled with value: 44
#   FIFO           4, entry           5 filled with value: 45
#   FIFO           4, entry           6 filled with value: 46
#   FIFO           4, entry           7 filled with value: 47
#   FIFO           4, entry           8 filled with value: 48
#   FIFO           5, entry           1 filled with value: 51
#   FIFO           5, entry           2 filled with value: 52
#   FIFO           5, entry           3 filled with value: 53
#   FIFO           5, entry           4 filled with value: 54
#   FIFO           5, entry           5 filled with value: 55
#   FIFO           5, entry           6 filled with value: 56
#   FIFO           5, entry           7 filled with value: 57
#   FIFO           5, entry           8 filled with value: 58
#   FIFO           6, entry           1 filled with value: 61
#   FIFO           6, entry           2 filled with value: 62
#   FIFO           6, entry           3 filled with value: 63
#   FIFO           6, entry           4 filled with value: 64
#   FIFO           6, entry           5 filled with value: 65
#   FIFO           6, entry           6 filled with value: 66
#   FIFO           6, entry           7 filled with value: 67
#   FIFO           6, entry           8 filled with value: 68
#   FIFO           7, entry           1 filled with value: 71
#   FIFO           7, entry           2 filled with value: 72
#   FIFO           7, entry           3 filled with value: 73
#   FIFO           7, entry           4 filled with value: 74
#   FIFO           7, entry           5 filled with value: 75
#   FIFO           7, entry           6 filled with value: 76
#   FIFO           7, entry           7 filled with value: 77
#   FIFO           7, entry           8 filled with value: 78
#   FIFO           8, entry           1 filled with value: 81
#   FIFO           8, entry           2 filled with value: 82
#   FIFO           8, entry           3 filled with value: 83
#   FIFO           8, entry           4 filled with value: 84
#   FIFO           8, entry           5 filled with value: 85
#   FIFO           8, entry           6 filled with value: 86
#   FIFO           8, entry           7 filled with value: 87
#   FIFO           8, entry           8 filled with value: 88
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# Test 4: checking Cout values
# ///////////////////////////////////////////////////////////////////
#   c00:     588
#   c01:    1036
#   c02:    1484
#   c03:    1932
#   c04:    2380
#   c05:    2828
#   c06:    3276
#   c07:    3724
# TEST PASSED
# ///////////////////////////////////////////////////////////////////
# End of test.
# ** Note: $stop    : I:/ece554/ECE554_Minilab1/minilab_test.sv(194)
#    Time: 14180 ps  Iteration: 2  Instance: /minilab_test
# Break in Module minilab_test at I:/ece554/ECE554_Minilab1/minilab_test.sv line 194
# End time: 20:16:24 on Feb 03,2025, Elapsed time: 0:00:22
# Errors: 0, Warnings: 18
