Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Apr 13 14:13:09 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-366114992.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.780        0.000                      0                10782        0.036        0.000                      0                10780        0.264        0.000                       0                  3400  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.864        0.000                      0                   13        0.163        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.780        0.000                      0                10767        0.036        0.000                      0                10767        3.750        0.000                       0                  3304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.715        0.000                      0                    1                                                                        
              sys_clk             2.436        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.456     6.973 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.684    reset_counter[2]
    SLICE_X163Y173       LUT4 (Prop_lut4_I2_O)        0.124     7.808 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.395    reset_counter[3]_i_1_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X163Y173       FDSE (Setup_fdse_C_CE)      -0.205    11.259    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.456     6.973 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.684    reset_counter[2]
    SLICE_X163Y173       LUT4 (Prop_lut4_I2_O)        0.124     7.808 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.395    reset_counter[3]_i_1_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X163Y173       FDSE (Setup_fdse_C_CE)      -0.205    11.259    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.456     6.973 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.684    reset_counter[2]
    SLICE_X163Y173       LUT4 (Prop_lut4_I2_O)        0.124     7.808 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.395    reset_counter[3]_i_1_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X163Y173       FDSE (Setup_fdse_C_CE)      -0.205    11.259    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.456     6.973 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.684    reset_counter[2]
    SLICE_X163Y173       LUT4 (Prop_lut4_I2_O)        0.124     7.808 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.395    reset_counter[3]_i_1_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X163Y173       FDSE (Setup_fdse_C_CE)      -0.205    11.259    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.580ns (30.449%)  route 1.325ns (69.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.456     6.973 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.325     8.297    reset_counter[0]
    SLICE_X163Y173       LUT1 (Prop_lut1_I0_O)        0.124     8.421 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.421    reset_counter0[0]
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X163Y173       FDSE (Setup_fdse_C_D)        0.029    11.493    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.606ns (31.385%)  route 1.325ns (68.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.456     6.973 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.325     8.297    reset_counter[0]
    SLICE_X163Y173       LUT2 (Prop_lut2_I0_O)        0.150     8.447 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.447    reset_counter[1]_i_1_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X163Y173       FDSE (Setup_fdse_C_D)        0.075    11.539    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.718ns (40.853%)  route 1.040ns (59.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.419     6.936 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.040     7.975    reset_counter[1]
    SLICE_X163Y173       LUT3 (Prop_lut3_I0_O)        0.299     8.274 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.274    reset_counter[2]_i_1_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X163Y173       FDSE (Setup_fdse_C_D)        0.031    11.495    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.744ns (41.715%)  route 1.040ns (58.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.419     6.936 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.040     7.975    reset_counter[1]
    SLICE_X163Y173       LUT4 (Prop_lut4_I2_O)        0.325     8.300 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.300    reset_counter[3]_i_2_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X163Y173       FDSE (Setup_fdse_C_D)        0.075    11.539    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.718ns (44.422%)  route 0.898ns (55.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.419     6.936 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.898     7.834    reset_counter[1]
    SLICE_X162Y173       LUT6 (Prop_lut6_I0_O)        0.299     8.133 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.133    ic_reset_i_1_n_0
    SLICE_X162Y173       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y173       FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.329    11.495    
                         clock uncertainty           -0.053    11.442    
    SLICE_X162Y173       FDRE (Setup_fdre_C_D)        0.077    11.519    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.588%)  route 0.352ns (42.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.348    clk200_rst
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.329    11.495    
                         clock uncertainty           -0.053    11.442    
    SLICE_X163Y173       FDSE (Setup_fdse_C_S)       -0.600    10.842    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  3.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.141     2.080 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.110     2.190    reset_counter[0]
    SLICE_X162Y173       LUT6 (Prop_lut6_I1_O)        0.045     2.235 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.235    ic_reset_i_1_n_0
    SLICE_X162Y173       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y173       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.540     1.952    
    SLICE_X162Y173       FDRE (Hold_fdre_C_D)         0.120     2.072    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.141     2.080 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.261    reset_counter[0]
    SLICE_X163Y173       LUT4 (Prop_lut4_I1_O)        0.043     2.304 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.304    reset_counter[3]_i_2_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X163Y173       FDSE (Hold_fdse_C_D)         0.107     2.046    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.141     2.080 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.261    reset_counter[0]
    SLICE_X163Y173       LUT3 (Prop_lut3_I1_O)        0.045     2.306 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.306    reset_counter[2]_i_1_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X163Y173       FDSE (Hold_fdse_C_D)         0.092     2.031    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.217    clk200_rst
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X163Y173       FDSE (Hold_fdse_C_S)        -0.071     1.881    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.217    clk200_rst
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X163Y173       FDSE (Hold_fdse_C_S)        -0.071     1.881    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.217    clk200_rst
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X163Y173       FDSE (Hold_fdse_C_S)        -0.071     1.881    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.217    clk200_rst
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.952    
    SLICE_X163Y173       FDSE (Hold_fdse_C_S)        -0.071     1.881    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.226ns (37.291%)  route 0.380ns (62.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.128     2.067 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.380     2.447    reset_counter[1]
    SLICE_X163Y173       LUT2 (Prop_lut2_I1_O)        0.098     2.545 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.545    reset_counter[1]_i_1_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X163Y173       FDSE (Hold_fdse_C_D)         0.107     2.046    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.285%)  route 0.357ns (65.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.141     2.080 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.168     2.248    reset_counter[0]
    SLICE_X163Y173       LUT4 (Prop_lut4_I1_O)        0.045     2.293 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.481    reset_counter[3]_i_1_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X163Y173       FDSE (Hold_fdse_C_CE)       -0.039     1.900    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.285%)  route 0.357ns (65.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y173       FDSE (Prop_fdse_C_Q)         0.141     2.080 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.168     2.248    reset_counter[0]
    SLICE_X163Y173       LUT4 (Prop_lut4_I1_O)        0.045     2.293 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.481    reset_counter[3]_i_1_n_0
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y173       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X163Y173       FDSE (Hold_fdse_C_CE)       -0.039     1.900    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.582    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y173   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y173   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y173   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y173   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 sdram_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 2.929ns (32.700%)  route 6.028ns (67.300%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.735     1.735    sys_clk
    SLICE_X150Y167       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  sdram_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          1.241     3.494    storage_8_reg_0_7_18_22/ADDRA0
    SLICE_X152Y169       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.644 r  storage_8_reg_0_7_18_22/RAMA/O
                         net (fo=4, routed)           1.001     4.645    p_0_in4_in[10]
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.328     4.973 r  bankmachine6_state[2]_i_8/O
                         net (fo=1, routed)           0.000     4.973    bankmachine6_state[2]_i_8_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.374 r  bankmachine6_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.374    bankmachine6_state_reg[2]_i_6_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.645 f  bankmachine6_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.606     6.251    sdram_bankmachine6_hit
    SLICE_X153Y166       LUT6 (Prop_lut6_I1_O)        0.373     6.624 r  sdram_choose_req_grant[0]_i_14/O
                         net (fo=1, routed)           0.571     7.195    sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X153Y165       LUT6 (Prop_lut6_I2_O)        0.124     7.319 r  sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.705     8.024    sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X147Y160       LUT6 (Prop_lut6_I5_O)        0.124     8.148 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     8.148    new_master_rdata_valid0_i_4_n_0
    SLICE_X147Y160       MUXF7 (Prop_muxf7_I1_O)      0.217     8.365 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=17, routed)          0.585     8.951    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X148Y165       LUT5 (Prop_lut5_I4_O)        0.299     9.250 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=31, routed)          0.738     9.988    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X145Y164       LUT5 (Prop_lut5_I4_O)        0.124    10.112 r  lm32_cpu/load_store_unit/sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.580    10.692    lm32_cpu_n_97
    SLICE_X144Y164       FDRE                                         r  sdram_bankmachine0_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.620    11.620    sys_clk
    SLICE_X144Y164       FDRE                                         r  sdram_bankmachine0_level_reg[1]/C
                         clock pessimism              0.078    11.698    
                         clock uncertainty           -0.057    11.641    
    SLICE_X144Y164       FDRE (Setup_fdre_C_CE)      -0.169    11.472    sdram_bankmachine0_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 1.651ns (19.234%)  route 6.933ns (80.766%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.736     1.736    sys_clk
    SLICE_X145Y184       FDRE                                         r  uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y184       FDRE (Prop_fdre_C_Q)         0.456     2.192 f  uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.748     2.940    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/uart_storage_full_reg[0]
    SLICE_X145Y185       LUT4 (Prop_lut4_I0_O)        0.124     3.064 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.864     3.928    lm32_cpu/interrupt_unit/basesoc_interrupt[1]
    SLICE_X133Y186       LUT6 (Prop_lut6_I5_O)        0.124     4.052 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.426     4.478    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X133Y186       LUT5 (Prop_lut5_I2_O)        0.124     4.602 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.677     5.279    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X127Y188       LUT6 (Prop_lut6_I0_O)        0.124     5.403 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.750     6.154    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X127Y192       LUT3 (Prop_lut3_I1_O)        0.124     6.278 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.737     7.014    lm32_cpu/load_store_unit/dcache/eba_reg[9]
    SLICE_X127Y187       LUT4 (Prop_lut4_I3_O)        0.119     7.133 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.826     7.959    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X127Y187       LUT5 (Prop_lut5_I0_O)        0.332     8.291 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         0.848     9.139    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X131Y185       LUT3 (Prop_lut3_I1_O)        0.124     9.263 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_10/O
                         net (fo=1, routed)           1.057    10.320    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_10_n_0
    RAMB36_X7Y37         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.660    11.660    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y37         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.078    11.738    
                         clock uncertainty           -0.057    11.682    
    RAMB36_X7Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    11.116    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 sdram_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine4_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 2.929ns (32.949%)  route 5.961ns (67.051%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.735     1.735    sys_clk
    SLICE_X150Y167       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  sdram_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          1.241     3.494    storage_8_reg_0_7_18_22/ADDRA0
    SLICE_X152Y169       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.644 r  storage_8_reg_0_7_18_22/RAMA/O
                         net (fo=4, routed)           1.001     4.645    p_0_in4_in[10]
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.328     4.973 r  bankmachine6_state[2]_i_8/O
                         net (fo=1, routed)           0.000     4.973    bankmachine6_state[2]_i_8_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.374 r  bankmachine6_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.374    bankmachine6_state_reg[2]_i_6_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.645 f  bankmachine6_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.606     6.251    sdram_bankmachine6_hit
    SLICE_X153Y166       LUT6 (Prop_lut6_I1_O)        0.373     6.624 r  sdram_choose_req_grant[0]_i_14/O
                         net (fo=1, routed)           0.571     7.195    sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X153Y165       LUT6 (Prop_lut6_I2_O)        0.124     7.319 r  sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.705     8.024    sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X147Y160       LUT6 (Prop_lut6_I5_O)        0.124     8.148 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     8.148    new_master_rdata_valid0_i_4_n_0
    SLICE_X147Y160       MUXF7 (Prop_muxf7_I1_O)      0.217     8.365 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=17, routed)          0.585     8.951    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X148Y165       LUT5 (Prop_lut5_I4_O)        0.299     9.250 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=31, routed)          0.759    10.009    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X144Y167       LUT5 (Prop_lut5_I4_O)        0.124    10.133 r  lm32_cpu/load_store_unit/sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.491    10.625    lm32_cpu_n_100
    SLICE_X143Y167       FDRE                                         r  sdram_bankmachine4_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.615    11.615    sys_clk
    SLICE_X143Y167       FDRE                                         r  sdram_bankmachine4_level_reg[0]/C
                         clock pessimism              0.078    11.693    
                         clock uncertainty           -0.057    11.636    
    SLICE_X143Y167       FDRE (Setup_fdre_C_CE)      -0.205    11.431    sdram_bankmachine4_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 sdram_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine4_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 2.929ns (32.949%)  route 5.961ns (67.051%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.735     1.735    sys_clk
    SLICE_X150Y167       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  sdram_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          1.241     3.494    storage_8_reg_0_7_18_22/ADDRA0
    SLICE_X152Y169       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.644 r  storage_8_reg_0_7_18_22/RAMA/O
                         net (fo=4, routed)           1.001     4.645    p_0_in4_in[10]
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.328     4.973 r  bankmachine6_state[2]_i_8/O
                         net (fo=1, routed)           0.000     4.973    bankmachine6_state[2]_i_8_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.374 r  bankmachine6_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.374    bankmachine6_state_reg[2]_i_6_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.645 f  bankmachine6_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.606     6.251    sdram_bankmachine6_hit
    SLICE_X153Y166       LUT6 (Prop_lut6_I1_O)        0.373     6.624 r  sdram_choose_req_grant[0]_i_14/O
                         net (fo=1, routed)           0.571     7.195    sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X153Y165       LUT6 (Prop_lut6_I2_O)        0.124     7.319 r  sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.705     8.024    sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X147Y160       LUT6 (Prop_lut6_I5_O)        0.124     8.148 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     8.148    new_master_rdata_valid0_i_4_n_0
    SLICE_X147Y160       MUXF7 (Prop_muxf7_I1_O)      0.217     8.365 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=17, routed)          0.585     8.951    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X148Y165       LUT5 (Prop_lut5_I4_O)        0.299     9.250 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=31, routed)          0.759    10.009    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X144Y167       LUT5 (Prop_lut5_I4_O)        0.124    10.133 r  lm32_cpu/load_store_unit/sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.491    10.625    lm32_cpu_n_100
    SLICE_X143Y167       FDRE                                         r  sdram_bankmachine4_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.615    11.615    sys_clk
    SLICE_X143Y167       FDRE                                         r  sdram_bankmachine4_level_reg[3]/C
                         clock pessimism              0.078    11.693    
                         clock uncertainty           -0.057    11.636    
    SLICE_X143Y167       FDRE (Setup_fdre_C_CE)      -0.205    11.431    sdram_bankmachine4_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 1.651ns (19.336%)  route 6.888ns (80.664%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.736     1.736    sys_clk
    SLICE_X145Y184       FDRE                                         r  uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y184       FDRE (Prop_fdre_C_Q)         0.456     2.192 f  uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.748     2.940    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/uart_storage_full_reg[0]
    SLICE_X145Y185       LUT4 (Prop_lut4_I0_O)        0.124     3.064 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.864     3.928    lm32_cpu/interrupt_unit/basesoc_interrupt[1]
    SLICE_X133Y186       LUT6 (Prop_lut6_I5_O)        0.124     4.052 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.426     4.478    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X133Y186       LUT5 (Prop_lut5_I2_O)        0.124     4.602 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.677     5.279    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X127Y188       LUT6 (Prop_lut6_I0_O)        0.124     5.403 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.750     6.154    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X127Y192       LUT3 (Prop_lut3_I1_O)        0.124     6.278 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.737     7.014    lm32_cpu/load_store_unit/dcache/eba_reg[9]
    SLICE_X127Y187       LUT4 (Prop_lut4_I3_O)        0.119     7.133 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.826     7.959    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X127Y187       LUT5 (Prop_lut5_I0_O)        0.332     8.291 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         0.845     9.136    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X131Y185       LUT3 (Prop_lut3_I1_O)        0.124     9.260 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_3__2/O
                         net (fo=2, routed)           1.015    10.275    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[5]
    RAMB36_X7Y37         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.660    11.660    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y37         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.078    11.738    
                         clock uncertainty           -0.057    11.682    
    RAMB36_X7Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    11.116    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.534ns  (logic 1.651ns (19.347%)  route 6.883ns (80.653%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.736     1.736    sys_clk
    SLICE_X145Y184       FDRE                                         r  uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y184       FDRE (Prop_fdre_C_Q)         0.456     2.192 f  uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.748     2.940    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/uart_storage_full_reg[0]
    SLICE_X145Y185       LUT4 (Prop_lut4_I0_O)        0.124     3.064 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.864     3.928    lm32_cpu/interrupt_unit/basesoc_interrupt[1]
    SLICE_X133Y186       LUT6 (Prop_lut6_I5_O)        0.124     4.052 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.426     4.478    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X133Y186       LUT5 (Prop_lut5_I2_O)        0.124     4.602 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.677     5.279    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X127Y188       LUT6 (Prop_lut6_I0_O)        0.124     5.403 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.750     6.154    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X127Y192       LUT3 (Prop_lut3_I1_O)        0.124     6.278 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.737     7.014    lm32_cpu/load_store_unit/dcache/eba_reg[9]
    SLICE_X127Y187       LUT4 (Prop_lut4_I3_O)        0.119     7.133 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.826     7.959    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X127Y187       LUT5 (Prop_lut5_I0_O)        0.332     8.291 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         0.855     9.146    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X130Y185       LUT3 (Prop_lut3_I1_O)        0.124     9.270 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.999    10.270    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[7]
    RAMB18_X7Y72         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.658    11.658    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y72         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.078    11.736    
                         clock uncertainty           -0.057    11.680    
    RAMB18_X7Y72         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.114    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 sdram_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine5_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.929ns (32.974%)  route 5.954ns (67.026%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.735     1.735    sys_clk
    SLICE_X150Y167       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  sdram_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          1.241     3.494    storage_8_reg_0_7_18_22/ADDRA0
    SLICE_X152Y169       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.644 r  storage_8_reg_0_7_18_22/RAMA/O
                         net (fo=4, routed)           1.001     4.645    p_0_in4_in[10]
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.328     4.973 r  bankmachine6_state[2]_i_8/O
                         net (fo=1, routed)           0.000     4.973    bankmachine6_state[2]_i_8_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.374 r  bankmachine6_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.374    bankmachine6_state_reg[2]_i_6_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.645 f  bankmachine6_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.606     6.251    sdram_bankmachine6_hit
    SLICE_X153Y166       LUT6 (Prop_lut6_I1_O)        0.373     6.624 r  sdram_choose_req_grant[0]_i_14/O
                         net (fo=1, routed)           0.571     7.195    sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X153Y165       LUT6 (Prop_lut6_I2_O)        0.124     7.319 r  sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.705     8.024    sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X147Y160       LUT6 (Prop_lut6_I5_O)        0.124     8.148 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     8.148    new_master_rdata_valid0_i_4_n_0
    SLICE_X147Y160       MUXF7 (Prop_muxf7_I1_O)      0.217     8.365 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=17, routed)          0.585     8.951    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X148Y165       LUT5 (Prop_lut5_I4_O)        0.299     9.250 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=31, routed)          0.664     9.913    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X146Y164       LUT5 (Prop_lut5_I4_O)        0.124    10.037 r  lm32_cpu/load_store_unit/sdram_bankmachine5_level[3]_i_1/O
                         net (fo=4, routed)           0.580    10.618    lm32_cpu_n_103
    SLICE_X146Y164       FDRE                                         r  sdram_bankmachine5_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.620    11.620    sys_clk
    SLICE_X146Y164       FDRE                                         r  sdram_bankmachine5_level_reg[1]/C
                         clock pessimism              0.078    11.698    
                         clock uncertainty           -0.057    11.641    
    SLICE_X146Y164       FDRE (Setup_fdre_C_CE)      -0.169    11.472    sdram_bankmachine5_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_dfi_p1_we_n_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 2.748ns (30.370%)  route 6.300ns (69.630%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 11.697 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.739     1.739    sys_clk
    SLICE_X149Y163       FDRE                                         r  sdram_bankmachine0_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y163       FDRE (Prop_fdre_C_Q)         0.456     2.195 r  sdram_bankmachine0_consume_reg[0]/Q
                         net (fo=27, routed)          1.115     3.310    storage_2_reg_0_7_12_17/ADDRA0
    SLICE_X148Y163       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.460 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.992     4.452    p_0_in6_in[4]
    SLICE_X145Y162       LUT6 (Prop_lut6_I0_O)        0.328     4.780 r  bankmachine0_state[1]_i_13/O
                         net (fo=1, routed)           0.000     4.780    bankmachine0_state[1]_i_13_n_0
    SLICE_X145Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.330 r  bankmachine0_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.330    bankmachine0_state_reg[1]_i_9_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.601 f  bankmachine0_state_reg[1]_i_6/CO[0]
                         net (fo=4, routed)           0.945     6.546    sdram_bankmachine0_hit
    SLICE_X152Y162       LUT5 (Prop_lut5_I3_O)        0.373     6.919 r  sdram_bankmachine0_count[2]_i_4/O
                         net (fo=2, routed)           0.402     7.321    sdram_bankmachine0_count[2]_i_4_n_0
    SLICE_X153Y161       LUT4 (Prop_lut4_I3_O)        0.124     7.445 f  sdram_bankmachine0_count[2]_i_2/O
                         net (fo=6, routed)           0.833     8.279    sdram_bankmachine0_count[2]_i_2_n_0
    SLICE_X157Y159       LUT6 (Prop_lut6_I0_O)        0.124     8.403 r  sdram_dfi_p0_we_n_i_7/O
                         net (fo=1, routed)           0.295     8.698    sdram_dfi_p0_we_n_i_7_n_0
    SLICE_X157Y158       LUT6 (Prop_lut6_I2_O)        0.124     8.822 f  sdram_dfi_p0_we_n_i_3/O
                         net (fo=1, routed)           0.578     9.400    sdram_dfi_p0_we_n_i_3_n_0
    SLICE_X158Y161       LUT6 (Prop_lut6_I0_O)        0.124     9.524 f  sdram_dfi_p0_we_n_i_2/O
                         net (fo=2, routed)           0.802    10.326    sdram_dfi_p0_we_n_i_2_n_0
    SLICE_X160Y165       LUT5 (Prop_lut5_I4_O)        0.124    10.450 r  sdram_dfi_p1_we_n_i_1/O
                         net (fo=1, routed)           0.338    10.787    sdram_dfi_p1_we_n_i_1_n_0
    SLICE_X160Y165       FDSE                                         r  sdram_dfi_p1_we_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.697    11.697    sys_clk
    SLICE_X160Y165       FDSE                                         r  sdram_dfi_p1_we_n_reg/C
                         clock pessimism              0.078    11.775    
                         clock uncertainty           -0.057    11.718    
    SLICE_X160Y165       FDSE (Setup_fdse_C_D)       -0.047    11.671    sdram_dfi_p1_we_n_reg
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_word_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 3.872ns (42.816%)  route 5.171ns (57.184%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 11.614 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.729     1.729    sys_clk
    SLICE_X144Y178       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y178       FDRE (Prop_fdre_C_Q)         0.518     2.247 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.676     2.923    bridge_address[1]
    SLICE_X144Y178       LUT2 (Prop_lut2_I0_O)        0.124     3.047 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.047    tag_mem_reg_i_42_n_0
    SLICE_X144Y178       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.580 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.580    tag_mem_reg_i_33_n_0
    SLICE_X144Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.697 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.697    tag_mem_reg_i_32_n_0
    SLICE_X144Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X144Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.931 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.931    tag_mem_reg_i_37_n_0
    SLICE_X144Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.048 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.048    tag_mem_reg_i_36_n_0
    SLICE_X144Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.165 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.165    tag_mem_reg_i_35_n_0
    SLICE_X144Y184       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.480 r  tag_mem_reg_i_34/O[3]
                         net (fo=1, routed)           0.458     4.938    lm32_cpu/load_store_unit/bridge_wishbone_adr[27]
    SLICE_X143Y183       LUT5 (Prop_lut5_I0_O)        0.307     5.245 r  lm32_cpu/load_store_unit/tag_mem_reg_i_29/O
                         net (fo=13, routed)          0.898     6.143    lm32_cpu/load_store_unit/tag_mem_reg_0
    SLICE_X151Y181       LUT6 (Prop_lut6_I3_O)        0.124     6.267 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.267    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X151Y181       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.817 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/CO[3]
                         net (fo=6, routed)           0.742     7.559    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X149Y182       LUT4 (Prop_lut4_I1_O)        0.118     7.677 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.605     8.281    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X143Y183       LUT5 (Prop_lut5_I0_O)        0.326     8.607 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=5, routed)           0.634     9.241    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X145Y183       LUT5 (Prop_lut5_I2_O)        0.124     9.365 f  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_4/O
                         net (fo=1, routed)           0.402     9.768    lm32_cpu/load_store_unit/bridge_word_counter[2]_i_4_n_0
    SLICE_X145Y183       LUT5 (Prop_lut5_I4_O)        0.124     9.892 r  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_2/O
                         net (fo=3, routed)           0.757    10.648    lm32_cpu/load_store_unit/bridge_word_counter[2]_i_2_n_0
    SLICE_X145Y179       LUT4 (Prop_lut4_I1_O)        0.124    10.772 r  lm32_cpu/load_store_unit/bridge_word_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.772    lm32_cpu_n_53
    SLICE_X145Y179       FDRE                                         r  bridge_word_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.614    11.614    sys_clk
    SLICE_X145Y179       FDRE                                         r  bridge_word_counter_reg[1]/C
                         clock pessimism              0.093    11.707    
                         clock uncertainty           -0.057    11.650    
    SLICE_X145Y179       FDRE (Setup_fdre_C_D)        0.029    11.679    bridge_word_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 sdram_bankmachine6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine1_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 2.929ns (32.794%)  route 6.003ns (67.206%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.735     1.735    sys_clk
    SLICE_X150Y167       FDRE                                         r  sdram_bankmachine6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  sdram_bankmachine6_consume_reg[0]/Q
                         net (fo=27, routed)          1.241     3.494    storage_8_reg_0_7_18_22/ADDRA0
    SLICE_X152Y169       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.644 r  storage_8_reg_0_7_18_22/RAMA/O
                         net (fo=4, routed)           1.001     4.645    p_0_in4_in[10]
    SLICE_X153Y168       LUT6 (Prop_lut6_I0_O)        0.328     4.973 r  bankmachine6_state[2]_i_8/O
                         net (fo=1, routed)           0.000     4.973    bankmachine6_state[2]_i_8_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.374 r  bankmachine6_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.374    bankmachine6_state_reg[2]_i_6_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.645 f  bankmachine6_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.606     6.251    sdram_bankmachine6_hit
    SLICE_X153Y166       LUT6 (Prop_lut6_I1_O)        0.373     6.624 r  sdram_choose_req_grant[0]_i_14/O
                         net (fo=1, routed)           0.571     7.195    sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X153Y165       LUT6 (Prop_lut6_I2_O)        0.124     7.319 r  sdram_choose_req_grant[0]_i_7/O
                         net (fo=6, routed)           0.705     8.024    sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X147Y160       LUT6 (Prop_lut6_I5_O)        0.124     8.148 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     8.148    new_master_rdata_valid0_i_4_n_0
    SLICE_X147Y160       MUXF7 (Prop_muxf7_I1_O)      0.217     8.365 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=17, routed)          0.585     8.951    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X148Y165       LUT5 (Prop_lut5_I4_O)        0.299     9.250 r  sdram_bankmachine7_consume[1]_i_2/O
                         net (fo=31, routed)          0.749     9.999    sdram_bankmachine7_consume[1]_i_2_n_0
    SLICE_X151Y168       LUT5 (Prop_lut5_I3_O)        0.124    10.123 r  sdram_bankmachine1_consume[0]_i_1/O
                         net (fo=1, routed)           0.544    10.667    sdram_bankmachine1_consume[0]_i_1_n_0
    SLICE_X153Y163       FDRE                                         r  sdram_bankmachine1_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.621    11.621    sys_clk
    SLICE_X153Y163       FDRE                                         r  sdram_bankmachine1_consume_reg[0]/C
                         clock pessimism              0.078    11.699    
                         clock uncertainty           -0.057    11.642    
    SLICE_X153Y163       FDRE (Setup_fdre_C_D)       -0.067    11.575    sdram_bankmachine1_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  0.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.612     0.612    sys_clk
    SLICE_X147Y182       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.971    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.881     0.881    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X146Y182       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.612     0.612    sys_clk
    SLICE_X147Y182       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.971    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.881     0.881    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X146Y182       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.612     0.612    sys_clk
    SLICE_X147Y182       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.971    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.881     0.881    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X146Y182       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.612     0.612    sys_clk
    SLICE_X147Y182       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.971    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.881     0.881    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X146Y182       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.612     0.612    sys_clk
    SLICE_X147Y182       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.971    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.881     0.881    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X146Y182       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.612     0.612    sys_clk
    SLICE_X147Y182       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.971    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.881     0.881    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y182       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X146Y182       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.612     0.612    sys_clk
    SLICE_X147Y182       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.971    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y182       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.881     0.881    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y182       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X146Y182       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.935    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.612     0.612    sys_clk
    SLICE_X147Y182       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.971    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X146Y182       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.881     0.881    storage_1_reg_0_15_6_7/WCLK
    SLICE_X146Y182       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X146Y182       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.935    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.616     0.616    sys_clk
    SLICE_X147Y188       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y188       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.985    storage_reg_0_15_0_5/ADDRD0
    SLICE_X146Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.887     0.887    storage_reg_0_15_0_5/WCLK
    SLICE_X146Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.259     0.629    
    SLICE_X146Y188       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.616     0.616    sys_clk
    SLICE_X147Y188       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y188       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     0.985    storage_reg_0_15_0_5/ADDRD0
    SLICE_X146Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.887     0.887    storage_reg_0_15_0_5/WCLK
    SLICE_X146Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.259     0.629    
    SLICE_X146Y188       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y77     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X7Y76     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y38    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y36    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y37    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y35    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y34    memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X132Y190  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X132Y190  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X132Y190  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X132Y190  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X132Y190  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X132Y190  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X132Y190  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X132Y190  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X128Y190  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X128Y190  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_3_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_3_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_3_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_3_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_3_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_3_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_3_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163  storage_3_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y164  storage_3_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y164  storage_3_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.715ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y172       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty           -0.125     3.816    
    SLICE_X162Y172       FDPE (Setup_fdpe_C_D)       -0.035     3.781    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.781    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.715    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X163Y172       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3305, routed)        0.636     2.636    sys_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.636    
                         clock uncertainty           -0.129     2.506    
    SLICE_X163Y172       FDPE (Setup_fdpe_C_D)       -0.005     2.501    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.436    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.593 (r) | FAST    |     3.892 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.578 (r) | SLOW    |    -0.047 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     7.210 (r) | SLOW    |    -2.778 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.070 (r) | SLOW    |    -2.455 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.159 (r) | SLOW    |    -2.722 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.248 (r) | SLOW    |      1.876 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.608 (r) | SLOW    |      1.561 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.911 (r) | SLOW    |      1.691 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.390 (r) | SLOW    |      1.951 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.392 (r) | SLOW    |      1.957 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.771 (r) | SLOW    |      1.642 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.250 (r) | SLOW    |      1.881 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.936 (r) | SLOW    |      1.715 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.284 (r) | SLOW    |      1.884 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.181 (r) | SLOW    |      2.288 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.434 (r) | SLOW    |      1.937 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.727 (r) | SLOW    |      2.082 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.331 (r) | SLOW    |      2.345 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.323 (r) | SLOW    |      2.355 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.878 (r) | SLOW    |      2.141 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.473 (r) | SLOW    |      2.410 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.097 (r) | SLOW    |      1.790 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.178 (r) | SLOW    |      2.247 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.098 (r) | SLOW    |      1.792 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.179 (r) | SLOW    |      2.245 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     13.948 (r) | SLOW    |      5.395 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     10.973 (r) | SLOW    |      3.727 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     13.895 (r) | SLOW    |      5.347 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     14.039 (r) | SLOW    |      5.409 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     14.077 (r) | SLOW    |      5.449 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.316 (r) | SLOW    |      3.920 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     14.259 (r) | SLOW    |      5.540 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.740 (r) | SLOW    |      5.229 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     14.989 (r) | SLOW    |      5.447 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.136 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.220 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.865 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.248 (r) | SLOW    |   1.876 (r) | FAST    |    0.640 |
ddram_dq[1]        |   6.608 (r) | SLOW    |   1.561 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.911 (r) | SLOW    |   1.691 (r) | FAST    |    0.303 |
ddram_dq[3]        |   7.390 (r) | SLOW    |   1.951 (r) | FAST    |    0.782 |
ddram_dq[4]        |   7.392 (r) | SLOW    |   1.957 (r) | FAST    |    0.784 |
ddram_dq[5]        |   6.771 (r) | SLOW    |   1.642 (r) | FAST    |    0.163 |
ddram_dq[6]        |   7.250 (r) | SLOW    |   1.881 (r) | FAST    |    0.642 |
ddram_dq[7]        |   6.936 (r) | SLOW    |   1.715 (r) | FAST    |    0.327 |
ddram_dq[8]        |   7.284 (r) | SLOW    |   1.884 (r) | FAST    |    0.676 |
ddram_dq[9]        |   8.181 (r) | SLOW    |   2.288 (r) | FAST    |    1.573 |
ddram_dq[10]       |   7.434 (r) | SLOW    |   1.937 (r) | FAST    |    0.826 |
ddram_dq[11]       |   7.727 (r) | SLOW    |   2.082 (r) | FAST    |    1.119 |
ddram_dq[12]       |   8.331 (r) | SLOW    |   2.345 (r) | FAST    |    1.723 |
ddram_dq[13]       |   8.323 (r) | SLOW    |   2.355 (r) | FAST    |    1.715 |
ddram_dq[14]       |   7.878 (r) | SLOW    |   2.141 (r) | FAST    |    1.270 |
ddram_dq[15]       |   8.473 (r) | SLOW    |   2.410 (r) | FAST    |    1.865 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.473 (r) | SLOW    |   1.561 (r) | FAST    |    1.865 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.082 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.097 (r) | SLOW    |   1.790 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.178 (r) | SLOW    |   2.247 (r) | FAST    |    1.081 |
ddram_dqs_p[0]     |   7.098 (r) | SLOW    |   1.792 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.179 (r) | SLOW    |   2.245 (r) | FAST    |    1.082 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.179 (r) | SLOW    |   1.790 (r) | FAST    |    1.082 |
-------------------+-------------+---------+-------------+---------+----------+




