Instr_ROM.v,verilog,xil_defaultlib,../../../../PipeLine.srcs/sources_1/ip/Instr_ROM_1/sim/Instr_ROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
