90,91d89
<   // Single-ended iodelayctrl clk (reference clock)
<   input             clk_ref_i,
93a92,93
>   output            ui_clk_x2,
>   output            ui_clk_div2,
171a172,173
>     .ui_clk_x2                      (ui_clk_x2),
>     .ui_clk_div2                    (ui_clk_div2),
226d227
<     .clk_ref_i                      (clk_ref_i),
