// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.2
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _black_scholes2_HH_
#define _black_scholes2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "black_scholes2_mult2_11.h"
#include "black_scholes2_div_1.h"
#include "black_scholes2_black_scholes2_Block_crit_edge14_proc.h"
#include "black_scholes2_mult2_12.h"
#include "black_scholes2_mult2_11_1.h"
#include "black_scholes2_sqrt1.h"
#include "black_scholes2_mult2_11_2.h"
#include "black_scholes2_black_scholes2_Block_crit_edge111_proc.h"
#include "black_scholes2_expo11.h"
#include "black_scholes2_mult2_11_3.h"
#include "black_scholes2_black_scholes2_Block_crit_edge115_proc.h"
#include "black_scholes2_expo12.h"
#include "black_scholes2_black_scholes2_Block_crit_edge117_proc.h"
#include "black_scholes2_black_scholes2_Block_crit_edge_proc.h"
#include "FIFO_black_scholes2_p_channel35.h"
#include "FIFO_black_scholes2_sigma_channel_channel.h"
#include "FIFO_black_scholes2_tmp_1_channel.h"
#include "FIFO_black_scholes2_r_channel_channel.h"
#include "FIFO_black_scholes2_tmp_2_loc_channel.h"
#include "FIFO_black_scholes2_p_channel36.h"
#include "FIFO_black_scholes2_T_channel_channel.h"
#include "FIFO_black_scholes2_p_channel37.h"
#include "FIFO_black_scholes2_p_channel38.h"
#include "FIFO_black_scholes2_T_channel31_channel.h"
#include "FIFO_black_scholes2_p_channel39.h"
#include "FIFO_black_scholes2_tmp3_loc_channel.h"
#include "FIFO_black_scholes2_p_channel40.h"
#include "FIFO_black_scholes2_p_channel41.h"
#include "FIFO_black_scholes2_call_ret.h"
#include "FIFO_black_scholes2_p_channel42.h"
#include "FIFO_black_scholes2_tmp4_1_loc_channel.h"

namespace ap_rtl {

struct black_scholes2 : public sc_module {
    // Port declarations 13
    sc_in< sc_lv<64> > S;
    sc_in< sc_lv<64> > E;
    sc_in< sc_lv<64> > r;
    sc_in< sc_lv<64> > sigma;
    sc_in< sc_lv<64> > T;
    sc_in< sc_lv<64> > gaussian_random_number;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<64> > ap_return;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    black_scholes2(sc_module_name name);
    SC_HAS_PROCESS(black_scholes2);

    ~black_scholes2();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    black_scholes2_mult2_11* black_scholes2_mult2_11_U0;
    black_scholes2_div_1* black_scholes2_div_1_U0;
    black_scholes2_black_scholes2_Block_crit_edge14_proc* black_scholes2_black_scholes2_Block_crit_edge14_proc_U0;
    black_scholes2_mult2_12* black_scholes2_mult2_12_U0;
    black_scholes2_mult2_11_1* black_scholes2_mult2_11_1_U0;
    black_scholes2_sqrt1* black_scholes2_sqrt1_U0;
    black_scholes2_mult2_11_2* black_scholes2_mult2_11_2_U0;
    black_scholes2_black_scholes2_Block_crit_edge111_proc* black_scholes2_black_scholes2_Block_crit_edge111_proc_U0;
    black_scholes2_expo11* black_scholes2_expo11_U0;
    black_scholes2_mult2_11_3* black_scholes2_mult2_11_3_U0;
    black_scholes2_black_scholes2_Block_crit_edge115_proc* black_scholes2_black_scholes2_Block_crit_edge115_proc_U0;
    black_scholes2_expo12* black_scholes2_expo12_U0;
    black_scholes2_black_scholes2_Block_crit_edge117_proc* black_scholes2_black_scholes2_Block_crit_edge117_proc_U0;
    black_scholes2_black_scholes2_Block_crit_edge_proc* black_scholes2_black_scholes2_Block_crit_edge_proc_U0;
    FIFO_black_scholes2_p_channel35* p_channel35_U;
    FIFO_black_scholes2_sigma_channel_channel* sigma_channel_channel_U;
    FIFO_black_scholes2_tmp_1_channel* tmp_1_channel_U;
    FIFO_black_scholes2_r_channel_channel* r_channel_channel_U;
    FIFO_black_scholes2_tmp_2_loc_channel* tmp_2_loc_channel_U;
    FIFO_black_scholes2_p_channel36* p_channel36_U;
    FIFO_black_scholes2_T_channel_channel* T_channel_channel_U;
    FIFO_black_scholes2_p_channel37* p_channel37_U;
    FIFO_black_scholes2_p_channel38* p_channel38_U;
    FIFO_black_scholes2_T_channel31_channel* T_channel31_channel_U;
    FIFO_black_scholes2_p_channel39* p_channel39_U;
    FIFO_black_scholes2_tmp3_loc_channel* tmp3_loc_channel_U;
    FIFO_black_scholes2_p_channel40* p_channel40_U;
    FIFO_black_scholes2_p_channel41* p_channel41_U;
    FIFO_black_scholes2_call_ret* call_ret_U;
    FIFO_black_scholes2_p_channel42* p_channel42_U;
    FIFO_black_scholes2_tmp4_1_loc_channel* tmp4_1_loc_channel_U;
    sc_signal< sc_logic > black_scholes2_mult2_11_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_mult2_11_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_mult2_11_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_mult2_11_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_mult2_11_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_U0_return_r;
    sc_signal< sc_logic > black_scholes2_mult2_11_U0_return_r_ap_vld;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_U0_a;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_U0_b;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_U0_a_out_din;
    sc_signal< sc_logic > black_scholes2_mult2_11_U0_a_out_full_n;
    sc_signal< sc_logic > black_scholes2_mult2_11_U0_a_out_write;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_mult2_11_U0_p_channel35;
    sc_signal< sc_logic > p_channel35_full_n;
    sc_signal< sc_logic > black_scholes2_div_1_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_div_1_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_div_1_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_div_1_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_div_1_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_div_1_U0_a_2;
    sc_signal< sc_logic > black_scholes2_div_1_U0_a_2_ap_vld;
    sc_signal< sc_lv<64> > black_scholes2_div_1_U0_a;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_div_1_U0_tmp_1_channel;
    sc_signal< sc_logic > tmp_1_channel_full_n;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_tmp_1;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_din;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_full_n;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_write;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_return;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_tmp_2_loc_channel;
    sc_signal< sc_logic > tmp_2_loc_channel_full_n;
    sc_signal< sc_logic > black_scholes2_mult2_12_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_mult2_12_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_mult2_12_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_mult2_12_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_mult2_12_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_mult2_12_U0_return_r;
    sc_signal< sc_logic > black_scholes2_mult2_12_U0_return_r_ap_vld;
    sc_signal< sc_lv<64> > black_scholes2_mult2_12_U0_p_read;
    sc_signal< sc_lv<64> > black_scholes2_mult2_12_U0_b;
    sc_signal< sc_lv<64> > black_scholes2_mult2_12_U0_b_out_din;
    sc_signal< sc_logic > black_scholes2_mult2_12_U0_b_out_full_n;
    sc_signal< sc_logic > black_scholes2_mult2_12_U0_b_out_write;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_mult2_12_U0_p_channel36;
    sc_signal< sc_logic > p_channel36_full_n;
    sc_signal< sc_logic > black_scholes2_mult2_11_1_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_mult2_11_1_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_mult2_11_1_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_mult2_11_1_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_mult2_11_1_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_1_U0_return_r;
    sc_signal< sc_logic > black_scholes2_mult2_11_1_U0_return_r_ap_vld;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_1_U0_a_dout;
    sc_signal< sc_logic > black_scholes2_mult2_11_1_U0_a_empty_n;
    sc_signal< sc_logic > black_scholes2_mult2_11_1_U0_a_read;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_1_U0_b;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_mult2_11_1_U0_p_channel37;
    sc_signal< sc_logic > p_channel37_full_n;
    sc_signal< sc_logic > black_scholes2_sqrt1_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_sqrt1_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_sqrt1_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_sqrt1_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_sqrt1_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_sqrt1_U0_return_r;
    sc_signal< sc_logic > black_scholes2_sqrt1_U0_return_r_ap_vld;
    sc_signal< sc_lv<64> > black_scholes2_sqrt1_U0_a_dout;
    sc_signal< sc_logic > black_scholes2_sqrt1_U0_a_empty_n;
    sc_signal< sc_logic > black_scholes2_sqrt1_U0_a_read;
    sc_signal< sc_lv<64> > black_scholes2_sqrt1_U0_a_out_din;
    sc_signal< sc_logic > black_scholes2_sqrt1_U0_a_out_full_n;
    sc_signal< sc_logic > black_scholes2_sqrt1_U0_a_out_write;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_sqrt1_U0_p_channel38;
    sc_signal< sc_logic > p_channel38_full_n;
    sc_signal< sc_logic > black_scholes2_mult2_11_2_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_mult2_11_2_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_mult2_11_2_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_mult2_11_2_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_mult2_11_2_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_2_U0_return_r;
    sc_signal< sc_logic > black_scholes2_mult2_11_2_U0_return_r_ap_vld;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_2_U0_a;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_2_U0_b;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_2_U0_a_out_din;
    sc_signal< sc_logic > black_scholes2_mult2_11_2_U0_a_out_full_n;
    sc_signal< sc_logic > black_scholes2_mult2_11_2_U0_a_out_write;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_mult2_11_2_U0_p_channel39;
    sc_signal< sc_logic > p_channel39_full_n;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp_3;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp2_1;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_return;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp3_loc_channel;
    sc_signal< sc_logic > tmp3_loc_channel_full_n;
    sc_signal< sc_logic > black_scholes2_expo11_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_expo11_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_expo11_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_expo11_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_expo11_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_expo11_U0_return_r;
    sc_signal< sc_logic > black_scholes2_expo11_U0_return_r_ap_vld;
    sc_signal< sc_lv<64> > black_scholes2_expo11_U0_p_read;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_expo11_U0_p_channel40;
    sc_signal< sc_logic > p_channel40_full_n;
    sc_signal< sc_logic > black_scholes2_mult2_11_3_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_mult2_11_3_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_mult2_11_3_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_mult2_11_3_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_mult2_11_3_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_3_U0_return_r;
    sc_signal< sc_logic > black_scholes2_mult2_11_3_U0_return_r_ap_vld;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_3_U0_a;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_3_U0_b;
    sc_signal< sc_lv<64> > black_scholes2_mult2_11_3_U0_a_out_din;
    sc_signal< sc_logic > black_scholes2_mult2_11_3_U0_a_out_full_n;
    sc_signal< sc_logic > black_scholes2_mult2_11_3_U0_a_out_write;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_mult2_11_3_U0_p_channel41;
    sc_signal< sc_logic > p_channel41_full_n;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_dout;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_empty_n;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_read;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_dout;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_empty_n;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_read;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_return;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_call_ret;
    sc_signal< sc_logic > call_ret_full_n;
    sc_signal< sc_logic > black_scholes2_expo12_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_expo12_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_expo12_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_expo12_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_expo12_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_expo12_U0_return_r;
    sc_signal< sc_logic > black_scholes2_expo12_U0_return_r_ap_vld;
    sc_signal< sc_lv<64> > black_scholes2_expo12_U0_p_read;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_expo12_U0_p_channel42;
    sc_signal< sc_logic > p_channel42_full_n;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp3_2;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_E;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp4;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_return;
    sc_signal< sc_logic > ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp4_1_loc_channel;
    sc_signal< sc_logic > tmp4_1_loc_channel_full_n;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_start;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_done;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_continue;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_idle;
    sc_signal< sc_logic > black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_ready;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge_proc_U0_p_read;
    sc_signal< sc_lv<64> > black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_return;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > p_channel35_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > p_channel35_din;
    sc_signal< sc_logic > p_channel35_write;
    sc_signal< sc_lv<64> > p_channel35_dout;
    sc_signal< sc_logic > p_channel35_empty_n;
    sc_signal< sc_logic > p_channel35_read;
    sc_signal< sc_logic > sigma_channel_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > sigma_channel_channel_din;
    sc_signal< sc_logic > sigma_channel_channel_full_n;
    sc_signal< sc_logic > sigma_channel_channel_write;
    sc_signal< sc_lv<64> > sigma_channel_channel_dout;
    sc_signal< sc_logic > sigma_channel_channel_empty_n;
    sc_signal< sc_logic > sigma_channel_channel_read;
    sc_signal< sc_logic > tmp_1_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > tmp_1_channel_din;
    sc_signal< sc_logic > tmp_1_channel_write;
    sc_signal< sc_lv<64> > tmp_1_channel_dout;
    sc_signal< sc_logic > tmp_1_channel_empty_n;
    sc_signal< sc_logic > tmp_1_channel_read;
    sc_signal< sc_logic > r_channel_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > r_channel_channel_din;
    sc_signal< sc_logic > r_channel_channel_full_n;
    sc_signal< sc_logic > r_channel_channel_write;
    sc_signal< sc_lv<64> > r_channel_channel_dout;
    sc_signal< sc_logic > r_channel_channel_empty_n;
    sc_signal< sc_logic > r_channel_channel_read;
    sc_signal< sc_logic > tmp_2_loc_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > tmp_2_loc_channel_din;
    sc_signal< sc_logic > tmp_2_loc_channel_write;
    sc_signal< sc_lv<64> > tmp_2_loc_channel_dout;
    sc_signal< sc_logic > tmp_2_loc_channel_empty_n;
    sc_signal< sc_logic > tmp_2_loc_channel_read;
    sc_signal< sc_logic > p_channel36_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > p_channel36_din;
    sc_signal< sc_logic > p_channel36_write;
    sc_signal< sc_lv<64> > p_channel36_dout;
    sc_signal< sc_logic > p_channel36_empty_n;
    sc_signal< sc_logic > p_channel36_read;
    sc_signal< sc_logic > T_channel_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > T_channel_channel_din;
    sc_signal< sc_logic > T_channel_channel_full_n;
    sc_signal< sc_logic > T_channel_channel_write;
    sc_signal< sc_lv<64> > T_channel_channel_dout;
    sc_signal< sc_logic > T_channel_channel_empty_n;
    sc_signal< sc_logic > T_channel_channel_read;
    sc_signal< sc_logic > p_channel37_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > p_channel37_din;
    sc_signal< sc_logic > p_channel37_write;
    sc_signal< sc_lv<64> > p_channel37_dout;
    sc_signal< sc_logic > p_channel37_empty_n;
    sc_signal< sc_logic > p_channel37_read;
    sc_signal< sc_logic > p_channel38_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > p_channel38_din;
    sc_signal< sc_logic > p_channel38_write;
    sc_signal< sc_lv<64> > p_channel38_dout;
    sc_signal< sc_logic > p_channel38_empty_n;
    sc_signal< sc_logic > p_channel38_read;
    sc_signal< sc_logic > T_channel31_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > T_channel31_channel_din;
    sc_signal< sc_logic > T_channel31_channel_full_n;
    sc_signal< sc_logic > T_channel31_channel_write;
    sc_signal< sc_lv<64> > T_channel31_channel_dout;
    sc_signal< sc_logic > T_channel31_channel_empty_n;
    sc_signal< sc_logic > T_channel31_channel_read;
    sc_signal< sc_logic > p_channel39_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > p_channel39_din;
    sc_signal< sc_logic > p_channel39_write;
    sc_signal< sc_lv<64> > p_channel39_dout;
    sc_signal< sc_logic > p_channel39_empty_n;
    sc_signal< sc_logic > p_channel39_read;
    sc_signal< sc_logic > tmp3_loc_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > tmp3_loc_channel_din;
    sc_signal< sc_logic > tmp3_loc_channel_write;
    sc_signal< sc_lv<64> > tmp3_loc_channel_dout;
    sc_signal< sc_logic > tmp3_loc_channel_empty_n;
    sc_signal< sc_logic > tmp3_loc_channel_read;
    sc_signal< sc_logic > p_channel40_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > p_channel40_din;
    sc_signal< sc_logic > p_channel40_write;
    sc_signal< sc_lv<64> > p_channel40_dout;
    sc_signal< sc_logic > p_channel40_empty_n;
    sc_signal< sc_logic > p_channel40_read;
    sc_signal< sc_logic > p_channel41_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > p_channel41_din;
    sc_signal< sc_logic > p_channel41_write;
    sc_signal< sc_lv<64> > p_channel41_dout;
    sc_signal< sc_logic > p_channel41_empty_n;
    sc_signal< sc_logic > p_channel41_read;
    sc_signal< sc_logic > call_ret_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > call_ret_din;
    sc_signal< sc_logic > call_ret_write;
    sc_signal< sc_lv<64> > call_ret_dout;
    sc_signal< sc_logic > call_ret_empty_n;
    sc_signal< sc_logic > call_ret_read;
    sc_signal< sc_logic > p_channel42_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > p_channel42_din;
    sc_signal< sc_logic > p_channel42_write;
    sc_signal< sc_lv<64> > p_channel42_dout;
    sc_signal< sc_logic > p_channel42_empty_n;
    sc_signal< sc_logic > p_channel42_read;
    sc_signal< sc_logic > tmp4_1_loc_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<64> > tmp4_1_loc_channel_din;
    sc_signal< sc_logic > tmp4_1_loc_channel_write;
    sc_signal< sc_lv<64> > tmp4_1_loc_channel_dout;
    sc_signal< sc_logic > tmp4_1_loc_channel_empty_n;
    sc_signal< sc_logic > tmp4_1_loc_channel_read;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_mult2_11_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_div_1_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_mult2_12_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_mult2_11_1_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_sqrt1_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_mult2_11_2_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_expo11_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_mult2_11_3_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_expo12_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0;
    sc_signal< sc_logic > ap_reg_procdone_black_scholes2_black_scholes2_Block_crit_edge_proc_U0;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    sc_signal< sc_logic > ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_black_scholes2_mult2_12_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_black_scholes2_mult2_12_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_black_scholes2_mult2_12_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_black_scholes2_mult2_11_3_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_black_scholes2_mult2_11_3_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_black_scholes2_mult2_11_3_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_black_scholes2_mult2_11_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_black_scholes2_mult2_11_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_black_scholes2_mult2_11_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_black_scholes2_mult2_11_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_black_scholes2_mult2_11_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_black_scholes2_mult2_11_1_U0_ap_start;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_T_channel31_channel_U_ap_dummy_ce();
    void thread_T_channel31_channel_din();
    void thread_T_channel31_channel_read();
    void thread_T_channel31_channel_write();
    void thread_T_channel_channel_U_ap_dummy_ce();
    void thread_T_channel_channel_din();
    void thread_T_channel_channel_read();
    void thread_T_channel_channel_write();
    void thread_ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp3_loc_channel();
    void thread_ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_call_ret();
    void thread_ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp4_1_loc_channel();
    void thread_ap_chn_write_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_tmp_2_loc_channel();
    void thread_ap_chn_write_black_scholes2_div_1_U0_tmp_1_channel();
    void thread_ap_chn_write_black_scholes2_expo11_U0_p_channel40();
    void thread_ap_chn_write_black_scholes2_expo12_U0_p_channel42();
    void thread_ap_chn_write_black_scholes2_mult2_11_1_U0_p_channel37();
    void thread_ap_chn_write_black_scholes2_mult2_11_2_U0_p_channel39();
    void thread_ap_chn_write_black_scholes2_mult2_11_3_U0_p_channel41();
    void thread_ap_chn_write_black_scholes2_mult2_11_U0_p_channel35();
    void thread_ap_chn_write_black_scholes2_mult2_12_U0_p_channel36();
    void thread_ap_chn_write_black_scholes2_sqrt1_U0_p_channel38();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_ready();
    void thread_ap_sig_ready_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_ready();
    void thread_ap_sig_ready_black_scholes2_mult2_11_1_U0_ap_ready();
    void thread_ap_sig_ready_black_scholes2_mult2_11_3_U0_ap_ready();
    void thread_ap_sig_ready_black_scholes2_mult2_11_U0_ap_ready();
    void thread_ap_sig_ready_black_scholes2_mult2_12_U0_ap_ready();
    void thread_ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start();
    void thread_ap_sig_start_in_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start();
    void thread_ap_sig_start_in_black_scholes2_mult2_11_1_U0_ap_start();
    void thread_ap_sig_start_in_black_scholes2_mult2_11_3_U0_ap_start();
    void thread_ap_sig_start_in_black_scholes2_mult2_11_U0_ap_start();
    void thread_ap_sig_start_in_black_scholes2_mult2_12_U0_ap_start();
    void thread_ap_sig_top_allready();
    void thread_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_continue();
    void thread_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_ap_start();
    void thread_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp2_1();
    void thread_black_scholes2_black_scholes2_Block_crit_edge111_proc_U0_tmp_3();
    void thread_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_dout();
    void thread_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_T_empty_n();
    void thread_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_ap_continue();
    void thread_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_dout();
    void thread_black_scholes2_black_scholes2_Block_crit_edge115_proc_U0_r_empty_n();
    void thread_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_E();
    void thread_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_continue();
    void thread_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_ap_start();
    void thread_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp3_2();
    void thread_black_scholes2_black_scholes2_Block_crit_edge117_proc_U0_tmp4();
    void thread_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_continue();
    void thread_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_ap_start();
    void thread_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r();
    void thread_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_r_out_full_n();
    void thread_black_scholes2_black_scholes2_Block_crit_edge14_proc_U0_tmp_1();
    void thread_black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_continue();
    void thread_black_scholes2_black_scholes2_Block_crit_edge_proc_U0_ap_start();
    void thread_black_scholes2_black_scholes2_Block_crit_edge_proc_U0_p_read();
    void thread_black_scholes2_div_1_U0_a();
    void thread_black_scholes2_div_1_U0_ap_continue();
    void thread_black_scholes2_div_1_U0_ap_start();
    void thread_black_scholes2_expo11_U0_ap_continue();
    void thread_black_scholes2_expo11_U0_ap_start();
    void thread_black_scholes2_expo11_U0_p_read();
    void thread_black_scholes2_expo12_U0_ap_continue();
    void thread_black_scholes2_expo12_U0_ap_start();
    void thread_black_scholes2_expo12_U0_p_read();
    void thread_black_scholes2_mult2_11_1_U0_a_dout();
    void thread_black_scholes2_mult2_11_1_U0_a_empty_n();
    void thread_black_scholes2_mult2_11_1_U0_ap_continue();
    void thread_black_scholes2_mult2_11_1_U0_ap_start();
    void thread_black_scholes2_mult2_11_1_U0_b();
    void thread_black_scholes2_mult2_11_2_U0_a();
    void thread_black_scholes2_mult2_11_2_U0_a_out_full_n();
    void thread_black_scholes2_mult2_11_2_U0_ap_continue();
    void thread_black_scholes2_mult2_11_2_U0_ap_start();
    void thread_black_scholes2_mult2_11_2_U0_b();
    void thread_black_scholes2_mult2_11_3_U0_a();
    void thread_black_scholes2_mult2_11_3_U0_a_out_full_n();
    void thread_black_scholes2_mult2_11_3_U0_ap_continue();
    void thread_black_scholes2_mult2_11_3_U0_ap_start();
    void thread_black_scholes2_mult2_11_3_U0_b();
    void thread_black_scholes2_mult2_11_U0_a();
    void thread_black_scholes2_mult2_11_U0_a_out_full_n();
    void thread_black_scholes2_mult2_11_U0_ap_continue();
    void thread_black_scholes2_mult2_11_U0_ap_start();
    void thread_black_scholes2_mult2_11_U0_b();
    void thread_black_scholes2_mult2_12_U0_ap_continue();
    void thread_black_scholes2_mult2_12_U0_ap_start();
    void thread_black_scholes2_mult2_12_U0_b();
    void thread_black_scholes2_mult2_12_U0_b_out_full_n();
    void thread_black_scholes2_mult2_12_U0_p_read();
    void thread_black_scholes2_sqrt1_U0_a_dout();
    void thread_black_scholes2_sqrt1_U0_a_empty_n();
    void thread_black_scholes2_sqrt1_U0_a_out_full_n();
    void thread_black_scholes2_sqrt1_U0_ap_continue();
    void thread_call_ret_U_ap_dummy_ce();
    void thread_call_ret_din();
    void thread_call_ret_read();
    void thread_call_ret_write();
    void thread_p_channel35_U_ap_dummy_ce();
    void thread_p_channel35_din();
    void thread_p_channel35_read();
    void thread_p_channel35_write();
    void thread_p_channel36_U_ap_dummy_ce();
    void thread_p_channel36_din();
    void thread_p_channel36_read();
    void thread_p_channel36_write();
    void thread_p_channel37_U_ap_dummy_ce();
    void thread_p_channel37_din();
    void thread_p_channel37_read();
    void thread_p_channel37_write();
    void thread_p_channel38_U_ap_dummy_ce();
    void thread_p_channel38_din();
    void thread_p_channel38_read();
    void thread_p_channel38_write();
    void thread_p_channel39_U_ap_dummy_ce();
    void thread_p_channel39_din();
    void thread_p_channel39_read();
    void thread_p_channel39_write();
    void thread_p_channel40_U_ap_dummy_ce();
    void thread_p_channel40_din();
    void thread_p_channel40_read();
    void thread_p_channel40_write();
    void thread_p_channel41_U_ap_dummy_ce();
    void thread_p_channel41_din();
    void thread_p_channel41_read();
    void thread_p_channel41_write();
    void thread_p_channel42_U_ap_dummy_ce();
    void thread_p_channel42_din();
    void thread_p_channel42_read();
    void thread_p_channel42_write();
    void thread_r_channel_channel_U_ap_dummy_ce();
    void thread_r_channel_channel_din();
    void thread_r_channel_channel_read();
    void thread_r_channel_channel_write();
    void thread_sigma_channel_channel_U_ap_dummy_ce();
    void thread_sigma_channel_channel_din();
    void thread_sigma_channel_channel_read();
    void thread_sigma_channel_channel_write();
    void thread_tmp3_loc_channel_U_ap_dummy_ce();
    void thread_tmp3_loc_channel_din();
    void thread_tmp3_loc_channel_read();
    void thread_tmp3_loc_channel_write();
    void thread_tmp4_1_loc_channel_U_ap_dummy_ce();
    void thread_tmp4_1_loc_channel_din();
    void thread_tmp4_1_loc_channel_read();
    void thread_tmp4_1_loc_channel_write();
    void thread_tmp_1_channel_U_ap_dummy_ce();
    void thread_tmp_1_channel_din();
    void thread_tmp_1_channel_read();
    void thread_tmp_1_channel_write();
    void thread_tmp_2_loc_channel_U_ap_dummy_ce();
    void thread_tmp_2_loc_channel_din();
    void thread_tmp_2_loc_channel_read();
    void thread_tmp_2_loc_channel_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
