Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec  5 13:28:15 2018
| Host         : DESKTOP-897IESA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Stopwatch_TOP_control_sets_placed.rpt
| Design       : Stopwatch_TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            9 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |              27 |            7 |
| Yes          | No                    | Yes                    |              12 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------+------------------+------------------+----------------+
|      Clock Signal      |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+---------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG         |                                 |                  |                1 |              2 |
|  CLK_IBUF_BUFG         |                                 | sysRes_IBUF      |                1 |              3 |
|  CLK_IBUF_BUFG         | FSM_Ctrl/E[0]                   | sysRes_IBUF      |                2 |              6 |
|  CLK_IBUF_BUFG         | Watch0/Minutes_count[5]_i_1_n_0 | sysRes_IBUF      |                4 |              6 |
|  CLK_IBUF_BUFG         |                                 | Display_D/CLK    |                3 |             11 |
|  Display_D/CLK_reg_n_0 |                                 |                  |                8 |             13 |
|  CLK_IBUF_BUFG         | FSM_Ctrl/counter_reg[0]         |                  |                7 |             27 |
+------------------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 6      |                     2 |
| 11     |                     1 |
| 13     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


