// Seed: 3682326731
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input wand id_2,
    input wand id_3,
    output supply1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wand id_9,
    output wor id_10,
    output tri0 id_11,
    input tri id_12
    , id_23,
    input tri1 id_13,
    output supply1 id_14,
    output uwire id_15,
    output wor id_16,
    input supply0 id_17,
    input wor id_18,
    input supply1 id_19,
    input supply0 id_20,
    input wor id_21
);
  always @(posedge 1);
endmodule
module module_1 (
    output tri0 id_0
    , id_11,
    input supply0 id_1,
    output tri id_2
    , id_12,
    input wand id_3,
    input tri1 id_4,
    input tri0 id_5
    , id_13,
    input tri1 id_6,
    output wand id_7,
    output tri id_8,
    input supply1 id_9
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_6,
      id_9,
      id_8,
      id_9,
      id_6,
      id_5,
      id_4,
      id_3,
      id_0,
      id_2,
      id_4,
      id_3,
      id_0,
      id_2,
      id_8,
      id_3,
      id_4,
      id_3,
      id_1,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
