/***************************************************************
*
* This file maps the power resource control to register writes.
* The templates are auto-generated by generate_chp_pwr.pl,
* but must be filled-in manually.
*
***************************************************************/

#include "bchp.h"
#include "bchp_priv.h"
#include "bdbg.h"
#include "bkni.h"

#include "bchp_clkgen.h"
#include "bchp_hdmi_tx_phy.h"
#include "bchp_aio_misc.h"

BDBG_MODULE(BCHP_PWR_IMPL);

void BCHP_PWR_P_HW_SVD0_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;
    BDBG_MSG(("HW_SVD0_CLK: %s", activate?"on":"off"));

    if (activate) {	    
	/* AVD Core, CPU, SCB,  Atlernate SCB?, 108M clock */
        mask = (BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE_SVD_AVD_CLOCK_ENABLE_MASK |
              BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE_SVD_ALTERNATE_SCB_CLOCK_ENABLE_MASK |
              BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE_SVD_CPU_CLOCK_ENABLE_MASK |
		BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE_SVD_SCB_CLOCK_ENABLE_MASK |
		BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE_SVD_108_CLOCK_ENABLE_MASK ); 
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE, mask, mask);
    }
    else {
	/* AVD Core, CPU, SCB, 108M clock */
	 mask = (BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE_SVD_AVD_CLOCK_ENABLE_MASK |
              BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE_SVD_ALTERNATE_SCB_CLOCK_ENABLE_MASK |
              BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE_SVD_CPU_CLOCK_ENABLE_MASK |
		BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE_SVD_SCB_CLOCK_ENABLE_MASK |
		BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE_SVD_108_CLOCK_ENABLE_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_SVD_TOP_INST_CLOCK_ENABLE, mask, 0);	
    }   
}

void BCHP_PWR_P_HW_SVD0_PWR_Control(BCHP_Handle handle, bool activate)
{
    BDBG_MSG(("HW_SVD0_PWR: %s", activate?"on":"off"));

    BSTD_UNUSED(handle);

#if 0 /* Edit the register read/modify/write below */
    BREG_AtomicUpdate32(handle->regHandle, BCHP_REGISTERNAME,
        BCHP_REGISTERNAME_AVD0_PWR_MASK,
        activate ? 0 : 0xFFFFFFFFFF);
#endif
}

void BCHP_PWR_P_HW_VEC_AIO_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VEC_AIO: %s", activate?"on":"off"));

#if BCHP_VER==BCHP_VER_A0
        mask = (BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_ALTERNATE_SCB_CLOCK_ENABLE_MASK |
	    BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_ALTERNATE_216_CLOCK_ENABLE_MASK|
	    BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_ALTERNATE2_108_CLOCK_ENABLE_MASK|
	    BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_QDAC_216_CLOCK_ENABLE_MASK|
	    BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_ALTERNATE_108_CLOCK_ENABLE_MASK |
	    BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_SCB_CLOCK_ENABLE_MASK |
	     BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_216_CLOCK_ENABLE_MASK |
	    BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_108_CLOCK_ENABLE_MASK);

         BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0); 
#else
mask = (BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_VEC_SCB_CLOCK_ENABLE_VEC_MASK |
	   BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_VEC_ALTERNATE_216_CLOCK_ENABLE_VEC_MASK|
	   BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_VEC_QDAC_216_CLOCK_ENABLE_VEC_MASK|
	   BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_VEC_216_CLOCK_ENABLE_VEC_MASK |
       BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_AIO_ALTERNATE_108_CLOCK_ENABLE_MASK |
       BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC_VEC_108_CLOCK_ENABLE_VEC_MASK);
 BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_ENABLE_VEC, mask, activate?mask:0); 
#endif
    
   
}

void BCHP_PWR_P_HW_RAAGA_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_RAAGA: %s", activate?"on":"off"));
    
    mask = (BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_RAAGA_SCB_CLOCK_ENABLE_MASK |
	    BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_RAAGA_DSP_CLOCK_ENABLE_MASK |
	    BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE_RAAGA_108_CLOCK_ENABLE_MASK);
    
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_RAAGA_DSP_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);    
}

void BCHP_PWR_P_HW_AUD_PLL0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_AUD_PLL0: %s", activate?"on":"off"));

    if(activate) {
	mask = (BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET, mask, 0);

	mask = BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_PWRDN_PLL_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN, mask, 0);	
    } else {
	mask = BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_PWRDN_PLL_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN, mask, mask);

	mask = (BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET, mask, mask);
    }
}

void BCHP_PWR_P_HW_AUD_PLL1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_AUD_PLL1: %s", activate?"on":"off"));

    if(activate) {
	mask = (BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET, mask, 0);

	mask = BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_PWRDN_PLL_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN, mask, 0);	
    } else {
	mask = BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_PWRDN_PLL_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN, mask, mask);

	mask = (BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET, mask, mask);
    }
}

void BCHP_PWR_P_HW_RAAGA_SRAM_Control(BCHP_Handle handle, bool activate)
{
    BDBG_MSG(("HW_RAAGA_SRAM: %s", activate?"on":"off"));

    BSTD_UNUSED(handle);

#if 0 /* Edit the register read/modify/write below */
    BREG_AtomicUpdate32(handle->regHandle, BCHP_REGISTERNAME,
        BCHP_REGISTERNAME_RAAGA_SRAM_MASK,
        activate ? 0 : 0xFFFFFFFFFF);
#endif
}

void BCHP_PWR_P_HW_BVN_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_BVN: %s", activate?"on":"off"));
    
    mask = BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_BVN_SCB_CLOCK_ENABLE_MASK;
    
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

void BCHP_PWR_P_HW_BVN_108M_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_BVN_108M: %s", activate?"on":"off"));

     mask = (BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_BVN_216_CLOCK_ENABLE_MASK | 
	     BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_BVN_108_CLOCK_ENABLE_MASK);
    
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_BVN_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

void BCHP_PWR_P_HW_BVN_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_BVN_SRAM: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_BVN_TOP_INST_POWER_SWITCH_MEMORY_BVN_POWER_SWITCH_MEMORY_MASK;

    if(activate) {	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_BVN_TOP_INST_POWER_SWITCH_MEMORY, mask, 2);
	BKNI_Sleep(1);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_BVN_TOP_INST_POWER_SWITCH_MEMORY, mask, 1);
	BKNI_Sleep(1);	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_BVN_TOP_INST_POWER_SWITCH_MEMORY, mask, 0);
    } else {	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_BVN_TOP_INST_POWER_SWITCH_MEMORY, mask, mask);
    }
}

void BCHP_PWR_P_HW_VDC_DAC_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VDC_DAC: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_DISABLE_DISABLE_VEC_DACADC_CLOCK_MASK; 
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_DISABLE, mask, activate?0:mask);

  /*  mask = BCHP_CLKGEN_ANA_QDAC40G_M7FC_CLOCK_DISABLE_DISABLE_VEC_DACADC_CLOCK_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_ANA_QDAC40G_M7FC_CLOCK_DISABLE, mask, activate?0:mask);*/
}

void BCHP_PWR_P_HW_VEC_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VEC_SRAM: %s", activate?"on":"off"));

#if BCHP_VER != BCHP_VER_A0
    mask =  BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_VEC_VEC_POWER_SWITCH_MEMORY_VEC_MASK; 

    if(activate) {	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_VEC, mask, 2);
	BKNI_Sleep(1);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_VEC, mask, 1);
	BKNI_Sleep(1);	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_VEC, mask,0);
    } else {	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_VEC, mask, mask);
    }

    #else
    mask = BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A_VEC_POWER_SWITCH_MEMORY_A_MASK;
    if(activate) {	
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A, mask, 2);
    BKNI_Sleep(1);
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A, mask, 1);
    BKNI_Sleep(1);	
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A, mask, 0);
    } else {	
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_POWER_SWITCH_MEMORY_A, mask, mask);
    }

#endif
}

void BCHP_PWR_P_HW_VDC_656_OUT_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VDC_656_OUT: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_DISABLE_DISABLE_VEC_ITU656_CLOCK_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_TOP_INST_CLOCK_DISABLE, mask, activate?0:mask);
}

void BCHP_PWR_P_HW_XPT_108M_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_XPT_108M: %s", activate?"on":"off"));
    
    mask = BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

void BCHP_PWR_P_HW_XPT_XMEMIF_Control(BCHP_Handle handle, bool activate)
{
   uint32_t mask;
    BDBG_MSG(("HW_XPT_XMEMIF: %s", activate?"on":"off"));
    
    mask = (BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_SCB_CLOCK_ENABLE_MASK);
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

void BCHP_PWR_P_HW_XPT_RMX_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;
    BDBG_MSG(("HW_XPT_RMX: %s", activate?"on":"off"));
    
    mask = (BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_MASK |
	    BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_MASK |
	    BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_MASK |
	    BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_MASK |
	    BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_MASK);
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE, mask, activate?0:mask);
}

void BCHP_PWR_P_HW_XPT_SRAM_Control(BCHP_Handle handle, bool activate)
{
    BDBG_MSG(("HW_XPT_SRAM: %s", activate?"on":"off"));

    BSTD_UNUSED(handle);

#if 0 /* Edit the register read/modify/write below */
    BREG_AtomicUpdate32(handle->regHandle, BCHP_REGISTERNAME,
        BCHP_REGISTERNAME_XPT_SRAM_MASK,
        activate ? 0 : 0xFFFFFFFFFF);
#endif
}

void BCHP_PWR_P_HW_XPT_WAKEUP_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_XPT_WAKEUP: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_PM_CLOCK_216_ALIVE_SEL_CLOCK_216_CG_XPT_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_CLOCK_216_ALIVE_SEL, mask, activate?mask:0);
    
    mask = BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_SYS0_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_PLL_ALIVE_SEL, mask, activate?mask:0);
    
}

void BCHP_PWR_P_HW_HDMI_TX_TMDS_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, val;

    BDBG_MSG(("HW_HDMI_TX_TMDS: %s", activate?"on":"off"));

#if BCHP_VER == BCHP_VER_A0
    mask = BCHP_CLKGEN_DVP_HT_INST_ENABLE_DVPHT_CLK_MAX_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_ENABLE, mask, activate?mask:0);
    
    mask =  BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_ALTERNATE_216_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE, mask, activate?mask:0);    
    
    val = BREG_Read32(handle->regHandle, BCHP_HDMI_TX_PHY_RESET_CTL);
    mask = (BCHP_HDMI_TX_PHY_RESET_CTL_PLL_RESETB_MASK |
            BCHP_HDMI_TX_PHY_RESET_CTL_PLLDIV_RSTB_MASK );       
#else
    mask = BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_CLK_MAX_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE, mask, activate?mask:0);

    mask =  BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_ALTERNATE_216_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE, mask, activate?mask:0);    

    val = BREG_Read32(handle->regHandle, BCHP_HDMI_TX_PHY_RESET_CTL);
    mask = (BCHP_HDMI_TX_PHY_RESET_CTL_PLL_RESETB_MASK |
            BCHP_HDMI_TX_PHY_RESET_CTL_PLLDIV_RSTB_MASK );       
#endif

    if (activate) {
        val |= mask;
    }
    else {
        val &= ~mask;
    }
    BREG_Write32(handle->regHandle, BCHP_HDMI_TX_PHY_RESET_CTL, val);   
}

void BCHP_PWR_P_HW_HDMI_TX_TMDS_CH_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, val;

    BDBG_MSG(("HW_HDMI_TX_TMDS_CH: %s", activate?"on":"off"));
       
    val = BREG_Read32(handle->regHandle, BCHP_HDMI_TX_PHY_POWERDOWN_CTL);
    mask = (BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_0_PWRDN_MASK |
	    BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_1_PWRDN_MASK |
	    BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_2_PWRDN_MASK |
	    BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_CK_PWRDN_MASK);
    if (activate) {
        val &= ~mask;
    }
    else {
        val |= mask;
    }
    BREG_Write32(handle->regHandle, BCHP_HDMI_TX_PHY_POWERDOWN_CTL, val);
    
    val = BREG_Read32(handle->regHandle, BCHP_HDMI_TX_PHY_RESET_CTL);
    mask = (BCHP_HDMI_TX_PHY_RESET_CTL_TX_0_RESET_MASK |
	    BCHP_HDMI_TX_PHY_RESET_CTL_TX_1_RESET_MASK |
	    BCHP_HDMI_TX_PHY_RESET_CTL_TX_2_RESET_MASK |
	    BCHP_HDMI_TX_PHY_RESET_CTL_TX_CK_RESET_MASK);
    if (activate) {
        val &= ~mask;
    }
    else {
        val |= mask;
    }
    BREG_Write32(handle->regHandle, BCHP_HDMI_TX_PHY_RESET_CTL, val);
}

void BCHP_PWR_P_HW_HDMI_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HDMI_SRAM: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_DVP_HT_INST_POWER_SWITCH_MEMORY_DVPHT_POWER_SWITCH_MEMORY_MASK;

    if(activate) {	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_POWER_SWITCH_MEMORY, mask, 2);
	BKNI_Sleep(1);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_POWER_SWITCH_MEMORY, mask, 1);
	BKNI_Sleep(1);	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_POWER_SWITCH_MEMORY, mask, 0);
    } else {	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_POWER_SWITCH_MEMORY, mask, mask);
    }
}

void BCHP_PWR_P_HW_HDMI_TX_CEC_HOTPLUG_Control(BCHP_Handle handle, bool activate)
{
    BDBG_MSG(("HW_HDMI_TX_CEC_HOTPLUG: %s", activate?"on":"off"));

    BSTD_UNUSED(handle);

#if 0 /* Edit the register read/modify/write below */
    BREG_AtomicUpdate32(handle->regHandle, BCHP_REGISTERNAME,
        BCHP_REGISTERNAME_HDMI_TX_CEC_HOTPLUG_MASK,
        activate ? 0 : 0xFFFFFFFFFF);
#endif
}

void BCHP_PWR_P_HW_HDMI_TX_108M_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HDMI_TX_108M: %s", activate?"on":"off"));
    
    mask = (BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_216_CLOCK_ENABLE_MASK |
	    BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_108_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

void BCHP_PWR_P_HW_M2MC_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;
    BDBG_MSG(("HW_M2MC: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_GRAPHICS_INST_M2MC_CLOCK_ENABLE_GFX_M2MC_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_GRAPHICS_INST_M2MC_CLOCK_ENABLE, mask, activate ? mask : 0);
    
    mask = BCHP_CLKGEN_GRAPHICS_INST_CLOCK_DISABLE_DISABLE_GFX_M2MC_CORE_CLOCK_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_GRAPHICS_INST_CLOCK_DISABLE, mask, activate ? 0: mask);
}

void BCHP_PWR_P_HW_V3D_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;
    BDBG_MSG(("HW_V3D: %s", activate?"on":"off"));
    
    mask = BCHP_CLKGEN_GRAPHICS_INST_V3D_CLOCK_ENABLE_GFX_V3D_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_GRAPHICS_INST_V3D_CLOCK_ENABLE, mask, activate ? mask : 0);
    
  /*  mask =  BCHP_CLKGEN_PLL_AVD_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AVD_PLL_CHANNEL_CTRL_CH_3, mask, activate ? 0 : mask);*/
}

void BCHP_PWR_P_HW_GFX_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_GFX_SRAM: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_GRAPHICS_INST_POWER_SWITCH_MEMORY_GFX_POWER_SWITCH_MEMORY_MASK;

    if(activate) {	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_GRAPHICS_INST_POWER_SWITCH_MEMORY, mask, 2);
	BKNI_Sleep(1);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_GRAPHICS_INST_POWER_SWITCH_MEMORY, mask, 1);
	BKNI_Sleep(1);	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_GRAPHICS_INST_POWER_SWITCH_MEMORY, mask, 0);
    } else {	
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_GRAPHICS_INST_POWER_SWITCH_MEMORY, mask, mask);
    }
}

void BCHP_PWR_P_HW_GFX_108M_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;
    BDBG_MSG(("HW_GFX_108M: %s", activate?"on":"off"));
    
    mask = (BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_108_CLOCK_ENABLE_MASK | 
	    BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE_GFX_SCB_CLOCK_ENABLE_MASK);
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_GRAPHICS_INST_CLOCK_ENABLE, mask, activate ? mask : 0);
}

void BCHP_PWR_P_HW_DMA_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_DMA: %s", activate?"on":"off"));

#if BCHP_VER==BCHP_VER_A0
    mask = BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_SEC_ALTERNATE_SCB_CLOCK_ENABLE_MASK;

    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
#else
    mask = BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_M2MDMA_M2MDMA_ALTERNATE_SCB_CLOCK_ENABLE_M2MDMA_MASK;

    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_M2MDMA, mask, activate?mask:0);
#endif

}

void BCHP_PWR_P_HW_SCD0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_SCD0: %s", activate?"on":"off"));        
    
    mask = BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC0_CLOCK_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE, mask, activate?0:mask);
}

void BCHP_PWR_P_HW_PLL_SCD_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_SCD_CH0: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_PLL_SC_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC_PLL_CHANNEL_CTRL_CH_0, mask, activate?0:mask);
}

void BCHP_PWR_P_HW_SCD1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_SCD1: %s", activate?"on":"off"));       
    
    mask = BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC1_CLOCK_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE, mask, activate?0:mask);
}

void BCHP_PWR_P_HW_PLL_SCD_CH1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_SCD_CH1: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_PLL_SC_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC_PLL_CHANNEL_CTRL_CH_1, mask, activate?0:mask);
}

void BCHP_PWR_P_HW_MDM_Control(BCHP_Handle handle, bool activate)
{
    BDBG_MSG(("HW_MDM: %s", activate?"on":"off"));

    BSTD_UNUSED(handle);

#if 0 /* Edit the register read/modify/write below */
    BREG_AtomicUpdate32(handle->regHandle, BCHP_REGISTERNAME,
        BCHP_REGISTERNAME_MDM_MASK,
        activate ? 0 : 0xFFFFFFFFFF);
#endif
}

void BCHP_PWR_P_HW_PLL_AVD_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_AVD_CH0: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_PLL_AVD_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AVD_PLL_CHANNEL_CTRL_CH_0, mask, activate?0:mask);
    
}

void BCHP_PWR_P_HW_PLL_AVD_CH1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_AVD_CH1: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_PLL_AVD_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AVD_PLL_CHANNEL_CTRL_CH_1, mask, activate?0:mask);
}

void BCHP_PWR_P_HW_PLL_AVD_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_AVD_CH2: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_PLL_AVD_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AVD_PLL_CHANNEL_CTRL_CH_2, mask, activate?0:mask);
}

void BCHP_PWR_P_HW_PLL_AVD_CH3_Control(BCHP_Handle handle, bool activate)
{
    BSTD_UNUSED(handle);
    BSTD_UNUSED(activate);
  /*  uint32_t mask;

    BDBG_MSG(("HW_PLL_AVD_CH3: %s", activate?"on":"off"));
   
   mask = BCHP_CLKGEN_PLL_AVD_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AVD_PLL_CHANNEL_CTRL_CH_3, mask, activate?0:mask);*/
}

void BCHP_PWR_P_HW_PLL_AVD_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_AVD: %s", activate?"on":"off"));

    if (activate) {
	uint32_t reg, cnt=50;
	/* power up PLL_AVD */
	mask = BCHP_CLKGEN_PLL_AVD_PLL_PWRDN_PWRDN_PLL_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AVD_PLL_PWRDN , mask, 0);

	mask = (BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AVD_PLL_RESET, mask, 0);

	/* Check for PLL lock */
	while(cnt--) {
	    BKNI_Delay(10);
	    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS);
	    if (BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_AVD_PLL_LOCK_STATUS, LOCK)) 		
		break;	    
	}	
	
    } else {
	/* power down PLL_AVD */	
	mask = (BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AVD_PLL_RESET, mask, mask);
	
	mask = BCHP_CLKGEN_PLL_AVD_PLL_PWRDN_PWRDN_PLL_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_AVD_PLL_PWRDN , mask, mask);
    }
}

void BCHP_PWR_P_HW_PLL_VCXO_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_CH0: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_PLL_VCXO_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO_PLL_CHANNEL_CTRL_CH_0, mask, activate?0:mask);
}

void BCHP_PWR_P_HW_PLL_SCD_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_SCD_PLL: %s", activate?"on":"off"));
    
    if(activate) {
	mask = (BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC_PLL_RESET, mask, 0);

	mask = BCHP_CLKGEN_PLL_SC_PLL_PWRDN_PWRDN_PLL_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC_PLL_PWRDN, mask, 0);	
    } else {
	mask = BCHP_CLKGEN_PLL_SC_PLL_PWRDN_PWRDN_PLL_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC_PLL_PWRDN, mask, mask);

	mask = (BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC_PLL_RESET, mask, mask);
    }
}

void BCHP_PWR_P_HW_PLL_VCXO_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_CH2: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_PLL_VCXO_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO_PLL_CHANNEL_CTRL_CH_2, mask, activate?0:mask);
}

void BCHP_PWR_P_HW_PLL_VCXO_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO: %s", activate?"on":"off"));

    if(activate) {
	mask = (BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO_PLL_RESET, mask, 0);

	mask = BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN_PWRDN_PLL_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN, mask, 0);	
    } else {
	mask = BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN_PWRDN_PLL_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN, mask, mask);

	mask = (BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO_PLL_RESET, mask, mask);
    }
}

