abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c880.blif
Line 12: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 13: Skipping line ".default_output_required 0.00 0.00 ".
Line 14: Skipping line ".default_input_drive 0.10 0.10 ".
Line 15: Skipping line ".default_output_load 2.00 ".
Line 16: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc880                          :[0m i/o =   60/   26  lat =    0  nd =   224  edge =    542  area =585.00  delay =24.90  lev = 18
--------------- round 1 ---------------
seed = 1175964022
maxLevel = 2
n235 is replaced by one with estimated error 0.00012
error = 0.00012
area = 583
delay = 24.9
#gates = 225
output circuit appNtk/c880_1_0.00012_583_24.9.blif
time = 2671863 us
--------------- round 2 ---------------
seed = 4266672734
maxLevel = 2
n155 is replaced by one with estimated error 0.0007
error = 0.0007
area = 575
delay = 24.9
#gates = 222
output circuit appNtk/c880_2_0.0007_575_24.9.blif
time = 5101039 us
--------------- round 3 ---------------
seed = 3624592674
maxLevel = 2
n189 is replaced by zero with estimated error 0.00061
error = 0.00061
area = 574
delay = 24.9
#gates = 221
output circuit appNtk/c880_3_0.00061_574_24.9.blif
time = 8756893 us
--------------- round 4 ---------------
seed = 2989390353
maxLevel = 2
n159 is replaced by one with estimated error 0.00241
error = 0.00282
area = 568
delay = 24.9
#gates = 218
output circuit appNtk/c880_4_0.00282_568_24.9.blif
time = 12431128 us
--------------- round 5 ---------------
seed = 1391761898
maxLevel = 2
n244 is replaced by one with estimated error 0.00447
error = 0.00463
area = 559
delay = 24.9
#gates = 214
output circuit appNtk/c880_5_0.00463_559_24.9.blif
time = 15910683 us
--------------- round 6 ---------------
seed = 4252571134
maxLevel = 2
n167 is replaced by one with estimated error 0.0122
error = 0.01362
area = 551
delay = 23.9
#gates = 212
output circuit appNtk/c880_6_0.01362_551_23.9.blif
time = 19158897 us
--------------- round 7 ---------------
seed = 409275890
maxLevel = 2
n164 is replaced by zero with estimated error 0.0205
error = 0.01995
area = 547
delay = 23.1
#gates = 210
output circuit appNtk/c880_7_0.01995_547_23.1.blif
time = 22400708 us
--------------- round 8 ---------------
seed = 1571739348
maxLevel = 2
n117 is replaced by zero with estimated error 0.02594
error = 0.02594
area = 542
delay = 23.1
#gates = 208
output circuit appNtk/c880_8_0.02594_542_23.1.blif
time = 25531184 us
--------------- round 9 ---------------
seed = 4058535745
maxLevel = 2
n115 is replaced by zero with estimated error 0.03689
error = 0.03689
area = 534
delay = 23.1
#gates = 205
output circuit appNtk/c880_9_0.03689_534_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 28659026 us
--------------- round 10 ---------------
seed = 716743256
maxLevel = 2
n206 is replaced by one with estimated error 0.04411
error = 0.04411
area = 531
delay = 23.1
#gates = 204
output circuit appNtk/c880_10_0.04411_531_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 31551401 us
--------------- round 11 ---------------
seed = 3723611607
maxLevel = 2
n219 is replaced by one with estimated error 0.04651
error = 0.04651
area = 529
delay = 23.1
#gates = 203
output circuit appNtk/c880_11_0.04651_529_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 34629810 us
--------------- round 12 ---------------
seed = 395818920
maxLevel = 2
n178 is replaced by n176 with estimated error 0.04964
error = 0.04964
area = 528
delay = 23.1
#gates = 202
output circuit appNtk/c880_12_0.04964_528_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 37586351 us
--------------- round 13 ---------------
seed = 3184104147
maxLevel = 2
exceed error bound
