// Seed: 3664004805
module module_0 ();
  assign id_1 = 1;
  assign module_1.type_26 = 0;
  wire id_2;
endmodule
program module_1 (
    input logic id_0,
    input wor id_1,
    input wor id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri id_5,
    output supply0 id_6,
    output wand id_7,
    id_12,
    input wand id_8,
    input tri0 id_9,
    output tri0 id_10
);
  assign id_10 = -1;
  module_0 modCall_1 ();
  id_13 :
  assert property (@(posedge -1) 1) id_6 = id_13;
  wire id_14;
  if (id_5) wand id_15;
  else assign id_10 = 1'b0;
  always begin : LABEL_0
    id_4 = id_13;
    @(id_9) $display(id_0, -1, id_12, (1), -1);
  end
  wire id_16, id_17;
  assign id_15 = id_1;
  always id_12 <= -1;
  wire id_18;
endmodule
