

================================================================
== Vitis HLS Report for 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'
================================================================
* Date:           Thu Jan 25 13:08:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pool
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   325143|  20.000 ns|  3.251 ms|    2|  325143|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_36_4_VITIS_LOOP_37_5  |        0|   325141|        22|          5|          1|  0 ~ 65025|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|    715|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     205|    390|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    267|    -|
|Register         |        -|    -|    1002|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    1207|   1404|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U2     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2|  205|  390|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+---------------------------------+--------------+
    |              Instance              |              Module             |  Expression  |
    +------------------------------------+---------------------------------+--------------+
    |mac_muladd_16s_16ns_16ns_48_4_1_U4  |mac_muladd_16s_16ns_16ns_48_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16ns_16ns_48_4_1_U5  |mac_muladd_16s_16ns_16ns_48_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16ns_16ns_48_4_1_U6  |mac_muladd_16s_16ns_16ns_48_4_1  |  i0 + i1 * i2|
    |mul_mul_16s_16ns_32_4_1_U7          |mul_mul_16s_16ns_32_4_1          |       i0 * i1|
    +------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_289_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln36_1_fu_315_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln36_fu_352_p2                 |         +|   0|  0|  23|          16|          16|
    |add_ln43_fu_486_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln44_fu_445_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln45_fu_404_p2                 |         +|   0|  0|  71|          64|          64|
    |jj_1_fu_370_p2                     |         +|   0|  0|  15|           8|           1|
    |lhs_V_fu_325_p2                    |         +|   0|  0|  23|          16|          16|
    |ret_V_3_fu_429_p2                  |         +|   0|  0|  55|          48|          48|
    |ret_V_6_fu_388_p2                  |         +|   0|  0|  55|          48|          48|
    |ret_V_fu_470_p2                    |         +|   0|  0|  55|          48|          48|
    |and_ln44_1_fu_676_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_670_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln45_1_fu_617_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln45_fu_611_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_398                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_455                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_1_fu_301_p2            |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1027_fu_283_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln44_1_fu_654_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln44_2_fu_557_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln44_3_fu_562_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln44_fu_648_p2                |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln45_1_fu_595_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln45_2_fu_543_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln45_3_fu_548_p2              |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln45_fu_589_p2                |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state16_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_io                 |        or|   0|  0|   2|           1|           1|
    |or_ln44_1_fu_666_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_660_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln45_1_fu_607_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln45_fu_601_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln36_1_fu_343_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln36_fu_307_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln44_fu_682_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln45_fu_623_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 715|         567|         496|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_jj_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_sum_1_load_1         |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_1_load_2         |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_1_load_3         |   9|          2|   32|         64|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |grp_fu_233_p1                         |  14|          3|   32|         96|
    |grp_load_fu_237_p1                    |  20|          4|   32|        128|
    |ii_fu_114                             |   9|          2|    8|         16|
    |indvar_flatten_fu_118                 |   9|          2|   16|         32|
    |jj_fu_110                             |   9|          2|    8|         16|
    |m_axi_gmem_ARADDR                     |  20|          4|   64|        256|
    |sum_1_fu_122                          |  20|          4|   32|        128|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 267|         57|  330|        952|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln1027_reg_802                |  16|   0|   16|          0|
    |add_ln36_1_reg_822                |   8|   0|    8|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |bitcast_ln44_reg_948              |  32|   0|   32|          0|
    |bitcast_ln45_reg_932              |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_912          |  32|   0|   32|          0|
    |gmem_addr_1_reg_885               |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_897          |  32|   0|   32|          0|
    |gmem_addr_2_reg_879               |  64|   0|   64|          0|
    |gmem_addr_read_reg_927            |  32|   0|   32|          0|
    |gmem_addr_reg_891                 |  64|   0|   64|          0|
    |icmp_ln1027_1_reg_812             |   1|   0|    1|          0|
    |icmp_ln1027_reg_798               |   1|   0|    1|          0|
    |icmp_ln44_2_reg_954               |   1|   0|    1|          0|
    |icmp_ln44_3_reg_959               |   1|   0|    1|          0|
    |icmp_ln45_2_reg_938               |   1|   0|    1|          0|
    |icmp_ln45_3_reg_943               |   1|   0|    1|          0|
    |ii_fu_114                         |   8|   0|    8|          0|
    |ii_load_reg_807                   |   8|   0|    8|          0|
    |indvar_flatten_fu_118             |  16|   0|   16|          0|
    |jj_fu_110                         |   8|   0|    8|          0|
    |lhs_V_4_reg_852                   |  48|   0|   48|          0|
    |lhs_V_5_reg_847                   |  48|   0|   48|          0|
    |mul_ln36_1_reg_872                |  48|   0|   48|          0|
    |mul_ln36_reg_862                  |  32|   0|   32|          0|
    |reg_242                           |  32|   0|   32|          0|
    |ret_V_8_reg_857                   |  48|   0|   48|          0|
    |rhs_V_1_cast_reg_790              |  16|   0|   32|         16|
    |rhs_V_2_cast_reg_785              |  16|   0|   48|         32|
    |select_ln36_reg_817               |   8|   0|    8|          0|
    |select_ln44_reg_974               |  32|   0|   32|          0|
    |select_ln45_reg_969               |  32|   0|   32|          0|
    |sum_1_fu_122                      |  32|   0|   32|          0|
    |sum_2_reg_979                     |  32|   0|   32|          0|
    |tmp_1_reg_917                     |   8|   0|    8|          0|
    |tmp_4_reg_902                     |   8|   0|    8|          0|
    |trunc_ln44_1_reg_922              |  23|   0|   23|          0|
    |trunc_ln45_1_reg_907              |  23|   0|   23|          0|
    |zext_ln1495_cast_reg_778          |  16|   0|   48|         32|
    |icmp_ln1027_reg_798               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1002|  32| 1019|         80|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|grp_fu_361_p_din0    |  out|   33|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|grp_fu_361_p_din1    |  out|   16|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|grp_fu_361_p_dout0   |   in|   48|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|grp_fu_361_p_ce      |  out|    1|  ap_ctrl_hs|  Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5|  return value|
|sum                  |   in|   32|     ap_none|                                            sum|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                           gmem|       pointer|
|mul_i92              |   in|   16|     ap_none|                                        mul_i92|        scalar|
|Kx                   |   in|    8|     ap_none|                                             Kx|        scalar|
|select_ln25_1        |   in|   16|     ap_none|                                  select_ln25_1|        scalar|
|rhs_V_1              |   in|   16|     ap_none|                                        rhs_V_1|        scalar|
|rhs_V_2              |   in|   16|     ap_none|                                        rhs_V_2|        scalar|
|mul_ln40             |   in|   16|     ap_none|                                       mul_ln40|        scalar|
|mode                 |   in|    2|     ap_none|                                           mode|        scalar|
|zext_ln1495          |   in|   16|     ap_none|                                    zext_ln1495|        scalar|
|feature_in           |   in|   64|     ap_none|                                     feature_in|        scalar|
|sum_3_out            |  out|   32|      ap_vld|                                      sum_3_out|       pointer|
|sum_3_out_ap_vld     |  out|    1|      ap_vld|                                      sum_3_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+

