Warning (10268): Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments File: C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vga_control.v Line: 44
Warning (10268): Verilog HDL information at char_engine.v(170): always construct contains both blocking and non-blocking assignments File: C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v Line: 170
Warning (10268): Verilog HDL information at char_engine.v(204): always construct contains both blocking and non-blocking assignments File: C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v Line: 204
Warning (10268): Verilog HDL information at registerfile.v(32): always construct contains both blocking and non-blocking assignments File: C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/registerfile.v Line: 32
