<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1053' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildICmp(CmpInst::Predicate Pred, const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op0, const llvm::SrcOp &amp; Op1)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1041'>/// Build and insert a \p Res = G_ICMP \p Pred, \p Op0, \p Op1
  ///
  /// \pre setBasicBlock or setMI must have been called.

  /// \pre \p Res must be a generic virtual register with scalar or
  ///      vector type. Typically this starts as s1 or &lt;N x s1&gt;.
  /// \pre \p Op0 and Op1 must be generic virtual registers with the
  ///      same number of elements as \p Res. If \p Res is a scalar,
  ///      \p Op0 must be either a scalar or pointer.
  /// \pre \p Pred must be an integer predicate.
  ///
  /// \return a MachineInstrBuilder for the newly created instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='336' u='c' c='_ZN4llvm12IRTranslator16translateCompareERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='805' u='c' c='_ZN4llvm12IRTranslator19emitJumpTableHeaderERNS_8SwitchCG9JumpTableERNS1_15JumpTableHeaderEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='854' u='c' c='_ZN4llvm12IRTranslator14emitSwitchCaseERNS_8SwitchCG9CaseBlockEPNS_17MachineBasicBlockERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='867' u='c' c='_ZN4llvm12IRTranslator14emitSwitchCaseERNS_8SwitchCG9CaseBlockEPNS_17MachineBasicBlockERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='872' u='c' c='_ZN4llvm12IRTranslator14emitSwitchCaseERNS_8SwitchCG9CaseBlockEPNS_17MachineBasicBlockERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1042' u='c' c='_ZN4llvm12IRTranslator17emitBitTestHeaderERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1069' u='c' c='_ZN4llvm12IRTranslator15emitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityENS_8RegisterERNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1075' u='c' c='_ZN4llvm12IRTranslator15emitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityENS_8RegisterERNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1086' u='c' c='_ZN4llvm12IRTranslator15emitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityENS_8RegisterERNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1130' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1132' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1134' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1135' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1786' u='c' c='_ZN4llvm15LegalizerHelper19widenScalarAddoSuboERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2923' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2925' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2981' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3004' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3020' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3032' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3050' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3051' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3430' u='c' c='_ZN4llvm15LegalizerHelper22fewerElementsVectorCmpERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4223' u='c' c='_ZN4llvm15LegalizerHelper17narrowScalarShiftERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4224' u='c' c='_ZN4llvm15LegalizerHelper17narrowScalarShiftERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4769' u='c' c='_ZN4llvm15LegalizerHelper16narrowScalarCTLZERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4805' u='c' c='_ZN4llvm15LegalizerHelper16narrowScalarCTTZERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4876' u='c' c='_ZN4llvm15LegalizerHelper13lowerBitCountERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4927' u='c' c='_ZN4llvm15LegalizerHelper13lowerBitCountERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5040' u='c' c='_ZN4llvm15LegalizerHelper19lowerU64ToF32BitOpsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5056' u='c' c='_ZN4llvm15LegalizerHelper19lowerU64ToF32BitOpsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5057' u='c' c='_ZN4llvm15LegalizerHelper19lowerU64ToF32BitOpsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5133' u='c' c='_ZN4llvm15LegalizerHelper11lowerSITOFPERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5233' u='c' c='_ZN4llvm15LegalizerHelper11lowerFPTOSIERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5243' u='c' c='_ZN4llvm15LegalizerHelper11lowerFPTOSIERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5288' u='c' c='_ZN4llvm15LegalizerHelper23lowerFPTRUNC_F64_TO_F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5294' u='c' c='_ZN4llvm15LegalizerHelper23lowerFPTRUNC_F64_TO_F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5316' u='c' c='_ZN4llvm15LegalizerHelper23lowerFPTRUNC_F64_TO_F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5321' u='c' c='_ZN4llvm15LegalizerHelper23lowerFPTRUNC_F64_TO_F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5327' u='c' c='_ZN4llvm15LegalizerHelper23lowerFPTRUNC_F64_TO_F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5331' u='c' c='_ZN4llvm15LegalizerHelper23lowerFPTRUNC_F64_TO_F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5338' u='c' c='_ZN4llvm15LegalizerHelper23lowerFPTRUNC_F64_TO_F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5343' u='c' c='_ZN4llvm15LegalizerHelper23lowerFPTRUNC_F64_TO_F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5412' u='c' c='_ZN4llvm15LegalizerHelper11lowerMinMaxERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5912' u='c' c='_ZN4llvm15LegalizerHelper16lowerSADDO_SSUBOERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5913' u='c' c='_ZN4llvm15LegalizerHelper16lowerSADDO_SSUBOERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='6087' u='c' c='_ZN4llvm15LegalizerHelper11lowerShlSatERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='6093' u='c' c='_ZN4llvm15LegalizerHelper11lowerShlSatERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='727' ll='732' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildICmp(CmpInst::Predicate Pred, const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op0, const llvm::SrcOp &amp; Op1)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1821' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1844' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1982' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1983' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2794' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2800' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2922' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2925' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2928' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2945' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2947' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2949' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2964' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2966' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2969' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2971' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3318' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3320' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3503' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1636' u='c' c='_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1983' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2068' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='448' u='c' c='_ZNK4llvm16ARMLegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='840' u='c' c='_ZN12_GLOBAL__N_140AArch64GISelMITest_FewerElementsPhi_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_133AArch64GISelMITest_MatchICmp_Test8TestBodyEv'/>
