Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 3060b1d71edf4216b72a75c13a139b7b --debug typical --relax --mt 8 --include ../../../MicroProcessor.srcs/sources_1/ip/processor/ila_v5_1/hdl/verilog --include ../../../MicroProcessor.srcs/sources_1/ip/processor/ltlib_v1_0/hdl/verilog --include ../../../MicroProcessor.srcs/sources_1/ip/processor/xsdbs_v1_0/hdl/verilog -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_TB_behav xil_defaultlib.TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port state_check [/home/s2314951/Vivado/MicroProcessor/MicroProcessor.srcs/sources_1/new/MouseTransceiver.v:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Stack
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.MouseTransmitter
Compiling module xil_defaultlib.MouseReceiver
Compiling module xil_defaultlib.MouseMasterSM
Compiling module xil_defaultlib.MouseTransceiver
Compiling module xil_defaultlib.Mouse
Compiling module xil_defaultlib.TenHz_cnt_default
Compiling module xil_defaultlib.IRTransmitterSM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.seg7decoder
Compiling module xil_defaultlib.seg7Driver
Compiling module xil_defaultlib.buttonDetecor
Compiling module xil_defaultlib.Button
Compiling module xil_defaultlib.Frequency_Divider
Compiling module xil_defaultlib.Frame_Buffer
Compiling module xil_defaultlib.VGA_Sig_Gen
Compiling module xil_defaultlib.VGA_Controller
Compiling module xil_defaultlib.LED_Controller
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_TB_behav
