(edif core_gamma_table
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 10 7 17 12 27)
      (program "Xilinx ngc2edif" (version "P.68d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure core_gamma_table.ngc core_gamma_table.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB8BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RSTBRST
              (direction INPUT)
            )
            (port ENBRDEN
              (direction INPUT)
            )
            (port REGCEA
              (direction INPUT)
            )
            (port ENAWREN
              (direction INPUT)
            )
            (port CLKAWRCLK
              (direction INPUT)
            )
            (port CLKBRDCLK
              (direction INPUT)
            )
            (port REGCEBREGCE
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port (array (rename WEAWEL "WEAWEL<1:0>") 2)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename WEBWEU "WEBWEU<1:0>") 2)
              (direction INPUT))
            (port (array (rename ADDRAWRADDR "ADDRAWRADDR<12:0>") 13)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<15:0>") 16)
              (direction INPUT))
            (port (array (rename ADDRBRDADDR "ADDRBRDADDR<12:0>") 13)
              (direction INPUT))
            (port (array (rename DOBDO "DOBDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DIPADIP "DIPADIP<1:0>") 2)
              (direction INPUT))
          )
      )
    )
  )

  (library core_gamma_table_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell core_gamma_table
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port clkb
              (direction INPUT)
            )
            (port (array (rename wea "wea<0:0>") 1)
              (direction INPUT))
            (port (array (rename addra "addra<7:0>") 8)
              (direction INPUT))
            (port (array (rename dina "dina<15:0>") 16)
              (direction INPUT))
            (port (array (rename addrb "addrb<7:0>") 8)
              (direction INPUT))
            (port (array (rename doutb "doutb<15:0>") 16)
              (direction OUTPUT))
            (designator "6slx16ftg256-3")
            (property TYPE (string "core_gamma_table") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:wea<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:addra<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:dina<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:addrb<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:doutb<15:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.6") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "core_gamma_table,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "core_gamma_table,blk_mem_gen_v7_3,{c_addra_width=8,c_addrb_width=8,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=1,c_disable_warn_bhv_range=1,c_elaboration_dir=Y_/D/FPGA_project/NEWVERSION/GD_NEW_TB/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=spartan6,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=core_gamma_table.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=1,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=256,c_read_depth_b=256,c_read_width_a=16,c_read_width_b=16,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=NONE,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=256,c_write_depth_b=256,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=16,c_write_width_b=16,c_xdevicefamily=spartan6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "core_gamma_table_core_gamma_table") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 36) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 36) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000020200000109000001010000000B00000006000000020000000100000000") (owner "Xilinx"))
              (property INIT_01 (string "00000A0B000009040000070E0000060B00000509000004090000030A0000020E") (owner "Xilinx"))
              (property INIT_02 (string "00010A030001070E0001050A000103090001010900000F0B00000D0E00000C04") (owner "Xilinx"))
              (property INIT_03 (string "0003010100020D0C00020A0A0002070A0002040B0002010E00010F0300010C0A") (owner "Xilinx"))
              (property INIT_04 (string "00040F0600040B03000407020004030200030F0400030B080003070F00030407") (owner "Xilinx"))
              (property INIT_05 (string "000705080007000500060B04000606050006010800050C0C000508030005030C") (owner "Xilinx"))
              (property INIT_06 (string "000A030700090D04000907030009010500080B080008050D0008000400070A0D") (owner "Xilinx"))
              (property INIT_07 (string "000D0906000D0203000C0B02000C0403000B0D07000B060C000B0003000A090C") (owner "Xilinx"))
              (property INIT_08 (string "0101070701000F0401000702000F0F03000F0706000E0F0B000E0802000E000B") (owner "Xilinx"))
              (property INIT_09 (string "01050D0A0105040701040B0501040206010309080103000D0102080301010F0C") (owner "Xilinx"))
              (property INIT_0A (string "010A0C03010A010E0109070C01080D0C0108030E01070A020107000801060700") (owner "Xilinx"))
              (property INIT_0B (string "02000301010F070B010E0C08010E0108010D0609010C0B0C010C0102010B0609") (owner "Xilinx"))
              (property INIT_0C (string "02060206020506000204090C02030D0A0203010A0202050D02010A0102000E08") (owner "Xilinx"))
              (property INIT_0D (string "020C0A03020B0C0B020A0F07020A0204020905030208080402070B0802060E0E") (owner "Xilinx"))
              (property INIT_0E (string "03030A0903020C0003010D0A03000F0603000104020F0305020E0507020D070C") (owner "Xilinx"))
              (property INIT_0F (string "030B0309030A030F0309040803080503030706000306060F0305080003040903") (owner "Xilinx"))
              (property INIT_10 (string "0403050404020409040104000400030A030F0305030E0303030D0303030C0305") (owner "Xilinx"))
              (property INIT_11 (string "040B0F0B040A0D0F04090C0404080A0C04070906040608020405070104040601") (owner "Xilinx"))
              (property INIT_12 (string "0505020F0504000105020D0505010A0B05000803040F050E040E030B040D010A") (owner "Xilinx"))
              (property INIT_13 (string "050E0F00050D0B00050C0702050B030705090F0E05080C06050709020506050F") (owner "Xilinx"))
              (property INIT_14 (string "0609030F06070E0D0606090E060505000604000506020B0D0601070606000302") (owner "Xilinx"))
              (property INIT_15 (string "0704010D07020B0907010508060F0F09060E090C060D0401060B0E09060A0903") (owner "Xilinx"))
              (property INIT_16 (string "070F080A070E0105070C0A01070B030007090C020708050507060E0B07050803") (owner "Xilinx"))
              (property INIT_17 (string "080B0808080A00000808070B08060F080805070708030F080802070C08010002") (owner "Xilinx"))
              (property INIT_18 (string "090801060906070C09040E050903050009010B0D0900020C080E090E080D0102") (owner "Xilinx"))
              (property INIT_19 (string "0A0503060A03080A0A010E000A000309090E0904090C0F01090B050009090B02") (owner "Xilinx"))
              (property INIT_1A (string "0B020E070B0102090A0F060D0A0D0B040A0B0F0C0A0A04070A0809040A060E04") (owner "Xilinx"))
              (property INIT_1B (string "0C01020B0B0F050B0B0D080D0B0B0C010B090F070B0803000B06060B0B040A08") (owner "Xilinx"))
              (property INIT_1C (string "0D0000030C0E02000C0C030F0C0A06010C0808050C060A0B0C040D030C020F0E") (owner "Xilinx"))
              (property INIT_1D (string "0D0F060D0D0D07080D0B08050D0909040D070A050D050B090D030C0F0D010E08") (owner "Xilinx"))
              (property INIT_1E (string "0E0F060C0E0D06040E0B050E0E09050B0E07050A0E05050B0E03050F0E010605") (owner "Xilinx"))
              (property INIT_1F (string "0F0F0F0F0F0D0E040F0B0C0C0F090B060F070A030F0509020F0308030F010706") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "SDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "NONE") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_0_ "doutb<0>")
              (joined
                (portRef (member doutb 15))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_1_ "doutb<1>")
              (joined
                (portRef (member doutb 14))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_2_ "doutb<2>")
              (joined
                (portRef (member doutb 13))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_3_ "doutb<3>")
              (joined
                (portRef (member doutb 12))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_4_ "doutb<4>")
              (joined
                (portRef (member doutb 11))
                (portRef (member DOADO 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_5_ "doutb<5>")
              (joined
                (portRef (member doutb 10))
                (portRef (member DOADO 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_6_ "doutb<6>")
              (joined
                (portRef (member doutb 9))
                (portRef (member DOADO 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_7_ "doutb<7>")
              (joined
                (portRef (member doutb 8))
                (portRef (member DOADO 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_8_ "doutb<8>")
              (joined
                (portRef (member doutb 7))
                (portRef (member DOBDO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_9_ "doutb<9>")
              (joined
                (portRef (member doutb 6))
                (portRef (member DOBDO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_10_ "doutb<10>")
              (joined
                (portRef (member doutb 5))
                (portRef (member DOBDO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_11_ "doutb<11>")
              (joined
                (portRef (member doutb 4))
                (portRef (member DOBDO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_12_ "doutb<12>")
              (joined
                (portRef (member doutb 3))
                (portRef (member DOBDO 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_13_ "doutb<13>")
              (joined
                (portRef (member doutb 2))
                (portRef (member DOBDO 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_14_ "doutb<14>")
              (joined
                (portRef (member doutb 1))
                (portRef (member DOBDO 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename doutb_15_ "doutb<15>")
              (joined
                (portRef (member doutb 0))
                (portRef (member DOBDO 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net clkb
              (joined
                (portRef clkb)
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addrb_0_ "addrb<0>")
              (joined
                (portRef (member addrb 7))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addrb_1_ "addrb<1>")
              (joined
                (portRef (member addrb 6))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addrb_2_ "addrb<2>")
              (joined
                (portRef (member addrb 5))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addrb_3_ "addrb<3>")
              (joined
                (portRef (member addrb 4))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addrb_4_ "addrb<4>")
              (joined
                (portRef (member addrb 3))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addrb_5_ "addrb<5>")
              (joined
                (portRef (member addrb 2))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addrb_6_ "addrb<6>")
              (joined
                (portRef (member addrb 1))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addrb_7_ "addrb<7>")
              (joined
                (portRef (member addrb 0))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_0_ "dina<0>")
              (joined
                (portRef (member dina 15))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_1_ "dina<1>")
              (joined
                (portRef (member dina 14))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_2_ "dina<2>")
              (joined
                (portRef (member dina 13))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_3_ "dina<3>")
              (joined
                (portRef (member dina 12))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_4_ "dina<4>")
              (joined
                (portRef (member dina 11))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_5_ "dina<5>")
              (joined
                (portRef (member dina 10))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_6_ "dina<6>")
              (joined
                (portRef (member dina 9))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_7_ "dina<7>")
              (joined
                (portRef (member dina 8))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_8_ "dina<8>")
              (joined
                (portRef (member dina 7))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_9_ "dina<9>")
              (joined
                (portRef (member dina 6))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_10_ "dina<10>")
              (joined
                (portRef (member dina 5))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_11_ "dina<11>")
              (joined
                (portRef (member dina 4))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_12_ "dina<12>")
              (joined
                (portRef (member dina 3))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_13_ "dina<13>")
              (joined
                (portRef (member dina 2))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_14_ "dina<14>")
              (joined
                (portRef (member dina 1))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename dina_15_ "dina<15>")
              (joined
                (portRef (member dina 0))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 1))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 0))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
            (net (rename wea_0_ "wea<0>")
              (joined
                (portRef (member wea 0))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SDP_WIDE_PRIM9_ram))
              )
            )
          )
      )
    )
  )

  (design core_gamma_table
    (cellRef core_gamma_table
      (libraryRef core_gamma_table_lib)
    )
    (property PART (string "6slx16ftg256-3") (owner "Xilinx"))
  )
)

