
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -438.38

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -22.53

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.53

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   17.98   36.03   36.03 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.98    0.02   36.05 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.76    7.24   43.29 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.76    0.01   43.29 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.29   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.29   data arrival time
-----------------------------------------------------------------------------
                                 34.90   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.78   29.84   42.76   42.76 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.84    0.15   42.91 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.78   77.10   69.16  112.07 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.10    0.13  112.21 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.08   18.84   42.46  154.67 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.84    0.02  154.69 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.68   21.77  176.46 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.68    0.00  176.46 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.62   11.15   19.89  196.35 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.16    0.10  196.45 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.66   16.75   20.52  216.96 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.75    0.05  217.01 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.31   24.46  241.47 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.31    0.03  241.50 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.19   10.29   28.98  270.48 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.29    0.06  270.53 ^ resp_msg[13] (out)
                                270.53   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.53   data arrival time
-----------------------------------------------------------------------------
                                -22.53   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.78   29.84   42.76   42.76 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.84    0.15   42.91 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.78   77.10   69.16  112.07 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.10    0.13  112.21 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.08   18.84   42.46  154.67 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.84    0.02  154.69 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.68   21.77  176.46 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.68    0.00  176.46 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.62   11.15   19.89  196.35 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.16    0.10  196.45 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.66   16.75   20.52  216.96 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.75    0.05  217.01 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.31   24.46  241.47 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.31    0.03  241.50 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.19   10.29   28.98  270.48 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.29    0.06  270.53 ^ resp_msg[13] (out)
                                270.53   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.53   data arrival time
-----------------------------------------------------------------------------
                                -22.53   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.38e-05   5.34e-09   2.35e-04  41.7%
Combinational          1.70e-04   1.58e-04   2.17e-08   3.28e-04  58.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.82e-04   2.70e-08   5.63e-04 100.0%
                          67.7%      32.3%       0.0%
