# SimpleCPUSimulation
This is a simple CPU Simulation written in Verilog for my course, Design of Complex Digital Systems, ECE 310, at NCSU.
