{
  "Top": "conv_layer",
  "RtlTop": "conv_layer",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku115",
    "Package": "-flva1517",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": ["config_interface -m_axi_addr64=1 -m_axi_offset=off -register_io=off"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_layer",
    "Version": "1.0",
    "DisplayName": "Conv_layer",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/..\/hlsTest\/conv_layer.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_layer_CTRL_BUS_s_axi.vhd",
      "impl\/vhdl\/conv_layer_fadd_3bkb.vhd",
      "impl\/vhdl\/conv_layer_fcmp_3dEe.vhd",
      "impl\/vhdl\/conv_layer_fmul_3cud.vhd",
      "impl\/vhdl\/conv_layer_mem_m_axi.vhd",
      "impl\/vhdl\/conv_layer_mul_32eOg.vhd",
      "impl\/vhdl\/conv_layer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_layer_CTRL_BUS_s_axi.v",
      "impl\/verilog\/conv_layer_fadd_3bkb.v",
      "impl\/verilog\/conv_layer_fcmp_3dEe.v",
      "impl\/verilog\/conv_layer_fmul_3cud.v",
      "impl\/verilog\/conv_layer_mem_m_axi.v",
      "impl\/verilog\/conv_layer_mul_32eOg.v",
      "impl\/verilog\/conv_layer.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv_layer_v1_0\/data\/conv_layer.mdd",
      "impl\/misc\/drivers\/conv_layer_v1_0\/data\/conv_layer.tcl",
      "impl\/misc\/drivers\/conv_layer_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv_layer_v1_0\/src\/xconv_layer.c",
      "impl\/misc\/drivers\/conv_layer_v1_0\/src\/xconv_layer.h",
      "impl\/misc\/drivers\/conv_layer_v1_0\/src\/xconv_layer_hw.h",
      "impl\/misc\/drivers\/conv_layer_v1_0\/src\/xconv_layer_linux.c",
      "impl\/misc\/drivers\/conv_layer_v1_0\/src\/xconv_layer_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv_layer_ap_fadd_6_full_dsp_32_ip.tcl",
      "impl\/misc\/conv_layer_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/conv_layer_ap_fmul_3_max_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "conv_layer_ap_fadd_6_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_layer_ap_fadd_6_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "conv_layer_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name conv_layer_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "conv_layer_ap_fmul_3_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv_layer_ap_fmul_3_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CTRL_BUS m_axi_mem",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_mem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_mem",
      "data_width": "32",
      "param_prefix": "C_M_AXI_MEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_CTRL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CTRL_BUS",
      "param_prefix": "C_S_AXI_CTRL_BUS",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_offset",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_offset",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_offset",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of input_offset"
            }]
        },
        {
          "offset": "0x18",
          "name": "output_offset",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of output_offset",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_offset",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of output_offset"
            }]
        },
        {
          "offset": "0x20",
          "name": "b",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of b",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of b"
            }]
        },
        {
          "offset": "0x28",
          "name": "od",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of od",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "od",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of od"
            }]
        },
        {
          "offset": "0x30",
          "name": "ox",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of ox",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ox",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ox"
            }]
        },
        {
          "offset": "0x38",
          "name": "oy",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of oy",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "oy",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of oy"
            }]
        },
        {
          "offset": "0x40",
          "name": "id",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of id",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "id",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of id"
            }]
        },
        {
          "offset": "0x48",
          "name": "ix",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of ix",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ix",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ix"
            }]
        },
        {
          "offset": "0x50",
          "name": "iy",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of iy",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "iy",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of iy"
            }]
        },
        {
          "offset": "0x58",
          "name": "s",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of s",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "s",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of s"
            }]
        },
        {
          "offset": "0x60",
          "name": "k",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of k",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of k"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_CTRL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_CTRL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_mem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_mem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "input_offset": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "output_offset": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "b": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "od": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "ox": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "oy": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "id": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "ix": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "iy": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "80",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "s": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "88",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "k": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "96",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "mem": {
      "interfaceRef": "m_axi_mem",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "conv_layer"},
    "Metrics": {"conv_layer": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.50"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "Loop 1.1.1.1",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepth": "",
                        "Loops": [{
                            "Name": "Loop 1.1.1.1.1",
                            "TripCount": "",
                            "Latency": "",
                            "PipelineII": "",
                            "PipelineDepth": "",
                            "Loops": [{
                                "Name": "Loop 1.1.1.1.1.1",
                                "TripCount": "",
                                "Latency": "",
                                "PipelineII": "",
                                "PipelineDepth": "",
                                "Loops": [{
                                    "Name": "Loop 1.1.1.1.1.1.1",
                                    "TripCount": "",
                                    "Latency": "",
                                    "PipelineII": "",
                                    "PipelineDepth": "24"
                                  }]
                              }]
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "57",
          "FF": "6712",
          "LUT": "4836"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-06-04 18:51:31 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
