# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Reloj.vhd" \
"../../../../project_1.srcs/sources_1/new/SEMAFORO.vhd" \
"../../../../project_1.srcs/sources_1/new/Top.vhd" \
"../../../../project_1.srcs/sources_1/new/tb_SEMAFORO.vhd" \
"../../../../project_1.srcs/sources_1/new/tb_SEMAFORO3.vhd" \

# Do not sort compile order
nosort
