---
category: news
title: "Designing A Better Clock Network"
excerpt: "“The clock network can consume up to half of the chip’s dynamic power and lead to increased system costs, diminished power envelopes at the system level, and increased total cost of ownership for AI, data center, and automotive OEMs,” said Jeffrey ..."
publishedDateTime: 2022-10-13T07:06:00Z
originalUrl: "https://semiengineering.com/designing-a-better-clock-network/"
webUrl: "https://semiengineering.com/designing-a-better-clock-network/"
type: article
quality: 24
heat: 24
published: false

provider:
  name: Semiconductor Engineering
  domain: semiengineering.com

topics:
  - AI Hardware
  - AI

images:
  - url: "https://semiengineering.com/wp-content/uploads/blue-Green-02-21-AdobeStock_407110403-1-scaled.jpeg"
    width: 2560
    height: 1890
    isCached: true

secured: "fVRvibxYemEVc3x4TtfapS0EIxeaY9uHt1E+nh1hTaHmn0rSPXUESHozX5M2OsAA3eapJQha5YhWAOw0hlzveSLEJlRjwqfJ4gNM6B8g6iFooCeqgCeLO5uidojovDKVEAxKhHFFXF84UkoxYMbNvgfyaZJEQZmXzXqHqxS8vgzy5TwSzEm1rmrSbSmhBiJ+zOq6WozZsHJtvYNxvKowz2aUfrBTSTCrGwrXR2cDqw3F6O/Wo1cc23DBGaM9xOdsvXV2QRSNnStt0TmOfAp9V91fnE94MXSrgjxQ4yo8a1xfZvQKqwdLjS6blr9HFfBc7wGfmK0Z4EhX8kzIHB7Zla41FYaWbtxEp76ZtfZEoJQ=;4J13crUwpNmeM8O80HDXgg=="
---

